Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec 10 22:15:57 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vpong_timing_summary_routed.rpt -pb top_vpong_timing_summary_routed.pb -rpx top_vpong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vpong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    10          
TIMING-17  Critical Warning  Non-clocked sequential cell                                       223         
DPIR-1     Warning           Asynchronous driver check                                         40          
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-16  Warning           Large setup violation                                             10          
TIMING-18  Warning           Missing input or output delay                                     34          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (223)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (528)
5. checking no_input_delay (7)
6. checking no_output_delay (33)
7. checking multiple_clock (2341)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (223)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk_1ms_div/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_250ms_div/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_500ms_div/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: game_logic_inst/cnt_ball_movement_x/clk_out_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: game_logic_inst/paddle_movement/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (528)
--------------------------------------------------
 There are 528 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2341)
---------------------------------
 There are 2341 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.908      -35.351                     50                 4851        0.076        0.000                      0                 4851        3.000        0.000                       0                  2351  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  CLK_100MHZ_CW    {0.000 5.000}      10.000          100.000         
  CLK_25MHZ_CW     {0.000 20.000}     40.000          25.000          
  CLK_50MHZ_CW     {0.000 10.000}     20.000          50.000          
  clkfbout_CW      {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  CLK_100MHZ_CW_1  {0.000 5.000}      10.000          100.000         
  CLK_25MHZ_CW_1   {0.000 20.000}     40.000          25.000          
  CLK_50MHZ_CW_1   {0.000 10.000}     20.000          50.000          
  clkfbout_CW_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  CLK_100MHZ_CW         -2.908      -35.351                     50                 3682        0.150        0.000                      0                 3682        4.500        0.000                       0                  2238  
  CLK_25MHZ_CW          25.785        0.000                      0                  851        0.211        0.000                      0                  851       19.500        0.000                       0                    75  
  CLK_50MHZ_CW          17.571        0.000                      0                   46        0.200        0.000                      0                   46        9.500        0.000                       0                    34  
  clkfbout_CW                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  CLK_100MHZ_CW_1       -2.907      -35.308                     50                 3682        0.150        0.000                      0                 3682        4.500        0.000                       0                  2238  
  CLK_25MHZ_CW_1        25.789        0.000                      0                  851        0.211        0.000                      0                  851       19.500        0.000                       0                    75  
  CLK_50MHZ_CW_1        17.573        0.000                      0                   46        0.200        0.000                      0                   46        9.500        0.000                       0                    34  
  clkfbout_CW_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_50MHZ_CW     CLK_100MHZ_CW          2.670        0.000                      0                   43        0.153        0.000                      0                   43  
CLK_100MHZ_CW_1  CLK_100MHZ_CW         -2.908      -35.351                     50                 3682        0.076        0.000                      0                 3682  
CLK_50MHZ_CW_1   CLK_100MHZ_CW          2.672        0.000                      0                   43        0.155        0.000                      0                   43  
CLK_25MHZ_CW_1   CLK_25MHZ_CW          25.785        0.000                      0                  851        0.116        0.000                      0                  851  
CLK_50MHZ_CW_1   CLK_50MHZ_CW          17.571        0.000                      0                   46        0.116        0.000                      0                   46  
CLK_100MHZ_CW    CLK_100MHZ_CW_1       -2.908      -35.351                     50                 3682        0.076        0.000                      0                 3682  
CLK_50MHZ_CW     CLK_100MHZ_CW_1        2.670        0.000                      0                   43        0.153        0.000                      0                   43  
CLK_50MHZ_CW_1   CLK_100MHZ_CW_1        2.672        0.000                      0                   43        0.155        0.000                      0                   43  
CLK_25MHZ_CW     CLK_25MHZ_CW_1        25.785        0.000                      0                  851        0.116        0.000                      0                  851  
CLK_50MHZ_CW     CLK_50MHZ_CW_1        17.571        0.000                      0                   46        0.116        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_100MHZ_CW      CLK_100MHZ_CW            0.619        0.000                      0                  234        0.492        0.000                      0                  234  
**async_default**  CLK_100MHZ_CW_1    CLK_100MHZ_CW            0.619        0.000                      0                  234        0.417        0.000                      0                  234  
**async_default**  CLK_100MHZ_CW      CLK_100MHZ_CW_1          0.619        0.000                      0                  234        0.417        0.000                      0                  234  
**async_default**  CLK_100MHZ_CW_1    CLK_100MHZ_CW_1          0.620        0.000                      0                  234        0.492        0.000                      0                  234  
**async_default**  CLK_100MHZ_CW      CLK_25MHZ_CW             5.183        0.000                      0                   22        0.750        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW_1    CLK_25MHZ_CW             5.183        0.000                      0                   22        0.750        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW      CLK_25MHZ_CW_1           5.187        0.000                      0                   22        0.754        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW_1    CLK_25MHZ_CW_1           5.187        0.000                      0                   22        0.754        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           CLK_100MHZ_CW                     
(none)           CLK_100MHZ_CW_1                   
(none)           CLK_25MHZ_CW                      
(none)           CLK_25MHZ_CW_1                    
(none)           CLK_50MHZ_CW                      
(none)           CLK_50MHZ_CW_1                    
(none)           clkfbout_CW                       
(none)           clkfbout_CW_1                     
(none)                            CLK_100MHZ_CW    
(none)                            CLK_100MHZ_CW_1  
(none)                            CLK_50MHZ_CW     
(none)                            CLK_50MHZ_CW_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :           50  Failing Endpoints,  Worst Slack       -2.908ns,  Total Violation      -35.351ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.827ns  (logic 2.688ns (20.956%)  route 10.139ns (79.044%))
  Logic Levels:           18  (LUT2=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.891    -1.128    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    -1.004 r  graphics_renderer_inst/pixel_data[2]_i_146/O
                         net (fo=5, routed)           0.336    -0.668    graphics_renderer_inst/pixel_data[2]_i_146_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    -0.544 r  graphics_renderer_inst/pixel_data[2]_i_77__0/O
                         net (fo=2, routed)           0.168    -0.376    graphics_renderer_inst/pixel_data[2]_i_77__0_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    -0.252 r  graphics_renderer_inst/pixel_data[2]_i_334/O
                         net (fo=2, routed)           0.575     0.323    graphics_renderer_inst/pixel_data[2]_i_334_n_0
    SLICE_X40Y81         LUT5 (Prop_lut5_I4_O)        0.124     0.447 r  graphics_renderer_inst/pixel_data[2]_i_325/O
                         net (fo=3, routed)           0.658     1.105    graphics_renderer_inst/pixel_data[2]_i_325_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  graphics_renderer_inst/pixel_data[2]_i_318/O
                         net (fo=3, routed)           0.619     1.847    graphics_renderer_inst/pixel_data[2]_i_318_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.971 r  graphics_renderer_inst/pixel_data[2]_i_273/O
                         net (fo=4, routed)           0.333     2.304    graphics_renderer_inst/pixel_data[2]_i_273_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.428 r  graphics_renderer_inst/pixel_data[2]_i_274/O
                         net (fo=1, routed)           0.473     2.901    graphics_renderer_inst/pixel_data[2]_i_274_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     3.025 r  graphics_renderer_inst/pixel_data[2]_i_270/O
                         net (fo=6, routed)           0.590     3.615    graphics_renderer_inst/pixel_data[2]_i_270_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.739 f  graphics_renderer_inst/pixel_data[2]_i_173/O
                         net (fo=103, routed)         0.470     4.209    graphics_renderer_inst/glob_state_reg[0]_rep__1_1
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.333 r  graphics_renderer_inst/pixel_data[2]_i_266/O
                         net (fo=2, routed)           0.669     5.002    graphics_renderer_inst/gpu_py_reg[2]_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.126 r  graphics_renderer_inst/pixel_data[2]_i_276/O
                         net (fo=11, routed)          0.515     5.641    graphics_renderer_inst/gpu_py_reg[3]_2
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.765 r  graphics_renderer_inst/pixel_data[2]_i_178/O
                         net (fo=7, routed)           0.840     6.605    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_100_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.729 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96/O
                         net (fo=7, routed)           0.688     7.417    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_comp_1/O
                         net (fo=1, routed)           0.685     8.225    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.349 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_comp/O
                         net (fo=1, routed)           0.692     9.041    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[0]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.165 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0/O
                         net (fo=1, routed)           0.774     9.939    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.063 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.165    10.228    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  game_logic_inst/pixel_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.352    genblk2[3].text_renderer_inst/pixel_data_reg[0]_0
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.412    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.032     7.444    genblk2[3].text_renderer_inst/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 2.688ns (20.964%)  route 10.134ns (79.036%))
  Logic Levels:           18  (LUT2=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.891    -1.128    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    -1.004 r  graphics_renderer_inst/pixel_data[2]_i_146/O
                         net (fo=5, routed)           0.336    -0.668    graphics_renderer_inst/pixel_data[2]_i_146_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    -0.544 r  graphics_renderer_inst/pixel_data[2]_i_77__0/O
                         net (fo=2, routed)           0.168    -0.376    graphics_renderer_inst/pixel_data[2]_i_77__0_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    -0.252 r  graphics_renderer_inst/pixel_data[2]_i_334/O
                         net (fo=2, routed)           0.575     0.323    graphics_renderer_inst/pixel_data[2]_i_334_n_0
    SLICE_X40Y81         LUT5 (Prop_lut5_I4_O)        0.124     0.447 r  graphics_renderer_inst/pixel_data[2]_i_325/O
                         net (fo=3, routed)           0.658     1.105    graphics_renderer_inst/pixel_data[2]_i_325_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  graphics_renderer_inst/pixel_data[2]_i_318/O
                         net (fo=3, routed)           0.619     1.847    graphics_renderer_inst/pixel_data[2]_i_318_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.971 r  graphics_renderer_inst/pixel_data[2]_i_273/O
                         net (fo=4, routed)           0.333     2.304    graphics_renderer_inst/pixel_data[2]_i_273_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.428 r  graphics_renderer_inst/pixel_data[2]_i_274/O
                         net (fo=1, routed)           0.473     2.901    graphics_renderer_inst/pixel_data[2]_i_274_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     3.025 r  graphics_renderer_inst/pixel_data[2]_i_270/O
                         net (fo=6, routed)           0.590     3.615    graphics_renderer_inst/pixel_data[2]_i_270_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.739 f  graphics_renderer_inst/pixel_data[2]_i_173/O
                         net (fo=103, routed)         0.470     4.209    graphics_renderer_inst/glob_state_reg[0]_rep__1_1
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.333 r  graphics_renderer_inst/pixel_data[2]_i_266/O
                         net (fo=2, routed)           0.669     5.002    graphics_renderer_inst/gpu_py_reg[2]_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.126 r  graphics_renderer_inst/pixel_data[2]_i_276/O
                         net (fo=11, routed)          0.515     5.641    graphics_renderer_inst/gpu_py_reg[3]_2
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.765 r  graphics_renderer_inst/pixel_data[2]_i_178/O
                         net (fo=7, routed)           0.840     6.605    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_100_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.729 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96/O
                         net (fo=7, routed)           0.688     7.417    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_comp_1/O
                         net (fo=1, routed)           0.685     8.225    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.349 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_comp/O
                         net (fo=1, routed)           0.692     9.041    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[0]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.165 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0/O
                         net (fo=1, routed)           0.774     9.939    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.063 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.160    10.223    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  game_logic_inst/pixel_data[2]_i_1__3/O
                         net (fo=1, routed)           0.000    10.347    genblk2[3].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.412    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.031     7.443    genblk2[3].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.663ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.625ns  (logic 2.564ns (20.309%)  route 10.061ns (79.691%))
  Logic Levels:           17  (LUT4=2 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.546    -2.473    game_logic_inst/CLK_100MHZ
    SLICE_X41Y83         FDCE                                         r  game_logic_inst/glob_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456    -2.017 r  game_logic_inst/glob_state_reg[1]/Q
                         net (fo=113, routed)         1.014    -1.002    graphics_renderer_inst/glob_state[1]
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    -0.878 r  graphics_renderer_inst/pixel_data[2]_i_76__1/O
                         net (fo=2, routed)           0.313    -0.566    graphics_renderer_inst/pixel_data[2]_i_76__1_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.442 r  graphics_renderer_inst/pixel_data[2]_i_282/O
                         net (fo=2, routed)           0.584     0.142    graphics_renderer_inst/pixel_data[2]_i_282_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.266 r  graphics_renderer_inst/pixel_data[2]_i_216__0/O
                         net (fo=2, routed)           0.559     0.825    game_logic_inst/pixel_data[2]_i_49__1_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.124     0.949 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.401     1.350    graphics_renderer_inst/pixel_data[2]_i_14__1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124     1.474 f  graphics_renderer_inst/pixel_data[2]_i_110__0/O
                         net (fo=1, routed)           0.154     1.629    game_logic_inst/pixel_data[2]_i_69__0
    SLICE_X43Y83         LUT6 (Prop_lut6_I2_O)        0.124     1.753 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=17, routed)          0.333     2.086    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.210 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=4, routed)           0.635     2.845    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.969 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=7, routed)           0.576     3.545    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_3
    SLICE_X41Y81         LUT4 (Prop_lut4_I1_O)        0.124     3.669 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_133__0/O
                         net (fo=1, routed)           0.996     4.665    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_133__0_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.789 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=115, routed)         0.988     5.777    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_289/O
                         net (fo=2, routed)           0.801     6.702    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_289_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.826 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_247/O
                         net (fo=1, routed)           0.894     7.720    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_247_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_153/O
                         net (fo=1, routed)           0.403     8.247    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_153_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124     8.371 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_80/O
                         net (fo=2, routed)           0.507     8.878    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.002 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_27__0/O
                         net (fo=2, routed)           0.587     9.589    game_logic_inst/pixel_on_reg_3
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.713 f  game_logic_inst/pixel_on_i_3__1/O
                         net (fo=1, routed)           0.315    10.028    game_logic_inst/pixel_on_i_3__1_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.152 r  game_logic_inst/pixel_on_i_1__3/O
                         net (fo=1, routed)           0.000    10.152    genblk2[3].text_renderer_inst/pixel_on_reg_0
    SLICE_X50Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X50Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.412    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)        0.077     7.489    genblk2[3].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 -2.663    

Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 2.564ns (20.522%)  route 9.930ns (79.478%))
  Logic Levels:           17  (LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.113    -0.906    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.782 r  graphics_renderer_inst/pixel_on_i_249__0/O
                         net (fo=1, routed)           0.151    -0.630    graphics_renderer_inst/pixel_on_i_249__0_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.124    -0.506 r  graphics_renderer_inst/pixel_on_i_248__0/O
                         net (fo=2, routed)           0.667     0.161    graphics_renderer_inst/pixel_on_i_248__0_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     0.285 r  graphics_renderer_inst/pixel_on_i_246__0/O
                         net (fo=1, routed)           0.439     0.724    game_logic_inst/pixel_on_i_223__0_1
    SLICE_X45Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.848 r  game_logic_inst/pixel_on_i_238__0/O
                         net (fo=4, routed)           0.742     1.590    game_logic_inst/pixel_on_i_238__0_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.714 f  game_logic_inst/pixel_on_i_224__0/O
                         net (fo=4, routed)           0.329     2.042    game_logic_inst/pixel_on_i_224__0_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.166 f  game_logic_inst/pixel_on_i_222/O
                         net (fo=1, routed)           0.500     2.666    game_logic_inst/pixel_on_i_222_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I2_O)        0.124     2.790 f  game_logic_inst/pixel_on_i_136__0/O
                         net (fo=69, routed)          0.432     3.222    game_logic_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y88         LUT5 (Prop_lut5_I0_O)        0.124     3.346 r  game_logic_inst/pixel_on_i_220/O
                         net (fo=1, routed)           0.302     3.649    game_logic_inst/pixel_on_i_220_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.773 f  game_logic_inst/pixel_on_i_135/O
                         net (fo=74, routed)          0.997     4.770    game_logic_inst/glob_state_reg[0]_rep_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.894 r  game_logic_inst/pixel_on_i_134_replica/O
                         net (fo=59, routed)          0.579     5.473    game_logic_inst/char_row[1]_repN
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.597 r  game_logic_inst/pixel_on_i_151/O
                         net (fo=58, routed)          1.025     6.623    game_logic_inst/char_row[0]
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.747 f  game_logic_inst/pixel_on_i_195/O
                         net (fo=1, routed)           0.670     7.417    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_60_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.541 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_118/O
                         net (fo=1, routed)           0.454     7.995    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_118_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.119 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_60/O
                         net (fo=2, routed)           0.739     8.858    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_4
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.982 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_18__0/O
                         net (fo=2, routed)           0.485     9.467    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_18__0_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124     9.591 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2/O
                         net (fo=1, routed)           0.304     9.895    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.019 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000    10.019    genblk2[2].text_renderer_inst/rom_prog_text_n_27
    SLICE_X47Y91         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437     7.923    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X47Y91         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.496    
                         clock uncertainty           -0.074     7.422    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.029     7.451    genblk2[2].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                 -2.568    

Slack (VIOLATED) :        -2.510ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.465ns  (logic 2.564ns (20.569%)  route 9.901ns (79.431%))
  Logic Levels:           17  (LUT3=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.048    -0.971    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.847 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.613    -0.234    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.110 r  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=4, routed)           0.596     0.486    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X37Y83         LUT5 (Prop_lut5_I1_O)        0.124     0.610 r  graphics_renderer_inst/pixel_on_i_254/O
                         net (fo=1, routed)           0.290     0.900    graphics_renderer_inst/pixel_on_i_254_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.024 r  graphics_renderer_inst/pixel_on_i_253/O
                         net (fo=2, routed)           0.167     1.191    graphics_renderer_inst/pixel_on_i_253_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.315 r  graphics_renderer_inst/pixel_on_i_246/O
                         net (fo=5, routed)           0.464     1.779    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.124     1.903 r  graphics_renderer_inst/pixel_on_i_243/O
                         net (fo=2, routed)           0.740     2.643    graphics_renderer_inst/pixel_on_i_243_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124     2.767 f  graphics_renderer_inst/pixel_on_i_213_comp/O
                         net (fo=68, routed)          0.547     3.314    graphics_renderer_inst/glob_state_reg[0]_rep__0_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.124     3.438 r  graphics_renderer_inst/pixel_on_i_209_comp_1/O
                         net (fo=76, routed)          0.483     3.921    graphics_renderer_inst/char_row_0[2]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.124     4.045 f  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.686     4.731    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.855 r  graphics_renderer_inst/pixel_on_i_212/O
                         net (fo=65, routed)          0.972     5.827    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[1]
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.124     5.951 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219/O
                         net (fo=3, routed)           0.853     6.804    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158/O
                         net (fo=2, routed)           0.896     7.824    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.948 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79/O
                         net (fo=1, routed)           0.162     8.110    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.234 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_29/O
                         net (fo=1, routed)           0.588     8.822    graphics_renderer_inst/pixel_on_i_2__0_4
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  graphics_renderer_inst/pixel_on_i_7/O
                         net (fo=1, routed)           0.620     9.566    graphics_renderer_inst/pixel_on_i_7_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.690 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.176     9.866    game_logic_inst/pixel_data_reg[2]_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I2_O)        0.124     9.990 r  game_logic_inst/pixel_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.990    genblk2[1].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.418     7.904    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.074     7.403    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.077     7.480    genblk2[1].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 -2.510    

Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 2.688ns (21.624%)  route 9.743ns (78.376%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.345     9.835    game_logic_inst/pixel_data_reg[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.124     9.959 r  game_logic_inst/pixel_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.959    genblk2[0].text_renderer_inst/pixel_data_reg[1]_0
    SLICE_X48Y61         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.438     7.924    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X48Y61         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/C
                         clock pessimism             -0.427     7.497    
                         clock uncertainty           -0.074     7.423    
    SLICE_X48Y61         FDRE (Setup_fdre_C_D)        0.029     7.452    genblk2[0].text_renderer_inst/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.504ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.428ns  (logic 2.688ns (21.628%)  route 9.740ns (78.372%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.342     9.832    game_logic_inst/pixel_data_reg[1]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.956 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     9.956    genblk2[0].text_renderer_inst/pixel_on_reg_0
    SLICE_X49Y63         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X49Y63         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.074     7.421    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)        0.032     7.453    genblk2[0].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 -2.504    

Slack (VIOLATED) :        -2.503ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.462ns  (logic 2.564ns (20.574%)  route 9.898ns (79.426%))
  Logic Levels:           17  (LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.048    -0.971    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.847 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.613    -0.234    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.110 r  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=4, routed)           0.596     0.486    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X37Y83         LUT5 (Prop_lut5_I1_O)        0.124     0.610 r  graphics_renderer_inst/pixel_on_i_254/O
                         net (fo=1, routed)           0.290     0.900    graphics_renderer_inst/pixel_on_i_254_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.024 r  graphics_renderer_inst/pixel_on_i_253/O
                         net (fo=2, routed)           0.167     1.191    graphics_renderer_inst/pixel_on_i_253_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.315 r  graphics_renderer_inst/pixel_on_i_246/O
                         net (fo=5, routed)           0.464     1.779    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.124     1.903 r  graphics_renderer_inst/pixel_on_i_243/O
                         net (fo=2, routed)           0.740     2.643    graphics_renderer_inst/pixel_on_i_243_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124     2.767 f  graphics_renderer_inst/pixel_on_i_213_comp/O
                         net (fo=68, routed)          0.547     3.314    graphics_renderer_inst/glob_state_reg[0]_rep__0_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.124     3.438 r  graphics_renderer_inst/pixel_on_i_209_comp_1/O
                         net (fo=76, routed)          0.483     3.921    graphics_renderer_inst/char_row_0[2]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.124     4.045 f  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.686     4.731    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.855 r  graphics_renderer_inst/pixel_on_i_212/O
                         net (fo=65, routed)          0.972     5.827    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[1]
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.124     5.951 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219/O
                         net (fo=3, routed)           0.853     6.804    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158/O
                         net (fo=2, routed)           0.896     7.824    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.948 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79/O
                         net (fo=1, routed)           0.162     8.110    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.234 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_29/O
                         net (fo=1, routed)           0.588     8.822    graphics_renderer_inst/pixel_on_i_2__0_4
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  graphics_renderer_inst/pixel_on_i_7/O
                         net (fo=1, routed)           0.620     9.566    graphics_renderer_inst/pixel_on_i_7_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.690 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.173     9.863    graphics_renderer_inst/glob_state_reg[0]_rep__0
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.987 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000     9.987    genblk2[1].text_renderer_inst/pixel_on_reg_0
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.418     7.904    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.074     7.403    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.081     7.484    genblk2[1].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                 -2.503    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.342ns  (logic 2.564ns (20.775%)  route 9.778ns (79.225%))
  Logic Levels:           17  (LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.113    -0.906    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.782 r  graphics_renderer_inst/pixel_on_i_249__0/O
                         net (fo=1, routed)           0.151    -0.630    graphics_renderer_inst/pixel_on_i_249__0_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.124    -0.506 f  graphics_renderer_inst/pixel_on_i_248__0/O
                         net (fo=2, routed)           0.667     0.161    graphics_renderer_inst/pixel_on_i_248__0_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     0.285 f  graphics_renderer_inst/pixel_on_i_246__0/O
                         net (fo=1, routed)           0.439     0.724    game_logic_inst/pixel_on_i_223__0_1
    SLICE_X45Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.848 f  game_logic_inst/pixel_on_i_238__0/O
                         net (fo=4, routed)           0.742     1.590    game_logic_inst/pixel_on_i_238__0_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  game_logic_inst/pixel_on_i_224__0/O
                         net (fo=4, routed)           0.329     2.042    game_logic_inst/pixel_on_i_224__0_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.166 r  game_logic_inst/pixel_on_i_222/O
                         net (fo=1, routed)           0.500     2.666    game_logic_inst/pixel_on_i_222_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I2_O)        0.124     2.790 r  game_logic_inst/pixel_on_i_136__0/O
                         net (fo=69, routed)          0.432     3.222    game_logic_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y88         LUT5 (Prop_lut5_I0_O)        0.124     3.346 f  game_logic_inst/pixel_on_i_220/O
                         net (fo=1, routed)           0.302     3.649    game_logic_inst/pixel_on_i_220_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.773 r  game_logic_inst/pixel_on_i_135/O
                         net (fo=74, routed)          0.997     4.770    game_logic_inst/glob_state_reg[0]_rep_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.894 f  game_logic_inst/pixel_on_i_134_replica/O
                         net (fo=59, routed)          0.579     5.473    game_logic_inst/char_row[1]_repN
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.597 f  game_logic_inst/pixel_on_i_151/O
                         net (fo=58, routed)          0.798     6.395    game_logic_inst/char_row[0]
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.519 r  game_logic_inst/pixel_on_i_137/O
                         net (fo=8, routed)           0.639     7.158    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.282 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.552     7.834    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.958 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.565     8.523    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_1
    SLICE_X45Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.647 f  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_comp/O
                         net (fo=1, routed)           0.665     9.312    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.436 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0/O
                         net (fo=2, routed)           0.307     9.743    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.867 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_1__2_comp/O
                         net (fo=1, routed)           0.000     9.867    genblk2[2].text_renderer_inst/rom_prog_text_n_0
    SLICE_X46Y90         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X46Y90         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.074     7.421    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)        0.081     7.502    genblk2[2].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.502    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.337ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 2.688ns (21.918%)  route 9.576ns (78.082%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.178     9.668    game_logic_inst/pixel_data_reg[1]
    SLICE_X51Y62         LUT5 (Prop_lut5_I2_O)        0.124     9.792 r  game_logic_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.792    genblk2[0].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X51Y62         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.438     7.924    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X51Y62         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.497    
                         clock uncertainty           -0.074     7.423    
    SLICE_X51Y62         FDRE (Setup_fdre_C_D)        0.032     7.455    genblk2[0].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 -2.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sw_array/genblk1[0].the_debouncer/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[0].the_debouncer/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.876%)  route 0.069ns (27.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.549    -0.580    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sw_array/genblk1[0].the_debouncer/counter_reg[18]/Q
                         net (fo=3, routed)           0.069    -0.370    sw_array/genblk1[0].the_debouncer/counter_reg[18]
    SLICE_X28Y73         LUT5 (Prop_lut5_I3_O)        0.045    -0.325 r  sw_array/genblk1[0].the_debouncer/counter[19]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.325    sw_array/genblk1[0].the_debouncer/counter[19]_i_2__1_n_0
    SLICE_X28Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.816    -0.353    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[19]/C
                         clock pessimism             -0.214    -0.567    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.092    -0.475    sw_array/genblk1[0].the_debouncer/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X31Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.315    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  btn_reset/genblk1[0].the_debouncer/btn_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.270    btn_reset/genblk1[0].the_debouncer/btn_out[0]_i_1__1_n_0
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.833    -0.336    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                         clock pessimism             -0.217    -0.552    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.120    -0.432    btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X31Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=3, routed)           0.113    -0.311    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.266 r  btn_reset/genblk1[0].the_debouncer/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.266    btn_reset/genblk1[0].the_debouncer/counter[1]_i_1__1_n_0
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.833    -0.336    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                         clock pessimism             -0.217    -0.552    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121    -0.431    btn_reset/genblk1[0].the_debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 btn_reset_vga/tmp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    btn_reset_vga/clk
    SLICE_X31Y40         FDRE                                         r  btn_reset_vga/tmp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset_vga/tmp2_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.305    btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]_0
    SLICE_X31Y41         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.831    -0.338    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y41         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                         clock pessimism             -0.214    -0.551    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.070    -0.481    btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sw_array/genblk1[1].the_debouncer/counter_reg[6]/Q
                         net (fo=7, routed)           0.133    -0.294    sw_array/genblk1[1].the_debouncer/counter_reg[6]
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  sw_array/genblk1[1].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    sw_array/genblk1[1].the_debouncer/p_0_in__0[10]
    SLICE_X30Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.338    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.216    -0.554    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.120    -0.434    sw_array/genblk1[1].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.083    -0.321    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.045    -0.276 r  sw_array/genblk1[1].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    sw_array/genblk1[1].the_debouncer/p_0_in__0[4]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.463    sw_array/genblk1[1].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.320    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[0]
    SLICE_X31Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.275 r  sw_array/genblk1[1].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    sw_array/genblk1[1].the_debouncer/p_0_in__0[3]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.091    -0.464    sw_array/genblk1[1].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.387    ps2_usb_keyboard/key_release_pulse_gen/p_1_in6_in
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.099    -0.288 r  ps2_usb_keyboard/key_release_pulse_gen/key_released[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    ps2_usb_keyboard/key_release_pulse_gen/key_released07_out
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.091    -0.478    ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[2]/Q
                         net (fo=5, routed)           0.094    -0.311    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[2]
    SLICE_X31Y55         LUT6 (Prop_lut6_I4_O)        0.045    -0.266 r  sw_array/genblk1[1].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sw_array/genblk1[1].the_debouncer/p_0_in__0[5]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.463    sw_array/genblk1[1].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.441%)  route 0.169ns (47.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X33Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sw_array/genblk1[1].the_debouncer/counter_reg[14]/Q
                         net (fo=7, routed)           0.169    -0.258    sw_array/genblk1[1].the_debouncer/counter_reg[14]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  sw_array/genblk1[1].the_debouncer/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    sw_array/genblk1[1].the_debouncer/counter[17]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X34Y50         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[17]/C
                         clock pessimism             -0.194    -0.533    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.121    -0.412    sw_array/genblk1[1].the_debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ_CW
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16    main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16    main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16    main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12    main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14    main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13    main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8     main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y67    led_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y67    led_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    led_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    led_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y100   background_graphics_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y100   background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y67    led_r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y67    led_r_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    led_r_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    led_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y100   background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y100   background_graphics_renderer_inst/pixel_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       25.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.785ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 4.297ns (31.507%)  route 9.341ns (68.493%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          8.292    11.186    main_vga_vram_buffer/P[3]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 25.785    

Slack (MET) :             25.996ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.427ns  (logic 4.297ns (32.002%)  route 9.130ns (67.998%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     2.893 r  vram_ra/P[9]
                         net (fo=48, routed)          8.081    10.975    main_vga_vram_buffer/P[9]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 25.996    

Slack (MET) :             26.127ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 4.297ns (32.307%)  route 9.003ns (67.693%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          7.954    10.848    main_vga_vram_buffer/P[3]
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.655    38.141    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                         clock pessimism             -0.505    37.636    
                         clock uncertainty           -0.095    37.541    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                 26.127    

Slack (MET) :             26.132ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.292ns  (logic 4.297ns (32.328%)  route 8.995ns (67.672%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      3.841     2.893 r  vram_ra/P[7]
                         net (fo=48, routed)          7.946    10.840    main_vga_vram_buffer/P[7]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                 26.132    

Slack (MET) :             26.141ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.297ns (32.352%)  route 8.985ns (67.648%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     2.893 r  vram_ra/P[8]
                         net (fo=48, routed)          7.936    10.830    main_vga_vram_buffer/P[8]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                 26.141    

Slack (MET) :             26.155ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 4.297ns (32.386%)  route 8.971ns (67.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      3.841     2.893 r  vram_ra/P[11]
                         net (fo=48, routed)          7.922    10.816    main_vga_vram_buffer/P[11]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                 26.155    

Slack (MET) :             26.338ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.089ns  (logic 4.297ns (32.828%)  route 8.792ns (67.172%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     2.893 r  vram_ra/P[9]
                         net (fo=48, routed)          7.743    10.637    main_vga_vram_buffer/P[9]
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.655    38.141    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                         clock pessimism             -0.505    37.636    
                         clock uncertainty           -0.095    37.541    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                 26.338    

Slack (MET) :             26.397ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.027ns  (logic 4.297ns (32.985%)  route 8.730ns (67.015%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841     2.893 r  vram_ra/P[4]
                         net (fo=48, routed)          7.681    10.574    main_vga_vram_buffer/P[4]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 26.397    

Slack (MET) :             26.426ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 4.297ns (33.059%)  route 8.701ns (66.941%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841     2.893 r  vram_ra/P[10]
                         net (fo=48, routed)          7.652    10.545    main_vga_vram_buffer/P[10]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                 26.426    

Slack (MET) :             26.468ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        12.962ns  (logic 4.297ns (33.150%)  route 8.665ns (66.850%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 38.144 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          7.616    10.510    main_vga_vram_buffer/P[3]
    RAMB36_X0Y21         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.658    38.144    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y21         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/CLKBWRCLK
                         clock pessimism             -0.505    37.639    
                         clock uncertainty           -0.095    37.544    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.978    main_vga_vram_buffer/memory_block_reg_9_0
  -------------------------------------------------------------------
                         required time                         36.978    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 26.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.537%)  route 0.182ns (49.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.182    -0.244    main_vga_sync/Q[1]
    SLICE_X54Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.199 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.410    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.290%)  route 0.150ns (44.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.150    -0.276    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X53Y36         LUT5 (Prop_lut5_I2_O)        0.045    -0.231 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.552    
    SLICE_X53Y36         FDCE (Hold_fdce_C_D)         0.091    -0.461    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.237%)  route 0.169ns (44.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.169    -0.234    main_vga_sync/Q[9]
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.045    -0.189 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.216    -0.551    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.121    -0.430    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.218%)  route 0.164ns (46.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.164    -0.263    main_vga_sync/v_count_reg_reg[9]_0[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.045    -0.218 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.218    main_vga_sync/vsync_next
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.216    -0.552    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.092    -0.460    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.947%)  route 0.171ns (45.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.171    -0.232    main_vga_sync/Q[9]
    SLICE_X52Y37         LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.551    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.120    -0.431    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.884%)  route 0.228ns (55.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.228    -0.197    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.045    -0.152 r  main_vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    main_vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.120    -0.410    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.455%)  route 0.232ns (55.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.232    -0.193    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.045    -0.148 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.121    -0.409    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.175    -0.228    main_vga_sync/v_count_reg_reg[9]_0[5]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.231    -0.567    
    SLICE_X54Y36         FDCE (Hold_fdce_C_D)         0.120    -0.447    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.247    main_vga_sync/Q[0]
    SLICE_X53Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  main_vga_sync/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    main_vga_sync/h_count_reg[0]_i_1_n_0
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.231    -0.567    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.091    -0.476    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.179    -0.247    main_vga_sync/v_count_reg_reg[9]_0[6]
    SLICE_X51Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.202 r  main_vga_sync/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    main_vga_sync/v_count_reg[6]_i_1_n_0
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.231    -0.567    
    SLICE_X51Y36         FDCE (Hold_fdce_C_D)         0.091    -0.476    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_CW
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16    main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y16    main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y16    main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12    main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14    main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_11_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    main_vga_vram_buffer/memory_block_reg_11_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_11_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8     main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_50MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       17.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.571ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.075ns (45.743%)  route 1.275ns (54.257%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.824    -0.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.332    -0.120 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.084    17.422    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.029    17.451    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.451    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                 17.571    

Slack (MET) :             17.581ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.766ns (32.007%)  route 1.627ns (67.993%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 17.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/Q
                         net (fo=6, routed)           0.825    -1.139    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.015 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.802    -0.213    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.089 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.089    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    17.912    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.413    17.499    
                         clock uncertainty           -0.084    17.415    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.077    17.492    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.492    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                 17.581    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 1.075ns (45.963%)  route 1.264ns (54.037%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.813    -0.463    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332    -0.131 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.084    17.422    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.031    17.453    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.670ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.704ns (30.939%)  route 1.571ns (69.061%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.014 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.897    -1.117    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X28Y63         LUT4 (Prop_lut4_I3_O)        0.124    -0.993 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=1, routed)           0.674    -0.318    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124    -0.194 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.388    17.530    
                         clock uncertainty           -0.084    17.446    
    SLICE_X28Y63         FDRE (Setup_fdre_C_D)        0.029    17.475    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.475    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                 17.670    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.695ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.371%)  route 1.607ns (75.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=6, routed)           1.607    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    17.922    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                         clock pessimism             -0.427    17.495    
                         clock uncertainty           -0.084    17.411    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)       -0.058    17.353    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]
  -------------------------------------------------------------------
                         required time                         17.353    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                 17.695    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 1.075ns (48.711%)  route 1.132ns (51.289%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.681    -0.595    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332    -0.263 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.084    17.422    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.031    17.453    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                 17.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.554    -0.575    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.148    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.074    -0.354    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.098    -0.256 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.227    -0.575    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.120    -0.455    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.075    -0.369    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.099    -0.270 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.229    -0.572    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.092    -0.480    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.055%)  route 0.139ns (39.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.139    -0.275    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X14Y73         LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.230    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X14Y73         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.818    -0.350    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y73         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.564    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.120    -0.444    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.501%)  route 0.143ns (43.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.143    -0.288    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.214    -0.556    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.092    -0.464    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.596%)  route 0.155ns (45.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.155    -0.277    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X28Y62         LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.214    -0.556    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.092    -0.464    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.276    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X28Y62         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.214    -0.556    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.091    -0.465    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.220 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.220    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.227    -0.578    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.457    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.608%)  route 0.160ns (43.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.254    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.227    -0.578    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.457    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.356%)  route 0.191ns (50.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.191    -0.239    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X28Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.214    -0.557    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.091    -0.466    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.227    -0.578    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.457    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_CW
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6   clock_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CW
  To Clock:  clkfbout_CW

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CW
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :           50  Failing Endpoints,  Worst Slack       -2.907ns,  Total Violation      -35.308ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.827ns  (logic 2.688ns (20.956%)  route 10.139ns (79.044%))
  Logic Levels:           18  (LUT2=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.891    -1.128    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    -1.004 r  graphics_renderer_inst/pixel_data[2]_i_146/O
                         net (fo=5, routed)           0.336    -0.668    graphics_renderer_inst/pixel_data[2]_i_146_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    -0.544 r  graphics_renderer_inst/pixel_data[2]_i_77__0/O
                         net (fo=2, routed)           0.168    -0.376    graphics_renderer_inst/pixel_data[2]_i_77__0_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    -0.252 r  graphics_renderer_inst/pixel_data[2]_i_334/O
                         net (fo=2, routed)           0.575     0.323    graphics_renderer_inst/pixel_data[2]_i_334_n_0
    SLICE_X40Y81         LUT5 (Prop_lut5_I4_O)        0.124     0.447 r  graphics_renderer_inst/pixel_data[2]_i_325/O
                         net (fo=3, routed)           0.658     1.105    graphics_renderer_inst/pixel_data[2]_i_325_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  graphics_renderer_inst/pixel_data[2]_i_318/O
                         net (fo=3, routed)           0.619     1.847    graphics_renderer_inst/pixel_data[2]_i_318_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.971 r  graphics_renderer_inst/pixel_data[2]_i_273/O
                         net (fo=4, routed)           0.333     2.304    graphics_renderer_inst/pixel_data[2]_i_273_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.428 r  graphics_renderer_inst/pixel_data[2]_i_274/O
                         net (fo=1, routed)           0.473     2.901    graphics_renderer_inst/pixel_data[2]_i_274_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     3.025 r  graphics_renderer_inst/pixel_data[2]_i_270/O
                         net (fo=6, routed)           0.590     3.615    graphics_renderer_inst/pixel_data[2]_i_270_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.739 f  graphics_renderer_inst/pixel_data[2]_i_173/O
                         net (fo=103, routed)         0.470     4.209    graphics_renderer_inst/glob_state_reg[0]_rep__1_1
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.333 r  graphics_renderer_inst/pixel_data[2]_i_266/O
                         net (fo=2, routed)           0.669     5.002    graphics_renderer_inst/gpu_py_reg[2]_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.126 r  graphics_renderer_inst/pixel_data[2]_i_276/O
                         net (fo=11, routed)          0.515     5.641    graphics_renderer_inst/gpu_py_reg[3]_2
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.765 r  graphics_renderer_inst/pixel_data[2]_i_178/O
                         net (fo=7, routed)           0.840     6.605    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_100_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.729 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96/O
                         net (fo=7, routed)           0.688     7.417    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_comp_1/O
                         net (fo=1, routed)           0.685     8.225    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.349 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_comp/O
                         net (fo=1, routed)           0.692     9.041    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[0]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.165 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0/O
                         net (fo=1, routed)           0.774     9.939    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.063 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.165    10.228    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  game_logic_inst/pixel_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.352    genblk2[3].text_renderer_inst/pixel_data_reg[0]_0
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.413    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.032     7.445    genblk2[3].text_renderer_inst/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.445    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.903ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 2.688ns (20.964%)  route 10.134ns (79.036%))
  Logic Levels:           18  (LUT2=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.891    -1.128    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    -1.004 r  graphics_renderer_inst/pixel_data[2]_i_146/O
                         net (fo=5, routed)           0.336    -0.668    graphics_renderer_inst/pixel_data[2]_i_146_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    -0.544 r  graphics_renderer_inst/pixel_data[2]_i_77__0/O
                         net (fo=2, routed)           0.168    -0.376    graphics_renderer_inst/pixel_data[2]_i_77__0_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    -0.252 r  graphics_renderer_inst/pixel_data[2]_i_334/O
                         net (fo=2, routed)           0.575     0.323    graphics_renderer_inst/pixel_data[2]_i_334_n_0
    SLICE_X40Y81         LUT5 (Prop_lut5_I4_O)        0.124     0.447 r  graphics_renderer_inst/pixel_data[2]_i_325/O
                         net (fo=3, routed)           0.658     1.105    graphics_renderer_inst/pixel_data[2]_i_325_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  graphics_renderer_inst/pixel_data[2]_i_318/O
                         net (fo=3, routed)           0.619     1.847    graphics_renderer_inst/pixel_data[2]_i_318_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.971 r  graphics_renderer_inst/pixel_data[2]_i_273/O
                         net (fo=4, routed)           0.333     2.304    graphics_renderer_inst/pixel_data[2]_i_273_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.428 r  graphics_renderer_inst/pixel_data[2]_i_274/O
                         net (fo=1, routed)           0.473     2.901    graphics_renderer_inst/pixel_data[2]_i_274_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     3.025 r  graphics_renderer_inst/pixel_data[2]_i_270/O
                         net (fo=6, routed)           0.590     3.615    graphics_renderer_inst/pixel_data[2]_i_270_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.739 f  graphics_renderer_inst/pixel_data[2]_i_173/O
                         net (fo=103, routed)         0.470     4.209    graphics_renderer_inst/glob_state_reg[0]_rep__1_1
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.333 r  graphics_renderer_inst/pixel_data[2]_i_266/O
                         net (fo=2, routed)           0.669     5.002    graphics_renderer_inst/gpu_py_reg[2]_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.126 r  graphics_renderer_inst/pixel_data[2]_i_276/O
                         net (fo=11, routed)          0.515     5.641    graphics_renderer_inst/gpu_py_reg[3]_2
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.765 r  graphics_renderer_inst/pixel_data[2]_i_178/O
                         net (fo=7, routed)           0.840     6.605    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_100_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.729 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96/O
                         net (fo=7, routed)           0.688     7.417    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_comp_1/O
                         net (fo=1, routed)           0.685     8.225    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.349 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_comp/O
                         net (fo=1, routed)           0.692     9.041    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[0]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.165 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0/O
                         net (fo=1, routed)           0.774     9.939    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.063 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.160    10.223    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  game_logic_inst/pixel_data[2]_i_1__3/O
                         net (fo=1, routed)           0.000    10.347    genblk2[3].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.413    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.031     7.444    genblk2[3].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                 -2.903    

Slack (VIOLATED) :        -2.662ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.625ns  (logic 2.564ns (20.309%)  route 10.061ns (79.691%))
  Logic Levels:           17  (LUT4=2 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.546    -2.473    game_logic_inst/CLK_100MHZ
    SLICE_X41Y83         FDCE                                         r  game_logic_inst/glob_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456    -2.017 r  game_logic_inst/glob_state_reg[1]/Q
                         net (fo=113, routed)         1.014    -1.002    graphics_renderer_inst/glob_state[1]
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    -0.878 r  graphics_renderer_inst/pixel_data[2]_i_76__1/O
                         net (fo=2, routed)           0.313    -0.566    graphics_renderer_inst/pixel_data[2]_i_76__1_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.442 r  graphics_renderer_inst/pixel_data[2]_i_282/O
                         net (fo=2, routed)           0.584     0.142    graphics_renderer_inst/pixel_data[2]_i_282_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.266 r  graphics_renderer_inst/pixel_data[2]_i_216__0/O
                         net (fo=2, routed)           0.559     0.825    game_logic_inst/pixel_data[2]_i_49__1_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.124     0.949 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.401     1.350    graphics_renderer_inst/pixel_data[2]_i_14__1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124     1.474 f  graphics_renderer_inst/pixel_data[2]_i_110__0/O
                         net (fo=1, routed)           0.154     1.629    game_logic_inst/pixel_data[2]_i_69__0
    SLICE_X43Y83         LUT6 (Prop_lut6_I2_O)        0.124     1.753 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=17, routed)          0.333     2.086    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.210 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=4, routed)           0.635     2.845    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.969 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=7, routed)           0.576     3.545    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_3
    SLICE_X41Y81         LUT4 (Prop_lut4_I1_O)        0.124     3.669 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_133__0/O
                         net (fo=1, routed)           0.996     4.665    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_133__0_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.789 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=115, routed)         0.988     5.777    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_289/O
                         net (fo=2, routed)           0.801     6.702    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_289_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.826 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_247/O
                         net (fo=1, routed)           0.894     7.720    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_247_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_153/O
                         net (fo=1, routed)           0.403     8.247    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_153_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124     8.371 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_80/O
                         net (fo=2, routed)           0.507     8.878    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.002 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_27__0/O
                         net (fo=2, routed)           0.587     9.589    game_logic_inst/pixel_on_reg_3
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.713 f  game_logic_inst/pixel_on_i_3__1/O
                         net (fo=1, routed)           0.315    10.028    game_logic_inst/pixel_on_i_3__1_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.152 r  game_logic_inst/pixel_on_i_1__3/O
                         net (fo=1, routed)           0.000    10.152    genblk2[3].text_renderer_inst/pixel_on_reg_0
    SLICE_X50Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X50Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.413    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)        0.077     7.490    genblk2[3].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 -2.662    

Slack (VIOLATED) :        -2.567ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 2.564ns (20.522%)  route 9.930ns (79.478%))
  Logic Levels:           17  (LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.113    -0.906    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.782 r  graphics_renderer_inst/pixel_on_i_249__0/O
                         net (fo=1, routed)           0.151    -0.630    graphics_renderer_inst/pixel_on_i_249__0_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.124    -0.506 r  graphics_renderer_inst/pixel_on_i_248__0/O
                         net (fo=2, routed)           0.667     0.161    graphics_renderer_inst/pixel_on_i_248__0_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     0.285 r  graphics_renderer_inst/pixel_on_i_246__0/O
                         net (fo=1, routed)           0.439     0.724    game_logic_inst/pixel_on_i_223__0_1
    SLICE_X45Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.848 r  game_logic_inst/pixel_on_i_238__0/O
                         net (fo=4, routed)           0.742     1.590    game_logic_inst/pixel_on_i_238__0_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.714 f  game_logic_inst/pixel_on_i_224__0/O
                         net (fo=4, routed)           0.329     2.042    game_logic_inst/pixel_on_i_224__0_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.166 f  game_logic_inst/pixel_on_i_222/O
                         net (fo=1, routed)           0.500     2.666    game_logic_inst/pixel_on_i_222_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I2_O)        0.124     2.790 f  game_logic_inst/pixel_on_i_136__0/O
                         net (fo=69, routed)          0.432     3.222    game_logic_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y88         LUT5 (Prop_lut5_I0_O)        0.124     3.346 r  game_logic_inst/pixel_on_i_220/O
                         net (fo=1, routed)           0.302     3.649    game_logic_inst/pixel_on_i_220_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.773 f  game_logic_inst/pixel_on_i_135/O
                         net (fo=74, routed)          0.997     4.770    game_logic_inst/glob_state_reg[0]_rep_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.894 r  game_logic_inst/pixel_on_i_134_replica/O
                         net (fo=59, routed)          0.579     5.473    game_logic_inst/char_row[1]_repN
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.597 r  game_logic_inst/pixel_on_i_151/O
                         net (fo=58, routed)          1.025     6.623    game_logic_inst/char_row[0]
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.747 f  game_logic_inst/pixel_on_i_195/O
                         net (fo=1, routed)           0.670     7.417    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_60_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.541 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_118/O
                         net (fo=1, routed)           0.454     7.995    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_118_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.119 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_60/O
                         net (fo=2, routed)           0.739     8.858    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_4
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.982 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_18__0/O
                         net (fo=2, routed)           0.485     9.467    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_18__0_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124     9.591 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2/O
                         net (fo=1, routed)           0.304     9.895    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.019 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000    10.019    genblk2[2].text_renderer_inst/rom_prog_text_n_27
    SLICE_X47Y91         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437     7.923    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X47Y91         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.496    
                         clock uncertainty           -0.074     7.423    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.029     7.452    genblk2[2].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                 -2.567    

Slack (VIOLATED) :        -2.510ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.465ns  (logic 2.564ns (20.569%)  route 9.901ns (79.431%))
  Logic Levels:           17  (LUT3=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.048    -0.971    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.847 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.613    -0.234    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.110 r  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=4, routed)           0.596     0.486    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X37Y83         LUT5 (Prop_lut5_I1_O)        0.124     0.610 r  graphics_renderer_inst/pixel_on_i_254/O
                         net (fo=1, routed)           0.290     0.900    graphics_renderer_inst/pixel_on_i_254_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.024 r  graphics_renderer_inst/pixel_on_i_253/O
                         net (fo=2, routed)           0.167     1.191    graphics_renderer_inst/pixel_on_i_253_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.315 r  graphics_renderer_inst/pixel_on_i_246/O
                         net (fo=5, routed)           0.464     1.779    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.124     1.903 r  graphics_renderer_inst/pixel_on_i_243/O
                         net (fo=2, routed)           0.740     2.643    graphics_renderer_inst/pixel_on_i_243_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124     2.767 f  graphics_renderer_inst/pixel_on_i_213_comp/O
                         net (fo=68, routed)          0.547     3.314    graphics_renderer_inst/glob_state_reg[0]_rep__0_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.124     3.438 r  graphics_renderer_inst/pixel_on_i_209_comp_1/O
                         net (fo=76, routed)          0.483     3.921    graphics_renderer_inst/char_row_0[2]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.124     4.045 f  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.686     4.731    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.855 r  graphics_renderer_inst/pixel_on_i_212/O
                         net (fo=65, routed)          0.972     5.827    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[1]
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.124     5.951 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219/O
                         net (fo=3, routed)           0.853     6.804    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158/O
                         net (fo=2, routed)           0.896     7.824    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.948 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79/O
                         net (fo=1, routed)           0.162     8.110    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.234 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_29/O
                         net (fo=1, routed)           0.588     8.822    graphics_renderer_inst/pixel_on_i_2__0_4
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  graphics_renderer_inst/pixel_on_i_7/O
                         net (fo=1, routed)           0.620     9.566    graphics_renderer_inst/pixel_on_i_7_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.690 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.176     9.866    game_logic_inst/pixel_data_reg[2]_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I2_O)        0.124     9.990 r  game_logic_inst/pixel_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.990    genblk2[1].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.418     7.904    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.074     7.404    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.077     7.481    genblk2[1].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 -2.510    

Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 2.688ns (21.624%)  route 9.743ns (78.376%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.345     9.835    game_logic_inst/pixel_data_reg[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.124     9.959 r  game_logic_inst/pixel_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.959    genblk2[0].text_renderer_inst/pixel_data_reg[1]_0
    SLICE_X48Y61         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.438     7.924    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X48Y61         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/C
                         clock pessimism             -0.427     7.497    
                         clock uncertainty           -0.074     7.424    
    SLICE_X48Y61         FDRE (Setup_fdre_C_D)        0.029     7.453    genblk2[0].text_renderer_inst/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.503ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.428ns  (logic 2.688ns (21.628%)  route 9.740ns (78.372%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.342     9.832    game_logic_inst/pixel_data_reg[1]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.956 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     9.956    genblk2[0].text_renderer_inst/pixel_on_reg_0
    SLICE_X49Y63         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X49Y63         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.074     7.422    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)        0.032     7.454    genblk2[0].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 -2.503    

Slack (VIOLATED) :        -2.503ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.462ns  (logic 2.564ns (20.574%)  route 9.898ns (79.426%))
  Logic Levels:           17  (LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.048    -0.971    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.847 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.613    -0.234    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.110 r  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=4, routed)           0.596     0.486    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X37Y83         LUT5 (Prop_lut5_I1_O)        0.124     0.610 r  graphics_renderer_inst/pixel_on_i_254/O
                         net (fo=1, routed)           0.290     0.900    graphics_renderer_inst/pixel_on_i_254_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.024 r  graphics_renderer_inst/pixel_on_i_253/O
                         net (fo=2, routed)           0.167     1.191    graphics_renderer_inst/pixel_on_i_253_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.315 r  graphics_renderer_inst/pixel_on_i_246/O
                         net (fo=5, routed)           0.464     1.779    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.124     1.903 r  graphics_renderer_inst/pixel_on_i_243/O
                         net (fo=2, routed)           0.740     2.643    graphics_renderer_inst/pixel_on_i_243_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124     2.767 f  graphics_renderer_inst/pixel_on_i_213_comp/O
                         net (fo=68, routed)          0.547     3.314    graphics_renderer_inst/glob_state_reg[0]_rep__0_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.124     3.438 r  graphics_renderer_inst/pixel_on_i_209_comp_1/O
                         net (fo=76, routed)          0.483     3.921    graphics_renderer_inst/char_row_0[2]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.124     4.045 f  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.686     4.731    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.855 r  graphics_renderer_inst/pixel_on_i_212/O
                         net (fo=65, routed)          0.972     5.827    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[1]
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.124     5.951 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219/O
                         net (fo=3, routed)           0.853     6.804    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158/O
                         net (fo=2, routed)           0.896     7.824    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.948 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79/O
                         net (fo=1, routed)           0.162     8.110    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.234 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_29/O
                         net (fo=1, routed)           0.588     8.822    graphics_renderer_inst/pixel_on_i_2__0_4
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  graphics_renderer_inst/pixel_on_i_7/O
                         net (fo=1, routed)           0.620     9.566    graphics_renderer_inst/pixel_on_i_7_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.690 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.173     9.863    graphics_renderer_inst/glob_state_reg[0]_rep__0
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.987 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000     9.987    genblk2[1].text_renderer_inst/pixel_on_reg_0
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.418     7.904    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.074     7.404    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.081     7.485    genblk2[1].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                 -2.503    

Slack (VIOLATED) :        -2.364ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.342ns  (logic 2.564ns (20.775%)  route 9.778ns (79.225%))
  Logic Levels:           17  (LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.113    -0.906    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.782 r  graphics_renderer_inst/pixel_on_i_249__0/O
                         net (fo=1, routed)           0.151    -0.630    graphics_renderer_inst/pixel_on_i_249__0_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.124    -0.506 f  graphics_renderer_inst/pixel_on_i_248__0/O
                         net (fo=2, routed)           0.667     0.161    graphics_renderer_inst/pixel_on_i_248__0_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     0.285 f  graphics_renderer_inst/pixel_on_i_246__0/O
                         net (fo=1, routed)           0.439     0.724    game_logic_inst/pixel_on_i_223__0_1
    SLICE_X45Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.848 f  game_logic_inst/pixel_on_i_238__0/O
                         net (fo=4, routed)           0.742     1.590    game_logic_inst/pixel_on_i_238__0_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  game_logic_inst/pixel_on_i_224__0/O
                         net (fo=4, routed)           0.329     2.042    game_logic_inst/pixel_on_i_224__0_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.166 r  game_logic_inst/pixel_on_i_222/O
                         net (fo=1, routed)           0.500     2.666    game_logic_inst/pixel_on_i_222_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I2_O)        0.124     2.790 r  game_logic_inst/pixel_on_i_136__0/O
                         net (fo=69, routed)          0.432     3.222    game_logic_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y88         LUT5 (Prop_lut5_I0_O)        0.124     3.346 f  game_logic_inst/pixel_on_i_220/O
                         net (fo=1, routed)           0.302     3.649    game_logic_inst/pixel_on_i_220_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.773 r  game_logic_inst/pixel_on_i_135/O
                         net (fo=74, routed)          0.997     4.770    game_logic_inst/glob_state_reg[0]_rep_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.894 f  game_logic_inst/pixel_on_i_134_replica/O
                         net (fo=59, routed)          0.579     5.473    game_logic_inst/char_row[1]_repN
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.597 f  game_logic_inst/pixel_on_i_151/O
                         net (fo=58, routed)          0.798     6.395    game_logic_inst/char_row[0]
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.519 r  game_logic_inst/pixel_on_i_137/O
                         net (fo=8, routed)           0.639     7.158    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.282 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.552     7.834    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.958 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.565     8.523    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_1
    SLICE_X45Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.647 f  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_comp/O
                         net (fo=1, routed)           0.665     9.312    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.436 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0/O
                         net (fo=2, routed)           0.307     9.743    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.867 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_1__2_comp/O
                         net (fo=1, routed)           0.000     9.867    genblk2[2].text_renderer_inst/rom_prog_text_n_0
    SLICE_X46Y90         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X46Y90         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.074     7.422    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)        0.081     7.503    genblk2[2].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.503    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                 -2.364    

Slack (VIOLATED) :        -2.336ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 2.688ns (21.918%)  route 9.576ns (78.082%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.178     9.668    game_logic_inst/pixel_data_reg[1]
    SLICE_X51Y62         LUT5 (Prop_lut5_I2_O)        0.124     9.792 r  game_logic_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.792    genblk2[0].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X51Y62         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.438     7.924    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X51Y62         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.497    
                         clock uncertainty           -0.074     7.424    
    SLICE_X51Y62         FDRE (Setup_fdre_C_D)        0.032     7.456    genblk2[0].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 -2.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sw_array/genblk1[0].the_debouncer/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[0].the_debouncer/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.876%)  route 0.069ns (27.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.549    -0.580    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sw_array/genblk1[0].the_debouncer/counter_reg[18]/Q
                         net (fo=3, routed)           0.069    -0.370    sw_array/genblk1[0].the_debouncer/counter_reg[18]
    SLICE_X28Y73         LUT5 (Prop_lut5_I3_O)        0.045    -0.325 r  sw_array/genblk1[0].the_debouncer/counter[19]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.325    sw_array/genblk1[0].the_debouncer/counter[19]_i_2__1_n_0
    SLICE_X28Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.816    -0.353    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[19]/C
                         clock pessimism             -0.214    -0.567    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.092    -0.475    sw_array/genblk1[0].the_debouncer/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X31Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.315    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  btn_reset/genblk1[0].the_debouncer/btn_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.270    btn_reset/genblk1[0].the_debouncer/btn_out[0]_i_1__1_n_0
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.833    -0.336    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                         clock pessimism             -0.217    -0.552    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.120    -0.432    btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X31Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=3, routed)           0.113    -0.311    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.266 r  btn_reset/genblk1[0].the_debouncer/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.266    btn_reset/genblk1[0].the_debouncer/counter[1]_i_1__1_n_0
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.833    -0.336    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                         clock pessimism             -0.217    -0.552    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121    -0.431    btn_reset/genblk1[0].the_debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 btn_reset_vga/tmp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    btn_reset_vga/clk
    SLICE_X31Y40         FDRE                                         r  btn_reset_vga/tmp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset_vga/tmp2_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.305    btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]_0
    SLICE_X31Y41         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.831    -0.338    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y41         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                         clock pessimism             -0.214    -0.551    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.070    -0.481    btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sw_array/genblk1[1].the_debouncer/counter_reg[6]/Q
                         net (fo=7, routed)           0.133    -0.294    sw_array/genblk1[1].the_debouncer/counter_reg[6]
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  sw_array/genblk1[1].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    sw_array/genblk1[1].the_debouncer/p_0_in__0[10]
    SLICE_X30Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.338    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.216    -0.554    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.120    -0.434    sw_array/genblk1[1].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.083    -0.321    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.045    -0.276 r  sw_array/genblk1[1].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    sw_array/genblk1[1].the_debouncer/p_0_in__0[4]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.463    sw_array/genblk1[1].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.320    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[0]
    SLICE_X31Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.275 r  sw_array/genblk1[1].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    sw_array/genblk1[1].the_debouncer/p_0_in__0[3]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.091    -0.464    sw_array/genblk1[1].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.387    ps2_usb_keyboard/key_release_pulse_gen/p_1_in6_in
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.099    -0.288 r  ps2_usb_keyboard/key_release_pulse_gen/key_released[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    ps2_usb_keyboard/key_release_pulse_gen/key_released07_out
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.091    -0.478    ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[2]/Q
                         net (fo=5, routed)           0.094    -0.311    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[2]
    SLICE_X31Y55         LUT6 (Prop_lut6_I4_O)        0.045    -0.266 r  sw_array/genblk1[1].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sw_array/genblk1[1].the_debouncer/p_0_in__0[5]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.463    sw_array/genblk1[1].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.441%)  route 0.169ns (47.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X33Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sw_array/genblk1[1].the_debouncer/counter_reg[14]/Q
                         net (fo=7, routed)           0.169    -0.258    sw_array/genblk1[1].the_debouncer/counter_reg[14]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  sw_array/genblk1[1].the_debouncer/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    sw_array/genblk1[1].the_debouncer/counter[17]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X34Y50         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[17]/C
                         clock pessimism             -0.194    -0.533    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.121    -0.412    sw_array/genblk1[1].the_debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ_CW_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16    main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16    main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16    main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12    main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14    main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13    main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8     main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y67    led_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y67    led_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    led_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    led_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y100   background_graphics_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y100   background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75    led_r_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y67    led_r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y67    led_r_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    led_r_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    led_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y100   background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y100   background_graphics_renderer_inst/pixel_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW_1
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       25.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.789ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 4.297ns (31.507%)  route 9.341ns (68.493%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          8.292    11.186    main_vga_vram_buffer/P[3]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.091    37.541    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 25.789    

Slack (MET) :             26.000ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.427ns  (logic 4.297ns (32.002%)  route 9.130ns (67.998%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     2.893 r  vram_ra/P[9]
                         net (fo=48, routed)          8.081    10.975    main_vga_vram_buffer/P[9]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.091    37.541    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 26.000    

Slack (MET) :             26.131ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 4.297ns (32.307%)  route 9.003ns (67.693%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          7.954    10.848    main_vga_vram_buffer/P[3]
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.655    38.141    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                         clock pessimism             -0.505    37.636    
                         clock uncertainty           -0.091    37.545    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.979    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                 26.131    

Slack (MET) :             26.135ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.292ns  (logic 4.297ns (32.328%)  route 8.995ns (67.672%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      3.841     2.893 r  vram_ra/P[7]
                         net (fo=48, routed)          7.946    10.840    main_vga_vram_buffer/P[7]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.091    37.541    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                 26.135    

Slack (MET) :             26.145ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.297ns (32.352%)  route 8.985ns (67.648%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     2.893 r  vram_ra/P[8]
                         net (fo=48, routed)          7.936    10.830    main_vga_vram_buffer/P[8]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.091    37.541    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                 26.145    

Slack (MET) :             26.159ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 4.297ns (32.386%)  route 8.971ns (67.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      3.841     2.893 r  vram_ra/P[11]
                         net (fo=48, routed)          7.922    10.816    main_vga_vram_buffer/P[11]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.091    37.541    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                 26.159    

Slack (MET) :             26.342ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.089ns  (logic 4.297ns (32.828%)  route 8.792ns (67.172%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     2.893 r  vram_ra/P[9]
                         net (fo=48, routed)          7.743    10.637    main_vga_vram_buffer/P[9]
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.655    38.141    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                         clock pessimism             -0.505    37.636    
                         clock uncertainty           -0.091    37.545    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.979    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                 26.342    

Slack (MET) :             26.400ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.027ns  (logic 4.297ns (32.985%)  route 8.730ns (67.015%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841     2.893 r  vram_ra/P[4]
                         net (fo=48, routed)          7.681    10.574    main_vga_vram_buffer/P[4]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.091    37.541    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 26.400    

Slack (MET) :             26.429ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 4.297ns (33.059%)  route 8.701ns (66.941%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841     2.893 r  vram_ra/P[10]
                         net (fo=48, routed)          7.652    10.545    main_vga_vram_buffer/P[10]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.091    37.541    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                 26.429    

Slack (MET) :             26.472ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.962ns  (logic 4.297ns (33.150%)  route 8.665ns (66.850%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 38.144 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          7.616    10.510    main_vga_vram_buffer/P[3]
    RAMB36_X0Y21         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.658    38.144    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y21         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/CLKBWRCLK
                         clock pessimism             -0.505    37.639    
                         clock uncertainty           -0.091    37.548    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.982    main_vga_vram_buffer/memory_block_reg_9_0
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 26.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.537%)  route 0.182ns (49.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.182    -0.244    main_vga_sync/Q[1]
    SLICE_X54Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.199 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.410    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.290%)  route 0.150ns (44.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.150    -0.276    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X53Y36         LUT5 (Prop_lut5_I2_O)        0.045    -0.231 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.552    
    SLICE_X53Y36         FDCE (Hold_fdce_C_D)         0.091    -0.461    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.237%)  route 0.169ns (44.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.169    -0.234    main_vga_sync/Q[9]
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.045    -0.189 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.216    -0.551    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.121    -0.430    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.218%)  route 0.164ns (46.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.164    -0.263    main_vga_sync/v_count_reg_reg[9]_0[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.045    -0.218 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.218    main_vga_sync/vsync_next
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.216    -0.552    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.092    -0.460    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.947%)  route 0.171ns (45.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.171    -0.232    main_vga_sync/Q[9]
    SLICE_X52Y37         LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.551    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.120    -0.431    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.884%)  route 0.228ns (55.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.228    -0.197    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.045    -0.152 r  main_vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    main_vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.120    -0.410    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.455%)  route 0.232ns (55.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.232    -0.193    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.045    -0.148 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.121    -0.409    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.175    -0.228    main_vga_sync/v_count_reg_reg[9]_0[5]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.231    -0.567    
    SLICE_X54Y36         FDCE (Hold_fdce_C_D)         0.120    -0.447    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.247    main_vga_sync/Q[0]
    SLICE_X53Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  main_vga_sync/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    main_vga_sync/h_count_reg[0]_i_1_n_0
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.231    -0.567    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.091    -0.476    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.179    -0.247    main_vga_sync/v_count_reg_reg[9]_0[6]
    SLICE_X51Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.202 r  main_vga_sync/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    main_vga_sync/v_count_reg[6]_i_1_n_0
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.231    -0.567    
    SLICE_X51Y36         FDCE (Hold_fdce_C_D)         0.091    -0.476    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_CW_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16    main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y16    main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y16    main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12    main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14    main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_11_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    main_vga_vram_buffer/memory_block_reg_11_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_11_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8     main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y35    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_50MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       17.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.573ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.075ns (45.743%)  route 1.275ns (54.257%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.824    -0.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.332    -0.120 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.082    17.424    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.029    17.453    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                 17.573    

Slack (MET) :             17.583ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.766ns (32.007%)  route 1.627ns (67.993%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 17.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/Q
                         net (fo=6, routed)           0.825    -1.139    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.015 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.802    -0.213    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.089 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.089    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    17.912    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.413    17.499    
                         clock uncertainty           -0.082    17.417    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.077    17.494    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.494    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                 17.583    

Slack (MET) :             17.587ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 1.075ns (45.963%)  route 1.264ns (54.037%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.813    -0.463    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332    -0.131 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.082    17.424    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.031    17.455    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.455    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                 17.587    

Slack (MET) :             17.672ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.704ns (30.939%)  route 1.571ns (69.061%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.014 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.897    -1.117    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X28Y63         LUT4 (Prop_lut4_I3_O)        0.124    -0.993 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=1, routed)           0.674    -0.318    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124    -0.194 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.388    17.530    
                         clock uncertainty           -0.082    17.448    
    SLICE_X28Y63         FDRE (Setup_fdre_C_D)        0.029    17.477    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.477    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                 17.672    

Slack (MET) :             17.679ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.082    17.436    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.043    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.679    

Slack (MET) :             17.679ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.082    17.436    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.043    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.679    

Slack (MET) :             17.679ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.082    17.436    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.043    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.679    

Slack (MET) :             17.679ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.082    17.436    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.043    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.679    

Slack (MET) :             17.697ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.371%)  route 1.607ns (75.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=6, routed)           1.607    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    17.922    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                         clock pessimism             -0.427    17.495    
                         clock uncertainty           -0.082    17.413    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)       -0.058    17.355    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                 17.697    

Slack (MET) :             17.718ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 1.075ns (48.711%)  route 1.132ns (51.289%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.681    -0.595    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332    -0.263 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.082    17.424    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.031    17.455    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.455    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                 17.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.554    -0.575    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.148    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.074    -0.354    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.098    -0.256 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.227    -0.575    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.120    -0.455    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.075    -0.369    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.099    -0.270 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.229    -0.572    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.092    -0.480    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.055%)  route 0.139ns (39.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.139    -0.275    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X14Y73         LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.230    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X14Y73         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.818    -0.350    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y73         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.564    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.120    -0.444    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.501%)  route 0.143ns (43.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.143    -0.288    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.214    -0.556    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.092    -0.464    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.596%)  route 0.155ns (45.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.155    -0.277    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X28Y62         LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.214    -0.556    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.092    -0.464    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.276    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X28Y62         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.214    -0.556    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.091    -0.465    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.220 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.220    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.227    -0.578    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.457    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.608%)  route 0.160ns (43.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.254    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.227    -0.578    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.457    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.356%)  route 0.191ns (50.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.191    -0.239    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X28Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.214    -0.557    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.091    -0.466    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.227    -0.578    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.457    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_CW_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6   clock_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X30Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y58    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CW_1
  To Clock:  clkfbout_CW_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CW_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        2.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.541ns (22.016%)  route 5.458ns (77.984%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.470     2.888    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.332     3.220 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           1.189     4.409    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X30Y60         LUT5 (Prop_lut5_I1_O)        0.124     4.533 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     4.533    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X30Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)        0.077     7.203    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.203    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.541ns (22.935%)  route 5.178ns (77.065%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.876     4.128    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     4.252    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X30Y59         FDRE (Setup_fdre_C_D)        0.081     7.207    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.541ns (23.288%)  route 5.076ns (76.712%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.470     2.888    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.332     3.220 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           0.806     4.026    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X29Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.150 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     4.150    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.541ns (23.316%)  route 5.068ns (76.684%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.767     4.018    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.142 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     4.142    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.541ns (23.360%)  route 5.056ns (76.640%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.754     4.006    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I1_O)        0.124     4.130 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[3]_i_1/O
                         net (fo=1, routed)           0.000     4.130    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.029     7.155    ps2_usb_keyboard/key_status_reg[3]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.541ns (23.380%)  route 5.050ns (76.620%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.749     4.000    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.124 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     4.124    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.204     7.129    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.924    ps2_usb_keyboard/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.204     7.129    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.924    ps2_usb_keyboard/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.204     7.129    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.924    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.204     7.129    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.924    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.434%)  route 0.567ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=10, routed)          0.567     0.162    ps2_usb_keyboard/ps2_usb_keyboard_n_0
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.204    -0.048    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.057     0.009    ps2_usb_keyboard/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.459%)  route 0.607ns (76.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=12, routed)          0.607     0.179    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     0.224    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.092     0.043    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.849%)  route 0.649ns (82.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.649     0.221    ps2_usb_keyboard/ps2_usb_keyboard_n_23
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.070     0.021    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.986%)  route 0.626ns (83.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.626     0.184    ps2_usb_keyboard/ps2_usb_keyboard_n_27
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.017    -0.032    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.185ns (24.581%)  route 0.568ns (75.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           0.379    -0.050    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[1]
    SLICE_X39Y58         LUT1 (Prop_lut1_I0_O)        0.044    -0.006 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[1]_hold_fix/O
                         net (fo=1, routed)           0.189     0.183    ps2_usb_keyboard/keycode_r_reg[15]_0[1]_hold_fix_1_alias
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.010    -0.039    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.184ns (24.697%)  route 0.561ns (75.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.342    -0.087    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[5]
    SLICE_X39Y58         LUT1 (Prop_lut1_I0_O)        0.043    -0.044 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[5]_hold_fix/O
                         net (fo=1, routed)           0.219     0.176    ps2_usb_keyboard/keycode_r_reg[15]_0[5]_hold_fix_1_alias
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)        -0.001    -0.050    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.128ns (16.362%)  route 0.654ns (83.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/Q
                         net (fo=3, routed)           0.654     0.213    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.019    -0.030    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.231ns (26.137%)  route 0.653ns (73.863%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.355    -0.073    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.045    -0.028 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.297     0.270    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[41]_i_1/O
                         net (fo=1, routed)           0.000     0.315    ps2_usb_keyboard/ps2_usb_keyboard_n_13
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[41]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.120     0.071    ps2_usb_keyboard/key_status_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.183ns (23.490%)  route 0.596ns (76.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          0.335    -0.093    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X28Y66         LUT1 (Prop_lut1_I0_O)        0.042    -0.051 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0_hold_fix/O
                         net (fo=1, routed)           0.261     0.210    ps2_usb_keyboard/keycode_r_reg[4]_0_hold_fix_1_alias
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.204    -0.048    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.010    -0.038    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.254ns (29.212%)  route 0.616ns (70.788%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=12, routed)          0.305    -0.100    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.045    -0.055 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2/O
                         net (fo=2, routed)           0.310     0.255    ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.300 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.300    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091     0.042    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :           50  Failing Endpoints,  Worst Slack       -2.908ns,  Total Violation      -35.351ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.827ns  (logic 2.688ns (20.956%)  route 10.139ns (79.044%))
  Logic Levels:           18  (LUT2=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.891    -1.128    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    -1.004 r  graphics_renderer_inst/pixel_data[2]_i_146/O
                         net (fo=5, routed)           0.336    -0.668    graphics_renderer_inst/pixel_data[2]_i_146_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    -0.544 r  graphics_renderer_inst/pixel_data[2]_i_77__0/O
                         net (fo=2, routed)           0.168    -0.376    graphics_renderer_inst/pixel_data[2]_i_77__0_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    -0.252 r  graphics_renderer_inst/pixel_data[2]_i_334/O
                         net (fo=2, routed)           0.575     0.323    graphics_renderer_inst/pixel_data[2]_i_334_n_0
    SLICE_X40Y81         LUT5 (Prop_lut5_I4_O)        0.124     0.447 r  graphics_renderer_inst/pixel_data[2]_i_325/O
                         net (fo=3, routed)           0.658     1.105    graphics_renderer_inst/pixel_data[2]_i_325_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  graphics_renderer_inst/pixel_data[2]_i_318/O
                         net (fo=3, routed)           0.619     1.847    graphics_renderer_inst/pixel_data[2]_i_318_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.971 r  graphics_renderer_inst/pixel_data[2]_i_273/O
                         net (fo=4, routed)           0.333     2.304    graphics_renderer_inst/pixel_data[2]_i_273_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.428 r  graphics_renderer_inst/pixel_data[2]_i_274/O
                         net (fo=1, routed)           0.473     2.901    graphics_renderer_inst/pixel_data[2]_i_274_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     3.025 r  graphics_renderer_inst/pixel_data[2]_i_270/O
                         net (fo=6, routed)           0.590     3.615    graphics_renderer_inst/pixel_data[2]_i_270_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.739 f  graphics_renderer_inst/pixel_data[2]_i_173/O
                         net (fo=103, routed)         0.470     4.209    graphics_renderer_inst/glob_state_reg[0]_rep__1_1
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.333 r  graphics_renderer_inst/pixel_data[2]_i_266/O
                         net (fo=2, routed)           0.669     5.002    graphics_renderer_inst/gpu_py_reg[2]_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.126 r  graphics_renderer_inst/pixel_data[2]_i_276/O
                         net (fo=11, routed)          0.515     5.641    graphics_renderer_inst/gpu_py_reg[3]_2
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.765 r  graphics_renderer_inst/pixel_data[2]_i_178/O
                         net (fo=7, routed)           0.840     6.605    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_100_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.729 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96/O
                         net (fo=7, routed)           0.688     7.417    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_comp_1/O
                         net (fo=1, routed)           0.685     8.225    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.349 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_comp/O
                         net (fo=1, routed)           0.692     9.041    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[0]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.165 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0/O
                         net (fo=1, routed)           0.774     9.939    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.063 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.165    10.228    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  game_logic_inst/pixel_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.352    genblk2[3].text_renderer_inst/pixel_data_reg[0]_0
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.412    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.032     7.444    genblk2[3].text_renderer_inst/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 2.688ns (20.964%)  route 10.134ns (79.036%))
  Logic Levels:           18  (LUT2=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.891    -1.128    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    -1.004 r  graphics_renderer_inst/pixel_data[2]_i_146/O
                         net (fo=5, routed)           0.336    -0.668    graphics_renderer_inst/pixel_data[2]_i_146_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    -0.544 r  graphics_renderer_inst/pixel_data[2]_i_77__0/O
                         net (fo=2, routed)           0.168    -0.376    graphics_renderer_inst/pixel_data[2]_i_77__0_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    -0.252 r  graphics_renderer_inst/pixel_data[2]_i_334/O
                         net (fo=2, routed)           0.575     0.323    graphics_renderer_inst/pixel_data[2]_i_334_n_0
    SLICE_X40Y81         LUT5 (Prop_lut5_I4_O)        0.124     0.447 r  graphics_renderer_inst/pixel_data[2]_i_325/O
                         net (fo=3, routed)           0.658     1.105    graphics_renderer_inst/pixel_data[2]_i_325_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  graphics_renderer_inst/pixel_data[2]_i_318/O
                         net (fo=3, routed)           0.619     1.847    graphics_renderer_inst/pixel_data[2]_i_318_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.971 r  graphics_renderer_inst/pixel_data[2]_i_273/O
                         net (fo=4, routed)           0.333     2.304    graphics_renderer_inst/pixel_data[2]_i_273_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.428 r  graphics_renderer_inst/pixel_data[2]_i_274/O
                         net (fo=1, routed)           0.473     2.901    graphics_renderer_inst/pixel_data[2]_i_274_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     3.025 r  graphics_renderer_inst/pixel_data[2]_i_270/O
                         net (fo=6, routed)           0.590     3.615    graphics_renderer_inst/pixel_data[2]_i_270_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.739 f  graphics_renderer_inst/pixel_data[2]_i_173/O
                         net (fo=103, routed)         0.470     4.209    graphics_renderer_inst/glob_state_reg[0]_rep__1_1
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.333 r  graphics_renderer_inst/pixel_data[2]_i_266/O
                         net (fo=2, routed)           0.669     5.002    graphics_renderer_inst/gpu_py_reg[2]_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.126 r  graphics_renderer_inst/pixel_data[2]_i_276/O
                         net (fo=11, routed)          0.515     5.641    graphics_renderer_inst/gpu_py_reg[3]_2
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.765 r  graphics_renderer_inst/pixel_data[2]_i_178/O
                         net (fo=7, routed)           0.840     6.605    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_100_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.729 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96/O
                         net (fo=7, routed)           0.688     7.417    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_comp_1/O
                         net (fo=1, routed)           0.685     8.225    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.349 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_comp/O
                         net (fo=1, routed)           0.692     9.041    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[0]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.165 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0/O
                         net (fo=1, routed)           0.774     9.939    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.063 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.160    10.223    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  game_logic_inst/pixel_data[2]_i_1__3/O
                         net (fo=1, routed)           0.000    10.347    genblk2[3].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.412    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.031     7.443    genblk2[3].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.663ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.625ns  (logic 2.564ns (20.309%)  route 10.061ns (79.691%))
  Logic Levels:           17  (LUT4=2 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.546    -2.473    game_logic_inst/CLK_100MHZ
    SLICE_X41Y83         FDCE                                         r  game_logic_inst/glob_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456    -2.017 r  game_logic_inst/glob_state_reg[1]/Q
                         net (fo=113, routed)         1.014    -1.002    graphics_renderer_inst/glob_state[1]
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    -0.878 r  graphics_renderer_inst/pixel_data[2]_i_76__1/O
                         net (fo=2, routed)           0.313    -0.566    graphics_renderer_inst/pixel_data[2]_i_76__1_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.442 r  graphics_renderer_inst/pixel_data[2]_i_282/O
                         net (fo=2, routed)           0.584     0.142    graphics_renderer_inst/pixel_data[2]_i_282_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.266 r  graphics_renderer_inst/pixel_data[2]_i_216__0/O
                         net (fo=2, routed)           0.559     0.825    game_logic_inst/pixel_data[2]_i_49__1_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.124     0.949 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.401     1.350    graphics_renderer_inst/pixel_data[2]_i_14__1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124     1.474 f  graphics_renderer_inst/pixel_data[2]_i_110__0/O
                         net (fo=1, routed)           0.154     1.629    game_logic_inst/pixel_data[2]_i_69__0
    SLICE_X43Y83         LUT6 (Prop_lut6_I2_O)        0.124     1.753 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=17, routed)          0.333     2.086    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.210 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=4, routed)           0.635     2.845    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.969 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=7, routed)           0.576     3.545    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_3
    SLICE_X41Y81         LUT4 (Prop_lut4_I1_O)        0.124     3.669 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_133__0/O
                         net (fo=1, routed)           0.996     4.665    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_133__0_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.789 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=115, routed)         0.988     5.777    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_289/O
                         net (fo=2, routed)           0.801     6.702    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_289_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.826 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_247/O
                         net (fo=1, routed)           0.894     7.720    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_247_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_153/O
                         net (fo=1, routed)           0.403     8.247    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_153_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124     8.371 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_80/O
                         net (fo=2, routed)           0.507     8.878    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.002 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_27__0/O
                         net (fo=2, routed)           0.587     9.589    game_logic_inst/pixel_on_reg_3
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.713 f  game_logic_inst/pixel_on_i_3__1/O
                         net (fo=1, routed)           0.315    10.028    game_logic_inst/pixel_on_i_3__1_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.152 r  game_logic_inst/pixel_on_i_1__3/O
                         net (fo=1, routed)           0.000    10.152    genblk2[3].text_renderer_inst/pixel_on_reg_0
    SLICE_X50Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X50Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.412    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)        0.077     7.489    genblk2[3].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 -2.663    

Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 2.564ns (20.522%)  route 9.930ns (79.478%))
  Logic Levels:           17  (LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.113    -0.906    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.782 r  graphics_renderer_inst/pixel_on_i_249__0/O
                         net (fo=1, routed)           0.151    -0.630    graphics_renderer_inst/pixel_on_i_249__0_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.124    -0.506 r  graphics_renderer_inst/pixel_on_i_248__0/O
                         net (fo=2, routed)           0.667     0.161    graphics_renderer_inst/pixel_on_i_248__0_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     0.285 r  graphics_renderer_inst/pixel_on_i_246__0/O
                         net (fo=1, routed)           0.439     0.724    game_logic_inst/pixel_on_i_223__0_1
    SLICE_X45Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.848 r  game_logic_inst/pixel_on_i_238__0/O
                         net (fo=4, routed)           0.742     1.590    game_logic_inst/pixel_on_i_238__0_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.714 f  game_logic_inst/pixel_on_i_224__0/O
                         net (fo=4, routed)           0.329     2.042    game_logic_inst/pixel_on_i_224__0_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.166 f  game_logic_inst/pixel_on_i_222/O
                         net (fo=1, routed)           0.500     2.666    game_logic_inst/pixel_on_i_222_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I2_O)        0.124     2.790 f  game_logic_inst/pixel_on_i_136__0/O
                         net (fo=69, routed)          0.432     3.222    game_logic_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y88         LUT5 (Prop_lut5_I0_O)        0.124     3.346 r  game_logic_inst/pixel_on_i_220/O
                         net (fo=1, routed)           0.302     3.649    game_logic_inst/pixel_on_i_220_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.773 f  game_logic_inst/pixel_on_i_135/O
                         net (fo=74, routed)          0.997     4.770    game_logic_inst/glob_state_reg[0]_rep_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.894 r  game_logic_inst/pixel_on_i_134_replica/O
                         net (fo=59, routed)          0.579     5.473    game_logic_inst/char_row[1]_repN
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.597 r  game_logic_inst/pixel_on_i_151/O
                         net (fo=58, routed)          1.025     6.623    game_logic_inst/char_row[0]
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.747 f  game_logic_inst/pixel_on_i_195/O
                         net (fo=1, routed)           0.670     7.417    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_60_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.541 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_118/O
                         net (fo=1, routed)           0.454     7.995    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_118_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.119 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_60/O
                         net (fo=2, routed)           0.739     8.858    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_4
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.982 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_18__0/O
                         net (fo=2, routed)           0.485     9.467    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_18__0_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124     9.591 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2/O
                         net (fo=1, routed)           0.304     9.895    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.019 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000    10.019    genblk2[2].text_renderer_inst/rom_prog_text_n_27
    SLICE_X47Y91         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437     7.923    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X47Y91         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.496    
                         clock uncertainty           -0.074     7.422    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.029     7.451    genblk2[2].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                 -2.568    

Slack (VIOLATED) :        -2.510ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.465ns  (logic 2.564ns (20.569%)  route 9.901ns (79.431%))
  Logic Levels:           17  (LUT3=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.048    -0.971    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.847 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.613    -0.234    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.110 r  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=4, routed)           0.596     0.486    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X37Y83         LUT5 (Prop_lut5_I1_O)        0.124     0.610 r  graphics_renderer_inst/pixel_on_i_254/O
                         net (fo=1, routed)           0.290     0.900    graphics_renderer_inst/pixel_on_i_254_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.024 r  graphics_renderer_inst/pixel_on_i_253/O
                         net (fo=2, routed)           0.167     1.191    graphics_renderer_inst/pixel_on_i_253_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.315 r  graphics_renderer_inst/pixel_on_i_246/O
                         net (fo=5, routed)           0.464     1.779    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.124     1.903 r  graphics_renderer_inst/pixel_on_i_243/O
                         net (fo=2, routed)           0.740     2.643    graphics_renderer_inst/pixel_on_i_243_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124     2.767 f  graphics_renderer_inst/pixel_on_i_213_comp/O
                         net (fo=68, routed)          0.547     3.314    graphics_renderer_inst/glob_state_reg[0]_rep__0_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.124     3.438 r  graphics_renderer_inst/pixel_on_i_209_comp_1/O
                         net (fo=76, routed)          0.483     3.921    graphics_renderer_inst/char_row_0[2]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.124     4.045 f  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.686     4.731    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.855 r  graphics_renderer_inst/pixel_on_i_212/O
                         net (fo=65, routed)          0.972     5.827    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[1]
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.124     5.951 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219/O
                         net (fo=3, routed)           0.853     6.804    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158/O
                         net (fo=2, routed)           0.896     7.824    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.948 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79/O
                         net (fo=1, routed)           0.162     8.110    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.234 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_29/O
                         net (fo=1, routed)           0.588     8.822    graphics_renderer_inst/pixel_on_i_2__0_4
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  graphics_renderer_inst/pixel_on_i_7/O
                         net (fo=1, routed)           0.620     9.566    graphics_renderer_inst/pixel_on_i_7_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.690 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.176     9.866    game_logic_inst/pixel_data_reg[2]_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I2_O)        0.124     9.990 r  game_logic_inst/pixel_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.990    genblk2[1].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.418     7.904    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.074     7.403    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.077     7.480    genblk2[1].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 -2.510    

Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 2.688ns (21.624%)  route 9.743ns (78.376%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.345     9.835    game_logic_inst/pixel_data_reg[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.124     9.959 r  game_logic_inst/pixel_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.959    genblk2[0].text_renderer_inst/pixel_data_reg[1]_0
    SLICE_X48Y61         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.438     7.924    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X48Y61         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/C
                         clock pessimism             -0.427     7.497    
                         clock uncertainty           -0.074     7.423    
    SLICE_X48Y61         FDRE (Setup_fdre_C_D)        0.029     7.452    genblk2[0].text_renderer_inst/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.504ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.428ns  (logic 2.688ns (21.628%)  route 9.740ns (78.372%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.342     9.832    game_logic_inst/pixel_data_reg[1]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.956 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     9.956    genblk2[0].text_renderer_inst/pixel_on_reg_0
    SLICE_X49Y63         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X49Y63         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.074     7.421    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)        0.032     7.453    genblk2[0].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 -2.504    

Slack (VIOLATED) :        -2.503ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.462ns  (logic 2.564ns (20.574%)  route 9.898ns (79.426%))
  Logic Levels:           17  (LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.048    -0.971    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.847 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.613    -0.234    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.110 r  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=4, routed)           0.596     0.486    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X37Y83         LUT5 (Prop_lut5_I1_O)        0.124     0.610 r  graphics_renderer_inst/pixel_on_i_254/O
                         net (fo=1, routed)           0.290     0.900    graphics_renderer_inst/pixel_on_i_254_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.024 r  graphics_renderer_inst/pixel_on_i_253/O
                         net (fo=2, routed)           0.167     1.191    graphics_renderer_inst/pixel_on_i_253_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.315 r  graphics_renderer_inst/pixel_on_i_246/O
                         net (fo=5, routed)           0.464     1.779    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.124     1.903 r  graphics_renderer_inst/pixel_on_i_243/O
                         net (fo=2, routed)           0.740     2.643    graphics_renderer_inst/pixel_on_i_243_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124     2.767 f  graphics_renderer_inst/pixel_on_i_213_comp/O
                         net (fo=68, routed)          0.547     3.314    graphics_renderer_inst/glob_state_reg[0]_rep__0_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.124     3.438 r  graphics_renderer_inst/pixel_on_i_209_comp_1/O
                         net (fo=76, routed)          0.483     3.921    graphics_renderer_inst/char_row_0[2]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.124     4.045 f  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.686     4.731    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.855 r  graphics_renderer_inst/pixel_on_i_212/O
                         net (fo=65, routed)          0.972     5.827    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[1]
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.124     5.951 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219/O
                         net (fo=3, routed)           0.853     6.804    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158/O
                         net (fo=2, routed)           0.896     7.824    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.948 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79/O
                         net (fo=1, routed)           0.162     8.110    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.234 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_29/O
                         net (fo=1, routed)           0.588     8.822    graphics_renderer_inst/pixel_on_i_2__0_4
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  graphics_renderer_inst/pixel_on_i_7/O
                         net (fo=1, routed)           0.620     9.566    graphics_renderer_inst/pixel_on_i_7_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.690 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.173     9.863    graphics_renderer_inst/glob_state_reg[0]_rep__0
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.987 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000     9.987    genblk2[1].text_renderer_inst/pixel_on_reg_0
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.418     7.904    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.074     7.403    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.081     7.484    genblk2[1].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                 -2.503    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.342ns  (logic 2.564ns (20.775%)  route 9.778ns (79.225%))
  Logic Levels:           17  (LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.113    -0.906    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.782 r  graphics_renderer_inst/pixel_on_i_249__0/O
                         net (fo=1, routed)           0.151    -0.630    graphics_renderer_inst/pixel_on_i_249__0_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.124    -0.506 f  graphics_renderer_inst/pixel_on_i_248__0/O
                         net (fo=2, routed)           0.667     0.161    graphics_renderer_inst/pixel_on_i_248__0_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     0.285 f  graphics_renderer_inst/pixel_on_i_246__0/O
                         net (fo=1, routed)           0.439     0.724    game_logic_inst/pixel_on_i_223__0_1
    SLICE_X45Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.848 f  game_logic_inst/pixel_on_i_238__0/O
                         net (fo=4, routed)           0.742     1.590    game_logic_inst/pixel_on_i_238__0_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  game_logic_inst/pixel_on_i_224__0/O
                         net (fo=4, routed)           0.329     2.042    game_logic_inst/pixel_on_i_224__0_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.166 r  game_logic_inst/pixel_on_i_222/O
                         net (fo=1, routed)           0.500     2.666    game_logic_inst/pixel_on_i_222_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I2_O)        0.124     2.790 r  game_logic_inst/pixel_on_i_136__0/O
                         net (fo=69, routed)          0.432     3.222    game_logic_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y88         LUT5 (Prop_lut5_I0_O)        0.124     3.346 f  game_logic_inst/pixel_on_i_220/O
                         net (fo=1, routed)           0.302     3.649    game_logic_inst/pixel_on_i_220_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.773 r  game_logic_inst/pixel_on_i_135/O
                         net (fo=74, routed)          0.997     4.770    game_logic_inst/glob_state_reg[0]_rep_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.894 f  game_logic_inst/pixel_on_i_134_replica/O
                         net (fo=59, routed)          0.579     5.473    game_logic_inst/char_row[1]_repN
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.597 f  game_logic_inst/pixel_on_i_151/O
                         net (fo=58, routed)          0.798     6.395    game_logic_inst/char_row[0]
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.519 r  game_logic_inst/pixel_on_i_137/O
                         net (fo=8, routed)           0.639     7.158    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.282 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.552     7.834    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.958 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.565     8.523    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_1
    SLICE_X45Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.647 f  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_comp/O
                         net (fo=1, routed)           0.665     9.312    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.436 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0/O
                         net (fo=2, routed)           0.307     9.743    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.867 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_1__2_comp/O
                         net (fo=1, routed)           0.000     9.867    genblk2[2].text_renderer_inst/rom_prog_text_n_0
    SLICE_X46Y90         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X46Y90         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.074     7.421    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)        0.081     7.502    genblk2[2].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.502    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.337ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 2.688ns (21.918%)  route 9.576ns (78.082%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.178     9.668    game_logic_inst/pixel_data_reg[1]
    SLICE_X51Y62         LUT5 (Prop_lut5_I2_O)        0.124     9.792 r  game_logic_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.792    genblk2[0].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X51Y62         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.438     7.924    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X51Y62         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.497    
                         clock uncertainty           -0.074     7.423    
    SLICE_X51Y62         FDRE (Setup_fdre_C_D)        0.032     7.455    genblk2[0].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 -2.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sw_array/genblk1[0].the_debouncer/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[0].the_debouncer/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.876%)  route 0.069ns (27.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.549    -0.580    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sw_array/genblk1[0].the_debouncer/counter_reg[18]/Q
                         net (fo=3, routed)           0.069    -0.370    sw_array/genblk1[0].the_debouncer/counter_reg[18]
    SLICE_X28Y73         LUT5 (Prop_lut5_I3_O)        0.045    -0.325 r  sw_array/genblk1[0].the_debouncer/counter[19]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.325    sw_array/genblk1[0].the_debouncer/counter[19]_i_2__1_n_0
    SLICE_X28Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.816    -0.353    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[19]/C
                         clock pessimism             -0.214    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.092    -0.401    sw_array/genblk1[0].the_debouncer/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X31Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.315    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  btn_reset/genblk1[0].the_debouncer/btn_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.270    btn_reset/genblk1[0].the_debouncer/btn_out[0]_i_1__1_n_0
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.833    -0.336    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                         clock pessimism             -0.217    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.120    -0.358    btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X31Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=3, routed)           0.113    -0.311    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.266 r  btn_reset/genblk1[0].the_debouncer/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.266    btn_reset/genblk1[0].the_debouncer/counter[1]_i_1__1_n_0
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.833    -0.336    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                         clock pessimism             -0.217    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121    -0.357    btn_reset/genblk1[0].the_debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 btn_reset_vga/tmp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    btn_reset_vga/clk
    SLICE_X31Y40         FDRE                                         r  btn_reset_vga/tmp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset_vga/tmp2_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.305    btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]_0
    SLICE_X31Y41         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.831    -0.338    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y41         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                         clock pessimism             -0.214    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.070    -0.407    btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sw_array/genblk1[1].the_debouncer/counter_reg[6]/Q
                         net (fo=7, routed)           0.133    -0.294    sw_array/genblk1[1].the_debouncer/counter_reg[6]
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  sw_array/genblk1[1].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    sw_array/genblk1[1].the_debouncer/p_0_in__0[10]
    SLICE_X30Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.338    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.216    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.120    -0.360    sw_array/genblk1[1].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.083    -0.321    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.045    -0.276 r  sw_array/genblk1[1].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    sw_array/genblk1[1].the_debouncer/p_0_in__0[4]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.389    sw_array/genblk1[1].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.320    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[0]
    SLICE_X31Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.275 r  sw_array/genblk1[1].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    sw_array/genblk1[1].the_debouncer/p_0_in__0[3]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.091    -0.390    sw_array/genblk1[1].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.387    ps2_usb_keyboard/key_release_pulse_gen/p_1_in6_in
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.099    -0.288 r  ps2_usb_keyboard/key_release_pulse_gen/key_released[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    ps2_usb_keyboard/key_release_pulse_gen/key_released07_out
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.091    -0.404    ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[2]/Q
                         net (fo=5, routed)           0.094    -0.311    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[2]
    SLICE_X31Y55         LUT6 (Prop_lut6_I4_O)        0.045    -0.266 r  sw_array/genblk1[1].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sw_array/genblk1[1].the_debouncer/p_0_in__0[5]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.389    sw_array/genblk1[1].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.441%)  route 0.169ns (47.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X33Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sw_array/genblk1[1].the_debouncer/counter_reg[14]/Q
                         net (fo=7, routed)           0.169    -0.258    sw_array/genblk1[1].the_debouncer/counter_reg[14]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  sw_array/genblk1[1].the_debouncer/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    sw_array/genblk1[1].the_debouncer/counter[17]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X34Y50         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[17]/C
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.121    -0.338    sw_array/genblk1[1].the_debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        2.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.541ns (22.016%)  route 5.458ns (77.984%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.470     2.888    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.332     3.220 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           1.189     4.409    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X30Y60         LUT5 (Prop_lut5_I1_O)        0.124     4.533 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     4.533    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X30Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)        0.077     7.205    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.205    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.541ns (22.935%)  route 5.178ns (77.065%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.876     4.128    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     4.252    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X30Y59         FDRE (Setup_fdre_C_D)        0.081     7.209    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.541ns (23.288%)  route 5.076ns (76.712%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.470     2.888    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.332     3.220 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           0.806     4.026    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X29Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.150 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     4.150    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.031     7.161    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.541ns (23.316%)  route 5.068ns (76.684%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.767     4.018    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.142 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     4.142    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.541ns (23.360%)  route 5.056ns (76.640%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.754     4.006    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I1_O)        0.124     4.130 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[3]_i_1/O
                         net (fo=1, routed)           0.000     4.130    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.029     7.157    ps2_usb_keyboard/key_status_reg[3]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.541ns (23.380%)  route 5.050ns (76.620%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.749     4.000    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.124 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     4.124    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.202     7.131    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.926    ps2_usb_keyboard/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.202     7.131    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.926    ps2_usb_keyboard/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.202     7.131    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.926    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.202     7.131    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.926    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.434%)  route 0.567ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=10, routed)          0.567     0.162    ps2_usb_keyboard/ps2_usb_keyboard_n_0
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.202    -0.050    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.057     0.007    ps2_usb_keyboard/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.459%)  route 0.607ns (76.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=12, routed)          0.607     0.179    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     0.224    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.092     0.041    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.849%)  route 0.649ns (82.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.649     0.221    ps2_usb_keyboard/ps2_usb_keyboard_n_23
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.070     0.019    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.986%)  route 0.626ns (83.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.626     0.184    ps2_usb_keyboard/ps2_usb_keyboard_n_27
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.017    -0.034    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.185ns (24.581%)  route 0.568ns (75.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           0.379    -0.050    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[1]
    SLICE_X39Y58         LUT1 (Prop_lut1_I0_O)        0.044    -0.006 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[1]_hold_fix/O
                         net (fo=1, routed)           0.189     0.183    ps2_usb_keyboard/keycode_r_reg[15]_0[1]_hold_fix_1_alias
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.010    -0.041    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.184ns (24.697%)  route 0.561ns (75.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.342    -0.087    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[5]
    SLICE_X39Y58         LUT1 (Prop_lut1_I0_O)        0.043    -0.044 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[5]_hold_fix/O
                         net (fo=1, routed)           0.219     0.176    ps2_usb_keyboard/keycode_r_reg[15]_0[5]_hold_fix_1_alias
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)        -0.001    -0.052    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.128ns (16.362%)  route 0.654ns (83.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/Q
                         net (fo=3, routed)           0.654     0.213    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.019    -0.032    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.231ns (26.137%)  route 0.653ns (73.863%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.355    -0.073    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.045    -0.028 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.297     0.270    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[41]_i_1/O
                         net (fo=1, routed)           0.000     0.315    ps2_usb_keyboard/ps2_usb_keyboard_n_13
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[41]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.120     0.069    ps2_usb_keyboard/key_status_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.183ns (23.490%)  route 0.596ns (76.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          0.335    -0.093    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X28Y66         LUT1 (Prop_lut1_I0_O)        0.042    -0.051 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0_hold_fix/O
                         net (fo=1, routed)           0.261     0.210    ps2_usb_keyboard/keycode_r_reg[4]_0_hold_fix_1_alias
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.202    -0.050    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.010    -0.040    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.254ns (29.212%)  route 0.616ns (70.788%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=12, routed)          0.305    -0.100    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.045    -0.055 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2/O
                         net (fo=2, routed)           0.310     0.255    ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.300 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.300    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091     0.040    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW_1
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       25.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.785ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 4.297ns (31.507%)  route 9.341ns (68.493%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          8.292    11.186    main_vga_vram_buffer/P[3]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 25.785    

Slack (MET) :             25.996ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.427ns  (logic 4.297ns (32.002%)  route 9.130ns (67.998%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     2.893 r  vram_ra/P[9]
                         net (fo=48, routed)          8.081    10.975    main_vga_vram_buffer/P[9]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 25.996    

Slack (MET) :             26.127ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 4.297ns (32.307%)  route 9.003ns (67.693%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          7.954    10.848    main_vga_vram_buffer/P[3]
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.655    38.141    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                         clock pessimism             -0.505    37.636    
                         clock uncertainty           -0.095    37.541    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                 26.127    

Slack (MET) :             26.132ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.292ns  (logic 4.297ns (32.328%)  route 8.995ns (67.672%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      3.841     2.893 r  vram_ra/P[7]
                         net (fo=48, routed)          7.946    10.840    main_vga_vram_buffer/P[7]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                 26.132    

Slack (MET) :             26.141ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.297ns (32.352%)  route 8.985ns (67.648%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     2.893 r  vram_ra/P[8]
                         net (fo=48, routed)          7.936    10.830    main_vga_vram_buffer/P[8]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                 26.141    

Slack (MET) :             26.155ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 4.297ns (32.386%)  route 8.971ns (67.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      3.841     2.893 r  vram_ra/P[11]
                         net (fo=48, routed)          7.922    10.816    main_vga_vram_buffer/P[11]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                 26.155    

Slack (MET) :             26.338ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.089ns  (logic 4.297ns (32.828%)  route 8.792ns (67.172%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     2.893 r  vram_ra/P[9]
                         net (fo=48, routed)          7.743    10.637    main_vga_vram_buffer/P[9]
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.655    38.141    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                         clock pessimism             -0.505    37.636    
                         clock uncertainty           -0.095    37.541    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                 26.338    

Slack (MET) :             26.397ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.027ns  (logic 4.297ns (32.985%)  route 8.730ns (67.015%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841     2.893 r  vram_ra/P[4]
                         net (fo=48, routed)          7.681    10.574    main_vga_vram_buffer/P[4]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 26.397    

Slack (MET) :             26.426ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 4.297ns (33.059%)  route 8.701ns (66.941%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841     2.893 r  vram_ra/P[10]
                         net (fo=48, routed)          7.652    10.545    main_vga_vram_buffer/P[10]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                 26.426    

Slack (MET) :             26.468ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.962ns  (logic 4.297ns (33.150%)  route 8.665ns (66.850%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 38.144 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          7.616    10.510    main_vga_vram_buffer/P[3]
    RAMB36_X0Y21         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.658    38.144    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y21         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/CLKBWRCLK
                         clock pessimism             -0.505    37.639    
                         clock uncertainty           -0.095    37.544    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.978    main_vga_vram_buffer/memory_block_reg_9_0
  -------------------------------------------------------------------
                         required time                         36.978    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 26.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.537%)  route 0.182ns (49.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.182    -0.244    main_vga_sync/Q[1]
    SLICE_X54Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.199 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.095    -0.437    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.316    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.290%)  route 0.150ns (44.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.150    -0.276    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X53Y36         LUT5 (Prop_lut5_I2_O)        0.045    -0.231 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X53Y36         FDCE (Hold_fdce_C_D)         0.091    -0.367    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.237%)  route 0.169ns (44.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.169    -0.234    main_vga_sync/Q[9]
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.045    -0.189 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.216    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.121    -0.336    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.218%)  route 0.164ns (46.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.164    -0.263    main_vga_sync/v_count_reg_reg[9]_0[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.045    -0.218 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.218    main_vga_sync/vsync_next
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.216    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.092    -0.366    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.947%)  route 0.171ns (45.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.171    -0.232    main_vga_sync/Q[9]
    SLICE_X52Y37         LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.120    -0.337    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.884%)  route 0.228ns (55.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.228    -0.197    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.045    -0.152 r  main_vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    main_vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.095    -0.436    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.120    -0.316    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.455%)  route 0.232ns (55.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.232    -0.193    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.045    -0.148 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.095    -0.436    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.121    -0.315    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.175    -0.228    main_vga_sync/v_count_reg_reg[9]_0[5]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.231    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X54Y36         FDCE (Hold_fdce_C_D)         0.120    -0.353    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.247    main_vga_sync/Q[0]
    SLICE_X53Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  main_vga_sync/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    main_vga_sync/h_count_reg[0]_i_1_n_0
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.231    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.091    -0.382    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.179    -0.247    main_vga_sync/v_count_reg_reg[9]_0[6]
    SLICE_X51Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.202 r  main_vga_sync/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    main_vga_sync/v_count_reg[6]_i_1_n_0
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.231    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X51Y36         FDCE (Hold_fdce_C_D)         0.091    -0.382    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_50MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       17.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.571ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.075ns (45.743%)  route 1.275ns (54.257%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.824    -0.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.332    -0.120 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.084    17.422    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.029    17.451    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.451    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                 17.571    

Slack (MET) :             17.581ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.766ns (32.007%)  route 1.627ns (67.993%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 17.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/Q
                         net (fo=6, routed)           0.825    -1.139    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.015 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.802    -0.213    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.089 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.089    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    17.912    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.413    17.499    
                         clock uncertainty           -0.084    17.415    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.077    17.492    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.492    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                 17.581    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 1.075ns (45.963%)  route 1.264ns (54.037%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.813    -0.463    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332    -0.131 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.084    17.422    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.031    17.453    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.670ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.704ns (30.939%)  route 1.571ns (69.061%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.014 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.897    -1.117    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X28Y63         LUT4 (Prop_lut4_I3_O)        0.124    -0.993 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=1, routed)           0.674    -0.318    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124    -0.194 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.388    17.530    
                         clock uncertainty           -0.084    17.446    
    SLICE_X28Y63         FDRE (Setup_fdre_C_D)        0.029    17.475    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.475    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                 17.670    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.695ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.371%)  route 1.607ns (75.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=6, routed)           1.607    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    17.922    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                         clock pessimism             -0.427    17.495    
                         clock uncertainty           -0.084    17.411    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)       -0.058    17.353    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]
  -------------------------------------------------------------------
                         required time                         17.353    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                 17.695    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 1.075ns (48.711%)  route 1.132ns (51.289%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.681    -0.595    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332    -0.263 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.084    17.422    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.031    17.453    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                 17.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.554    -0.575    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.148    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.074    -0.354    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.098    -0.256 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.227    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.120    -0.372    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.075    -0.369    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.099    -0.270 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.229    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.092    -0.397    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.055%)  route 0.139ns (39.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.139    -0.275    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X14Y73         LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.230    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X14Y73         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.818    -0.350    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y73         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.564    
                         clock uncertainty            0.084    -0.481    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.120    -0.361    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.501%)  route 0.143ns (43.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.143    -0.288    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.214    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.092    -0.381    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.596%)  route 0.155ns (45.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.155    -0.277    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X28Y62         LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.214    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.092    -0.381    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.276    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X28Y62         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.214    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.091    -0.382    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.220 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.220    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.227    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.374    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.608%)  route 0.160ns (43.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.254    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.227    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.374    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.356%)  route 0.191ns (50.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.191    -0.239    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X28Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.214    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.091    -0.383    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.227    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.374    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :           50  Failing Endpoints,  Worst Slack       -2.908ns,  Total Violation      -35.351ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.827ns  (logic 2.688ns (20.956%)  route 10.139ns (79.044%))
  Logic Levels:           18  (LUT2=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.891    -1.128    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    -1.004 r  graphics_renderer_inst/pixel_data[2]_i_146/O
                         net (fo=5, routed)           0.336    -0.668    graphics_renderer_inst/pixel_data[2]_i_146_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    -0.544 r  graphics_renderer_inst/pixel_data[2]_i_77__0/O
                         net (fo=2, routed)           0.168    -0.376    graphics_renderer_inst/pixel_data[2]_i_77__0_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    -0.252 r  graphics_renderer_inst/pixel_data[2]_i_334/O
                         net (fo=2, routed)           0.575     0.323    graphics_renderer_inst/pixel_data[2]_i_334_n_0
    SLICE_X40Y81         LUT5 (Prop_lut5_I4_O)        0.124     0.447 r  graphics_renderer_inst/pixel_data[2]_i_325/O
                         net (fo=3, routed)           0.658     1.105    graphics_renderer_inst/pixel_data[2]_i_325_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  graphics_renderer_inst/pixel_data[2]_i_318/O
                         net (fo=3, routed)           0.619     1.847    graphics_renderer_inst/pixel_data[2]_i_318_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.971 r  graphics_renderer_inst/pixel_data[2]_i_273/O
                         net (fo=4, routed)           0.333     2.304    graphics_renderer_inst/pixel_data[2]_i_273_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.428 r  graphics_renderer_inst/pixel_data[2]_i_274/O
                         net (fo=1, routed)           0.473     2.901    graphics_renderer_inst/pixel_data[2]_i_274_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     3.025 r  graphics_renderer_inst/pixel_data[2]_i_270/O
                         net (fo=6, routed)           0.590     3.615    graphics_renderer_inst/pixel_data[2]_i_270_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.739 f  graphics_renderer_inst/pixel_data[2]_i_173/O
                         net (fo=103, routed)         0.470     4.209    graphics_renderer_inst/glob_state_reg[0]_rep__1_1
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.333 r  graphics_renderer_inst/pixel_data[2]_i_266/O
                         net (fo=2, routed)           0.669     5.002    graphics_renderer_inst/gpu_py_reg[2]_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.126 r  graphics_renderer_inst/pixel_data[2]_i_276/O
                         net (fo=11, routed)          0.515     5.641    graphics_renderer_inst/gpu_py_reg[3]_2
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.765 r  graphics_renderer_inst/pixel_data[2]_i_178/O
                         net (fo=7, routed)           0.840     6.605    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_100_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.729 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96/O
                         net (fo=7, routed)           0.688     7.417    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_comp_1/O
                         net (fo=1, routed)           0.685     8.225    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.349 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_comp/O
                         net (fo=1, routed)           0.692     9.041    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[0]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.165 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0/O
                         net (fo=1, routed)           0.774     9.939    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.063 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.165    10.228    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  game_logic_inst/pixel_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.352    genblk2[3].text_renderer_inst/pixel_data_reg[0]_0
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.412    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.032     7.444    genblk2[3].text_renderer_inst/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 2.688ns (20.964%)  route 10.134ns (79.036%))
  Logic Levels:           18  (LUT2=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.891    -1.128    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    -1.004 r  graphics_renderer_inst/pixel_data[2]_i_146/O
                         net (fo=5, routed)           0.336    -0.668    graphics_renderer_inst/pixel_data[2]_i_146_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    -0.544 r  graphics_renderer_inst/pixel_data[2]_i_77__0/O
                         net (fo=2, routed)           0.168    -0.376    graphics_renderer_inst/pixel_data[2]_i_77__0_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    -0.252 r  graphics_renderer_inst/pixel_data[2]_i_334/O
                         net (fo=2, routed)           0.575     0.323    graphics_renderer_inst/pixel_data[2]_i_334_n_0
    SLICE_X40Y81         LUT5 (Prop_lut5_I4_O)        0.124     0.447 r  graphics_renderer_inst/pixel_data[2]_i_325/O
                         net (fo=3, routed)           0.658     1.105    graphics_renderer_inst/pixel_data[2]_i_325_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  graphics_renderer_inst/pixel_data[2]_i_318/O
                         net (fo=3, routed)           0.619     1.847    graphics_renderer_inst/pixel_data[2]_i_318_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.971 r  graphics_renderer_inst/pixel_data[2]_i_273/O
                         net (fo=4, routed)           0.333     2.304    graphics_renderer_inst/pixel_data[2]_i_273_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.428 r  graphics_renderer_inst/pixel_data[2]_i_274/O
                         net (fo=1, routed)           0.473     2.901    graphics_renderer_inst/pixel_data[2]_i_274_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     3.025 r  graphics_renderer_inst/pixel_data[2]_i_270/O
                         net (fo=6, routed)           0.590     3.615    graphics_renderer_inst/pixel_data[2]_i_270_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.739 f  graphics_renderer_inst/pixel_data[2]_i_173/O
                         net (fo=103, routed)         0.470     4.209    graphics_renderer_inst/glob_state_reg[0]_rep__1_1
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.333 r  graphics_renderer_inst/pixel_data[2]_i_266/O
                         net (fo=2, routed)           0.669     5.002    graphics_renderer_inst/gpu_py_reg[2]_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.126 r  graphics_renderer_inst/pixel_data[2]_i_276/O
                         net (fo=11, routed)          0.515     5.641    graphics_renderer_inst/gpu_py_reg[3]_2
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.765 r  graphics_renderer_inst/pixel_data[2]_i_178/O
                         net (fo=7, routed)           0.840     6.605    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_100_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.729 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96/O
                         net (fo=7, routed)           0.688     7.417    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_96_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_comp_1/O
                         net (fo=1, routed)           0.685     8.225    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_161_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.349 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_comp/O
                         net (fo=1, routed)           0.692     9.041    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[0]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.165 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0/O
                         net (fo=1, routed)           0.774     9.939    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_29__0_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.063 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.160    10.223    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  game_logic_inst/pixel_data[2]_i_1__3/O
                         net (fo=1, routed)           0.000    10.347    genblk2[3].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.412    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.031     7.443    genblk2[3].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.663ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.625ns  (logic 2.564ns (20.309%)  route 10.061ns (79.691%))
  Logic Levels:           17  (LUT4=2 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.546    -2.473    game_logic_inst/CLK_100MHZ
    SLICE_X41Y83         FDCE                                         r  game_logic_inst/glob_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456    -2.017 r  game_logic_inst/glob_state_reg[1]/Q
                         net (fo=113, routed)         1.014    -1.002    graphics_renderer_inst/glob_state[1]
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    -0.878 r  graphics_renderer_inst/pixel_data[2]_i_76__1/O
                         net (fo=2, routed)           0.313    -0.566    graphics_renderer_inst/pixel_data[2]_i_76__1_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.442 r  graphics_renderer_inst/pixel_data[2]_i_282/O
                         net (fo=2, routed)           0.584     0.142    graphics_renderer_inst/pixel_data[2]_i_282_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.266 r  graphics_renderer_inst/pixel_data[2]_i_216__0/O
                         net (fo=2, routed)           0.559     0.825    game_logic_inst/pixel_data[2]_i_49__1_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.124     0.949 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.401     1.350    graphics_renderer_inst/pixel_data[2]_i_14__1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124     1.474 f  graphics_renderer_inst/pixel_data[2]_i_110__0/O
                         net (fo=1, routed)           0.154     1.629    game_logic_inst/pixel_data[2]_i_69__0
    SLICE_X43Y83         LUT6 (Prop_lut6_I2_O)        0.124     1.753 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=17, routed)          0.333     2.086    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.210 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=4, routed)           0.635     2.845    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.969 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=7, routed)           0.576     3.545    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_3
    SLICE_X41Y81         LUT4 (Prop_lut4_I1_O)        0.124     3.669 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_133__0/O
                         net (fo=1, routed)           0.996     4.665    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_133__0_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.789 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=115, routed)         0.988     5.777    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_289/O
                         net (fo=2, routed)           0.801     6.702    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_289_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.826 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_247/O
                         net (fo=1, routed)           0.894     7.720    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_247_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_153/O
                         net (fo=1, routed)           0.403     8.247    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_153_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124     8.371 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_80/O
                         net (fo=2, routed)           0.507     8.878    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.002 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_27__0/O
                         net (fo=2, routed)           0.587     9.589    game_logic_inst/pixel_on_reg_3
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.713 f  game_logic_inst/pixel_on_i_3__1/O
                         net (fo=1, routed)           0.315    10.028    game_logic_inst/pixel_on_i_3__1_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.152 r  game_logic_inst/pixel_on_i_1__3/O
                         net (fo=1, routed)           0.000    10.152    genblk2[3].text_renderer_inst/pixel_on_reg_0
    SLICE_X50Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X50Y76         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.074     7.412    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)        0.077     7.489    genblk2[3].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 -2.663    

Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 2.564ns (20.522%)  route 9.930ns (79.478%))
  Logic Levels:           17  (LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.113    -0.906    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.782 r  graphics_renderer_inst/pixel_on_i_249__0/O
                         net (fo=1, routed)           0.151    -0.630    graphics_renderer_inst/pixel_on_i_249__0_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.124    -0.506 r  graphics_renderer_inst/pixel_on_i_248__0/O
                         net (fo=2, routed)           0.667     0.161    graphics_renderer_inst/pixel_on_i_248__0_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     0.285 r  graphics_renderer_inst/pixel_on_i_246__0/O
                         net (fo=1, routed)           0.439     0.724    game_logic_inst/pixel_on_i_223__0_1
    SLICE_X45Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.848 r  game_logic_inst/pixel_on_i_238__0/O
                         net (fo=4, routed)           0.742     1.590    game_logic_inst/pixel_on_i_238__0_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.714 f  game_logic_inst/pixel_on_i_224__0/O
                         net (fo=4, routed)           0.329     2.042    game_logic_inst/pixel_on_i_224__0_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.166 f  game_logic_inst/pixel_on_i_222/O
                         net (fo=1, routed)           0.500     2.666    game_logic_inst/pixel_on_i_222_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I2_O)        0.124     2.790 f  game_logic_inst/pixel_on_i_136__0/O
                         net (fo=69, routed)          0.432     3.222    game_logic_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y88         LUT5 (Prop_lut5_I0_O)        0.124     3.346 r  game_logic_inst/pixel_on_i_220/O
                         net (fo=1, routed)           0.302     3.649    game_logic_inst/pixel_on_i_220_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.773 f  game_logic_inst/pixel_on_i_135/O
                         net (fo=74, routed)          0.997     4.770    game_logic_inst/glob_state_reg[0]_rep_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.894 r  game_logic_inst/pixel_on_i_134_replica/O
                         net (fo=59, routed)          0.579     5.473    game_logic_inst/char_row[1]_repN
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.597 r  game_logic_inst/pixel_on_i_151/O
                         net (fo=58, routed)          1.025     6.623    game_logic_inst/char_row[0]
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.747 f  game_logic_inst/pixel_on_i_195/O
                         net (fo=1, routed)           0.670     7.417    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_60_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.541 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_118/O
                         net (fo=1, routed)           0.454     7.995    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_118_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.119 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_60/O
                         net (fo=2, routed)           0.739     8.858    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_4
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.982 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_18__0/O
                         net (fo=2, routed)           0.485     9.467    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_18__0_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124     9.591 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2/O
                         net (fo=1, routed)           0.304     9.895    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.019 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000    10.019    genblk2[2].text_renderer_inst/rom_prog_text_n_27
    SLICE_X47Y91         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437     7.923    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X47Y91         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.496    
                         clock uncertainty           -0.074     7.422    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.029     7.451    genblk2[2].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                 -2.568    

Slack (VIOLATED) :        -2.510ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.465ns  (logic 2.564ns (20.569%)  route 9.901ns (79.431%))
  Logic Levels:           17  (LUT3=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.048    -0.971    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.847 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.613    -0.234    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.110 r  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=4, routed)           0.596     0.486    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X37Y83         LUT5 (Prop_lut5_I1_O)        0.124     0.610 r  graphics_renderer_inst/pixel_on_i_254/O
                         net (fo=1, routed)           0.290     0.900    graphics_renderer_inst/pixel_on_i_254_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.024 r  graphics_renderer_inst/pixel_on_i_253/O
                         net (fo=2, routed)           0.167     1.191    graphics_renderer_inst/pixel_on_i_253_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.315 r  graphics_renderer_inst/pixel_on_i_246/O
                         net (fo=5, routed)           0.464     1.779    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.124     1.903 r  graphics_renderer_inst/pixel_on_i_243/O
                         net (fo=2, routed)           0.740     2.643    graphics_renderer_inst/pixel_on_i_243_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124     2.767 f  graphics_renderer_inst/pixel_on_i_213_comp/O
                         net (fo=68, routed)          0.547     3.314    graphics_renderer_inst/glob_state_reg[0]_rep__0_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.124     3.438 r  graphics_renderer_inst/pixel_on_i_209_comp_1/O
                         net (fo=76, routed)          0.483     3.921    graphics_renderer_inst/char_row_0[2]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.124     4.045 f  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.686     4.731    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.855 r  graphics_renderer_inst/pixel_on_i_212/O
                         net (fo=65, routed)          0.972     5.827    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[1]
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.124     5.951 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219/O
                         net (fo=3, routed)           0.853     6.804    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158/O
                         net (fo=2, routed)           0.896     7.824    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.948 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79/O
                         net (fo=1, routed)           0.162     8.110    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.234 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_29/O
                         net (fo=1, routed)           0.588     8.822    graphics_renderer_inst/pixel_on_i_2__0_4
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  graphics_renderer_inst/pixel_on_i_7/O
                         net (fo=1, routed)           0.620     9.566    graphics_renderer_inst/pixel_on_i_7_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.690 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.176     9.866    game_logic_inst/pixel_data_reg[2]_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I2_O)        0.124     9.990 r  game_logic_inst/pixel_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.990    genblk2[1].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.418     7.904    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.074     7.403    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.077     7.480    genblk2[1].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 -2.510    

Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 2.688ns (21.624%)  route 9.743ns (78.376%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.345     9.835    game_logic_inst/pixel_data_reg[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.124     9.959 r  game_logic_inst/pixel_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.959    genblk2[0].text_renderer_inst/pixel_data_reg[1]_0
    SLICE_X48Y61         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.438     7.924    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X48Y61         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/C
                         clock pessimism             -0.427     7.497    
                         clock uncertainty           -0.074     7.423    
    SLICE_X48Y61         FDRE (Setup_fdre_C_D)        0.029     7.452    genblk2[0].text_renderer_inst/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.504ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.428ns  (logic 2.688ns (21.628%)  route 9.740ns (78.372%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.342     9.832    game_logic_inst/pixel_data_reg[1]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.956 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     9.956    genblk2[0].text_renderer_inst/pixel_on_reg_0
    SLICE_X49Y63         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X49Y63         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.074     7.421    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)        0.032     7.453    genblk2[0].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 -2.504    

Slack (VIOLATED) :        -2.503ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.462ns  (logic 2.564ns (20.574%)  route 9.898ns (79.426%))
  Logic Levels:           17  (LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.048    -0.971    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.847 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.613    -0.234    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.110 r  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=4, routed)           0.596     0.486    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X37Y83         LUT5 (Prop_lut5_I1_O)        0.124     0.610 r  graphics_renderer_inst/pixel_on_i_254/O
                         net (fo=1, routed)           0.290     0.900    graphics_renderer_inst/pixel_on_i_254_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.024 r  graphics_renderer_inst/pixel_on_i_253/O
                         net (fo=2, routed)           0.167     1.191    graphics_renderer_inst/pixel_on_i_253_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.315 r  graphics_renderer_inst/pixel_on_i_246/O
                         net (fo=5, routed)           0.464     1.779    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.124     1.903 r  graphics_renderer_inst/pixel_on_i_243/O
                         net (fo=2, routed)           0.740     2.643    graphics_renderer_inst/pixel_on_i_243_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124     2.767 f  graphics_renderer_inst/pixel_on_i_213_comp/O
                         net (fo=68, routed)          0.547     3.314    graphics_renderer_inst/glob_state_reg[0]_rep__0_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.124     3.438 r  graphics_renderer_inst/pixel_on_i_209_comp_1/O
                         net (fo=76, routed)          0.483     3.921    graphics_renderer_inst/char_row_0[2]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.124     4.045 f  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.686     4.731    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.855 r  graphics_renderer_inst/pixel_on_i_212/O
                         net (fo=65, routed)          0.972     5.827    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[1]
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.124     5.951 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219/O
                         net (fo=3, routed)           0.853     6.804    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_219_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158/O
                         net (fo=2, routed)           0.896     7.824    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_158_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.948 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79/O
                         net (fo=1, routed)           0.162     8.110    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_79_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.234 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_29/O
                         net (fo=1, routed)           0.588     8.822    graphics_renderer_inst/pixel_on_i_2__0_4
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  graphics_renderer_inst/pixel_on_i_7/O
                         net (fo=1, routed)           0.620     9.566    graphics_renderer_inst/pixel_on_i_7_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.690 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.173     9.863    graphics_renderer_inst/glob_state_reg[0]_rep__0
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.987 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000     9.987    genblk2[1].text_renderer_inst/pixel_on_reg_0
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.418     7.904    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X38Y74         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.074     7.403    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.081     7.484    genblk2[1].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                 -2.503    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.342ns  (logic 2.564ns (20.775%)  route 9.778ns (79.225%))
  Logic Levels:           17  (LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.544    -2.475    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.019 r  game_logic_inst/glob_state_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.113    -0.906    graphics_renderer_inst/pixel_on_reg_2
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.782 r  graphics_renderer_inst/pixel_on_i_249__0/O
                         net (fo=1, routed)           0.151    -0.630    graphics_renderer_inst/pixel_on_i_249__0_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.124    -0.506 f  graphics_renderer_inst/pixel_on_i_248__0/O
                         net (fo=2, routed)           0.667     0.161    graphics_renderer_inst/pixel_on_i_248__0_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     0.285 f  graphics_renderer_inst/pixel_on_i_246__0/O
                         net (fo=1, routed)           0.439     0.724    game_logic_inst/pixel_on_i_223__0_1
    SLICE_X45Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.848 f  game_logic_inst/pixel_on_i_238__0/O
                         net (fo=4, routed)           0.742     1.590    game_logic_inst/pixel_on_i_238__0_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  game_logic_inst/pixel_on_i_224__0/O
                         net (fo=4, routed)           0.329     2.042    game_logic_inst/pixel_on_i_224__0_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.166 r  game_logic_inst/pixel_on_i_222/O
                         net (fo=1, routed)           0.500     2.666    game_logic_inst/pixel_on_i_222_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I2_O)        0.124     2.790 r  game_logic_inst/pixel_on_i_136__0/O
                         net (fo=69, routed)          0.432     3.222    game_logic_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y88         LUT5 (Prop_lut5_I0_O)        0.124     3.346 f  game_logic_inst/pixel_on_i_220/O
                         net (fo=1, routed)           0.302     3.649    game_logic_inst/pixel_on_i_220_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.773 r  game_logic_inst/pixel_on_i_135/O
                         net (fo=74, routed)          0.997     4.770    game_logic_inst/glob_state_reg[0]_rep_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.894 f  game_logic_inst/pixel_on_i_134_replica/O
                         net (fo=59, routed)          0.579     5.473    game_logic_inst/char_row[1]_repN
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.597 f  game_logic_inst/pixel_on_i_151/O
                         net (fo=58, routed)          0.798     6.395    game_logic_inst/char_row[0]
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.519 r  game_logic_inst/pixel_on_i_137/O
                         net (fo=8, routed)           0.639     7.158    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.282 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.552     7.834    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.958 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.565     8.523    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_1
    SLICE_X45Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.647 f  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_comp/O
                         net (fo=1, routed)           0.665     9.312    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.436 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0/O
                         net (fo=2, routed)           0.307     9.743    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.867 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_1__2_comp/O
                         net (fo=1, routed)           0.000     9.867    genblk2[2].text_renderer_inst/rom_prog_text_n_0
    SLICE_X46Y90         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X46Y90         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.074     7.421    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)        0.081     7.502    genblk2[2].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.502    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.337ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 2.688ns (21.918%)  route 9.576ns (78.082%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.547    -2.472    graphics_renderer_inst/CLK_100MHZ
    SLICE_X40Y84         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456    -2.016 f  graphics_renderer_inst/gpu_px_reg[5]_replica_3/Q
                         net (fo=21, routed)          0.984    -1.032    graphics_renderer_inst/x[5]_repN_3
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    -0.908 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.307    -0.600    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.476 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.300    -0.177    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.124    -0.053 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.493     0.440    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     0.564 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=19, routed)          0.386     0.951    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.075 r  graphics_renderer_inst/pixel_data[2]_i_216/O
                         net (fo=3, routed)           0.318     1.393    graphics_renderer_inst/pixel_data[2]_i_216_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.124     1.517 r  graphics_renderer_inst/pixel_data[2]_i_117/O
                         net (fo=11, routed)          0.353     1.869    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.993 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=4, routed)           0.531     2.525    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  graphics_renderer_inst/pixel_data[2]_i_113__0_comp/O
                         net (fo=17, routed)          0.534     3.183    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.307 f  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=7, routed)           0.448     3.754    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.878 r  graphics_renderer_inst/pixel_data[2]_i_104__0/O
                         net (fo=7, routed)           0.884     4.762    graphics_renderer_inst/pixel_data[2]_i_111__0_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.886 f  graphics_renderer_inst/pixel_data[2]_i_42__0_comp/O
                         net (fo=1, routed)           0.447     5.333    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.457 r  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=78, routed)          1.009     6.465    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132/O
                         net (fo=1, routed)           0.670     7.260    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_132_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.574     7.958    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.082 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17/O
                         net (fo=1, routed)           0.582     8.664    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.788 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.578     9.366    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  graphics_renderer_inst/pixel_data[2]_i_2__0/O
                         net (fo=3, routed)           0.178     9.668    game_logic_inst/pixel_data_reg[1]
    SLICE_X51Y62         LUT5 (Prop_lut5_I2_O)        0.124     9.792 r  game_logic_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.792    genblk2[0].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X51Y62         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.438     7.924    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X51Y62         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.427     7.497    
                         clock uncertainty           -0.074     7.423    
    SLICE_X51Y62         FDRE (Setup_fdre_C_D)        0.032     7.455    genblk2[0].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 -2.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sw_array/genblk1[0].the_debouncer/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[0].the_debouncer/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.876%)  route 0.069ns (27.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.549    -0.580    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sw_array/genblk1[0].the_debouncer/counter_reg[18]/Q
                         net (fo=3, routed)           0.069    -0.370    sw_array/genblk1[0].the_debouncer/counter_reg[18]
    SLICE_X28Y73         LUT5 (Prop_lut5_I3_O)        0.045    -0.325 r  sw_array/genblk1[0].the_debouncer/counter[19]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.325    sw_array/genblk1[0].the_debouncer/counter[19]_i_2__1_n_0
    SLICE_X28Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.816    -0.353    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y73         FDRE                                         r  sw_array/genblk1[0].the_debouncer/counter_reg[19]/C
                         clock pessimism             -0.214    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.092    -0.401    sw_array/genblk1[0].the_debouncer/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X31Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.315    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  btn_reset/genblk1[0].the_debouncer/btn_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.270    btn_reset/genblk1[0].the_debouncer/btn_out[0]_i_1__1_n_0
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.833    -0.336    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                         clock pessimism             -0.217    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.120    -0.358    btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X31Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=3, routed)           0.113    -0.311    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.266 r  btn_reset/genblk1[0].the_debouncer/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.266    btn_reset/genblk1[0].the_debouncer/counter[1]_i_1__1_n_0
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.833    -0.336    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                         clock pessimism             -0.217    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121    -0.357    btn_reset/genblk1[0].the_debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 btn_reset_vga/tmp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    btn_reset_vga/clk
    SLICE_X31Y40         FDRE                                         r  btn_reset_vga/tmp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset_vga/tmp2_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.305    btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]_0
    SLICE_X31Y41         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.831    -0.338    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y41         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                         clock pessimism             -0.214    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.070    -0.407    btn_reset_vga/genblk1[0].the_debouncer/btn_stable_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sw_array/genblk1[1].the_debouncer/counter_reg[6]/Q
                         net (fo=7, routed)           0.133    -0.294    sw_array/genblk1[1].the_debouncer/counter_reg[6]
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  sw_array/genblk1[1].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    sw_array/genblk1[1].the_debouncer/p_0_in__0[10]
    SLICE_X30Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.338    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.216    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.120    -0.360    sw_array/genblk1[1].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.083    -0.321    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.045    -0.276 r  sw_array/genblk1[1].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    sw_array/genblk1[1].the_debouncer/p_0_in__0[4]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.389    sw_array/genblk1[1].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.320    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[0]
    SLICE_X31Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.275 r  sw_array/genblk1[1].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    sw_array/genblk1[1].the_debouncer/p_0_in__0[3]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.091    -0.390    sw_array/genblk1[1].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.387    ps2_usb_keyboard/key_release_pulse_gen/p_1_in6_in
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.099    -0.288 r  ps2_usb_keyboard/key_release_pulse_gen/key_released[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    ps2_usb_keyboard/key_release_pulse_gen/key_released07_out
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.091    -0.404    ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.561    -0.568    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X30Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  sw_array/genblk1[1].the_debouncer/counter_reg[2]/Q
                         net (fo=5, routed)           0.094    -0.311    sw_array/genblk1[1].the_debouncer/counter_reg_n_0_[2]
    SLICE_X31Y55         LUT6 (Prop_lut6_I4_O)        0.045    -0.266 r  sw_array/genblk1[1].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sw_array/genblk1[1].the_debouncer/p_0_in__0[5]
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X31Y55         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.389    sw_array/genblk1[1].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.441%)  route 0.169ns (47.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.562    -0.567    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X33Y51         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sw_array/genblk1[1].the_debouncer/counter_reg[14]/Q
                         net (fo=7, routed)           0.169    -0.258    sw_array/genblk1[1].the_debouncer/counter_reg[14]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  sw_array/genblk1[1].the_debouncer/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    sw_array/genblk1[1].the_debouncer/counter[17]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.339    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X34Y50         FDRE                                         r  sw_array/genblk1[1].the_debouncer/counter_reg[17]/C
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.121    -0.338    sw_array/genblk1[1].the_debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        2.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.541ns (22.016%)  route 5.458ns (77.984%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.470     2.888    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.332     3.220 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           1.189     4.409    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X30Y60         LUT5 (Prop_lut5_I1_O)        0.124     4.533 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     4.533    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X30Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)        0.077     7.203    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.203    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.541ns (22.935%)  route 5.178ns (77.065%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.876     4.128    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     4.252    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X30Y59         FDRE (Setup_fdre_C_D)        0.081     7.207    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.541ns (23.288%)  route 5.076ns (76.712%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.470     2.888    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.332     3.220 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           0.806     4.026    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X29Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.150 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     4.150    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.541ns (23.316%)  route 5.068ns (76.684%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.767     4.018    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.142 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     4.142    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.541ns (23.360%)  route 5.056ns (76.640%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.754     4.006    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I1_O)        0.124     4.130 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[3]_i_1/O
                         net (fo=1, routed)           0.000     4.130    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.029     7.155    ps2_usb_keyboard/key_status_reg[3]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.541ns (23.380%)  route 5.050ns (76.620%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.749     4.000    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.124 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     4.124    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.204     7.129    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.924    ps2_usb_keyboard/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.204     7.129    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.924    ps2_usb_keyboard/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.204     7.129    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.924    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.204     7.129    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.924    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.434%)  route 0.567ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=10, routed)          0.567     0.162    ps2_usb_keyboard/ps2_usb_keyboard_n_0
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.204    -0.048    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.057     0.009    ps2_usb_keyboard/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.459%)  route 0.607ns (76.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=12, routed)          0.607     0.179    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     0.224    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.092     0.043    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.849%)  route 0.649ns (82.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.649     0.221    ps2_usb_keyboard/ps2_usb_keyboard_n_23
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.070     0.021    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.986%)  route 0.626ns (83.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.626     0.184    ps2_usb_keyboard/ps2_usb_keyboard_n_27
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.017    -0.032    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.185ns (24.581%)  route 0.568ns (75.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           0.379    -0.050    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[1]
    SLICE_X39Y58         LUT1 (Prop_lut1_I0_O)        0.044    -0.006 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[1]_hold_fix/O
                         net (fo=1, routed)           0.189     0.183    ps2_usb_keyboard/keycode_r_reg[15]_0[1]_hold_fix_1_alias
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.010    -0.039    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.184ns (24.697%)  route 0.561ns (75.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.342    -0.087    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[5]
    SLICE_X39Y58         LUT1 (Prop_lut1_I0_O)        0.043    -0.044 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[5]_hold_fix/O
                         net (fo=1, routed)           0.219     0.176    ps2_usb_keyboard/keycode_r_reg[15]_0[5]_hold_fix_1_alias
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)        -0.001    -0.050    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.128ns (16.362%)  route 0.654ns (83.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/Q
                         net (fo=3, routed)           0.654     0.213    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.019    -0.030    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.231ns (26.137%)  route 0.653ns (73.863%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.355    -0.073    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.045    -0.028 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.297     0.270    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[41]_i_1/O
                         net (fo=1, routed)           0.000     0.315    ps2_usb_keyboard/ps2_usb_keyboard_n_13
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[41]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.120     0.071    ps2_usb_keyboard/key_status_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.183ns (23.490%)  route 0.596ns (76.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          0.335    -0.093    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X28Y66         LUT1 (Prop_lut1_I0_O)        0.042    -0.051 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0_hold_fix/O
                         net (fo=1, routed)           0.261     0.210    ps2_usb_keyboard/keycode_r_reg[4]_0_hold_fix_1_alias
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.204    -0.048    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.010    -0.038    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.254ns (29.212%)  route 0.616ns (70.788%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=12, routed)          0.305    -0.100    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.045    -0.055 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2/O
                         net (fo=2, routed)           0.310     0.255    ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.300 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.300    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091     0.042    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        2.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.541ns (22.016%)  route 5.458ns (77.984%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.470     2.888    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.332     3.220 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           1.189     4.409    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X30Y60         LUT5 (Prop_lut5_I1_O)        0.124     4.533 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     4.533    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X30Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)        0.077     7.205    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.205    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.541ns (22.935%)  route 5.178ns (77.065%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.876     4.128    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     4.252    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X30Y59         FDRE (Setup_fdre_C_D)        0.081     7.209    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.541ns (23.288%)  route 5.076ns (76.712%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.470     2.888    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.332     3.220 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           0.806     4.026    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X29Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.150 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     4.150    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.031     7.161    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.541ns (23.316%)  route 5.068ns (76.684%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.767     4.018    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.142 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     4.142    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.541ns (23.360%)  route 5.056ns (76.640%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.754     4.006    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I1_O)        0.124     4.130 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[3]_i_1/O
                         net (fo=1, routed)           0.000     4.130    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.029     7.157    ps2_usb_keyboard/key_status_reg[3]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.541ns (23.380%)  route 5.050ns (76.620%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.635     2.299    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.119     2.418 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.501     2.920    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332     3.252 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.749     4.000    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.124 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     4.124    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.202     7.131    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.926    ps2_usb_keyboard/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.202     7.131    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.926    ps2_usb_keyboard/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.202     7.131    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.926    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.090ns (18.265%)  route 4.878ns (81.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=3, routed)           1.422    -0.626    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.299    -0.327 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5/O
                         net (fo=1, routed)           0.820     0.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_5_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.923     1.541    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.665 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.464     2.128    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.252 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.248     3.501    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.436     7.922    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.332    
                         clock uncertainty           -0.202     7.131    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.926    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.434%)  route 0.567ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=10, routed)          0.567     0.162    ps2_usb_keyboard/ps2_usb_keyboard_n_0
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[0]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.202    -0.050    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.057     0.007    ps2_usb_keyboard/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.459%)  route 0.607ns (76.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=12, routed)          0.607     0.179    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     0.224    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.092     0.041    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.849%)  route 0.649ns (82.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.649     0.221    ps2_usb_keyboard/ps2_usb_keyboard_n_23
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.070     0.019    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.986%)  route 0.626ns (83.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.626     0.184    ps2_usb_keyboard/ps2_usb_keyboard_n_27
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.017    -0.034    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.185ns (24.581%)  route 0.568ns (75.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           0.379    -0.050    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[1]
    SLICE_X39Y58         LUT1 (Prop_lut1_I0_O)        0.044    -0.006 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[1]_hold_fix/O
                         net (fo=1, routed)           0.189     0.183    ps2_usb_keyboard/keycode_r_reg[15]_0[1]_hold_fix_1_alias
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.010    -0.041    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.184ns (24.697%)  route 0.561ns (75.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.342    -0.087    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[5]
    SLICE_X39Y58         LUT1 (Prop_lut1_I0_O)        0.043    -0.044 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[5]_hold_fix/O
                         net (fo=1, routed)           0.219     0.176    ps2_usb_keyboard/keycode_r_reg[15]_0[5]_hold_fix_1_alias
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)        -0.001    -0.052    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.128ns (16.362%)  route 0.654ns (83.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/Q
                         net (fo=3, routed)           0.654     0.213    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.019    -0.032    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.231ns (26.137%)  route 0.653ns (73.863%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.355    -0.073    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.045    -0.028 f  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2/O
                         net (fo=12, routed)          0.297     0.270    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_2_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[41]_i_1/O
                         net (fo=1, routed)           0.000     0.315    ps2_usb_keyboard/ps2_usb_keyboard_n_13
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y59         FDRE                                         r  ps2_usb_keyboard/key_status_reg[41]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.120     0.069    ps2_usb_keyboard/key_status_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.183ns (23.490%)  route 0.596ns (76.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          0.335    -0.093    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X28Y66         LUT1 (Prop_lut1_I0_O)        0.042    -0.051 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0_hold_fix/O
                         net (fo=1, routed)           0.261     0.210    ps2_usb_keyboard/keycode_r_reg[4]_0_hold_fix_1_alias
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.202    -0.050    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.010    -0.040    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.254ns (29.212%)  route 0.616ns (70.788%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=12, routed)          0.305    -0.100    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.045    -0.055 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2/O
                         net (fo=2, routed)           0.310     0.255    ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.300 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.300    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091     0.040    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       25.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.785ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 4.297ns (31.507%)  route 9.341ns (68.493%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          8.292    11.186    main_vga_vram_buffer/P[3]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 25.785    

Slack (MET) :             25.996ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.427ns  (logic 4.297ns (32.002%)  route 9.130ns (67.998%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     2.893 r  vram_ra/P[9]
                         net (fo=48, routed)          8.081    10.975    main_vga_vram_buffer/P[9]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 25.996    

Slack (MET) :             26.127ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 4.297ns (32.307%)  route 9.003ns (67.693%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          7.954    10.848    main_vga_vram_buffer/P[3]
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.655    38.141    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                         clock pessimism             -0.505    37.636    
                         clock uncertainty           -0.095    37.541    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                 26.127    

Slack (MET) :             26.132ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.292ns  (logic 4.297ns (32.328%)  route 8.995ns (67.672%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      3.841     2.893 r  vram_ra/P[7]
                         net (fo=48, routed)          7.946    10.840    main_vga_vram_buffer/P[7]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                 26.132    

Slack (MET) :             26.141ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.297ns (32.352%)  route 8.985ns (67.648%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     2.893 r  vram_ra/P[8]
                         net (fo=48, routed)          7.936    10.830    main_vga_vram_buffer/P[8]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                 26.141    

Slack (MET) :             26.155ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 4.297ns (32.386%)  route 8.971ns (67.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      3.841     2.893 r  vram_ra/P[11]
                         net (fo=48, routed)          7.922    10.816    main_vga_vram_buffer/P[11]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                 26.155    

Slack (MET) :             26.338ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.089ns  (logic 4.297ns (32.828%)  route 8.792ns (67.172%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     2.893 r  vram_ra/P[9]
                         net (fo=48, routed)          7.743    10.637    main_vga_vram_buffer/P[9]
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.655    38.141    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                         clock pessimism             -0.505    37.636    
                         clock uncertainty           -0.095    37.541    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.975    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                 26.338    

Slack (MET) :             26.397ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.027ns  (logic 4.297ns (32.985%)  route 8.730ns (67.015%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841     2.893 r  vram_ra/P[4]
                         net (fo=48, routed)          7.681    10.574    main_vga_vram_buffer/P[4]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 26.397    

Slack (MET) :             26.426ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 4.297ns (33.059%)  route 8.701ns (66.941%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841     2.893 r  vram_ra/P[10]
                         net (fo=48, routed)          7.652    10.545    main_vga_vram_buffer/P[10]
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.651    38.137    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKBWRCLK
                         clock pessimism             -0.505    37.632    
                         clock uncertainty           -0.095    37.537    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.971    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                 26.426    

Slack (MET) :             26.468ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        12.962ns  (logic 4.297ns (33.150%)  route 8.665ns (66.850%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 38.144 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.049    -0.948    main_vga_sync_n_21
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     2.893 r  vram_ra/P[3]
                         net (fo=48, routed)          7.616    10.510    main_vga_vram_buffer/P[3]
    RAMB36_X0Y21         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.658    38.144    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y21         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/CLKBWRCLK
                         clock pessimism             -0.505    37.639    
                         clock uncertainty           -0.095    37.544    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.978    main_vga_vram_buffer/memory_block_reg_9_0
  -------------------------------------------------------------------
                         required time                         36.978    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 26.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.537%)  route 0.182ns (49.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.182    -0.244    main_vga_sync/Q[1]
    SLICE_X54Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.199 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.095    -0.437    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.316    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.290%)  route 0.150ns (44.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.150    -0.276    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X53Y36         LUT5 (Prop_lut5_I2_O)        0.045    -0.231 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X53Y36         FDCE (Hold_fdce_C_D)         0.091    -0.367    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.237%)  route 0.169ns (44.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.169    -0.234    main_vga_sync/Q[9]
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.045    -0.189 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.216    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.121    -0.336    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.218%)  route 0.164ns (46.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.164    -0.263    main_vga_sync/v_count_reg_reg[9]_0[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.045    -0.218 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.218    main_vga_sync/vsync_next
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.216    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.092    -0.366    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.947%)  route 0.171ns (45.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.171    -0.232    main_vga_sync/Q[9]
    SLICE_X52Y37         LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.120    -0.337    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.884%)  route 0.228ns (55.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.228    -0.197    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.045    -0.152 r  main_vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    main_vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.095    -0.436    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.120    -0.316    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.455%)  route 0.232ns (55.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.232    -0.193    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.045    -0.148 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.095    -0.436    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.121    -0.315    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.175    -0.228    main_vga_sync/v_count_reg_reg[9]_0[5]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.231    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X54Y36         FDCE (Hold_fdce_C_D)         0.120    -0.353    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.247    main_vga_sync/Q[0]
    SLICE_X53Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  main_vga_sync/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    main_vga_sync/h_count_reg[0]_i_1_n_0
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.231    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.091    -0.382    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.179    -0.247    main_vga_sync/v_count_reg_reg[9]_0[6]
    SLICE_X51Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.202 r  main_vga_sync/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    main_vga_sync/v_count_reg[6]_i_1_n_0
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.231    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X51Y36         FDCE (Hold_fdce_C_D)         0.091    -0.382    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_50MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       17.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.571ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.075ns (45.743%)  route 1.275ns (54.257%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.824    -0.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.332    -0.120 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.084    17.422    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.029    17.451    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.451    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                 17.571    

Slack (MET) :             17.581ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.766ns (32.007%)  route 1.627ns (67.993%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 17.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/Q
                         net (fo=6, routed)           0.825    -1.139    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.015 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.802    -0.213    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.089 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.089    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    17.912    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.413    17.499    
                         clock uncertainty           -0.084    17.415    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.077    17.492    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.492    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                 17.581    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 1.075ns (45.963%)  route 1.264ns (54.037%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.813    -0.463    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332    -0.131 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.084    17.422    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.031    17.453    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.670ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.704ns (30.939%)  route 1.571ns (69.061%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.014 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.897    -1.117    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X28Y63         LUT4 (Prop_lut4_I3_O)        0.124    -0.993 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=1, routed)           0.674    -0.318    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124    -0.194 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.388    17.530    
                         clock uncertainty           -0.084    17.446    
    SLICE_X28Y63         FDRE (Setup_fdre_C_D)        0.029    17.475    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.475    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                 17.670    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.670ns (36.291%)  route 1.176ns (63.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    -2.482    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.964 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.841    -1.123    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y73         LUT5 (Prop_lut5_I4_O)        0.152    -0.971 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.636    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    17.909    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.391    17.518    
                         clock uncertainty           -0.084    17.434    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.393    17.041    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.695ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.371%)  route 1.607ns (75.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=6, routed)           1.607    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    17.922    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                         clock pessimism             -0.427    17.495    
                         clock uncertainty           -0.084    17.411    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)       -0.058    17.353    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]
  -------------------------------------------------------------------
                         required time                         17.353    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                 17.695    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 1.075ns (48.711%)  route 1.132ns (51.289%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.451    -1.600    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.324    -1.276 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.681    -0.595    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332    -0.263 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.413    17.506    
                         clock uncertainty           -0.084    17.422    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.031    17.453    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                 17.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.554    -0.575    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.148    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.074    -0.354    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.098    -0.256 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.227    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.120    -0.372    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.075    -0.369    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.099    -0.270 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.229    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.092    -0.397    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.055%)  route 0.139ns (39.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.139    -0.275    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X14Y73         LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.230    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X14Y73         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.818    -0.350    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y73         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.564    
                         clock uncertainty            0.084    -0.481    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.120    -0.361    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.501%)  route 0.143ns (43.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.143    -0.288    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.214    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.092    -0.381    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.596%)  route 0.155ns (45.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.155    -0.277    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X28Y62         LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.214    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.092    -0.381    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.276    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X28Y62         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.342    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.214    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.091    -0.382    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X14Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.220 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.220    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.227    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.374    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.608%)  route 0.160ns (43.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.254    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.227    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.374    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.356%)  route 0.191ns (50.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.191    -0.239    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X28Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.214    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.091    -0.383    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.227    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121    -0.374    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 0.642ns (7.323%)  route 8.125ns (92.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.447     6.315    game_logic_inst/reset
    SLICE_X43Y85         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432     7.918    game_logic_inst/CLK_100MHZ
    SLICE_X43Y85         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep/C
                         clock pessimism             -0.505     7.413    
                         clock uncertainty           -0.074     7.338    
    SLICE_X43Y85         FDCE (Recov_fdce_C_CLR)     -0.405     6.933    game_logic_inst/glob_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 0.642ns (7.396%)  route 8.038ns (92.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.360     6.228    game_logic_inst/reset
    SLICE_X41Y88         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X41Y88         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    game_logic_inst/glob_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 0.642ns (7.422%)  route 8.008ns (92.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.330     6.197    game_logic_inst/reset
    SLICE_X39Y83         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.428     7.914    game_logic_inst/CLK_100MHZ
    SLICE_X39Y83         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
                         clock pessimism             -0.505     7.409    
                         clock uncertainty           -0.074     7.334    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.929    game_logic_inst/glob_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0_replica_3/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.642ns (7.570%)  route 7.839ns (92.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.161     6.028    game_logic_inst/reset
    SLICE_X39Y82         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0_replica_3/C
                         clock pessimism             -0.505     7.408    
                         clock uncertainty           -0.074     7.333    
    SLICE_X39Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.928    game_logic_inst/glob_state_reg[0]_rep__0_replica_3
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.642ns (7.570%)  route 7.839ns (92.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.161     6.028    game_logic_inst/reset
    SLICE_X39Y82         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
                         clock pessimism             -0.505     7.408    
                         clock uncertainty           -0.074     7.333    
    SLICE_X39Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.928    game_logic_inst/glob_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 0.642ns (7.604%)  route 7.801ns (92.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.123     5.990    game_logic_inst/reset
    SLICE_X44Y84         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432     7.918    game_logic_inst/CLK_100MHZ
    SLICE_X44Y84         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__1/C
                         clock pessimism             -0.505     7.413    
                         clock uncertainty           -0.074     7.338    
    SLICE_X44Y84         FDCE (Recov_fdce_C_CLR)     -0.405     6.933    game_logic_inst/glob_state_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.642ns (7.703%)  route 7.692ns (92.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.014     5.882    game_logic_inst/reset
    SLICE_X41Y83         FDCE                                         f  game_logic_inst/glob_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.430     7.916    game_logic_inst/CLK_100MHZ
    SLICE_X41Y83         FDCE                                         r  game_logic_inst/glob_state_reg[1]/C
                         clock pessimism             -0.505     7.411    
                         clock uncertainty           -0.074     7.336    
    SLICE_X41Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.931    game_logic_inst/glob_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0_replica/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 0.642ns (7.988%)  route 7.395ns (92.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         6.717     5.584    game_logic_inst/reset
    SLICE_X51Y82         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X51Y82         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0_replica/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X51Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    game_logic_inst/glob_state_reg[0]_rep__0_replica
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep__0_replica/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 0.642ns (7.988%)  route 7.395ns (92.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         6.717     5.584    game_logic_inst/reset
    SLICE_X51Y82         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X51Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0_replica/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X51Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    game_logic_inst/glob_state_reg[1]_rep__0_replica
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_10/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 0.456ns (5.546%)  route 7.767ns (94.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 8.095 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.998 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         7.767     5.769    graphics_renderer_inst/reset_vga
    SLICE_X50Y137        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.608     8.095    graphics_renderer_inst/CLK_100MHZ
    SLICE_X50Y137        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_10/C
                         clock pessimism             -0.505     7.589    
                         clock uncertainty           -0.074     7.515    
    SLICE_X50Y137        FDCE (Recov_fdce_C_CLR)     -0.319     7.196    graphics_renderer_inst/gpu_py_reg[1]_replica_10
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  1.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.151%)  route 0.526ns (78.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.526     0.100    graphics_renderer_inst/reset_vga
    SLICE_X41Y57         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y57         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]_rep/C
                         clock pessimism              0.039    -0.299    
    SLICE_X41Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.391    graphics_renderer_inst/gpu_px_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.839%)  route 0.749ns (84.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.749     0.324    graphics_renderer_inst/reset_vga
    SLICE_X45Y65         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.826    -0.343    graphics_renderer_inst/CLK_100MHZ
    SLICE_X45Y65         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.039    -0.303    
    SLICE_X45Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.677%)  route 0.890ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.890     0.465    graphics_renderer_inst/reset_vga
    SLICE_X8Y105         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.921    -0.247    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y105         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_12/C
                         clock pessimism              0.039    -0.208    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067    -0.275    graphics_renderer_inst/gpu_py_reg[3]_replica_12
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_26/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.677%)  route 0.890ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.890     0.465    graphics_renderer_inst/reset_vga
    SLICE_X8Y105         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_26/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.921    -0.247    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y105         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_26/C
                         clock pessimism              0.039    -0.208    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067    -0.275    graphics_renderer_inst/gpu_py_reg[3]_replica_26
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.948%)  route 0.870ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.870     0.445    graphics_renderer_inst/reset_vga
    SLICE_X19Y100        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.920    -0.248    graphics_renderer_inst/CLK_100MHZ
    SLICE_X19Y100        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_27/C
                         clock pessimism              0.039    -0.209    
    SLICE_X19Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.301    graphics_renderer_inst/gpu_py_reg[2]_replica_27
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_23/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.948%)  route 0.870ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.870     0.445    graphics_renderer_inst/reset_vga
    SLICE_X19Y100        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.920    -0.248    graphics_renderer_inst/CLK_100MHZ
    SLICE_X19Y100        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_23/C
                         clock pessimism              0.039    -0.209    
    SLICE_X19Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.301    graphics_renderer_inst/gpu_py_reg[3]_replica_23
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.846%)  route 0.469ns (69.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.278     0.112    game_logic_inst/paddle_movement/reset
    SLICE_X33Y44         FDCE                                         f  game_logic_inst/paddle_movement/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X33Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[16]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.649%)  route 0.473ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.283     0.117    game_logic_inst/paddle_movement/reset
    SLICE_X32Y44         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[16]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[17]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.649%)  route 0.473ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.283     0.117    game_logic_inst/paddle_movement/reset
    SLICE_X32Y44         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[17]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_19/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.141ns (13.711%)  route 0.887ns (86.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.887     0.462    graphics_renderer_inst/reset_vga
    SLICE_X11Y110        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.919    -0.249    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y110        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_19/C
                         clock pessimism              0.039    -0.210    
    SLICE_X11Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.302    graphics_renderer_inst/gpu_py_reg[2]_replica_19
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 0.642ns (7.323%)  route 8.125ns (92.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.447     6.315    game_logic_inst/reset
    SLICE_X43Y85         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432     7.918    game_logic_inst/CLK_100MHZ
    SLICE_X43Y85         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep/C
                         clock pessimism             -0.505     7.413    
                         clock uncertainty           -0.074     7.338    
    SLICE_X43Y85         FDCE (Recov_fdce_C_CLR)     -0.405     6.933    game_logic_inst/glob_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 0.642ns (7.396%)  route 8.038ns (92.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.360     6.228    game_logic_inst/reset
    SLICE_X41Y88         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X41Y88         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    game_logic_inst/glob_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 0.642ns (7.422%)  route 8.008ns (92.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.330     6.197    game_logic_inst/reset
    SLICE_X39Y83         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.428     7.914    game_logic_inst/CLK_100MHZ
    SLICE_X39Y83         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
                         clock pessimism             -0.505     7.409    
                         clock uncertainty           -0.074     7.334    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.929    game_logic_inst/glob_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0_replica_3/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.642ns (7.570%)  route 7.839ns (92.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.161     6.028    game_logic_inst/reset
    SLICE_X39Y82         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0_replica_3/C
                         clock pessimism             -0.505     7.408    
                         clock uncertainty           -0.074     7.333    
    SLICE_X39Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.928    game_logic_inst/glob_state_reg[0]_rep__0_replica_3
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.642ns (7.570%)  route 7.839ns (92.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.161     6.028    game_logic_inst/reset
    SLICE_X39Y82         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
                         clock pessimism             -0.505     7.408    
                         clock uncertainty           -0.074     7.333    
    SLICE_X39Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.928    game_logic_inst/glob_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 0.642ns (7.604%)  route 7.801ns (92.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.123     5.990    game_logic_inst/reset
    SLICE_X44Y84         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432     7.918    game_logic_inst/CLK_100MHZ
    SLICE_X44Y84         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__1/C
                         clock pessimism             -0.505     7.413    
                         clock uncertainty           -0.074     7.338    
    SLICE_X44Y84         FDCE (Recov_fdce_C_CLR)     -0.405     6.933    game_logic_inst/glob_state_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.642ns (7.703%)  route 7.692ns (92.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.014     5.882    game_logic_inst/reset
    SLICE_X41Y83         FDCE                                         f  game_logic_inst/glob_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.430     7.916    game_logic_inst/CLK_100MHZ
    SLICE_X41Y83         FDCE                                         r  game_logic_inst/glob_state_reg[1]/C
                         clock pessimism             -0.505     7.411    
                         clock uncertainty           -0.074     7.336    
    SLICE_X41Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.931    game_logic_inst/glob_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0_replica/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 0.642ns (7.988%)  route 7.395ns (92.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         6.717     5.584    game_logic_inst/reset
    SLICE_X51Y82         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X51Y82         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0_replica/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X51Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    game_logic_inst/glob_state_reg[0]_rep__0_replica
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep__0_replica/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 0.642ns (7.988%)  route 7.395ns (92.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         6.717     5.584    game_logic_inst/reset
    SLICE_X51Y82         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X51Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0_replica/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X51Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    game_logic_inst/glob_state_reg[1]_rep__0_replica
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_10/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 0.456ns (5.546%)  route 7.767ns (94.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 8.095 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.998 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         7.767     5.769    graphics_renderer_inst/reset_vga
    SLICE_X50Y137        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.608     8.095    graphics_renderer_inst/CLK_100MHZ
    SLICE_X50Y137        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_10/C
                         clock pessimism             -0.505     7.589    
                         clock uncertainty           -0.074     7.515    
    SLICE_X50Y137        FDCE (Recov_fdce_C_CLR)     -0.319     7.196    graphics_renderer_inst/gpu_py_reg[1]_replica_10
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  1.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.151%)  route 0.526ns (78.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.526     0.100    graphics_renderer_inst/reset_vga
    SLICE_X41Y57         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y57         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]_rep/C
                         clock pessimism              0.039    -0.299    
                         clock uncertainty            0.074    -0.225    
    SLICE_X41Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.317    graphics_renderer_inst/gpu_px_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.839%)  route 0.749ns (84.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.749     0.324    graphics_renderer_inst/reset_vga
    SLICE_X45Y65         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.826    -0.343    graphics_renderer_inst/CLK_100MHZ
    SLICE_X45Y65         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.039    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X45Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.677%)  route 0.890ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.890     0.465    graphics_renderer_inst/reset_vga
    SLICE_X8Y105         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.921    -0.247    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y105         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_12/C
                         clock pessimism              0.039    -0.208    
                         clock uncertainty            0.074    -0.133    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067    -0.200    graphics_renderer_inst/gpu_py_reg[3]_replica_12
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_26/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.677%)  route 0.890ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.890     0.465    graphics_renderer_inst/reset_vga
    SLICE_X8Y105         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_26/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.921    -0.247    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y105         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_26/C
                         clock pessimism              0.039    -0.208    
                         clock uncertainty            0.074    -0.133    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067    -0.200    graphics_renderer_inst/gpu_py_reg[3]_replica_26
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.948%)  route 0.870ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.870     0.445    graphics_renderer_inst/reset_vga
    SLICE_X19Y100        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.920    -0.248    graphics_renderer_inst/CLK_100MHZ
    SLICE_X19Y100        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_27/C
                         clock pessimism              0.039    -0.209    
                         clock uncertainty            0.074    -0.134    
    SLICE_X19Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.226    graphics_renderer_inst/gpu_py_reg[2]_replica_27
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_23/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.948%)  route 0.870ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.870     0.445    graphics_renderer_inst/reset_vga
    SLICE_X19Y100        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.920    -0.248    graphics_renderer_inst/CLK_100MHZ
    SLICE_X19Y100        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_23/C
                         clock pessimism              0.039    -0.209    
                         clock uncertainty            0.074    -0.134    
    SLICE_X19Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.226    graphics_renderer_inst/gpu_py_reg[3]_replica_23
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.846%)  route 0.469ns (69.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.278     0.112    game_logic_inst/paddle_movement/reset
    SLICE_X33Y44         FDCE                                         f  game_logic_inst/paddle_movement/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X33Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[16]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.649%)  route 0.473ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.283     0.117    game_logic_inst/paddle_movement/reset
    SLICE_X32Y44         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[16]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[17]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.649%)  route 0.473ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.283     0.117    game_logic_inst/paddle_movement/reset
    SLICE_X32Y44         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[17]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_19/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.141ns (13.711%)  route 0.887ns (86.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.887     0.462    graphics_renderer_inst/reset_vga
    SLICE_X11Y110        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.919    -0.249    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y110        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_19/C
                         clock pessimism              0.039    -0.210    
                         clock uncertainty            0.074    -0.135    
    SLICE_X11Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.227    graphics_renderer_inst/gpu_py_reg[2]_replica_19
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.689    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 0.642ns (7.323%)  route 8.125ns (92.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.447     6.315    game_logic_inst/reset
    SLICE_X43Y85         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432     7.918    game_logic_inst/CLK_100MHZ
    SLICE_X43Y85         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep/C
                         clock pessimism             -0.505     7.413    
                         clock uncertainty           -0.074     7.338    
    SLICE_X43Y85         FDCE (Recov_fdce_C_CLR)     -0.405     6.933    game_logic_inst/glob_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 0.642ns (7.396%)  route 8.038ns (92.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.360     6.228    game_logic_inst/reset
    SLICE_X41Y88         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X41Y88         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    game_logic_inst/glob_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 0.642ns (7.422%)  route 8.008ns (92.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.330     6.197    game_logic_inst/reset
    SLICE_X39Y83         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.428     7.914    game_logic_inst/CLK_100MHZ
    SLICE_X39Y83         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
                         clock pessimism             -0.505     7.409    
                         clock uncertainty           -0.074     7.334    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.929    game_logic_inst/glob_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0_replica_3/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.642ns (7.570%)  route 7.839ns (92.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.161     6.028    game_logic_inst/reset
    SLICE_X39Y82         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0_replica_3/C
                         clock pessimism             -0.505     7.408    
                         clock uncertainty           -0.074     7.333    
    SLICE_X39Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.928    game_logic_inst/glob_state_reg[0]_rep__0_replica_3
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.642ns (7.570%)  route 7.839ns (92.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.161     6.028    game_logic_inst/reset
    SLICE_X39Y82         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
                         clock pessimism             -0.505     7.408    
                         clock uncertainty           -0.074     7.333    
    SLICE_X39Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.928    game_logic_inst/glob_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 0.642ns (7.604%)  route 7.801ns (92.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.123     5.990    game_logic_inst/reset
    SLICE_X44Y84         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432     7.918    game_logic_inst/CLK_100MHZ
    SLICE_X44Y84         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__1/C
                         clock pessimism             -0.505     7.413    
                         clock uncertainty           -0.074     7.338    
    SLICE_X44Y84         FDCE (Recov_fdce_C_CLR)     -0.405     6.933    game_logic_inst/glob_state_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.642ns (7.703%)  route 7.692ns (92.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.014     5.882    game_logic_inst/reset
    SLICE_X41Y83         FDCE                                         f  game_logic_inst/glob_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.430     7.916    game_logic_inst/CLK_100MHZ
    SLICE_X41Y83         FDCE                                         r  game_logic_inst/glob_state_reg[1]/C
                         clock pessimism             -0.505     7.411    
                         clock uncertainty           -0.074     7.336    
    SLICE_X41Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.931    game_logic_inst/glob_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0_replica/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 0.642ns (7.988%)  route 7.395ns (92.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         6.717     5.584    game_logic_inst/reset
    SLICE_X51Y82         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X51Y82         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0_replica/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X51Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    game_logic_inst/glob_state_reg[0]_rep__0_replica
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep__0_replica/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 0.642ns (7.988%)  route 7.395ns (92.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         6.717     5.584    game_logic_inst/reset
    SLICE_X51Y82         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X51Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0_replica/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X51Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    game_logic_inst/glob_state_reg[1]_rep__0_replica
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_10/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 0.456ns (5.546%)  route 7.767ns (94.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 8.095 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.998 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         7.767     5.769    graphics_renderer_inst/reset_vga
    SLICE_X50Y137        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.608     8.095    graphics_renderer_inst/CLK_100MHZ
    SLICE_X50Y137        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_10/C
                         clock pessimism             -0.505     7.589    
                         clock uncertainty           -0.074     7.515    
    SLICE_X50Y137        FDCE (Recov_fdce_C_CLR)     -0.319     7.196    graphics_renderer_inst/gpu_py_reg[1]_replica_10
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  1.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.151%)  route 0.526ns (78.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.526     0.100    graphics_renderer_inst/reset_vga
    SLICE_X41Y57         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y57         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]_rep/C
                         clock pessimism              0.039    -0.299    
                         clock uncertainty            0.074    -0.225    
    SLICE_X41Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.317    graphics_renderer_inst/gpu_px_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.839%)  route 0.749ns (84.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.749     0.324    graphics_renderer_inst/reset_vga
    SLICE_X45Y65         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.826    -0.343    graphics_renderer_inst/CLK_100MHZ
    SLICE_X45Y65         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.039    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X45Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.677%)  route 0.890ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.890     0.465    graphics_renderer_inst/reset_vga
    SLICE_X8Y105         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.921    -0.247    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y105         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_12/C
                         clock pessimism              0.039    -0.208    
                         clock uncertainty            0.074    -0.133    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067    -0.200    graphics_renderer_inst/gpu_py_reg[3]_replica_12
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_26/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.677%)  route 0.890ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.890     0.465    graphics_renderer_inst/reset_vga
    SLICE_X8Y105         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_26/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.921    -0.247    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y105         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_26/C
                         clock pessimism              0.039    -0.208    
                         clock uncertainty            0.074    -0.133    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067    -0.200    graphics_renderer_inst/gpu_py_reg[3]_replica_26
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.948%)  route 0.870ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.870     0.445    graphics_renderer_inst/reset_vga
    SLICE_X19Y100        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.920    -0.248    graphics_renderer_inst/CLK_100MHZ
    SLICE_X19Y100        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_27/C
                         clock pessimism              0.039    -0.209    
                         clock uncertainty            0.074    -0.134    
    SLICE_X19Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.226    graphics_renderer_inst/gpu_py_reg[2]_replica_27
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_23/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.948%)  route 0.870ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.870     0.445    graphics_renderer_inst/reset_vga
    SLICE_X19Y100        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.920    -0.248    graphics_renderer_inst/CLK_100MHZ
    SLICE_X19Y100        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_23/C
                         clock pessimism              0.039    -0.209    
                         clock uncertainty            0.074    -0.134    
    SLICE_X19Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.226    graphics_renderer_inst/gpu_py_reg[3]_replica_23
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.846%)  route 0.469ns (69.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.278     0.112    game_logic_inst/paddle_movement/reset
    SLICE_X33Y44         FDCE                                         f  game_logic_inst/paddle_movement/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X33Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[16]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.649%)  route 0.473ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.283     0.117    game_logic_inst/paddle_movement/reset
    SLICE_X32Y44         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[16]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[17]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.649%)  route 0.473ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.283     0.117    game_logic_inst/paddle_movement/reset
    SLICE_X32Y44         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[17]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_19/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.141ns (13.711%)  route 0.887ns (86.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.887     0.462    graphics_renderer_inst/reset_vga
    SLICE_X11Y110        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.919    -0.249    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y110        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_19/C
                         clock pessimism              0.039    -0.210    
                         clock uncertainty            0.074    -0.135    
    SLICE_X11Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.227    graphics_renderer_inst/gpu_py_reg[2]_replica_19
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.689    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 0.642ns (7.323%)  route 8.125ns (92.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.447     6.315    game_logic_inst/reset
    SLICE_X43Y85         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432     7.918    game_logic_inst/CLK_100MHZ
    SLICE_X43Y85         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep/C
                         clock pessimism             -0.505     7.413    
                         clock uncertainty           -0.074     7.339    
    SLICE_X43Y85         FDCE (Recov_fdce_C_CLR)     -0.405     6.934    game_logic_inst/glob_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 0.642ns (7.396%)  route 8.038ns (92.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.360     6.228    game_logic_inst/reset
    SLICE_X41Y88         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X41Y88         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.341    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.405     6.936    game_logic_inst/glob_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 0.642ns (7.422%)  route 8.008ns (92.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.330     6.197    game_logic_inst/reset
    SLICE_X39Y83         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.428     7.914    game_logic_inst/CLK_100MHZ
    SLICE_X39Y83         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
                         clock pessimism             -0.505     7.409    
                         clock uncertainty           -0.074     7.335    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.930    game_logic_inst/glob_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0_replica_3/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.642ns (7.570%)  route 7.839ns (92.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.161     6.028    game_logic_inst/reset
    SLICE_X39Y82         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0_replica_3/C
                         clock pessimism             -0.505     7.408    
                         clock uncertainty           -0.074     7.334    
    SLICE_X39Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.929    game_logic_inst/glob_state_reg[0]_rep__0_replica_3
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.642ns (7.570%)  route 7.839ns (92.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.161     6.028    game_logic_inst/reset
    SLICE_X39Y82         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.427     7.913    game_logic_inst/CLK_100MHZ
    SLICE_X39Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0/C
                         clock pessimism             -0.505     7.408    
                         clock uncertainty           -0.074     7.334    
    SLICE_X39Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.929    game_logic_inst/glob_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 0.642ns (7.604%)  route 7.801ns (92.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.123     5.990    game_logic_inst/reset
    SLICE_X44Y84         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432     7.918    game_logic_inst/CLK_100MHZ
    SLICE_X44Y84         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__1/C
                         clock pessimism             -0.505     7.413    
                         clock uncertainty           -0.074     7.339    
    SLICE_X44Y84         FDCE (Recov_fdce_C_CLR)     -0.405     6.934    game_logic_inst/glob_state_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.642ns (7.703%)  route 7.692ns (92.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         7.014     5.882    game_logic_inst/reset
    SLICE_X41Y83         FDCE                                         f  game_logic_inst/glob_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.430     7.916    game_logic_inst/CLK_100MHZ
    SLICE_X41Y83         FDCE                                         r  game_logic_inst/glob_state_reg[1]/C
                         clock pessimism             -0.505     7.411    
                         clock uncertainty           -0.074     7.337    
    SLICE_X41Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.932    game_logic_inst/glob_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[0]_rep__0_replica/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 0.642ns (7.988%)  route 7.395ns (92.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         6.717     5.584    game_logic_inst/reset
    SLICE_X51Y82         FDCE                                         f  game_logic_inst/glob_state_reg[0]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X51Y82         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0_replica/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.341    
    SLICE_X51Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.936    game_logic_inst/glob_state_reg[0]_rep__0_replica
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/glob_state_reg[1]_rep__0_replica/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 0.642ns (7.988%)  route 7.395ns (92.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         6.717     5.584    game_logic_inst/reset
    SLICE_X51Y82         FDCE                                         f  game_logic_inst/glob_state_reg[1]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.434     7.920    game_logic_inst/CLK_100MHZ
    SLICE_X51Y82         FDCE                                         r  game_logic_inst/glob_state_reg[1]_rep__0_replica/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.341    
    SLICE_X51Y82         FDCE (Recov_fdce_C_CLR)     -0.405     6.936    game_logic_inst/glob_state_reg[1]_rep__0_replica
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_10/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 0.456ns (5.546%)  route 7.767ns (94.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 8.095 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.998 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         7.767     5.769    graphics_renderer_inst/reset_vga
    SLICE_X50Y137        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.608     8.095    graphics_renderer_inst/CLK_100MHZ
    SLICE_X50Y137        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_10/C
                         clock pessimism             -0.505     7.589    
                         clock uncertainty           -0.074     7.516    
    SLICE_X50Y137        FDCE (Recov_fdce_C_CLR)     -0.319     7.197    graphics_renderer_inst/gpu_py_reg[1]_replica_10
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  1.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.151%)  route 0.526ns (78.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.526     0.100    graphics_renderer_inst/reset_vga
    SLICE_X41Y57         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.830    -0.339    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y57         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]_rep/C
                         clock pessimism              0.039    -0.299    
    SLICE_X41Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.391    graphics_renderer_inst/gpu_px_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.839%)  route 0.749ns (84.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.749     0.324    graphics_renderer_inst/reset_vga
    SLICE_X45Y65         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.826    -0.343    graphics_renderer_inst/CLK_100MHZ
    SLICE_X45Y65         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.039    -0.303    
    SLICE_X45Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.677%)  route 0.890ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.890     0.465    graphics_renderer_inst/reset_vga
    SLICE_X8Y105         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.921    -0.247    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y105         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_12/C
                         clock pessimism              0.039    -0.208    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067    -0.275    graphics_renderer_inst/gpu_py_reg[3]_replica_12
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_26/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.677%)  route 0.890ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.890     0.465    graphics_renderer_inst/reset_vga
    SLICE_X8Y105         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_26/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.921    -0.247    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y105         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_26/C
                         clock pessimism              0.039    -0.208    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067    -0.275    graphics_renderer_inst/gpu_py_reg[3]_replica_26
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.948%)  route 0.870ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.870     0.445    graphics_renderer_inst/reset_vga
    SLICE_X19Y100        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.920    -0.248    graphics_renderer_inst/CLK_100MHZ
    SLICE_X19Y100        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_27/C
                         clock pessimism              0.039    -0.209    
    SLICE_X19Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.301    graphics_renderer_inst/gpu_py_reg[2]_replica_27
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_23/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.948%)  route 0.870ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.870     0.445    graphics_renderer_inst/reset_vga
    SLICE_X19Y100        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.920    -0.248    graphics_renderer_inst/CLK_100MHZ
    SLICE_X19Y100        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_23/C
                         clock pessimism              0.039    -0.209    
    SLICE_X19Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.301    graphics_renderer_inst/gpu_py_reg[3]_replica_23
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.846%)  route 0.469ns (69.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.278     0.112    game_logic_inst/paddle_movement/reset
    SLICE_X33Y44         FDCE                                         f  game_logic_inst/paddle_movement/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X33Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[16]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.649%)  route 0.473ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.283     0.117    game_logic_inst/paddle_movement/reset
    SLICE_X32Y44         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[16]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[17]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.649%)  route 0.473ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.564    -0.565    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y48         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.190    -0.211    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         0.283     0.117    game_logic_inst/paddle_movement/reset
    SLICE_X32Y44         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[17]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_19/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.141ns (13.711%)  route 0.887ns (86.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         0.887     0.462    graphics_renderer_inst/reset_vga
    SLICE_X11Y110        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.919    -0.249    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y110        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_19/C
                         clock pessimism              0.039    -0.210    
    SLICE_X11Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.302    graphics_renderer_inst/gpu_py_reg[2]_replica_19
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        5.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X53Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.725    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X53Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.725    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.817ns  (logic 0.580ns (15.194%)  route 3.237ns (84.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.007    31.364    main_vga_sync/AR[0]
    SLICE_X53Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X53Y35         FDCE (Recov_fdce_C_CLR)     -0.405    36.725    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -31.364    
  -------------------------------------------------------------------
                         slack                                  5.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X52Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.101    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X52Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.101    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X53Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X53Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.126    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X53Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X53Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.126    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.101    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.101    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.101    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.596%)  route 1.088ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.814     0.705    main_vga_sync/AR[0]
    SLICE_X51Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.596%)  route 1.088ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.814     0.705    main_vga_sync/AR[0]
    SLICE_X51Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.161%)  route 1.127ns (85.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.853     0.744    main_vga_sync/AR[0]
    SLICE_X53Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X53Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.871    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        5.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X53Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.725    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X53Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.725    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.811    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.817ns  (logic 0.580ns (15.194%)  route 3.237ns (84.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.007    31.364    main_vga_sync/AR[0]
    SLICE_X53Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X53Y35         FDCE (Recov_fdce_C_CLR)     -0.405    36.725    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -31.364    
  -------------------------------------------------------------------
                         slack                                  5.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X52Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.101    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X52Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.101    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X53Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X53Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.126    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X53Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X53Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.126    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.101    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.101    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.101    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.596%)  route 1.088ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.814     0.705    main_vga_sync/AR[0]
    SLICE_X51Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.596%)  route 1.088ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.814     0.705    main_vga_sync/AR[0]
    SLICE_X51Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.161%)  route 1.127ns (85.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.853     0.744    main_vga_sync/AR[0]
    SLICE_X53Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X53Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.871    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        5.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X53Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.728    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X53Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.728    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.817ns  (logic 0.580ns (15.194%)  route 3.237ns (84.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.007    31.364    main_vga_sync/AR[0]
    SLICE_X53Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X53Y35         FDCE (Recov_fdce_C_CLR)     -0.405    36.728    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -31.364    
  -------------------------------------------------------------------
                         slack                                  5.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X52Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.105    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X52Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.105    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X53Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X53Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.130    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X53Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X53Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.130    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.105    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.105    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.105    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.596%)  route 1.088ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.814     0.705    main_vga_sync/AR[0]
    SLICE_X51Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.596%)  route 1.088ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.814     0.705    main_vga_sync/AR[0]
    SLICE_X51Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.161%)  route 1.127ns (85.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.853     0.744    main_vga_sync/AR[0]
    SLICE_X53Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X53Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.875    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        5.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X53Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.728    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X53Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.728    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X52Y36         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 0.580ns (14.518%)  route 3.415ns (85.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.185    31.542    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X54Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.817ns  (logic 0.580ns (15.194%)  route 3.237ns (84.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X31Y44         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    28.002 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=181, routed)         1.230    29.233    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X33Y59         LUT2 (Prop_lut2_I0_O)        0.124    29.357 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          2.007    31.364    main_vga_sync/AR[0]
    SLICE_X53Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X53Y35         FDCE (Recov_fdce_C_CLR)     -0.405    36.728    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -31.364    
  -------------------------------------------------------------------
                         slack                                  5.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X52Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.105    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X52Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X52Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.105    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X53Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X53Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.130    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.263%)  route 1.033ns (84.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.758     0.649    main_vga_sync/AR[0]
    SLICE_X53Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X53Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X53Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.130    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.105    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.105    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.559%)  route 1.092ns (85.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.817     0.708    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.105    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.596%)  route 1.088ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.814     0.705    main_vga_sync/AR[0]
    SLICE_X51Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.596%)  route 1.088ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.814     0.705    main_vga_sync/AR[0]
    SLICE_X51Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X51Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.161%)  route 1.127ns (85.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.154    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.109 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.853     0.744    main_vga_sync/AR[0]
    SLICE_X53Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X53Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.875    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           407 Endpoints
Min Delay           407 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.907ns  (logic 5.105ns (36.711%)  route 8.802ns (63.289%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.174     3.948    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.152     4.100 r  game_logic_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.585     4.684    game_logic_inst/digits[2][2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.326     5.010 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.816     5.827    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X43Y70         LUT4 (Prop_lut4_I1_O)        0.154     5.981 r  game_logic_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.219    10.200    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    13.907 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.907    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.805ns  (logic 5.127ns (37.139%)  route 8.678ns (62.861%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.174     3.948    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.152     4.100 r  game_logic_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.585     4.684    game_logic_inst/digits[2][2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.326     5.010 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.816     5.827    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X43Y70         LUT4 (Prop_lut4_I1_O)        0.152     5.979 r  game_logic_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.095    10.074    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    13.805 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.805    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.789ns  (logic 5.140ns (37.274%)  route 8.649ns (62.726%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.174     3.948    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.152     4.100 r  game_logic_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.585     4.684    game_logic_inst/digits[2][2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.326     5.010 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.815     5.826    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X43Y70         LUT4 (Prop_lut4_I1_O)        0.152     5.978 r  game_logic_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.067    10.045    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.789 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.789    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.567ns  (logic 4.888ns (36.028%)  route 8.679ns (63.972%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.174     3.948    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.152     4.100 r  game_logic_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.585     4.684    game_logic_inst/digits[2][2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.326     5.010 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.816     5.827    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X43Y70         LUT4 (Prop_lut4_I2_O)        0.124     5.951 r  game_logic_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.096    10.047    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.567 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.567    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.453ns  (logic 4.669ns (34.710%)  route 8.783ns (65.290%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.655     3.428    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X39Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.552 r  game_logic_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.807     4.359    game_logic_inst/digits[2][3]
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     4.483 r  game_logic_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.993     5.476    game_logic_inst/seven_seg_display/sel0[3]
    SLICE_X43Y70         LUT4 (Prop_lut4_I0_O)        0.124     5.600 r  game_logic_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.322     9.921    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.453 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.453    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.387ns  (logic 4.903ns (36.626%)  route 8.484ns (63.374%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.174     3.948    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.152     4.100 r  game_logic_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.585     4.684    game_logic_inst/digits[2][2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.326     5.010 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.815     5.826    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X43Y70         LUT4 (Prop_lut4_I3_O)        0.124     5.950 r  game_logic_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.902     9.852    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.387 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.387    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.342ns  (logic 4.879ns (36.566%)  route 8.463ns (63.434%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.174     3.948    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.152     4.100 r  game_logic_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.585     4.684    game_logic_inst/digits[2][2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.326     5.010 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.816     5.827    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X43Y70         LUT4 (Prop_lut4_I1_O)        0.124     5.951 r  game_logic_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.881     9.831    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.342 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.342    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[0].ball_px_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.041ns  (logic 1.696ns (16.890%)  route 8.345ns (83.110%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][4]/C
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/genblk4[0].ball_px_reg[0][4]/Q
                         net (fo=30, routed)          1.984     2.440    game_logic_inst/genblk4[0].ball_px_reg[0][9]_0[4]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_78/O
                         net (fo=1, routed)           0.804     3.368    game_logic_inst/genblk4[0].ball_px[0][1]_i_78_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.492 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_73/O
                         net (fo=1, routed)           0.452     3.944    game_logic_inst/genblk4[0].ball_px[0][1]_i_73_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.068 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_62/O
                         net (fo=1, routed)           0.402     4.470    game_logic_inst/genblk4[0].ball_px[0][1]_i_62_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.594 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_46/O
                         net (fo=1, routed)           0.577     5.171    game_logic_inst/genblk4[0].ball_px[0][1]_i_46_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.295 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_26/O
                         net (fo=1, routed)           0.779     6.075    game_logic_inst/genblk4[0].ball_px[0][1]_i_26_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124     6.199 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_10/O
                         net (fo=1, routed)           0.454     6.653    game_logic_inst/genblk4[0].ball_px[0][1]_i_10_n_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.777 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_3/O
                         net (fo=1, routed)           0.653     7.430    game_logic_inst/genblk4[0].ball_px[0][1]_i_3_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_2/O
                         net (fo=3, routed)           1.018     8.572    game_logic_inst/genblk4[0].ball_px[0][1]_i_2_n_0
    SLICE_X35Y68         LUT2 (Prop_lut2_I1_O)        0.124     8.696 r  game_logic_inst/genblk4[0].ball_px[0][9]_i_7/O
                         net (fo=8, routed)           1.221     9.917    game_logic_inst/genblk4[0].ball_px[0][9]_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124    10.041 r  game_logic_inst/genblk4[0].ball_px[0][4]_i_1/O
                         net (fo=1, routed)           0.000    10.041    game_logic_inst/genblk4[0].ball_px[0][4]_i_1_n_0
    SLICE_X33Y68         FDCE                                         r  game_logic_inst/genblk4[0].ball_px_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.999ns  (logic 4.078ns (40.780%)  route 5.921ns (59.220%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE                         0.000     0.000 r  seven_seg_display/q_reg[0]/C
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seven_seg_display/q_reg[0]/Q
                         net (fo=10, routed)          1.373     1.829    seven_seg_display/Q[0]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.124     1.953 r  seven_seg_display/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           4.548     6.501    an_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         3.498     9.999 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     9.999    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[0].ball_px_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 1.696ns (17.117%)  route 8.212ns (82.883%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][4]/C
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/genblk4[0].ball_px_reg[0][4]/Q
                         net (fo=30, routed)          1.984     2.440    game_logic_inst/genblk4[0].ball_px_reg[0][9]_0[4]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_78/O
                         net (fo=1, routed)           0.804     3.368    game_logic_inst/genblk4[0].ball_px[0][1]_i_78_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.492 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_73/O
                         net (fo=1, routed)           0.452     3.944    game_logic_inst/genblk4[0].ball_px[0][1]_i_73_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.068 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_62/O
                         net (fo=1, routed)           0.402     4.470    game_logic_inst/genblk4[0].ball_px[0][1]_i_62_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.594 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_46/O
                         net (fo=1, routed)           0.577     5.171    game_logic_inst/genblk4[0].ball_px[0][1]_i_46_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.295 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_26/O
                         net (fo=1, routed)           0.779     6.075    game_logic_inst/genblk4[0].ball_px[0][1]_i_26_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124     6.199 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_10/O
                         net (fo=1, routed)           0.454     6.653    game_logic_inst/genblk4[0].ball_px[0][1]_i_10_n_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.777 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_3/O
                         net (fo=1, routed)           0.653     7.430    game_logic_inst/genblk4[0].ball_px[0][1]_i_3_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_2/O
                         net (fo=3, routed)           1.018     8.572    game_logic_inst/genblk4[0].ball_px[0][1]_i_2_n_0
    SLICE_X35Y68         LUT2 (Prop_lut2_I1_O)        0.124     8.696 r  game_logic_inst/genblk4[0].ball_px[0][9]_i_7/O
                         net (fo=8, routed)           1.088     9.784    game_logic_inst/genblk4[0].ball_px[0][9]_i_7_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.908 r  game_logic_inst/genblk4[0].ball_px[0][7]_i_1/O
                         net (fo=1, routed)           0.000     9.908    game_logic_inst/genblk4[0].ball_px[0][7]_i_1_n_0
    SLICE_X33Y70         FDCE                                         r  game_logic_inst/genblk4[0].ball_px_reg[0][7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_write_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/last_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.788%)  route 0.126ns (47.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE                         0.000     0.000 r  en_write_uart_reg/C
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  en_write_uart_reg/Q
                         net (fo=2, routed)           0.126     0.267    usb_rs232_tx/en_write_uart
    SLICE_X3Y149         FDRE                                         r  usb_rs232_tx/last_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[6]/C
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/dout_reg[6]/Q
                         net (fo=2, routed)           0.124     0.288    dout[6]
    SLICE_X2Y147         FDRE                                         r  uart_data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.375%)  route 0.103ns (35.625%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[5]/C
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/count_reg[5]/Q
                         net (fo=6, routed)           0.103     0.244    usb_rs232_tx/count_reg[5]
    SLICE_X4Y149         LUT6 (Prop_lut6_I1_O)        0.045     0.289 r  usb_rs232_tx/count[7]_i_2/O
                         net (fo=1, routed)           0.000     0.289    usb_rs232_tx/p_0_in__0[7]
    SLICE_X4Y149         FDRE                                         r  usb_rs232_tx/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.153%)  route 0.104ns (35.847%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[5]/C
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/count_reg[5]/Q
                         net (fo=6, routed)           0.104     0.245    usb_rs232_tx/count_reg[5]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.045     0.290 r  usb_rs232_tx/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.290    usb_rs232_tx/p_0_in__0[6]
    SLICE_X4Y149         FDRE                                         r  usb_rs232_tx/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/pad1_py_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.966%)  route 0.109ns (37.034%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=14, routed)          0.109     0.250    game_logic_inst/pad1_py_reg_n_0_[1]
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.295 r  game_logic_inst/pad1_py[2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    game_logic_inst/pad1_py[2]_i_1_n_0
    SLICE_X33Y61         FDPE                                         r  game_logic_inst/pad1_py_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_old_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_write_uart_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE                         0.000     0.000 r  received_old_reg/C
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  received_old_reg/Q
                         net (fo=2, routed)           0.069     0.197    usb_rs232_rx/received_old
    SLICE_X5Y148         LUT2 (Prop_lut2_I1_O)        0.099     0.296 r  usb_rs232_rx/en_write_uart_i_1/O
                         net (fo=1, routed)           0.000     0.296    usb_rs232_rx_n_2
    SLICE_X5Y148         FDRE                                         r  en_write_uart_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[1].ball_py_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.982%)  route 0.114ns (38.018%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/Q
                         net (fo=20, routed)          0.114     0.255    game_logic_inst/genblk4[1].ball_py_reg[1][9]_0[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.300 r  game_logic_inst/genblk4[1].ball_py[1][3]_i_1/O
                         net (fo=1, routed)           0.000     0.300    game_logic_inst/genblk4[1].ball_py[1][3]_i_1_n_0
    SLICE_X41Y61         FDPE                                         r  game_logic_inst/genblk4[1].ball_py_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.901%)  route 0.160ns (53.099%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.160     0.301    usb_rs232_tx/is_sending
    SLICE_X5Y149         FDRE                                         r  usb_rs232_tx/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.901%)  route 0.160ns (53.099%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.160     0.301    usb_rs232_tx/is_sending
    SLICE_X5Y149         FDRE                                         r  usb_rs232_tx/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.901%)  route 0.160ns (53.099%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.160     0.301    usb_rs232_tx/is_sending
    SLICE_X5Y149         FDRE                                         r  usb_rs232_tx/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ_CW
  To Clock:  

Max Delay           297 Endpoints
Min Delay           297 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 0.642ns (9.135%)  route 6.386ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.708     4.576    game_logic_inst/reset
    SLICE_X38Y73         FDCE                                         f  game_logic_inst/score_p1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.112ns (60.983%)  route 2.631ns (39.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.534    -2.485    sys_clk
    SLICE_X43Y75         FDRE                                         r  led_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.419    -2.066 r  led_r_reg[12]/Q
                         net (fo=1, routed)           2.631     0.565    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.693     4.258 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.258    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 0.642ns (9.571%)  route 6.066ns (90.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.388     4.255    game_logic_inst/reset
    SLICE_X38Y72         FDCE                                         f  game_logic_inst/score_p1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 0.642ns (9.571%)  route 6.066ns (90.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.388     4.255    game_logic_inst/reset
    SLICE_X38Y72         FDCE                                         f  game_logic_inst/score_p1_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 0.642ns (9.571%)  route 6.066ns (90.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.388     4.255    game_logic_inst/reset
    SLICE_X39Y72         FDCE                                         f  game_logic_inst/score_p2_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 0.642ns (9.571%)  route 6.066ns (90.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.388     4.255    game_logic_inst/reset
    SLICE_X39Y72         FDCE                                         f  game_logic_inst/score_p2_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 3.963ns (59.718%)  route 2.673ns (40.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.534    -2.485    sys_clk
    SLICE_X43Y75         FDRE                                         r  led_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.029 r  led_r_reg[13]/Q
                         net (fo=1, routed)           2.673     0.645    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     4.152 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.152    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 0.642ns (9.794%)  route 5.913ns (90.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.234     4.102    game_logic_inst/reset
    SLICE_X40Y72         FDCE                                         f  game_logic_inst/score_p2_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 0.642ns (9.794%)  route 5.913ns (90.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.234     4.102    game_logic_inst/reset
    SLICE_X40Y72         FDCE                                         f  game_logic_inst/score_p2_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.460ns  (logic 4.109ns (63.617%)  route 2.350ns (36.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.549    -2.470    sys_clk
    SLICE_X48Y67         FDRE                                         r  led_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  led_r_reg[14]/Q
                         net (fo=1, routed)           2.350     0.299    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.690     3.990 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.990    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.711ns  (logic 0.467ns (65.652%)  route 0.244ns (34.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.426    -2.088    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y70         FDRE                                         r  sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.721 r  sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=8, routed)           0.244    -1.476    sw_array/genblk1[0].the_debouncer/i_sw[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.100    -1.376 r  sw_array/genblk1[0].the_debouncer/led_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.376    sw_array_n_3
    SLICE_X29Y70         FDRE                                         r  led_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.897ns  (logic 0.467ns (52.065%)  route 0.430ns (47.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.430    -1.294    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X36Y70         LUT6 (Prop_lut6_I2_O)        0.100    -1.194 r  game_logic_inst/score_p1_r[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.194    game_logic_inst/p_0_in__0[6]
    SLICE_X36Y70         FDCE                                         r  game_logic_inst/score_p1_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.467ns (47.093%)  route 0.525ns (52.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.425    -2.089    game_logic_inst/CLK_100MHZ
    SLICE_X40Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.722 r  game_logic_inst/FSM_sequential_game_state_reg[0]/Q
                         net (fo=66, routed)          0.525    -1.197    game_logic_inst/FSM_sequential_game_state_reg[1]_0[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I1_O)        0.100    -1.097 r  game_logic_inst/score_p2_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.097    game_logic_inst/p_0_in[0]
    SLICE_X40Y70         FDCE                                         r  game_logic_inst/score_p2_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/genblk4[1].ball_px_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.018ns  (logic 0.467ns (45.868%)  route 0.551ns (54.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 f  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.551    -1.173    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X37Y69         LUT6 (Prop_lut6_I0_O)        0.100    -1.073 r  game_logic_inst/genblk4[1].ball_px[1][2]_i_1/O
                         net (fo=1, routed)           0.000    -1.073    game_logic_inst/genblk4[1].ball_px[1][2]_i_1_n_0
    SLICE_X37Y69         FDCE                                         r  game_logic_inst/genblk4[1].ball_px_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.027ns  (logic 0.467ns (45.455%)  route 0.560ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 f  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.280    -1.443    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.100    -1.343 r  game_logic_inst/score_p2_r[7]_i_1/O
                         net (fo=8, routed)           0.280    -1.063    game_logic_inst/score_p2_r[7]_i_1_n_0
    SLICE_X39Y72         FDCE                                         r  game_logic_inst/score_p2_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.027ns  (logic 0.467ns (45.455%)  route 0.560ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 f  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.280    -1.443    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.100    -1.343 r  game_logic_inst/score_p2_r[7]_i_1/O
                         net (fo=8, routed)           0.280    -1.063    game_logic_inst/score_p2_r[7]_i_1_n_0
    SLICE_X39Y72         FDCE                                         r  game_logic_inst/score_p2_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.035ns  (logic 0.467ns (45.100%)  route 0.568ns (54.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.568    -1.155    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.100    -1.055 r  game_logic_inst/score_p2_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.055    game_logic_inst/p_0_in[1]
    SLICE_X40Y72         FDCE                                         r  game_logic_inst/score_p2_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.047ns  (logic 0.467ns (44.606%)  route 0.580ns (55.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.425    -2.089    game_logic_inst/CLK_100MHZ
    SLICE_X40Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.722 r  game_logic_inst/FSM_sequential_game_state_reg[0]/Q
                         net (fo=66, routed)          0.580    -1.142    game_logic_inst/FSM_sequential_game_state_reg[1]_0[0]
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.100    -1.042 r  game_logic_inst/score_p1_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.042    game_logic_inst/p_0_in__0[1]
    SLICE_X36Y72         FDCE                                         r  game_logic_inst/score_p1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.053ns  (logic 0.467ns (44.368%)  route 0.586ns (55.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.586    -1.138    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.100    -1.038 r  game_logic_inst/score_p2_r[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.038    game_logic_inst/p_0_in[6]
    SLICE_X39Y72         FDCE                                         r  game_logic_inst/score_p2_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.070ns  (logic 0.518ns (48.417%)  route 0.552ns (51.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.418    -1.663 r  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=3, routed)           0.269    -1.394    ps2_usb_keyboard/key_states[2]
    SLICE_X31Y61         LUT4 (Prop_lut4_I1_O)        0.100    -1.294 r  ps2_usb_keyboard/pad1_py[8]_i_1/O
                         net (fo=9, routed)           0.283    -1.011    game_logic_inst/pad1_py_reg[8]_0[0]
    SLICE_X32Y61         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ_CW_1
  To Clock:  

Max Delay           297 Endpoints
Min Delay           297 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 0.642ns (9.135%)  route 6.386ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.708     4.576    game_logic_inst/reset
    SLICE_X38Y73         FDCE                                         f  game_logic_inst/score_p1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.112ns (60.983%)  route 2.631ns (39.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.534    -2.485    sys_clk
    SLICE_X43Y75         FDRE                                         r  led_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.419    -2.066 r  led_r_reg[12]/Q
                         net (fo=1, routed)           2.631     0.565    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.693     4.258 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.258    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 0.642ns (9.571%)  route 6.066ns (90.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.388     4.255    game_logic_inst/reset
    SLICE_X38Y72         FDCE                                         f  game_logic_inst/score_p1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 0.642ns (9.571%)  route 6.066ns (90.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.388     4.255    game_logic_inst/reset
    SLICE_X38Y72         FDCE                                         f  game_logic_inst/score_p1_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 0.642ns (9.571%)  route 6.066ns (90.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.388     4.255    game_logic_inst/reset
    SLICE_X39Y72         FDCE                                         f  game_logic_inst/score_p2_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 0.642ns (9.571%)  route 6.066ns (90.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.388     4.255    game_logic_inst/reset
    SLICE_X39Y72         FDCE                                         f  game_logic_inst/score_p2_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 3.963ns (59.718%)  route 2.673ns (40.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.534    -2.485    sys_clk
    SLICE_X43Y75         FDRE                                         r  led_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.029 r  led_r_reg[13]/Q
                         net (fo=1, routed)           2.673     0.645    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     4.152 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.152    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 0.642ns (9.794%)  route 5.913ns (90.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.234     4.102    game_logic_inst/reset
    SLICE_X40Y72         FDCE                                         f  game_logic_inst/score_p2_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 0.642ns (9.794%)  route 5.913ns (90.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.566    -2.453    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y48         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.935 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.678    -1.256    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.124    -1.132 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=154, routed)         5.234     4.102    game_logic_inst/reset
    SLICE_X40Y72         FDCE                                         f  game_logic_inst/score_p2_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.460ns  (logic 4.109ns (63.617%)  route 2.350ns (36.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.549    -2.470    sys_clk
    SLICE_X48Y67         FDRE                                         r  led_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  led_r_reg[14]/Q
                         net (fo=1, routed)           2.350     0.299    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.690     3.990 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.990    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.711ns  (logic 0.467ns (65.652%)  route 0.244ns (34.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.426    -2.088    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y70         FDRE                                         r  sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.721 r  sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=8, routed)           0.244    -1.476    sw_array/genblk1[0].the_debouncer/i_sw[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.100    -1.376 r  sw_array/genblk1[0].the_debouncer/led_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.376    sw_array_n_3
    SLICE_X29Y70         FDRE                                         r  led_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.897ns  (logic 0.467ns (52.065%)  route 0.430ns (47.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.430    -1.294    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X36Y70         LUT6 (Prop_lut6_I2_O)        0.100    -1.194 r  game_logic_inst/score_p1_r[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.194    game_logic_inst/p_0_in__0[6]
    SLICE_X36Y70         FDCE                                         r  game_logic_inst/score_p1_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.467ns (47.093%)  route 0.525ns (52.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.425    -2.089    game_logic_inst/CLK_100MHZ
    SLICE_X40Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.722 r  game_logic_inst/FSM_sequential_game_state_reg[0]/Q
                         net (fo=66, routed)          0.525    -1.197    game_logic_inst/FSM_sequential_game_state_reg[1]_0[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I1_O)        0.100    -1.097 r  game_logic_inst/score_p2_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.097    game_logic_inst/p_0_in[0]
    SLICE_X40Y70         FDCE                                         r  game_logic_inst/score_p2_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/genblk4[1].ball_px_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.018ns  (logic 0.467ns (45.868%)  route 0.551ns (54.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 f  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.551    -1.173    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X37Y69         LUT6 (Prop_lut6_I0_O)        0.100    -1.073 r  game_logic_inst/genblk4[1].ball_px[1][2]_i_1/O
                         net (fo=1, routed)           0.000    -1.073    game_logic_inst/genblk4[1].ball_px[1][2]_i_1_n_0
    SLICE_X37Y69         FDCE                                         r  game_logic_inst/genblk4[1].ball_px_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.027ns  (logic 0.467ns (45.455%)  route 0.560ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 f  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.280    -1.443    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.100    -1.343 r  game_logic_inst/score_p2_r[7]_i_1/O
                         net (fo=8, routed)           0.280    -1.063    game_logic_inst/score_p2_r[7]_i_1_n_0
    SLICE_X39Y72         FDCE                                         r  game_logic_inst/score_p2_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.027ns  (logic 0.467ns (45.455%)  route 0.560ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 f  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.280    -1.443    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.100    -1.343 r  game_logic_inst/score_p2_r[7]_i_1/O
                         net (fo=8, routed)           0.280    -1.063    game_logic_inst/score_p2_r[7]_i_1_n_0
    SLICE_X39Y72         FDCE                                         r  game_logic_inst/score_p2_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.035ns  (logic 0.467ns (45.100%)  route 0.568ns (54.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.568    -1.155    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.100    -1.055 r  game_logic_inst/score_p2_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.055    game_logic_inst/p_0_in[1]
    SLICE_X40Y72         FDCE                                         r  game_logic_inst/score_p2_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.047ns  (logic 0.467ns (44.606%)  route 0.580ns (55.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.425    -2.089    game_logic_inst/CLK_100MHZ
    SLICE_X40Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.722 r  game_logic_inst/FSM_sequential_game_state_reg[0]/Q
                         net (fo=66, routed)          0.580    -1.142    game_logic_inst/FSM_sequential_game_state_reg[1]_0[0]
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.100    -1.042 r  game_logic_inst/score_p1_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.042    game_logic_inst/p_0_in__0[1]
    SLICE_X36Y72         FDCE                                         r  game_logic_inst/score_p1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.053ns  (logic 0.467ns (44.368%)  route 0.586ns (55.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.423    -2.091    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.724 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.586    -1.138    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.100    -1.038 r  game_logic_inst/score_p2_r[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.038    game_logic_inst/p_0_in[6]
    SLICE_X39Y72         FDCE                                         r  game_logic_inst/score_p2_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.070ns  (logic 0.518ns (48.417%)  route 0.552ns (51.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y60         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.418    -1.663 r  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=3, routed)           0.269    -1.394    ps2_usb_keyboard/key_states[2]
    SLICE_X31Y61         LUT4 (Prop_lut4_I1_O)        0.100    -1.294 r  ps2_usb_keyboard/pad1_py[8]_i_1/O
                         net (fo=9, routed)           0.283    -1.011    game_logic_inst/pad1_py_reg[8]_0[0]
    SLICE_X32Y61         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ_CW
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.263ns  (logic 7.075ns (43.506%)  route 9.188ns (56.494%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.780    -2.239    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.633 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.698    main_vga_vram_buffer/memory_block_reg_8_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.123 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           3.280     4.404    main_vga_vram_buffer/memory_block_reg_9_1_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     4.528 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.045     6.573    main_vga_sync/vgaGreen[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.797    10.494    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.024 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.024    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.917ns  (logic 7.066ns (44.392%)  route 8.851ns (55.608%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.780    -2.239    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.633 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.698    main_vga_vram_buffer/memory_block_reg_8_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.123 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           3.280     4.404    main_vga_vram_buffer/memory_block_reg_9_1_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     4.528 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.045     6.573    main_vga_sync/vgaGreen[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.460    10.157    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.678 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.678    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.760ns  (logic 7.050ns (44.737%)  route 8.709ns (55.263%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.780    -2.239    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.633 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.698    main_vga_vram_buffer/memory_block_reg_8_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.123 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           3.280     4.404    main_vga_vram_buffer/memory_block_reg_9_1_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     4.528 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.045     6.573    main_vga_sync/vgaGreen[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.318    10.015    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.521 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.521    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.634ns  (logic 7.074ns (45.247%)  route 8.560ns (54.753%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.780    -2.239    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.633 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.698    main_vga_vram_buffer/memory_block_reg_8_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.123 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           3.280     4.404    main_vga_vram_buffer/memory_block_reg_9_1_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     4.528 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.045     6.573    main_vga_sync/vgaGreen[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.169     9.866    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.395 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.395    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.761ns  (logic 7.047ns (44.716%)  route 8.713ns (55.284%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_8_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_8_2_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_9_2/DOBDO[0]
                         net (fo=1, routed)           2.904     3.846    main_vga_vram_buffer/memory_block_reg_9_2_n_67
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.124     3.970 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           2.027     5.997    main_vga_sync/vgaRed[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.121 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.717     9.838    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.340 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.340    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.533ns  (logic 7.040ns (45.323%)  route 8.493ns (54.677%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.784    -2.235    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y20         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.637 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.702    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.127 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.746     3.874    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.998 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.039     6.036    main_vga_sync/vgaBlue[0]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.160 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.643     9.803    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.298 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.298    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.417ns  (logic 7.064ns (45.818%)  route 8.353ns (54.182%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.784    -2.235    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y20         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.637 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.702    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.127 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.746     3.874    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.998 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.039     6.036    main_vga_sync/vgaBlue[0]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.160 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.503     9.663    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.182 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.182    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.579ns  (logic 7.069ns (45.373%)  route 8.511ns (54.627%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_8_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_8_2_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_9_2/DOBDO[0]
                         net (fo=1, routed)           2.904     3.846    main_vga_vram_buffer/memory_block_reg_9_2_n_67
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.124     3.970 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           2.027     5.997    main_vga_sync/vgaRed[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.121 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.514     9.635    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.159 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.159    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.252ns  (logic 7.048ns (46.214%)  route 8.203ns (53.786%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.784    -2.235    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y20         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.637 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.702    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.127 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.746     3.874    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.998 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.039     6.036    main_vga_sync/vgaBlue[0]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.160 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.353     9.513    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.017 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.017    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.115ns  (logic 7.070ns (46.771%)  route 8.046ns (53.229%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.784    -2.235    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y20         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.637 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.702    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.127 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.746     3.874    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.998 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.039     6.036    main_vga_sync/vgaBlue[0]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.160 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.196     9.356    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.880 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.880    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.362ns (63.712%)  route 0.776ns (36.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/hsync_reg_reg/Q
                         net (fo=1, routed)           0.776     0.372    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.570 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.570    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.345ns (54.514%)  route 1.123ns (45.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/vsync_reg_reg/Q
                         net (fo=1, routed)           1.123     0.696    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.901 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.901    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.406ns (52.798%)  route 1.257ns (47.202%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.193    -0.232    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.187 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.065     0.878    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.098 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.098    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.412ns (52.137%)  route 1.296ns (47.863%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.179    -0.245    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.117     0.917    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.142 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.142    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.416ns (52.255%)  route 1.294ns (47.745%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.181    -0.243    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.112     0.914    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.144 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.144    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.411ns (51.656%)  route 1.320ns (48.344%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.193    -0.232    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.187 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.128     0.941    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.166 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.166    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.391ns (50.658%)  route 1.354ns (49.342%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.179    -0.245    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.175     0.975    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.180 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.180    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.393ns (50.652%)  route 1.357ns (49.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.181    -0.243    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.175     0.977    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.184 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.184    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.408ns (50.108%)  route 1.402ns (49.892%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.181    -0.243    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.220     1.022    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.244 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.244    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.406ns (49.796%)  route 1.417ns (50.204%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.179    -0.245    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.238     1.038    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.258 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.258    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ_CW_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.263ns  (logic 7.075ns (43.506%)  route 9.188ns (56.494%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.780    -2.239    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.633 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.698    main_vga_vram_buffer/memory_block_reg_8_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.123 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           3.280     4.404    main_vga_vram_buffer/memory_block_reg_9_1_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     4.528 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.045     6.573    main_vga_sync/vgaGreen[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.797    10.494    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.024 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.024    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.917ns  (logic 7.066ns (44.392%)  route 8.851ns (55.608%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.780    -2.239    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.633 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.698    main_vga_vram_buffer/memory_block_reg_8_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.123 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           3.280     4.404    main_vga_vram_buffer/memory_block_reg_9_1_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     4.528 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.045     6.573    main_vga_sync/vgaGreen[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.460    10.157    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.678 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.678    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.760ns  (logic 7.050ns (44.737%)  route 8.709ns (55.263%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.780    -2.239    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.633 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.698    main_vga_vram_buffer/memory_block_reg_8_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.123 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           3.280     4.404    main_vga_vram_buffer/memory_block_reg_9_1_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     4.528 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.045     6.573    main_vga_sync/vgaGreen[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.318    10.015    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.521 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.521    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.634ns  (logic 7.074ns (45.247%)  route 8.560ns (54.753%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.780    -2.239    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y22         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.633 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.698    main_vga_vram_buffer/memory_block_reg_8_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.123 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           3.280     4.404    main_vga_vram_buffer/memory_block_reg_9_1_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     4.528 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.045     6.573    main_vga_sync/vgaGreen[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.169     9.866    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.395 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.395    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.761ns  (logic 7.047ns (44.716%)  route 8.713ns (55.284%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_8_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_8_2_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_9_2/DOBDO[0]
                         net (fo=1, routed)           2.904     3.846    main_vga_vram_buffer/memory_block_reg_9_2_n_67
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.124     3.970 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           2.027     5.997    main_vga_sync/vgaRed[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.121 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.717     9.838    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.340 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.340    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.533ns  (logic 7.040ns (45.323%)  route 8.493ns (54.677%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.784    -2.235    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y20         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.637 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.702    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.127 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.746     3.874    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.998 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.039     6.036    main_vga_sync/vgaBlue[0]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.160 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.643     9.803    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.298 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.298    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.417ns  (logic 7.064ns (45.818%)  route 8.353ns (54.182%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.784    -2.235    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y20         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.637 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.702    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.127 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.746     3.874    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.998 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.039     6.036    main_vga_sync/vgaBlue[0]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.160 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.503     9.663    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.182 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.182    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.579ns  (logic 7.069ns (45.373%)  route 8.511ns (54.627%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_8_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_8_2_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_9_2/DOBDO[0]
                         net (fo=1, routed)           2.904     3.846    main_vga_vram_buffer/memory_block_reg_9_2_n_67
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.124     3.970 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           2.027     5.997    main_vga_sync/vgaRed[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.121 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.514     9.635    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.159 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.159    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.252ns  (logic 7.048ns (46.214%)  route 8.203ns (53.786%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.784    -2.235    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y20         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.637 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.702    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.127 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.746     3.874    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.998 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.039     6.036    main_vga_sync/vgaBlue[0]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.160 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.353     9.513    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.017 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.017    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.115ns  (logic 7.070ns (46.771%)  route 8.046ns (53.229%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.784    -2.235    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y20         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.637 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.702    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.127 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.746     3.874    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.998 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           2.039     6.036    main_vga_sync/vgaBlue[0]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.160 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.196     9.356    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.880 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.880    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.362ns (63.712%)  route 0.776ns (36.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X52Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/hsync_reg_reg/Q
                         net (fo=1, routed)           0.776     0.372    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.570 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.570    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.345ns (54.514%)  route 1.123ns (45.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X53Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/vsync_reg_reg/Q
                         net (fo=1, routed)           1.123     0.696    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.901 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.901    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.406ns (52.798%)  route 1.257ns (47.202%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.193    -0.232    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.187 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.065     0.878    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.098 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.098    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.412ns (52.137%)  route 1.296ns (47.863%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.179    -0.245    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.117     0.917    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.142 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.142    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.416ns (52.255%)  route 1.294ns (47.745%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.181    -0.243    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.112     0.914    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.144 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.144    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.411ns (51.656%)  route 1.320ns (48.344%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.193    -0.232    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.187 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.128     0.941    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.166 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.166    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.391ns (50.658%)  route 1.354ns (49.342%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.179    -0.245    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.175     0.975    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.180 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.180    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.393ns (50.652%)  route 1.357ns (49.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.181    -0.243    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.175     0.977    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.184 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.184    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.408ns (50.108%)  route 1.402ns (49.892%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.181    -0.243    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.220     1.022    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.244 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.244    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.406ns (49.796%)  route 1.417ns (50.204%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X49Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.179    -0.245    main_vga_sync/vgaBlue[0]_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.238     1.038    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.258 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.258    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ_CW
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.260ns (21.816%)  route 0.932ns (78.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.932     0.788    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.844 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.844    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.186ns  (logic 0.260ns (21.920%)  route 0.926ns (78.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.926     0.782    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.838 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.838    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.182ns  (logic 0.260ns (22.004%)  route 0.922ns (77.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.922     0.778    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.834 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.834    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.176ns  (logic 0.260ns (22.111%)  route 0.916ns (77.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.916     0.772    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.828 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.828    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.094ns  (logic 0.260ns (23.767%)  route 0.834ns (76.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.834     0.690    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.746 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.746    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.260ns (24.097%)  route 0.819ns (75.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.819     0.675    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.056     0.731 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.731    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X30Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.027ns  (logic 0.260ns (25.312%)  route 0.767ns (74.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.767     0.623    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.679 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.679    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.260ns (25.496%)  route 0.760ns (74.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.760     0.616    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.672 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.672    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.837ns  (logic 0.518ns (28.195%)  route 1.319ns (71.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.319    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.251 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.875ns  (logic 0.518ns (27.630%)  route 1.357ns (72.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.357    -0.313    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.213 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.996ns  (logic 0.518ns (25.952%)  route 1.478ns (74.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.478    -0.192    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.100    -0.092 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X30Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.000ns  (logic 0.518ns (25.901%)  route 1.482ns (74.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.482    -0.188    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.088 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.146ns  (logic 0.518ns (24.143%)  route 1.628ns (75.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.628    -0.042    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100     0.058 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.058    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.154ns  (logic 0.518ns (24.050%)  route 1.636ns (75.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.636    -0.034    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100     0.066 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.066    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 0.518ns (23.795%)  route 1.659ns (76.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.659    -0.011    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.100     0.089 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.089    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.185ns  (logic 0.518ns (23.706%)  route 1.667ns (76.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.667    -0.003    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.100     0.097 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.097    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ_CW_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.260ns (21.816%)  route 0.932ns (78.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.932     0.788    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.844 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.844    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.186ns  (logic 0.260ns (21.920%)  route 0.926ns (78.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.926     0.782    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.838 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.838    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.182ns  (logic 0.260ns (22.004%)  route 0.922ns (77.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.922     0.778    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.834 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.834    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.176ns  (logic 0.260ns (22.111%)  route 0.916ns (77.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.916     0.772    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.828 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.828    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.094ns  (logic 0.260ns (23.767%)  route 0.834ns (76.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.834     0.690    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.746 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.746    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.260ns (24.097%)  route 0.819ns (75.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.819     0.675    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.056     0.731 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.731    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X30Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.027ns  (logic 0.260ns (25.312%)  route 0.767ns (74.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.767     0.623    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.679 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.679    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.260ns (25.496%)  route 0.760ns (74.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.820    -0.348    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.760     0.616    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.672 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.672    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.837ns  (logic 0.518ns (28.195%)  route 1.319ns (71.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.319    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.251 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.875ns  (logic 0.518ns (27.630%)  route 1.357ns (72.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.357    -0.313    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.213 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.996ns  (logic 0.518ns (25.952%)  route 1.478ns (74.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.478    -0.192    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.100    -0.092 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X30Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.000ns  (logic 0.518ns (25.901%)  route 1.482ns (74.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.482    -0.188    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.088 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.146ns  (logic 0.518ns (24.143%)  route 1.628ns (75.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.628    -0.042    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100     0.058 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.058    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.154ns  (logic 0.518ns (24.050%)  route 1.636ns (75.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.636    -0.034    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100     0.066 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.066    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 0.518ns (23.795%)  route 1.659ns (76.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.659    -0.011    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.100     0.089 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.089    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.185ns  (logic 0.518ns (23.706%)  route 1.667ns (76.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.426    -2.088    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y72         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.670 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.667    -0.003    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.100     0.097 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.097    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CW
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CW_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ_CW

Max Delay           572 Endpoints
Min Delay           572 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 1.623ns (19.347%)  route 6.766ns (80.653%))
  Logic Levels:           6  (FDCE=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.712     8.062    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X42Y93         LUT4 (Prop_lut4_I1_O)        0.327     8.389 r  game_logic_inst/data[58]_i_1__1/O
                         net (fo=1, routed)           0.000     8.389    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[58]_1
    SLICE_X42Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X42Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[58]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.366ns  (logic 1.623ns (19.400%)  route 6.743ns (80.600%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.689     8.039    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.327     8.366 r  game_logic_inst/data[74]_i_1__0/O
                         net (fo=1, routed)           0.000     8.366    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[74]_0
    SLICE_X43Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X43Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[74]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.361ns  (logic 1.623ns (19.412%)  route 6.738ns (80.588%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.684     8.034    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.327     8.361 r  game_logic_inst/data[109]_i_1__0/O
                         net (fo=1, routed)           0.000     8.361    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[109]_0
    SLICE_X43Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X43Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[109]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[3].text_renderer_inst/rom_prog_text/data_reg[57]/D
                            (rising edge-triggered cell FDSE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.115ns  (logic 1.372ns (16.907%)  route 6.743ns (83.093%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.194     3.967    genblk2[3].tc_fg_inst/data_reg[124][0]
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.150     4.117 r  genblk2[3].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          0.631     4.748    game_logic_inst/tc_line_addr[3][0]
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.332     5.080 r  game_logic_inst/data[124]_i_7__3/O
                         net (fo=70, routed)          2.911     7.991    game_logic_inst/data[124]_i_7__3_n_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.115 r  game_logic_inst/data[57]_i_1__3/O
                         net (fo=1, routed)           0.000     8.115    genblk2[3].text_renderer_inst/rom_prog_text/data_reg[57]_0
    SLICE_X52Y81         FDSE                                         r  genblk2[3].text_renderer_inst/rom_prog_text/data_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432    -2.082    genblk2[3].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X52Y81         FDSE                                         r  genblk2[3].text_renderer_inst/rom_prog_text/data_reg[57]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.020ns  (logic 1.623ns (20.237%)  route 6.397ns (79.763%))
  Logic Levels:           6  (FDCE=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.343     7.693    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X40Y94         LUT4 (Prop_lut4_I1_O)        0.327     8.020 r  game_logic_inst/data[50]_i_1__0/O
                         net (fo=1, routed)           0.000     8.020    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[50]_0
    SLICE_X40Y94         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X40Y94         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[50]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.004ns  (logic 1.623ns (20.278%)  route 6.381ns (79.722%))
  Logic Levels:           6  (FDCE=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.327     7.677    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X47Y88         LUT4 (Prop_lut4_I2_O)        0.327     8.004 r  game_logic_inst/data[85]_i_1__1/O
                         net (fo=1, routed)           0.000     8.004    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[85]_1
    SLICE_X47Y88         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.435    -2.079    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X47Y88         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[85]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[3].text_renderer_inst/rom_prog_text/data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.952ns  (logic 1.372ns (17.253%)  route 6.580ns (82.748%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.194     3.967    genblk2[3].tc_fg_inst/data_reg[124][0]
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.150     4.117 r  genblk2[3].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          0.631     4.748    game_logic_inst/tc_line_addr[3][0]
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.332     5.080 r  game_logic_inst/data[124]_i_7__3/O
                         net (fo=70, routed)          2.748     7.828    game_logic_inst/data[124]_i_7__3_n_0
    SLICE_X52Y81         LUT4 (Prop_lut4_I0_O)        0.124     7.952 r  game_logic_inst/data[33]_i_1__3/O
                         net (fo=1, routed)           0.000     7.952    genblk2[3].text_renderer_inst/rom_prog_text/data_reg[33]_0
    SLICE_X52Y81         FDRE                                         r  genblk2[3].text_renderer_inst/rom_prog_text/data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432    -2.082    genblk2[3].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X52Y81         FDRE                                         r  genblk2[3].text_renderer_inst/rom_prog_text/data_reg[33]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.917ns  (logic 1.623ns (20.500%)  route 6.294ns (79.500%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.240     7.590    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I1_O)        0.327     7.917 r  game_logic_inst/data[66]_i_1__0/O
                         net (fo=1, routed)           0.000     7.917    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[66]_0
    SLICE_X40Y94         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X40Y94         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[66]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[1].text_renderer_inst/rom_prog_text/data_reg[86]/D
                            (rising edge-triggered cell FDSE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.854ns  (logic 1.366ns (17.392%)  route 6.488ns (82.608%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[5]/C
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p2_r_reg[5]/Q
                         net (fo=12, routed)          0.914     1.432    game_logic_inst/score_p2_r_reg[5]
    SLICE_X39Y71         LUT6 (Prop_lut6_I1_O)        0.124     1.556 f  game_logic_inst/data[124]_i_9__0/O
                         net (fo=5, routed)           0.856     2.412    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124     2.536 f  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           0.831     3.367    genblk2[1].tc_fg_inst/data_reg[124]
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.150     3.517 r  genblk2[1].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          1.732     5.249    game_logic_inst/tc_line_addr[1][0]
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.326     5.575 r  game_logic_inst/data[124]_i_7__1/O
                         net (fo=70, routed)          2.156     7.730    game_logic_inst/data[124]_i_7__1_n_0
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.124     7.854 r  game_logic_inst/data[86]_i_1__1/O
                         net (fo=1, routed)           0.000     7.854    genblk2[1].text_renderer_inst/rom_prog_text/data_reg[86]_0
    SLICE_X46Y85         FDSE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433    -2.081    genblk2[1].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X46Y85         FDSE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[86]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.849ns  (logic 1.623ns (20.677%)  route 6.226ns (79.323%))
  Logic Levels:           6  (FDCE=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.172     7.522    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.327     7.849 r  game_logic_inst/data[52]_i_1__1/O
                         net (fo=1, routed)           0.000     7.849    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[52]_0
    SLICE_X41Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X41Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[52]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_status_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/FSM_sequential_game_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.973%)  route 0.304ns (62.027%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_status_reg[1]/C
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  game_logic_inst/genblk4[1].ball_status_reg[1]/Q
                         net (fo=12, routed)          0.304     0.445    game_logic_inst/genblk4[1].ball_status_reg_n_0_[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.490 r  game_logic_inst/FSM_sequential_game_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.490    game_logic_inst/game_state_next[0]
    SLICE_X40Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.819    -0.350    game_logic_inst/CLK_100MHZ
    SLICE_X40Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.270%)  route 0.303ns (56.730%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][0]/C
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][0]/Q
                         net (fo=19, routed)          0.232     0.373    graphics_renderer_inst/pixel_on_reg_7[0]
    SLICE_X36Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.418 r  graphics_renderer_inst/data[63]_i_3__0/O
                         net (fo=3, routed)           0.071     0.489    graphics_renderer_inst/genblk3[0].ball_renderer_inst/offset_y_scaled[2]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.534 r  graphics_renderer_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     0.534    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X36Y64         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.824    -0.344    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X36Y64         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/pad2_py_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle2_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.275%)  route 0.357ns (65.725%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE                         0.000     0.000 r  game_logic_inst/pad2_py_reg[8]/C
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/pad2_py_reg[8]/Q
                         net (fo=8, routed)           0.357     0.498    game_logic_inst/pad2_py_reg_n_0_[8]
    SLICE_X32Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.543 r  game_logic_inst/pixel_on_i_1__7/O
                         net (fo=1, routed)           0.000     0.543    paddle2_renderer_inst/pixel_on_reg_0
    SLICE_X32Y63         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.824    -0.344    paddle2_renderer_inst/CLK_100MHZ
    SLICE_X32Y63         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.442%)  route 0.370ns (66.558%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][3]/C
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][3]/Q
                         net (fo=19, routed)          0.232     0.373    graphics_renderer_inst/pixel_on_reg_10[3]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.418 r  graphics_renderer_inst/data[59]_i_1__5/O
                         net (fo=3, routed)           0.138     0.556    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X40Y62         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.827    -0.342    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X40Y62         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/FSM_sequential_game_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.276ns (46.395%)  route 0.319ns (53.605%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[1]/C
    SLICE_X36Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/score_p1_r_reg[1]/Q
                         net (fo=16, routed)          0.162     0.303    game_logic_inst/score_p1_r_reg[2]_0[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  game_logic_inst/FSM_sequential_game_state[1]_i_7/O
                         net (fo=1, routed)           0.099     0.446    game_logic_inst/FSM_sequential_game_state[1]_i_7_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.491 r  game_logic_inst/FSM_sequential_game_state[1]_i_3/O
                         net (fo=1, routed)           0.059     0.550    game_logic_inst/FSM_sequential_game_state[1]_i_3_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.045     0.595 r  game_logic_inst/FSM_sequential_game_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.595    game_logic_inst/game_state_next[1]
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.817    -0.351    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.776%)  route 0.418ns (69.224%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][2]/C
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][2]/Q
                         net (fo=19, routed)          0.190     0.331    graphics_renderer_inst/pixel_on_reg_7[2]
    SLICE_X38Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.376 r  graphics_renderer_inst/data[59]_i_1__4/O
                         net (fo=3, routed)           0.228     0.604    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X35Y65         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.822    -0.346    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X35Y65         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.231ns (37.219%)  route 0.390ns (62.781%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[8]/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/pad1_py_reg[8]/Q
                         net (fo=8, routed)           0.331     0.472    game_logic_inst/pad1_py_reg_n_0_[8]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.045     0.517 f  game_logic_inst/pixel_on_i_4__4/O
                         net (fo=1, routed)           0.059     0.576    game_logic_inst/pixel_on_i_4__4_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.621 r  game_logic_inst/pixel_on_i_1__6/O
                         net (fo=1, routed)           0.000     0.621    paddle1_renderer_inst/pixel_on_reg_0
    SLICE_X32Y64         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.824    -0.344    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X32Y64         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.376%)  route 0.447ns (70.624%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          0.447     0.588    graphics_renderer_inst/pixel_on_reg_10[0]
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.633 r  graphics_renderer_inst/data[63]_i_1__1/O
                         net (fo=1, routed)           0.000     0.633    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X39Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.824    -0.344    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X39Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.330%)  route 0.448ns (70.670%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          0.448     0.589    graphics_renderer_inst/pixel_on_reg_10[0]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.634 r  graphics_renderer_inst/data[47]_i_1__1/O
                         net (fo=1, routed)           0.000     0.634    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X39Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.824    -0.344    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X39Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.278%)  route 0.496ns (72.722%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          0.496     0.637    graphics_renderer_inst/pixel_on_reg_10[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.682 r  graphics_renderer_inst/data[55]_i_1__1/O
                         net (fo=1, routed)           0.000     0.682    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X42Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.826    -0.343    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ_CW_1

Max Delay           572 Endpoints
Min Delay           572 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 1.623ns (19.347%)  route 6.766ns (80.653%))
  Logic Levels:           6  (FDCE=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.712     8.062    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X42Y93         LUT4 (Prop_lut4_I1_O)        0.327     8.389 r  game_logic_inst/data[58]_i_1__1/O
                         net (fo=1, routed)           0.000     8.389    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[58]_1
    SLICE_X42Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X42Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[58]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.366ns  (logic 1.623ns (19.400%)  route 6.743ns (80.600%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.689     8.039    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.327     8.366 r  game_logic_inst/data[74]_i_1__0/O
                         net (fo=1, routed)           0.000     8.366    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[74]_0
    SLICE_X43Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X43Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[74]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.361ns  (logic 1.623ns (19.412%)  route 6.738ns (80.588%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.684     8.034    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.327     8.361 r  game_logic_inst/data[109]_i_1__0/O
                         net (fo=1, routed)           0.000     8.361    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[109]_0
    SLICE_X43Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X43Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[109]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[3].text_renderer_inst/rom_prog_text/data_reg[57]/D
                            (rising edge-triggered cell FDSE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.115ns  (logic 1.372ns (16.907%)  route 6.743ns (83.093%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.194     3.967    genblk2[3].tc_fg_inst/data_reg[124][0]
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.150     4.117 r  genblk2[3].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          0.631     4.748    game_logic_inst/tc_line_addr[3][0]
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.332     5.080 r  game_logic_inst/data[124]_i_7__3/O
                         net (fo=70, routed)          2.911     7.991    game_logic_inst/data[124]_i_7__3_n_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.115 r  game_logic_inst/data[57]_i_1__3/O
                         net (fo=1, routed)           0.000     8.115    genblk2[3].text_renderer_inst/rom_prog_text/data_reg[57]_0
    SLICE_X52Y81         FDSE                                         r  genblk2[3].text_renderer_inst/rom_prog_text/data_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432    -2.082    genblk2[3].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X52Y81         FDSE                                         r  genblk2[3].text_renderer_inst/rom_prog_text/data_reg[57]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.020ns  (logic 1.623ns (20.237%)  route 6.397ns (79.763%))
  Logic Levels:           6  (FDCE=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.343     7.693    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X40Y94         LUT4 (Prop_lut4_I1_O)        0.327     8.020 r  game_logic_inst/data[50]_i_1__0/O
                         net (fo=1, routed)           0.000     8.020    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[50]_0
    SLICE_X40Y94         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X40Y94         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[50]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.004ns  (logic 1.623ns (20.278%)  route 6.381ns (79.722%))
  Logic Levels:           6  (FDCE=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.327     7.677    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X47Y88         LUT4 (Prop_lut4_I2_O)        0.327     8.004 r  game_logic_inst/data[85]_i_1__1/O
                         net (fo=1, routed)           0.000     8.004    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[85]_1
    SLICE_X47Y88         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.435    -2.079    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X47Y88         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[85]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[3].text_renderer_inst/rom_prog_text/data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.952ns  (logic 1.372ns (17.253%)  route 6.580ns (82.748%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.194     3.967    genblk2[3].tc_fg_inst/data_reg[124][0]
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.150     4.117 r  genblk2[3].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          0.631     4.748    game_logic_inst/tc_line_addr[3][0]
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.332     5.080 r  game_logic_inst/data[124]_i_7__3/O
                         net (fo=70, routed)          2.748     7.828    game_logic_inst/data[124]_i_7__3_n_0
    SLICE_X52Y81         LUT4 (Prop_lut4_I0_O)        0.124     7.952 r  game_logic_inst/data[33]_i_1__3/O
                         net (fo=1, routed)           0.000     7.952    genblk2[3].text_renderer_inst/rom_prog_text/data_reg[33]_0
    SLICE_X52Y81         FDRE                                         r  genblk2[3].text_renderer_inst/rom_prog_text/data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.432    -2.082    genblk2[3].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X52Y81         FDRE                                         r  genblk2[3].text_renderer_inst/rom_prog_text/data_reg[33]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.917ns  (logic 1.623ns (20.500%)  route 6.294ns (79.500%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.240     7.590    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I1_O)        0.327     7.917 r  game_logic_inst/data[66]_i_1__0/O
                         net (fo=1, routed)           0.000     7.917    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[66]_0
    SLICE_X40Y94         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X40Y94         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[66]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[1].text_renderer_inst/rom_prog_text/data_reg[86]/D
                            (rising edge-triggered cell FDSE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.854ns  (logic 1.366ns (17.392%)  route 6.488ns (82.608%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[5]/C
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p2_r_reg[5]/Q
                         net (fo=12, routed)          0.914     1.432    game_logic_inst/score_p2_r_reg[5]
    SLICE_X39Y71         LUT6 (Prop_lut6_I1_O)        0.124     1.556 f  game_logic_inst/data[124]_i_9__0/O
                         net (fo=5, routed)           0.856     2.412    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124     2.536 f  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           0.831     3.367    genblk2[1].tc_fg_inst/data_reg[124]
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.150     3.517 r  genblk2[1].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          1.732     5.249    game_logic_inst/tc_line_addr[1][0]
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.326     5.575 r  game_logic_inst/data[124]_i_7__1/O
                         net (fo=70, routed)          2.156     7.730    game_logic_inst/data[124]_i_7__1_n_0
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.124     7.854 r  game_logic_inst/data[86]_i_1__1/O
                         net (fo=1, routed)           0.000     7.854    genblk2[1].text_renderer_inst/rom_prog_text/data_reg[86]_0
    SLICE_X46Y85         FDSE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.433    -2.081    genblk2[1].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X46Y85         FDSE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[86]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.849ns  (logic 1.623ns (20.677%)  route 6.226ns (79.323%))
  Logic Levels:           6  (FDCE=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[5]/Q
                         net (fo=13, routed)          1.186     1.704    game_logic_inst/score_p1_r_reg[5]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.828 f  game_logic_inst/data[124]_i_8/O
                         net (fo=7, routed)           0.821     2.649    game_logic_inst/score_p1_r_reg[2]_2
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.773 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          0.677     3.450    game_logic_inst/score_p1_r_reg[2]_1[0]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152     3.602 f  game_logic_inst/data[124]_i_2__0/O
                         net (fo=56, routed)          2.370     5.972    game_logic_inst/data[124]_i_2__0_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.378     6.350 r  game_logic_inst/data[109]_i_2__0/O
                         net (fo=15, routed)          1.172     7.522    game_logic_inst/data[109]_i_2__0_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.327     7.849 r  game_logic_inst/data[52]_i_1__1/O
                         net (fo=1, routed)           0.000     7.849    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[52]_0
    SLICE_X41Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        1.437    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X41Y93         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[52]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_status_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/FSM_sequential_game_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.973%)  route 0.304ns (62.027%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_status_reg[1]/C
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  game_logic_inst/genblk4[1].ball_status_reg[1]/Q
                         net (fo=12, routed)          0.304     0.445    game_logic_inst/genblk4[1].ball_status_reg_n_0_[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.490 r  game_logic_inst/FSM_sequential_game_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.490    game_logic_inst/game_state_next[0]
    SLICE_X40Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.819    -0.350    game_logic_inst/CLK_100MHZ
    SLICE_X40Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.270%)  route 0.303ns (56.730%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][0]/C
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][0]/Q
                         net (fo=19, routed)          0.232     0.373    graphics_renderer_inst/pixel_on_reg_7[0]
    SLICE_X36Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.418 r  graphics_renderer_inst/data[63]_i_3__0/O
                         net (fo=3, routed)           0.071     0.489    graphics_renderer_inst/genblk3[0].ball_renderer_inst/offset_y_scaled[2]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.534 r  graphics_renderer_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     0.534    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X36Y64         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.824    -0.344    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X36Y64         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/pad2_py_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle2_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.275%)  route 0.357ns (65.725%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE                         0.000     0.000 r  game_logic_inst/pad2_py_reg[8]/C
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/pad2_py_reg[8]/Q
                         net (fo=8, routed)           0.357     0.498    game_logic_inst/pad2_py_reg_n_0_[8]
    SLICE_X32Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.543 r  game_logic_inst/pixel_on_i_1__7/O
                         net (fo=1, routed)           0.000     0.543    paddle2_renderer_inst/pixel_on_reg_0
    SLICE_X32Y63         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.824    -0.344    paddle2_renderer_inst/CLK_100MHZ
    SLICE_X32Y63         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.442%)  route 0.370ns (66.558%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][3]/C
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][3]/Q
                         net (fo=19, routed)          0.232     0.373    graphics_renderer_inst/pixel_on_reg_10[3]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.418 r  graphics_renderer_inst/data[59]_i_1__5/O
                         net (fo=3, routed)           0.138     0.556    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X40Y62         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.827    -0.342    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X40Y62         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/FSM_sequential_game_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.276ns (46.395%)  route 0.319ns (53.605%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[1]/C
    SLICE_X36Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/score_p1_r_reg[1]/Q
                         net (fo=16, routed)          0.162     0.303    game_logic_inst/score_p1_r_reg[2]_0[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  game_logic_inst/FSM_sequential_game_state[1]_i_7/O
                         net (fo=1, routed)           0.099     0.446    game_logic_inst/FSM_sequential_game_state[1]_i_7_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.491 r  game_logic_inst/FSM_sequential_game_state[1]_i_3/O
                         net (fo=1, routed)           0.059     0.550    game_logic_inst/FSM_sequential_game_state[1]_i_3_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.045     0.595 r  game_logic_inst/FSM_sequential_game_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.595    game_logic_inst/game_state_next[1]
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.817    -0.351    game_logic_inst/CLK_100MHZ
    SLICE_X36Y71         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.776%)  route 0.418ns (69.224%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][2]/C
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][2]/Q
                         net (fo=19, routed)          0.190     0.331    graphics_renderer_inst/pixel_on_reg_7[2]
    SLICE_X38Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.376 r  graphics_renderer_inst/data[59]_i_1__4/O
                         net (fo=3, routed)           0.228     0.604    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X35Y65         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.822    -0.346    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X35Y65         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.231ns (37.219%)  route 0.390ns (62.781%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[8]/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/pad1_py_reg[8]/Q
                         net (fo=8, routed)           0.331     0.472    game_logic_inst/pad1_py_reg_n_0_[8]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.045     0.517 f  game_logic_inst/pixel_on_i_4__4/O
                         net (fo=1, routed)           0.059     0.576    game_logic_inst/pixel_on_i_4__4_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.621 r  game_logic_inst/pixel_on_i_1__6/O
                         net (fo=1, routed)           0.000     0.621    paddle1_renderer_inst/pixel_on_reg_0
    SLICE_X32Y64         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.824    -0.344    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X32Y64         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.376%)  route 0.447ns (70.624%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          0.447     0.588    graphics_renderer_inst/pixel_on_reg_10[0]
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.633 r  graphics_renderer_inst/data[63]_i_1__1/O
                         net (fo=1, routed)           0.000     0.633    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X39Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.824    -0.344    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X39Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.330%)  route 0.448ns (70.670%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          0.448     0.589    graphics_renderer_inst/pixel_on_reg_10[0]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.634 r  graphics_renderer_inst/data[47]_i_1__1/O
                         net (fo=1, routed)           0.000     0.634    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X39Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.824    -0.344    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X39Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.278%)  route 0.496ns (72.722%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          0.496     0.637    graphics_renderer_inst/pixel_on_reg_10[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.682 r  graphics_renderer_inst/data[55]_i_1__1/O
                         net (fo=1, routed)           0.000     0.682    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X42Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2236, routed)        0.826    -0.343    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y63         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ_CW

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.712ns  (logic 1.929ns (28.745%)  route 4.783ns (71.255%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.959     5.407    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.149     5.556 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.824     6.380    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.332     6.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.712    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.701ns  (logic 1.929ns (28.793%)  route 4.772ns (71.207%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.959     5.407    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.149     5.556 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.813     6.369    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332     6.701 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.701    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.569ns  (logic 1.929ns (29.371%)  route 4.640ns (70.629%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.959     5.407    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.149     5.556 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.681     6.237    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332     6.569 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 1.696ns (26.803%)  route 4.633ns (73.197%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.959     5.407    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.124     5.531 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=1, routed)           0.674     6.205    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000     6.329    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    -2.082    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.068ns  (logic 1.929ns (31.799%)  route 4.138ns (68.201%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.959     5.407    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.149     5.556 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.180     5.736    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.332     6.068 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    -2.082    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.854ns  (logic 1.572ns (26.862%)  route 4.281ns (73.138%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.281     5.730    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT6 (Prop_lut6_I3_O)        0.124     5.854 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.854    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    -2.082    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.576ns (28.778%)  route 3.900ns (71.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.228     4.679    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.803 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.476    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.576ns (28.778%)  route 3.900ns (71.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.228     4.679    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.803 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.476    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.576ns (28.778%)  route 3.900ns (71.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.228     4.679    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.803 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.476    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.576ns (28.778%)  route 3.900ns (71.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.228     4.679    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.803 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.476    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.385%)  route 0.113ns (43.615%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/Q
                         net (fo=2, routed)           0.113     0.259    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[7]
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.126%)  route 0.114ns (43.874%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/Q
                         net (fo=2, routed)           0.114     0.260    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[0]
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.087%)  route 0.124ns (45.913%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/Q
                         net (fo=2, routed)           0.124     0.270    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[6]
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.673%)  route 0.131ns (47.327%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/Q
                         net (fo=2, routed)           0.131     0.277    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[1]
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.174%)  route 0.157ns (51.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/Q
                         net (fo=2, routed)           0.157     0.303    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[4]
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.167ns (55.080%)  route 0.136ns (44.920%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.136     0.303    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X29Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.598%)  route 0.174ns (54.402%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/Q
                         net (fo=2, routed)           0.174     0.320    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[2]
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.167ns (48.866%)  route 0.175ns (51.134%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/Q
                         net (fo=2, routed)           0.175     0.342    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[3]
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.146ns (40.874%)  route 0.211ns (59.126%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/Q
                         net (fo=2, routed)           0.211     0.357    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[5]
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.212ns (38.425%)  route 0.340ns (61.575%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.215     0.382    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.125     0.552    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X31Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ_CW_1

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.712ns  (logic 1.929ns (28.745%)  route 4.783ns (71.255%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.959     5.407    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.149     5.556 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.824     6.380    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.332     6.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.712    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.701ns  (logic 1.929ns (28.793%)  route 4.772ns (71.207%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.959     5.407    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.149     5.556 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.813     6.369    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332     6.701 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.701    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.569ns  (logic 1.929ns (29.371%)  route 4.640ns (70.629%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.959     5.407    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.149     5.556 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.681     6.237    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.332     6.569 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y62         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 1.696ns (26.803%)  route 4.633ns (73.197%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.959     5.407    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.124     5.531 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=1, routed)           0.674     6.205    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000     6.329    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    -2.082    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.068ns  (logic 1.929ns (31.799%)  route 4.138ns (68.201%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.959     5.407    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.149     5.556 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.180     5.736    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.332     6.068 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    -2.082    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.854ns  (logic 1.572ns (26.862%)  route 4.281ns (73.138%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.281     5.730    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y63         LUT6 (Prop_lut6_I3_O)        0.124     5.854 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.854    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    -2.082    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y63         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.576ns (28.778%)  route 3.900ns (71.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.228     4.679    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.803 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.476    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.576ns (28.778%)  route 3.900ns (71.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.228     4.679    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.803 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.476    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.576ns (28.778%)  route 3.900ns (71.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.228     4.679    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.803 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.476    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.576ns (28.778%)  route 3.900ns (71.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.228     4.679    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.803 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.476    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X14Y74         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.385%)  route 0.113ns (43.615%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/Q
                         net (fo=2, routed)           0.113     0.259    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[7]
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.126%)  route 0.114ns (43.874%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/Q
                         net (fo=2, routed)           0.114     0.260    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[0]
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.087%)  route 0.124ns (45.913%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/Q
                         net (fo=2, routed)           0.124     0.270    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[6]
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.673%)  route 0.131ns (47.327%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/Q
                         net (fo=2, routed)           0.131     0.277    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[1]
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.174%)  route 0.157ns (51.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/Q
                         net (fo=2, routed)           0.157     0.303    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[4]
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.167ns (55.080%)  route 0.136ns (44.920%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.136     0.303    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X29Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.598%)  route 0.174ns (54.402%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/Q
                         net (fo=2, routed)           0.174     0.320    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[2]
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.167ns (48.866%)  route 0.175ns (51.134%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/Q
                         net (fo=2, routed)           0.175     0.342    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[3]
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X30Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.146ns (40.874%)  route 0.211ns (59.126%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/Q
                         net (fo=2, routed)           0.211     0.357    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[5]
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.212ns (38.425%)  route 0.340ns (61.575%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.215     0.382    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.125     0.552    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X31Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/C





