# Driving 7-Segment with FPGA
Seven Segment Display VHDL code implementation in FPGA PL logic. 
