<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c.html">Component : ALT_ECC_EMAC2_RX_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf3ff637c33a70fd649cfaa98380ec463"></a><a class="anchor" id="ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae2099a66106fd314c7ee3c9293af761f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae2099a66106fd314c7ee3c9293af761f">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae2099a66106fd314c7ee3c9293af761f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f18ba6cb3d66d45dec1e0cde79674e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga33f18ba6cb3d66d45dec1e0cde79674e">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga33f18ba6cb3d66d45dec1e0cde79674e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb268f6b19c3ce015789950f623fb60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga0fb268f6b19c3ce015789950f623fb60">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0fb268f6b19c3ce015789950f623fb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03c3a34b8c3b85390de38f6c73e9342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf03c3a34b8c3b85390de38f6c73e9342">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gaf03c3a34b8c3b85390de38f6c73e9342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11af0478370ee158bdaa7b32d5346156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga11af0478370ee158bdaa7b32d5346156">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga11af0478370ee158bdaa7b32d5346156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c49653622469dc33197be4250a3b04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga6c49653622469dc33197be4250a3b04c">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6c49653622469dc33197be4250a3b04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ad6994aecd472d96ed51108053cb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga01ad6994aecd472d96ed51108053cb03">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga01ad6994aecd472d96ed51108053cb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399a4f8284b0c14c7d6e943e03d1c6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga399a4f8284b0c14c7d6e943e03d1c6f5">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga399a4f8284b0c14c7d6e943e03d1c6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5f982c8109d33058a9a5bb2c71f57680"></a><a class="anchor" id="ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad2618952bcbfa5cac9d7e7ca95f2cc84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad2618952bcbfa5cac9d7e7ca95f2cc84">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad2618952bcbfa5cac9d7e7ca95f2cc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356ae1349eae76763bafda6389465d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga356ae1349eae76763bafda6389465d19">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga356ae1349eae76763bafda6389465d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed7cb273f16594463b27963722d0188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9ed7cb273f16594463b27963722d0188">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga9ed7cb273f16594463b27963722d0188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c13ea08e2cde7af8eca58260630163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa9c13ea08e2cde7af8eca58260630163">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:gaa9c13ea08e2cde7af8eca58260630163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558ae2587a953c10d255eceddec55364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga558ae2587a953c10d255eceddec55364">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga558ae2587a953c10d255eceddec55364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d0f72cbde89c320a7ba6dfd7daf5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga65d0f72cbde89c320a7ba6dfd7daf5d5">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga65d0f72cbde89c320a7ba6dfd7daf5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a87674440be424e6e8ce762e6e6648b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga0a87674440be424e6e8ce762e6e6648b">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga0a87674440be424e6e8ce762e6e6648b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e4edbb7b739418339b8e1ff123eb22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga57e4edbb7b739418339b8e1ff123eb22">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga57e4edbb7b739418339b8e1ff123eb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpca7e89dc6beda6db37011525efdd6b6c"></a><a class="anchor" id="ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad8ff55c1ff07d6f61d15a073e916452c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad8ff55c1ff07d6f61d15a073e916452c">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad8ff55c1ff07d6f61d15a073e916452c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4456e74b7d9761ad224301f1e62ed5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae4456e74b7d9761ad224301f1e62ed5c">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gae4456e74b7d9761ad224301f1e62ed5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7373a60b74c65d22f7cc20e7c4736193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga7373a60b74c65d22f7cc20e7c4736193">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga7373a60b74c65d22f7cc20e7c4736193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357c0d84f9c4e4b11bb7d7b99851f3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga357c0d84f9c4e4b11bb7d7b99851f3dc">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga357c0d84f9c4e4b11bb7d7b99851f3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551ef3d146d4c012c508de1b55b572fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga551ef3d146d4c012c508de1b55b572fc">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga551ef3d146d4c012c508de1b55b572fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab282d5f0b6d4cc4a5195528f00ff7dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab282d5f0b6d4cc4a5195528f00ff7dfd">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab282d5f0b6d4cc4a5195528f00ff7dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2074931e37464fde147892f4381548f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2074931e37464fde147892f4381548f8">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga2074931e37464fde147892f4381548f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870dfbaea7ab2ae6422a914a33c6db54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga870dfbaea7ab2ae6422a914a33c6db54">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga870dfbaea7ab2ae6422a914a33c6db54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa164052907a2f7aaf82606d6726e45bc"></a><a class="anchor" id="ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac28f58bbddc8870f010c45097fcd044a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac28f58bbddc8870f010c45097fcd044a">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gac28f58bbddc8870f010c45097fcd044a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c9e66d6fd93c0cbaca8718fca14483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa5c9e66d6fd93c0cbaca8718fca14483">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaa5c9e66d6fd93c0cbaca8718fca14483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cedaf332ab8010f30238c36355f7302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga8cedaf332ab8010f30238c36355f7302">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga8cedaf332ab8010f30238c36355f7302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0827a7976048bebb4cc7253dfeca7001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga0827a7976048bebb4cc7253dfeca7001">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga0827a7976048bebb4cc7253dfeca7001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c9e69c6080d384f19578d27277d459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga64c9e69c6080d384f19578d27277d459">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga64c9e69c6080d384f19578d27277d459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2958659c6d0d2486a66d23775d1cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9c2958659c6d0d2486a66d23775d1cdc">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9c2958659c6d0d2486a66d23775d1cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee9e5abb91e2ad74e3f0f83a190d597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga4ee9e5abb91e2ad74e3f0f83a190d597">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga4ee9e5abb91e2ad74e3f0f83a190d597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1dfe754a63dd4a6b8ee6896e5be9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaac1dfe754a63dd4a6b8ee6896e5be9c3">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:gaac1dfe754a63dd4a6b8ee6896e5be9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5e687860d9081815bedbf93952429a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5e687860d9081815bedbf93952429a53">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga5e687860d9081815bedbf93952429a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a585fa7183d48eb9dac176288b80ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga3a585fa7183d48eb9dac176288b80ea0">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga3a585fa7183d48eb9dac176288b80ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga2fde596791244f51cc06e6064685728a"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2fde596791244f51cc06e6064685728a">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:ga2fde596791244f51cc06e6064685728a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a74fbaa63360846519cd821ed9d3855ef"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a49d2c6f725c7f7a726fc3238578fb127"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaa32db189224dfd3ac208631a992c1e1"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8fa3b1704ae9299d2c62c627a772ae06"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9bfe7bcb44787d525bfdfd6be4957e04"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a13a0d1d45d378c3db109d847648f467c"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aed347225d328aade20fd532757a7fd81"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adae629e9a82bc7492b27d969f88d8adb"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gae2099a66106fd314c7ee3c9293af761f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga33f18ba6cb3d66d45dec1e0cde79674e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0fb268f6b19c3ce015789950f623fb60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf03c3a34b8c3b85390de38f6c73e9342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga11af0478370ee158bdaa7b32d5346156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6c49653622469dc33197be4250a3b04c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga01ad6994aecd472d96ed51108053cb03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga399a4f8284b0c14c7d6e943e03d1c6f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad2618952bcbfa5cac9d7e7ca95f2cc84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga356ae1349eae76763bafda6389465d19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9ed7cb273f16594463b27963722d0188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa9c13ea08e2cde7af8eca58260630163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga558ae2587a953c10d255eceddec55364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga65d0f72cbde89c320a7ba6dfd7daf5d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0a87674440be424e6e8ce762e6e6648b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga57e4edbb7b739418339b8e1ff123eb22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad8ff55c1ff07d6f61d15a073e916452c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae4456e74b7d9761ad224301f1e62ed5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7373a60b74c65d22f7cc20e7c4736193"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga357c0d84f9c4e4b11bb7d7b99851f3dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga551ef3d146d4c012c508de1b55b572fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab282d5f0b6d4cc4a5195528f00ff7dfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2074931e37464fde147892f4381548f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga870dfbaea7ab2ae6422a914a33c6db54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac28f58bbddc8870f010c45097fcd044a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa5c9e66d6fd93c0cbaca8718fca14483"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8cedaf332ab8010f30238c36355f7302"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0827a7976048bebb4cc7253dfeca7001"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga64c9e69c6080d384f19578d27277d459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9c2958659c6d0d2486a66d23775d1cdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ee9e5abb91e2ad74e3f0f83a190d597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaac1dfe754a63dd4a6b8ee6896e5be9c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5e687860d9081815bedbf93952429a53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga3a585fa7183d48eb9dac176288b80ea0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga2fde596791244f51cc06e6064685728a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2fde596791244f51cc06e6064685728a">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC2_RX_ECC_ECC_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
