{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1502055688094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502055688094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  6 17:41:27 2017 " "Processing started: Sun Aug  6 17:41:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502055688094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1502055688094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc bladerf -c withdvb " "Command: quartus_drc bladerf -c withdvb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1502055688094 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dcfifo_50n1 2 " "Ignored 2 assignments for entity \"dcfifo_50n1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a\" -entity dcfifo_50n1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a\" -entity dcfifo_50n1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1502055688924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a\" -entity dcfifo_50n1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a\" -entity dcfifo_50n1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1502055688924 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1502055688924 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dcfifo_rof1 2 " "Ignored 2 assignments for entity \"dcfifo_rof1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a\" -entity dcfifo_rof1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a\" -entity dcfifo_rof1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1502055688924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a\" -entity dcfifo_rof1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a\" -entity dcfifo_rof1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1502055688924 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1502055688924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1502055689084 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3if1 " "Entity dcfifo_3if1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5ff1 " "Entity dcfifo_5ff1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iaf1 " "Entity dcfifo_iaf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_maf1 " "Entity dcfifo_maf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nan1 " "Entity dcfifo_nan1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nof1 " "Entity dcfifo_nof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_j09:dffpipe11\|dffe12a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_j09:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_i09:dffpipe8\|dffe9a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_i09:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055690093 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1502055690093 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/platforms/bladerf/constraints/bladerf.sdc " "Reading SDC File: '../../fpga/platforms/bladerf/constraints/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1502055690570 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1502055690578 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1502055690578 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1502055690578 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1502055690578 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1502055690578 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1502055690578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1502055690578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 fx3_gpif*rx_enable clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): fx3_gpif*rx_enable could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1502055690641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 rx_meta_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): rx_meta_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1502055690644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1502055690645 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1502055690645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1502055690645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 116 rx_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(116): rx_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1502055690648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1502055690648 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1502055690648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1502055690648 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1502055690648 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1502055690735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1502055691338 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 2 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " comb~0 " "Node  \"comb~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 26228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055696987 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|comb~0 " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 30965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055696987 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1502055696987 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 408 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 408 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " reset_synchronizer:U_dvb_reset\|sync " "Node  \"reset_synchronizer:U_dvb_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 25553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[0\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[1\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[1\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[2\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[2\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[3\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[3\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[4\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[4\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[5\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[5\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[6\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[6\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[7\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[7\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[8\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[8\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[9\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[9\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[10\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[10\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[11\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[11\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[12\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[12\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[13\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[13\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[14\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[14\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[15\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[15\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[16\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[16\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[17\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[17\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[18\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[18\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[19\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[19\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[20\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[20\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[21\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[21\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[22\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[22\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[23\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[23\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[24\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[24\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[25\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[25\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[26\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[26\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[27\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[27\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[28\] " "Node  \"nios_system:U_nios_system\|time_tamer:tx_tamer\|hold_time\[28\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697011 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1502055697011 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1502055697011 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 22 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 22 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|ref_10mhz_pps " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|ref_10mhz_pps\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 136 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[1\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[1\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[7\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[7\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 380 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[0\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[6\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[6\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 380 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[15\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[15\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[7\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[7\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[14\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[14\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[13\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[13\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[12\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[12\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[11\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[11\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[10\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[10\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[9\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[9\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[8\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[8\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[6\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[6\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[5\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[5\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[4\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[4\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[3\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[3\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[2\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[2\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[1\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[1\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[0\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|final_parity_bit_out_valid " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|final_parity_bit_out_valid\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 8707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697017 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1502055697017 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ref_vctcxo_tune " "Node  \"ref_vctcxo_tune\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697018 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1502055697018 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 3 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697021 ""} { "Warning" "WDRC_NODES_WARNING" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697021 ""} { "Warning" "WDRC_NODES_WARNING" " c4_tx_clock " "Node  \"c4_tx_clock\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697021 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1502055697021 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " fx3_ctl\[7\] " "Node  \"fx3_ctl\[7\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697022 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1502055697022 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 3 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " reset_synchronizer:U_dvb_reset\|sync " "Node  \"reset_synchronizer:U_dvb_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 25553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697023 ""} { "Warning" "WDRC_NODES_WARNING" " reset_synchronizer:U_sys_reset_sync\|sync " "Node  \"reset_synchronizer:U_sys_reset_sync\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697023 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out\[0\] " "Node  \"nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697023 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1502055697023 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 10 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 10 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " dvb_fifo_reader:fifo_reader\|send_fifo (Bus) " "Node  \"dvb_fifo_reader:fifo_reader\|send_fifo (Bus)\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697024 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|nios_system_control:control\|data_out (Bus) " "Node  \"nios_system:U_nios_system\|nios_system_control:control\|data_out (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697024 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding (Bus) " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697024 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg (Bus) " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 380 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697024 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out (Bus) " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697024 ""} { "Warning" "WDRC_NODES_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_bitmapper:bitmapper\|final_collected_input (Bus) " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bitmapper:bitmapper\|final_collected_input (Bus)\"" {  } { { "../../fpga/ip/rit/dvbs2_bitmapper.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bitmapper.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 7914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697024 ""} { "Warning" "WDRC_NODES_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[3\] (Bus) " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[3\] (Bus)\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 428 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 8464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697024 ""} { "Warning" "WDRC_NODES_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[1\] (Bus) " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[1\] (Bus)\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 428 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 8436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697024 ""} { "Warning" "WDRC_NODES_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[0\] (Bus) " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[0\] (Bus)\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 428 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 8422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697024 ""} { "Warning" "WDRC_NODES_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[2\] (Bus) " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[2\] (Bus)\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 428 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 8450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697024 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1502055697024 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 287 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 287 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|valid_bit " "Node  \"dvb_fifo_reader:fifo_reader\|valid_bit\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_dvb_reset\|sync " "Node  \"reset_synchronizer:U_dvb_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 25553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_sys_reset_sync\|sync~clkctrl " "Node  \"reset_synchronizer:U_sys_reset_sync\|sync~clkctrl\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_sys_reset_sync\|sync " "Node  \"reset_synchronizer:U_sys_reset_sync\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " comb~0clkctrl " "Node  \"comb~0clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|send_fifo\[31\]~0 " "Node  \"dvb_fifo_reader:fifo_reader\|send_fifo\[31\]~0\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 29751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_tx_reset\|sync~clkctrl " "Node  \"reset_synchronizer:U_tx_reset\|sync~clkctrl\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " c4_tx_clock~inputclkctrl " "Node  \"c4_tx_clock~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|fifo_filled_mff2 " "Node  \"dvb_fifo_reader:fifo_reader\|fifo_filled_mff2\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|Equal3~3 " "Node  \"dvb_fifo_reader:fifo_reader\|Equal3~3\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 26527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|always0~0 " "Node  \"dvb_fifo_reader:fifo_reader\|always0~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 31185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[2\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[2\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[0\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[0\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[1\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[1\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[3\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[3\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[4\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[4\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[5\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[5\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|valid_wrreq~0 " "Node  \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|valid_wrreq~0\"" {  } { { "db/dcfifo_nan1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 125 2 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 32963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|dffpipe_3dc:wraclr\|dffe13a\[0\] " "Node  \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|dffpipe_3dc:wraclr\|dffe13a\[0\]\"" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_3dc.tdf" 34 9 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 25517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " fx3_gpif:U_fx3_gpif\|state.SAMPLE_WRITE " "Node  \"fx3_gpif:U_fx3_gpif\|state.SAMPLE_WRITE\"" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_control:control\|wr_strobe~1 " "Node  \"nios_system:U_nios_system\|nios_system_control:control\|wr_strobe~1\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 26164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[5\] " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[5\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 4445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|R_ctrl_shift_rot " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|R_ctrl_shift_rot\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3390 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|F_valid~0 " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|F_valid~0\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3313 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 26793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_008\|src1_valid~0 " "Node  \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_008\|src1_valid~0\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 26790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|rst1 " "Node  \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|rst1\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697030 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1502055697030 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1502055697030 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " c4_tx_clock~inputclkctrl " "Node  \"c4_tx_clock~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_tx_reset\|sync~clkctrl " "Node  \"reset_synchronizer:U_tx_reset\|sync~clkctrl\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " dvbs2_transmitter:my_dvb_tx\|fir_filter:i_filter\|fir_filter_0002:fir_filter_inst\|fir_filter_0002_ast:fir_filter_0002_ast_inst\|fir_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_13\|delay_signals\[0\]\[0\] " "Node  \"dvbs2_transmitter:my_dvb_tx\|fir_filter:i_filter\|fir_filter_0002:fir_filter_inst\|fir_filter_0002_ast:fir_filter_0002_ast_inst\|fir_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_13\|delay_signals\[0\]\[0\]\"" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 25023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " comb~0clkctrl " "Node  \"comb~0clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " c4_clock~inputclkctrl " "Node  \"c4_clock~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " synchronizer:U_dvb_enable_sync\|sync " "Node  \"synchronizer:U_dvb_enable_sync\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 25544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[3\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[3\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[0\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[0\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[1\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[1\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[2\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[2\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~22 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~22\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~4 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~4\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " lms_rx_clock_out~inputclkctrl " "Node  \"lms_rx_clock_out~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[2\] " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[2\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 4445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[3\] " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[3\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 4445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~12 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~12\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~6 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~6\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~20 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~20\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " dvbs2_transmitter:my_dvb_tx\|fir_filter:q_filter\|fir_filter_0002:fir_filter_inst\|fir_filter_0002_ast:fir_filter_0002_ast_inst\|fir_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cm2_q\[15\] " "Node  \"dvbs2_transmitter:my_dvb_tx\|fir_filter:q_filter\|fir_filter_0002:fir_filter_inst\|fir_filter_0002_ast:fir_filter_0002_ast_inst\|fir_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cm2_q\[15\]\"" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_rtl_core.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_rtl_core.vhd" 1319 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 19057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " dvbs2_transmitter:my_dvb_tx\|fir_filter:i_filter\|fir_filter_0002:fir_filter_inst\|fir_filter_0002_ast:fir_filter_0002_ast_inst\|fir_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cm2_q\[15\] " "Node  \"dvbs2_transmitter:my_dvb_tx\|fir_filter:i_filter\|fir_filter_0002:fir_filter_inst\|fir_filter_0002_ast:fir_filter_0002_ast_inst\|fir_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cm2_q\[15\]\"" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_rtl_core.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_rtl_core.vhd" 1319 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 6067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " tx_ts_reset~clkctrl " "Node  \"tx_ts_reset~clkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " rx_ts_reset~clkctrl " "Node  \"rx_ts_reset~clkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 287 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 52223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~16 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~16\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~2 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~2\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_NODES_INFO" " dvbs2_transmitter:my_dvb_tx\|fir_filter:i_filter\|fir_filter_0002:fir_filter_inst\|fir_filter_0002_ast:fir_filter_0002_ast_inst\|fir_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_15\|delay_signals\[0\]\[0\] " "Node  \"dvbs2_transmitter:my_dvb_tx\|fir_filter:i_filter\|fir_filter_0002:fir_filter_inst\|fir_filter_0002_ast:fir_filter_0002_ast_inst\|fir_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_15\|delay_signals\[0\]\[0\]\"" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 25017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1502055697033 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1502055697033 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1502055697033 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "337 450 " "Design Assistant information: finished post-fitting analysis of current design -- generated 337 information messages and 450 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1502055697034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 94 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1201 " "Peak virtual memory: 1201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502055697310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  6 17:41:37 2017 " "Processing ended: Sun Aug  6 17:41:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502055697310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502055697310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502055697310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1502055697310 ""}
