Fitter Route Stage Report for syntest_fifo_generic
Fri Apr  5 08:15:39 2019
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Delay Chain Summary
  3. Routing Usage Summary
  4. Route Messages
  5. Estimated Delay Added for Hold Timing Summary
  6. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                     ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name   ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; sink_o ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; clk_i  ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 1,437 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 0 / 56,741 ( 0 % )          ;
; C4 interconnects             ; 504 / 2,570,048 ( < 1 % )   ;
; Direct links                 ; 414 / 3,375,986 ( < 1 % )   ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 386 / 1,214,760 ( < 1 % )   ;
; R32 interconnects            ; 2 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 2 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 541 / 2,336,152 ( < 1 % )   ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 1 / 704 ( < 1 % )           ;
; Spine clocks                 ; 1 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+----------------+
; Route Messages ;
+----------------+
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
    Info: Processing started: Fri Apr  5 08:13:26 2019
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off syntest_fifo_generic -c syntest_fifo_generic
Info: qfit2_default_script.tcl version: #1
Info: Project  = syntest_fifo_generic
Info: Revision = syntest_fifo_generic
Info (170193): Fitter routing operations beginning
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during Routing is 0.20 seconds.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk_i           ; clk_i                ; 149.9             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                         ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                        ; Destination Register                                                                                     ; Delay Added in ns ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------+
; i_source|\g_reg_banks:0:outputs[49]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a46~reg0                                                   ; 0.399             ;
; i_source|\g_reg_banks:0:outputs[28]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a25~reg0                                                   ; 0.362             ;
; i_source|\g_reg_banks:0:regs[1]                                        ; i_source|\g_reg_banks:0:outputs[1]                                                                       ; 0.345             ;
; i_sink|\i:6:counter[3]                                                 ; i_sink|\i:6:counter[4]                                                                                   ; 0.339             ;
; i_source|\g_reg_banks:0:outputs[68]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a65~reg0                                                   ; 0.335             ;
; i_sink|output_stage1[0]                                                ; i_sink|i_atv_dummy_reduce|reduced[0]                                                                     ; 0.325             ;
; i_sink|\i:7:counter[3]                                                 ; i_sink|\i:7:counter[4]                                                                                   ; 0.322             ;
; i_sink|\i:1:counter[0]                                                 ; i_sink|output_stage1[15]                                                                                 ; 0.322             ;
; i_source|\g_reg_banks:0:outputs[50]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a47~reg0                                                   ; 0.319             ;
; i_sink|\i:15:counter[3]                                                ; i_sink|\i:15:counter[4]                                                                                  ; 0.316             ;
; i_mut|is_empty                                                         ; i_mut|is_full                                                                                            ; 0.316             ;
; i_sink|\i:12:counter[3]                                                ; i_sink|\i:12:counter[4]                                                                                  ; 0.316             ;
; i_sink|\i:8:counter[3]                                                 ; i_sink|\i:8:counter[4]                                                                                   ; 0.315             ;
; i_sink|output_stage1[20]                                               ; i_sink|i_atv_dummy_reduce|reduced[4]                                                                     ; 0.312             ;
; i_sink|\i:2:counter[3]                                                 ; i_sink|\i:2:counter[4]                                                                                   ; 0.312             ;
; i_sink|output_stage1[85]                                               ; i_sink|i_atv_dummy_reduce|reduced[17]                                                                    ; 0.309             ;
; i_sink|\i:10:counter[3]                                                ; i_sink|\i:10:counter[4]                                                                                  ; 0.309             ;
; i_source|\g_reg_banks:0:outputs[25]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a22~reg0                                                   ; 0.309             ;
; i_sink|\i:0:counter[2]                                                 ; i_sink|output_stage1[2]                                                                                  ; 0.309             ;
; i_sink|output_stage1[21]                                               ; i_sink|i_atv_dummy_reduce|reduced[4]                                                                     ; 0.309             ;
; i_sink|\i:4:counter[3]                                                 ; i_sink|\i:4:counter[4]                                                                                   ; 0.306             ;
; i_sink|output_stage1[56]                                               ; i_sink|i_atv_dummy_reduce|reduced[11]                                                                    ; 0.306             ;
; i_source|\g_reg_banks:0:outputs[41]                                    ; i_source|\g_reg_banks:0:regs[42]                                                                         ; 0.306             ;
; i_sink|output_stage1[55]                                               ; i_sink|i_atv_dummy_reduce|reduced[11]                                                                    ; 0.306             ;
; i_source|\g_reg_banks:0:outputs[51]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a48~reg0                                                   ; 0.303             ;
; i_source|\g_reg_banks:0:outputs[27]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a24~reg0                                                   ; 0.303             ;
; i_source|\g_reg_banks:0:regs[29]                                       ; i_source|\g_reg_banks:0:outputs[29]                                                                      ; 0.299             ;
; i_sink|output_stage1[70]                                               ; i_sink|i_atv_dummy_reduce|reduced[14]                                                                    ; 0.299             ;
; i_source|\g_reg_banks:0:outputs[63]                                    ; i_source|\g_reg_banks:0:regs[64]                                                                         ; 0.299             ;
; i_source|\g_reg_banks:0:outputs[34]                                    ; i_source|\g_reg_banks:0:regs[35]                                                                         ; 0.299             ;
; i_sink|output_stage1[35]                                               ; i_sink|i_atv_dummy_reduce|reduced[7]                                                                     ; 0.296             ;
; i_source|\g_reg_banks:0:outputs[61]                                    ; i_source|\g_reg_banks:0:regs[62]                                                                         ; 0.296             ;
; i_sink|\i:17:counter[3]                                                ; i_sink|\i:17:counter[4]                                                                                  ; 0.296             ;
; i_sink|output_stage1[60]                                               ; i_sink|i_atv_dummy_reduce|reduced[12]                                                                    ; 0.296             ;
; i_sink|output_stage1[3]                                                ; i_sink|i_atv_dummy_reduce|reduced[0]                                                                     ; 0.296             ;
; i_sink|output_stage1[1]                                                ; i_sink|i_atv_dummy_reduce|reduced[0]                                                                     ; 0.296             ;
; i_mut|words_in_ram[9]                                                  ; i_mut|is_empty                                                                                           ; 0.296             ;
; i_sink|output_stage1[16]                                               ; i_sink|i_atv_dummy_reduce|reduced[3]                                                                     ; 0.295             ;
; i_source|\g_reg_banks:0:outputs[52]                                    ; i_source|\g_reg_banks:0:regs[53]                                                                         ; 0.293             ;
; i_sink|output_stage1[80]                                               ; i_sink|i_atv_dummy_reduce|reduced[16]                                                                    ; 0.293             ;
; i_sink|output_stage1[22]                                               ; i_sink|i_atv_dummy_reduce|reduced[4]                                                                     ; 0.292             ;
; i_source|\g_reg_banks:0:regs[44]                                       ; i_source|\g_reg_banks:0:outputs[44]                                                                      ; 0.289             ;
; i_source|\g_reg_banks:0:outputs[66]                                    ; i_source|\g_reg_banks:0:regs[67]                                                                         ; 0.289             ;
; i_sink|output_stage1[40]                                               ; i_sink|i_atv_dummy_reduce|reduced[8]                                                                     ; 0.289             ;
; i_sink|output_stage1[27]                                               ; i_sink|i_atv_dummy_reduce|reduced[5]                                                                     ; 0.289             ;
; i_sink|output_stage1[25]                                               ; i_sink|i_atv_dummy_reduce|reduced[5]                                                                     ; 0.289             ;
; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[0] ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[0] ; 0.289             ;
; i_sink|\i:14:counter[3]                                                ; i_sink|\i:14:counter[4]                                                                                  ; 0.286             ;
; i_source|\g_reg_banks:0:outputs[2]                                     ; i_source|\g_reg_banks:0:regs[3]                                                                          ; 0.286             ;
; i_sink|\i:9:counter[3]                                                 ; i_sink|\i:9:counter[4]                                                                                   ; 0.286             ;
; i_sink|output_stage1[65]                                               ; i_sink|i_atv_dummy_reduce|reduced[13]                                                                    ; 0.286             ;
; i_sink|output_stage1[45]                                               ; i_sink|i_atv_dummy_reduce|reduced[9]                                                                     ; 0.286             ;
; i_sink|output_stage1[2]                                                ; i_sink|i_atv_dummy_reduce|reduced[0]                                                                     ; 0.286             ;
; i_source|\g_reg_banks:0:outputs[23]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a20~reg0                                                   ; 0.285             ;
; i_source|\g_reg_banks:0:regs[62]                                       ; i_source|\g_reg_banks:0:outputs[62]                                                                      ; 0.285             ;
; i_source|\g_reg_banks:0:regs[37]                                       ; i_source|\g_reg_banks:0:outputs[37]                                                                      ; 0.285             ;
; i_source|\g_reg_banks:0:regs[67]                                       ; i_source|\g_reg_banks:0:outputs[67]                                                                      ; 0.283             ;
; i_sink|output_stage1[7]                                                ; i_sink|i_atv_dummy_reduce|reduced[1]                                                                     ; 0.283             ;
; i_source|\g_reg_banks:0:outputs[20]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a17~reg0                                                   ; 0.283             ;
; i_sink|output_stage1[63]                                               ; i_sink|i_atv_dummy_reduce|reduced[12]                                                                    ; 0.283             ;
; i_source|\g_reg_banks:0:regs[85]                                       ; i_source|\g_reg_banks:0:outputs[85]                                                                      ; 0.282             ;
; i_source|\g_reg_banks:0:outputs[16]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a13~reg0                                                   ; 0.282             ;
; i_source|\g_reg_banks:0:outputs[62]                                    ; i_source|\g_reg_banks:0:regs[63]                                                                         ; 0.282             ;
; i_sink|output_stage1[43]                                               ; i_sink|i_atv_dummy_reduce|reduced[8]                                                                     ; 0.279             ;
; i_source|\g_reg_banks:0:regs[16]                                       ; i_source|\g_reg_banks:0:outputs[16]                                                                      ; 0.279             ;
; i_source|\g_reg_banks:0:outputs[48]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a45~reg0                                                   ; 0.279             ;
; i_source|\g_reg_banks:0:outputs[45]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a42~reg0                                                   ; 0.279             ;
; i_source|\g_reg_banks:0:outputs[26]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a23~reg0                                                   ; 0.279             ;
; i_sink|output_stage1[49]                                               ; i_sink|i_atv_dummy_reduce|reduced[9]                                                                     ; 0.279             ;
; i_source|\g_reg_banks:0:regs[59]                                       ; i_source|\g_reg_banks:0:outputs[59]                                                                      ; 0.279             ;
; i_sink|\i:0:counter[4]                                                 ; i_sink|output_stage1[2]                                                                                  ; 0.279             ;
; i_sink|i_atv_dummy_reduce|reduced[14]                                  ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[2]                                   ; 0.279             ;
; i_source|\g_reg_banks:0:regs[39]                                       ; i_source|\g_reg_banks:0:outputs[39]                                                                      ; 0.276             ;
; i_sink|i_atv_dummy_reduce|reduced[13]                                  ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[2]                                   ; 0.276             ;
; i_source|\g_reg_banks:0:regs[77]                                       ; i_source|\g_reg_banks:0:outputs[77]                                                                      ; 0.276             ;
; i_source|\g_reg_banks:0:regs[71]                                       ; i_source|\g_reg_banks:0:outputs[71]                                                                      ; 0.276             ;
; i_source|\g_reg_banks:0:regs[33]                                       ; i_source|\g_reg_banks:0:outputs[33]                                                                      ; 0.276             ;
; i_source|\g_reg_banks:0:outputs[35]                                    ; i_source|\g_reg_banks:0:regs[36]                                                                         ; 0.276             ;
; i_sink|\i:11:counter[3]                                                ; i_sink|\i:11:counter[4]                                                                                  ; 0.276             ;
; i_sink|\i:3:counter[3]                                                 ; i_sink|\i:3:counter[4]                                                                                   ; 0.276             ;
; i_sink|output_stage1[66]                                               ; i_sink|i_atv_dummy_reduce|reduced[13]                                                                    ; 0.276             ;
; i_sink|output_stage1[26]                                               ; i_sink|i_atv_dummy_reduce|reduced[5]                                                                     ; 0.276             ;
; i_sink|output_stage1[9]                                                ; i_sink|i_atv_dummy_reduce|reduced[1]                                                                     ; 0.276             ;
; i_sink|\i:13:counter[3]                                                ; i_sink|\i:13:counter[4]                                                                                  ; 0.276             ;
; i_sink|\i:5:counter[3]                                                 ; i_sink|\i:5:counter[4]                                                                                   ; 0.276             ;
; i_sink|output_stage1[57]                                               ; i_sink|i_atv_dummy_reduce|reduced[11]                                                                    ; 0.276             ;
; i_source|\g_reg_banks:0:outputs[83]                                    ; i_source|\g_reg_banks:0:regs[84]                                                                         ; 0.273             ;
; i_sink|output_stage1[36]                                               ; i_sink|i_atv_dummy_reduce|reduced[7]                                                                     ; 0.273             ;
; i_sink|output_stage1[24]                                               ; i_sink|i_atv_dummy_reduce|reduced[4]                                                                     ; 0.273             ;
; i_sink|output_stage1[61]                                               ; i_sink|i_atv_dummy_reduce|reduced[12]                                                                    ; 0.273             ;
; i_sink|output_stage1[50]                                               ; i_sink|i_atv_dummy_reduce|reduced[10]                                                                    ; 0.272             ;
; i_source|\g_reg_banks:0:outputs[15]                                    ; i_source|\g_reg_banks:0:regs[16]                                                                         ; 0.272             ;
; i_source|\g_reg_banks:0:outputs[22]                                    ; i_source|\g_reg_banks:0:regs[23]                                                                         ; 0.272             ;
; i_source|\g_reg_banks:0:regs[63]                                       ; i_source|\g_reg_banks:0:outputs[63]                                                                      ; 0.269             ;
; i_source|\g_reg_banks:0:regs[42]                                       ; i_source|\g_reg_banks:0:outputs[42]                                                                      ; 0.269             ;
; i_source|\g_reg_banks:0:regs[15]                                       ; i_source|\g_reg_banks:0:outputs[15]                                                                      ; 0.269             ;
; i_source|\g_reg_banks:0:outputs[67]                                    ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a64~reg0                                                   ; 0.269             ;
; i_source|\g_reg_banks:0:outputs[60]                                    ; i_source|\g_reg_banks:0:regs[61]                                                                         ; 0.269             ;
; i_source|\g_reg_banks:0:outputs[32]                                    ; i_source|\g_reg_banks:0:regs[33]                                                                         ; 0.269             ;
; i_source|\g_reg_banks:0:regs[2]                                        ; i_source|\g_reg_banks:0:outputs[2]                                                                       ; 0.269             ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


