-- Testbench automatically generated online
-- at https://vhdl.lapinoo.net
-- Generation date : 14.6.2022 12:30:54 UTC

library ieee;
use ieee.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tb_contador is
end tb_contador;

architecture tb of tb_contador is

    component contador
        port (reset : in std_logic;
              clk   : in std_logic;
              en    : in std_logic;
              cnt   : out unsigned (255 downto 0));
    end component;

    signal reset : std_logic;
    signal clk   : std_logic;
    signal en    : std_logic;
    signal cnt   : unsigned (255 downto 0);

    constant TbPeriod : time := 10 ns; -- EDIT Put right period here
    signal TbClock : std_logic := '0';
    signal TbSimEnded : std_logic := '0';

begin

    dut : contador
    port map (reset => reset,
              clk   => clk,
              en    => en,
              cnt   => cnt);

    -- Clock generation
    TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';

    -- EDIT: Check that clk is really your main clock signal
    clk <= TbClock;

    stimuli : process
    begin
        -- EDIT Adapt initialization as needed
        en <= '1';

        -- Reset generation
        -- EDIT: Check that reset is really your reset signal
        reset <= '1';
        wait for 30 ns;
        reset <= '0';
        wait for 30 ns;

        -- EDIT Add stimuli here
        wait for 300 * TbPeriod;

        -- Stop the clock and hence terminate the simulation
        TbSimEnded <= '1';
        wait;
    end process;

end tb;

-- Configuration block below is required by some simulators. Usually no need to edit.

configuration cfg_tb_contador of tb_contador is
    for tb
    end for;
end cfg_tb_contador;