
- NASM Map file ---------------------------------------------------------------

Source file:  reset.S
Output file:  reset

-- Program origin -------------------------------------------------------------

000C0000

-- Sections (summary) ---------------------------------------------------------

Vstart            Start             Stop              Length    Class     Name
           C0000             C0000             C0002  00000002  progbits  .text
           FFC00             FFC00             FFC0C  0000000C  progbits  .data
           FFD00             FFD00             FFE23  00000123  progbits  .setup
           FFFF0             FFFF0             FFFF6  00000006  progbits  .restart
           FFFF8             FFFF8            100000  00000008  progbits  .version

-- Sections (detailed) --------------------------------------------------------

---- Section .text ------------------------------------------------------------

class:     progbits
length:                   2
start:                C0000
align:                  100
follows:   not defined
vstart:               C0000
valign:    not defined
vfollows:  not defined

---- Section .data ------------------------------------------------------------

class:     progbits
length:                   C
start:                FFC00
align:                  100
follows:   not defined
vstart:               FFC00
valign:    not defined
vfollows:  not defined

---- Section .setup -----------------------------------------------------------

class:     progbits
length:                 123
start:                FFD00
align:     not defined
follows:   not defined
vstart:               FFD00
valign:    not defined
vfollows:  not defined

---- Section .restart ---------------------------------------------------------

class:     progbits
length:                   6
start:                FFFF0
align:     not defined
follows:   not defined
vstart:               FFFF0
valign:    not defined
vfollows:  not defined

---- Section .version ---------------------------------------------------------

class:     progbits
length:                   8
start:                FFFF8
align:                    4
follows:   not defined
vstart:               FFFF8
valign:    not defined
vfollows:  not defined

-- Symbols --------------------------------------------------------------------

---- No Section ---------------------------------------------------------------

Value     Name
0000FFFE  RELREG_REG
000000FF  RELREG_DEF
0000FFA0  UMCS_REG
0000FFA2  LMCS_REG
0000FFA4  PACS_REG
0000FFA6  MMCS_REG
0000FFA8  MPCS_REG
0000C03F  UMCS_256K_W3
00001FFF  LMCS_128K_W3
0000003F  PACS_0x00000_W3
000021FF  MMCS_DEF
0000C0BF  MPCS_DEF
0000FF52  TIMER0_MAXCNTA
0000FF56  TIMER0_CON
0000FF5A  TIMER1_MAXCNTA
0000FF5E  TIMER1_CON
00000180  I8251_D
00000182  I8251_C
0000004E  I8251_8n1_16x
0000007E  I8251_8e1_16x
0000001A  BAUD_76800


---- Section .text ------------------------------------------------------------

Real              Virtual           Name
           C0000             C0000  _mon

---- Section .data ------------------------------------------------------------

Real              Virtual           Name
           FFC00             FFC00  UMCS
           FFC02             FFC02  LMCS
           FFC04             FFC04  PACS
           FFC06             FFC06  MMCS
           FFC08             FFC08  MPCS
           FFC0A             FFC0A  MAXRAM

---- Section .setup -----------------------------------------------------------

Real              Virtual           Name
           FFD00             FFD00  _setup
           FFD27             FFD27  _soc_failure
           FFD30             FFD30  _soc_passed
           FFD37             FFD37  _set_mem
           FFD4C             FFD4C  _set_pcs
           FFD5C             FFD5C  _test_ram
           FFD64             FFD64  _test_ram.loop
           FFD75             FFD75  _test_ram.ram_failure
           FFD7E             FFD7E  _test_ram.end
           FFD7E             FFD7E  _set_sp
           FFD9C             FFD9C  _init_serial
           FFDBF             FFDBF  _init_serial.loop
           FFDC5             FFDC5  _init_serial.wait_ready
           FFDD2             FFDD2  _print_version
           FFDD5             FFDD5  _print_version.loop
           FFDE4             FFDE4  _print_version.end
           FFDF1             FFDF1  _finish
           FFDF6             FFDF6  _putch
           FFDFE             FFDFE  _putch.wait_ready
           FFE0C             FFE0C  _getch
           FFE13             FFE13  _getch.wait_ready

---- Section .restart ---------------------------------------------------------

Real              Virtual           Name
           FFFF0             FFFF0  _restart

---- Section .version ---------------------------------------------------------

Real              Virtual           Name
           FFFF8             FFFF8  _version

