INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:25:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_port_idx_6_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_data_0_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.700ns (44.285%)  route 3.397ns (55.715%))
  Logic Levels:           19  (CARRY4=11 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1988, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X36Y111        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_6_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_fdre_C_Q)         0.198     0.706 f  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_6_q_reg[1]/Q
                         net (fo=35, routed)          0.321     1.027    lsq3/handshake_lsq_lsq3_core/ldq_port_idx_6_q_reg[1]_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I2_O)        0.120     1.147 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_i_11__0/O
                         net (fo=1, routed)           0.355     1.502    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_allocated_for_port_6[0]
    SLICE_X40Y110        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.698 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.698    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_8_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.748 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.748    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_8_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.900 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_9/O[1]
                         net (fo=2, routed)           0.246     2.146    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[13]
    SLICE_X37Y112        LUT5 (Prop_lut5_I1_O)        0.121     2.267 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_5/O
                         net (fo=33, routed)          0.436     2.703    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_5_0
    SLICE_X41Y107        LUT4 (Prop_lut4_I1_O)        0.043     2.746 r  lsq3/handshake_lsq_lsq3_core/dataReg[4]_i_4__1/O
                         net (fo=1, routed)           0.088     2.834    lsq3/handshake_lsq_lsq3_core/dataReg[4]_i_4__1_n_0
    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     2.877 r  lsq3/handshake_lsq_lsq3_core/dataReg[4]_i_3__2/O
                         net (fo=1, routed)           0.263     3.140    lsq3/handshake_lsq_lsq3_core/dataReg[4]_i_3__2_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I5_O)        0.043     3.183 r  lsq3/handshake_lsq_lsq3_core/dataReg[4]_i_1__2/O
                         net (fo=3, routed)           0.170     3.353    load0/data_tehb/control/D[4]
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.043     3.396 r  load0/data_tehb/control/result_carry__0_i_4/O
                         net (fo=1, routed)           0.339     3.735    addi1/outs_reg[8]_0[0]
    SLICE_X42Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     4.011 r  addi1/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.011    addi1/result_carry__0_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.061 r  addi1/result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.061    addi1/result_carry__1_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     4.213 r  addi1/result_carry__2/O[1]
                         net (fo=2, routed)           0.269     4.482    load2/data_tehb/control/outs_reg[16][1]
    SLICE_X43Y114        LUT4 (Prop_lut4_I0_O)        0.121     4.603 r  load2/data_tehb/control/result__93_carry__2_i_3/O
                         net (fo=1, routed)           0.000     4.603    addi1/outs_reg[16]_2[1]
    SLICE_X43Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.860 r  addi1/result__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.860    addi1/result__93_carry__2_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.019 r  addi1/result__93_carry__3/O[1]
                         net (fo=3, routed)           0.337     5.356    addi7/O177[16]
    SLICE_X44Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.352     5.708 r  addi7/result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.708    addi7/result_carry__3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.758 r  addi7/result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.758    addi7/result_carry__4_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.912 r  addi7/result_carry__5/O[3]
                         net (fo=2, routed)           0.224     6.136    buffer11/fifo/Memory_reg[0][31]_0[28]
    SLICE_X45Y120        LUT3 (Prop_lut3_I0_O)        0.120     6.256 r  buffer11/fifo/stq_data_0_q[28]_i_1__0/O
                         net (fo=8, routed)           0.349     6.605    lsq2/handshake_lsq_lsq2_core/stq_data_0_q_reg[31]_0[28]
    SLICE_X45Y120        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_0_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1988, unset)         0.483     6.683    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X45Y120        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_0_q_reg[28]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X45Y120        FDRE (Setup_fdre_C_D)       -0.024     6.623    lsq2/handshake_lsq_lsq2_core/stq_data_0_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  0.018    




