15:51:31 INFO  : Registering command handlers for Vitis TCF services
15:51:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
15:51:33 INFO  : Platform repository initialization has completed.
15:51:34 INFO  : XSCT server has started successfully.
15:51:36 INFO  : Successfully done setting XSCT server connection channel  
15:51:36 INFO  : plnx-install-location is set to ''
15:51:36 INFO  : Successfully done query RDI_DATADIR 
15:51:36 INFO  : Successfully done setting workspace for the tool. 
16:40:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
16:40:31 INFO  : Registering command handlers for Vitis TCF services
16:40:32 INFO  : XSCT server has started successfully.
16:40:32 INFO  : Successfully done setting XSCT server connection channel  
16:40:32 INFO  : plnx-install-location is set to ''
16:40:32 INFO  : Successfully done query RDI_DATADIR 
16:40:32 INFO  : Successfully done setting workspace for the tool. 
16:40:32 INFO  : Platform repository initialization has completed.
16:42:25 INFO  : Result from executing command 'getProjects': zcu102
16:42:25 INFO  : Result from executing command 'getPlatforms': 
16:42:27 INFO  : Platform 'zcu102' is added to custom repositories.
16:42:36 INFO  : Platform 'zcu102' is added to custom repositories.
16:52:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
16:52:53 INFO  : Registering command handlers for Vitis TCF services
16:52:53 INFO  : XSCT server has started successfully.
16:52:54 INFO  : Successfully done setting XSCT server connection channel  
16:52:54 INFO  : plnx-install-location is set to ''
16:52:54 INFO  : Successfully done query RDI_DATADIR 
16:52:54 INFO  : Successfully done setting workspace for the tool. 
16:52:55 INFO  : Platform repository initialization has completed.
16:54:13 INFO  : Result from executing command 'getProjects': shifting_led
16:54:13 INFO  : Result from executing command 'getPlatforms': 
16:54:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:55:05 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:55:05 INFO  : No changes in MSS file content so sources will not be generated.
16:55:36 INFO  : Example project xhwicap_intr_example_1 has been created successfully.
16:56:48 INFO  : Result from executing command 'getProjects': shifting_led
16:56:48 INFO  : Result from executing command 'getPlatforms': shifting_led|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_led/export/shifting_led/shifting_led.xpfm
16:57:37 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_intr_example_1'...
16:58:17 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_intr_example_1'...
17:05:06 INFO  : Result from executing command 'getProjects': leds
17:05:06 INFO  : Result from executing command 'getPlatforms': 
17:05:13 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:05:17 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:05:17 INFO  : No changes in MSS file content so sources will not be generated.
17:05:46 INFO  : Example project xhwicap_testapp_example_1 has been created successfully.
17:06:23 INFO  : Result from executing command 'getProjects': leds
17:06:23 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:07:55 INFO  : Result from executing command 'getProjects': leds
17:07:55 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:07:56 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_testapp_example_1'...
17:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:08:18 INFO  : 'fpga -state' command is executed.
17:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:18 INFO  : 'jtag frequency' command is executed.
17:08:18 INFO  : Context for 'APU' is selected.
17:08:19 INFO  : System reset is completed.
17:08:22 INFO  : 'after 3000' command is executed.
17:08:22 INFO  : Context for 'APU' is selected.
17:08:22 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:08:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:22 INFO  : Context for 'APU' is selected.
17:08:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:08:23 INFO  : 'ps7_init' command is executed.
17:08:23 INFO  : 'ps7_post_config' command is executed.
17:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:23 ERROR : Memory write error at 0x100000. MMU section translation fault
17:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf
----------------End of Script----------------

17:08:23 ERROR : Memory write error at 0x100000. MMU section translation fault
17:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:08:32 INFO  : 'fpga -state' command is executed.
17:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:38 INFO  : 'jtag frequency' command is executed.
17:08:38 INFO  : Context for 'APU' is selected.
17:08:38 INFO  : System reset is completed.
17:08:41 INFO  : 'after 3000' command is executed.
17:08:41 INFO  : Context for 'APU' is selected.
17:08:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:41 INFO  : Context for 'APU' is selected.
17:08:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:08:41 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:08:41 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:09:22 INFO  : 'fpga -state' command is executed.
17:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:24 INFO  : 'jtag frequency' command is executed.
17:09:24 INFO  : Context for 'APU' is selected.
17:09:24 INFO  : System reset is completed.
17:09:27 INFO  : 'after 3000' command is executed.
17:09:27 INFO  : Context for 'APU' is selected.
17:09:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:27 INFO  : Context for 'APU' is selected.
17:09:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:09:28 INFO  : 'ps7_init' command is executed.
17:09:28 INFO  : 'ps7_post_config' command is executed.
17:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:28 INFO  : 'con' command is executed.
17:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xhwicap_testapp_example_1_system_standalone.tcl'
17:10:04 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:10:08 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:10:12 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:10:13 INFO  : (SwPlatform) Successfully done update_mss 
17:10:13 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:10:37 INFO  : Result from executing command 'getProjects': leds
17:10:37 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:10:42 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_testapp_example_1'...
17:10:42 INFO  : Updating application flags with new BSP settings...
17:10:42 INFO  : Successfully updated application flags for project xhwicap_testapp_example_1.
17:10:51 INFO  : Disconnected from the channel tcfchan#8.
17:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:10:52 INFO  : 'fpga -state' command is executed.
17:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:53 INFO  : 'jtag frequency' command is executed.
17:10:53 INFO  : Context for 'APU' is selected.
17:10:54 INFO  : System reset is completed.
17:10:57 INFO  : 'after 3000' command is executed.
17:10:57 INFO  : Context for 'APU' is selected.
17:10:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:57 INFO  : Context for 'APU' is selected.
17:10:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:10:57 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:10:57 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:11:05 INFO  : 'fpga -state' command is executed.
17:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:06 INFO  : 'jtag frequency' command is executed.
17:11:06 INFO  : Context for 'APU' is selected.
17:11:06 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
17:11:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:11:06 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
17:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:11:30 INFO  : 'fpga -state' command is executed.
17:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:32 INFO  : 'jtag frequency' command is executed.
17:11:32 INFO  : Context for 'APU' is selected.
17:11:32 INFO  : System reset is completed.
17:11:36 INFO  : 'after 3000' command is executed.
17:11:36 INFO  : Context for 'APU' is selected.
17:11:36 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:11:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:36 INFO  : Context for 'APU' is selected.
17:11:36 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:11:36 INFO  : 'ps7_init' command is executed.
17:11:36 INFO  : 'ps7_post_config' command is executed.
17:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:37 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:37 INFO  : 'con' command is executed.
17:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:37 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xhwicap_testapp_example_1_system_standalone.tcl'
17:12:38 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:12:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:12:42 INFO  : No changes in MSS file content so sources will not be generated.
17:12:46 INFO  : Disconnected from the channel tcfchan#11.
17:12:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:12:54 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:12:57 INFO  : (SwPlatform) Successfully done update_mss 
17:12:57 INFO  : No changes in MSS file content so sources will not be generated.
17:13:58 INFO  : Result from executing command 'getProjects': leds
17:13:58 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:14:13 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:14:16 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:14:17 INFO  : (SwPlatform) Successfully done update_mss 
17:14:17 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:14:38 INFO  : Result from executing command 'getProjects': leds
17:14:38 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:14:44 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_testapp_example_1'...
17:14:44 INFO  : Updating application flags with new BSP settings...
17:14:44 INFO  : Successfully updated application flags for project xhwicap_testapp_example_1.
17:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:15:04 INFO  : 'fpga -state' command is executed.
17:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:06 INFO  : 'jtag frequency' command is executed.
17:15:07 INFO  : Context for 'APU' is selected.
17:15:07 INFO  : System reset is completed.
17:15:10 INFO  : 'after 3000' command is executed.
17:15:10 INFO  : Context for 'APU' is selected.
17:15:10 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:10 INFO  : Context for 'APU' is selected.
17:15:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:15:11 INFO  : 'ps7_init' command is executed.
17:15:11 INFO  : 'ps7_post_config' command is executed.
17:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:11 INFO  : 'con' command is executed.
17:15:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xhwicap_testapp_example_1_system_standalone.tcl'
17:15:54 INFO  : Disconnected from the channel tcfchan#15.
17:15:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:15:54 INFO  : 'fpga -state' command is executed.
17:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:57 INFO  : 'jtag frequency' command is executed.
17:15:57 INFO  : Context for 'APU' is selected.
17:15:57 INFO  : System reset is completed.
17:16:00 INFO  : 'after 3000' command is executed.
17:16:00 INFO  : Context for 'APU' is selected.
17:16:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:16:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:00 INFO  : Context for 'APU' is selected.
17:16:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:16:00 INFO  : 'ps7_init' command is executed.
17:16:00 INFO  : 'ps7_post_config' command is executed.
17:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:01 INFO  : 'con' command is executed.
17:16:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xhwicap_testapp_example_1_system_standalone.tcl'
17:16:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:18:35 INFO  : Example project xhwicap_low_level_example_1 has been created successfully.
17:19:01 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_low_level_example_1'...
17:21:23 INFO  : Disconnected from the channel tcfchan#16.
17:21:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:21:38 INFO  : XSCT server has started successfully.
17:21:38 INFO  : plnx-install-location is set to ''
17:21:38 INFO  : Successfully done setting XSCT server connection channel  
17:21:38 INFO  : Successfully done setting workspace for the tool. 
17:21:41 INFO  : Platform repository initialization has completed.
17:21:41 INFO  : Registering command handlers for Vitis TCF services
17:21:41 INFO  : Successfully done query RDI_DATADIR 
17:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:21:52 INFO  : 'fpga -state' command is executed.
17:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:55 INFO  : 'jtag frequency' command is executed.
17:21:56 INFO  : Context for 'APU' is selected.
17:21:56 INFO  : System reset is completed.
17:21:59 INFO  : 'after 3000' command is executed.
17:21:59 INFO  : Context for 'APU' is selected.
17:21:59 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:21:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:59 INFO  : Context for 'APU' is selected.
17:21:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1/_ide/psinit/ps7_init.tcl' is done.
17:22:00 INFO  : 'ps7_init' command is executed.
17:22:00 INFO  : 'ps7_post_config' command is executed.
17:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1/Debug/xhwicap_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1/Debug/xhwicap_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:00 INFO  : 'con' command is executed.
17:22:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xhwicap_low_level_example_1_system_standalone.tcl'
17:24:42 INFO  : Result from executing command 'getProjects': leds
17:24:42 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:24:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:25:38 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:25:47 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:25:48 INFO  : (SwPlatform) Successfully done update_mss 
17:25:48 INFO  : No changes in MSS file content so sources will not be generated.
17:26:02 INFO  : Disconnected from the channel tcfchan#1.
17:26:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:26:17 INFO  : XSCT server has started successfully.
17:26:17 INFO  : plnx-install-location is set to ''
17:26:17 INFO  : Successfully done setting XSCT server connection channel  
17:26:17 INFO  : Successfully done setting workspace for the tool. 
17:26:19 INFO  : Platform repository initialization has completed.
17:26:19 INFO  : Successfully done query RDI_DATADIR 
17:26:19 INFO  : Registering command handlers for Vitis TCF services
17:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:26:31 INFO  : 'fpga -state' command is executed.
17:26:48 INFO  : Result from executing command 'getProjects': leds
17:26:48 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:26:55 INFO  : 'fpga -state' command is executed.
17:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:58 INFO  : 'jtag frequency' command is executed.
17:26:58 INFO  : Context for 'APU' is selected.
17:26:58 INFO  : System reset is completed.
17:27:01 INFO  : 'after 3000' command is executed.
17:27:01 INFO  : Context for 'APU' is selected.
17:27:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:27:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:01 INFO  : Context for 'APU' is selected.
17:27:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:27:02 INFO  : 'ps7_init' command is executed.
17:27:02 INFO  : 'ps7_post_config' command is executed.
17:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:02 INFO  : 'con' command is executed.
17:27:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:27:24 INFO  : Disconnected from the channel tcfchan#1.
17:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:27:33 INFO  : 'fpga -state' command is executed.
17:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:37 INFO  : 'jtag frequency' command is executed.
17:27:37 INFO  : Context for 'APU' is selected.
17:27:37 INFO  : System reset is completed.
17:27:40 INFO  : 'after 3000' command is executed.
17:27:40 INFO  : Context for 'APU' is selected.
17:27:42 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:42 INFO  : Context for 'APU' is selected.
17:27:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:27:42 INFO  : 'ps7_init' command is executed.
17:27:42 INFO  : 'ps7_post_config' command is executed.
17:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:42 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:42 INFO  : 'con' command is executed.
17:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:28:42 INFO  : Disconnected from the channel tcfchan#3.
17:29:04 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:29:11 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:29:13 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:29:14 INFO  : (SwPlatform) Successfully done update_mss 
17:29:15 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:29:44 INFO  : Result from executing command 'getProjects': leds
17:29:44 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:29:52 INFO  : 'fpga -state' command is executed.
17:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:55 INFO  : 'jtag frequency' command is executed.
17:29:56 INFO  : Context for 'APU' is selected.
17:29:56 INFO  : System reset is completed.
17:29:59 INFO  : 'after 3000' command is executed.
17:29:59 INFO  : Context for 'APU' is selected.
17:29:59 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:29:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:59 INFO  : Context for 'APU' is selected.
17:29:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:30:00 INFO  : 'ps7_init' command is executed.
17:30:00 INFO  : 'ps7_post_config' command is executed.
17:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:00 INFO  : 'con' command is executed.
17:30:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:30:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:30:44 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:30:49 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:30:49 INFO  : No changes in MSS file content so sources will not be generated.
17:30:53 INFO  : Disconnected from the channel tcfchan#5.
17:31:18 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:19 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:20 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:21 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:26 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:31 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:34 INFO  : (SwPlatform) Successfully done update_mss 
17:31:35 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:32:17 INFO  : Result from executing command 'getProjects': leds
17:32:17 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:32:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:32:39 INFO  : 'fpga -state' command is executed.
17:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:32:42 INFO  : 'jtag frequency' command is executed.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : System reset is completed.
17:32:46 INFO  : 'after 3000' command is executed.
17:32:46 INFO  : Context for 'APU' is selected.
17:32:46 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:32:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:46 INFO  : Context for 'APU' is selected.
17:32:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:32:46 INFO  : 'ps7_init' command is executed.
17:32:46 INFO  : 'ps7_post_config' command is executed.
17:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:47 INFO  : 'con' command is executed.
17:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:33:28 INFO  : Disconnected from the channel tcfchan#8.
17:49:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:49:03 INFO  : XSCT server has started successfully.
17:49:03 INFO  : plnx-install-location is set to ''
17:49:03 INFO  : Successfully done setting XSCT server connection channel  
17:49:03 INFO  : Successfully done setting workspace for the tool. 
17:49:05 INFO  : Registering command handlers for Vitis TCF services
17:49:05 INFO  : Platform repository initialization has completed.
17:49:05 INFO  : Successfully done query RDI_DATADIR 
17:22:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:22:40 INFO  : XSCT server has started successfully.
17:22:40 INFO  : plnx-install-location is set to ''
17:22:40 INFO  : Successfully done setting XSCT server connection channel  
17:22:40 INFO  : Successfully done setting workspace for the tool. 
17:22:43 INFO  : Platform repository initialization has completed.
17:22:43 INFO  : Registering command handlers for Vitis TCF services
17:22:46 INFO  : Successfully done query RDI_DATADIR 
17:24:05 INFO  : Result from executing command 'getProjects': shifting
17:24:05 INFO  : Result from executing command 'getPlatforms': 
17:24:25 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:24:48 INFO  : (SwPlatform)  Successfully done add_library 
17:25:02 INFO  : (SwPlatform) Successfully done update_mss 
17:25:03 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:27:46 INFO  : (SwPlatform) Successfully done update_mss 
17:27:46 INFO  : No changes in MSS file content so sources will not be generated.
17:30:56 INFO  : Result from executing command 'getProjects': shifting
17:30:56 INFO  : Result from executing command 'getPlatforms': shifting|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/shifting.xpfm
17:31:03 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:31:03 INFO  : Updating application flags with new BSP settings...
17:31:03 INFO  : Successfully updated application flags for project hello_world.
17:33:59 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:34:13 INFO  : 'fpga -state' command is executed.
17:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:13 INFO  : 'jtag frequency' command is executed.
17:34:13 INFO  : Context for 'APU' is selected.
17:34:13 INFO  : System reset is completed.
17:34:16 INFO  : 'after 3000' command is executed.
17:34:16 INFO  : Context for 'APU' is selected.
17:34:16 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa'.
17:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:16 INFO  : Context for 'APU' is selected.
17:34:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:34:17 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:34:17 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:34:33 INFO  : 'fpga -state' command is executed.
17:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:35 INFO  : 'jtag frequency' command is executed.
17:34:35 INFO  : Context for 'APU' is selected.
17:34:35 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
17:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:34:35 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
17:50:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:50:16 INFO  : 'fpga -state' command is executed.
17:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:16 INFO  : 'jtag frequency' command is executed.
17:50:16 INFO  : Context for 'APU' is selected.
17:50:16 INFO  : System reset is completed.
17:50:19 INFO  : 'after 3000' command is executed.
17:50:19 INFO  : Context for 'APU' is selected.
17:50:19 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa'.
17:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:19 INFO  : Context for 'APU' is selected.
17:50:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:50:19 INFO  : 'ps7_init' command is executed.
17:50:20 INFO  : 'ps7_post_config' command is executed.
17:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:20 INFO  : 'con' command is executed.
17:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:50:55 INFO  : Disconnected from the channel tcfchan#4.
17:56:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:56:09 INFO  : XSCT server has started successfully.
17:56:10 INFO  : plnx-install-location is set to ''
17:56:10 INFO  : Successfully done setting XSCT server connection channel  
17:56:10 INFO  : Successfully done setting workspace for the tool. 
17:56:11 INFO  : Platform repository initialization has completed.
17:56:12 INFO  : Registering command handlers for Vitis TCF services
17:56:15 INFO  : Successfully done query RDI_DATADIR 
17:56:54 INFO  : Result from executing command 'getProjects': shifting
17:56:54 INFO  : Result from executing command 'getPlatforms': shifting|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/shifting.xpfm
17:56:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:57:26 INFO  : 'fpga -state' command is executed.
17:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:26 INFO  : 'jtag frequency' command is executed.
17:57:26 INFO  : Context for 'APU' is selected.
17:57:26 INFO  : System reset is completed.
17:57:29 INFO  : 'after 3000' command is executed.
17:57:30 INFO  : Context for 'APU' is selected.
17:57:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa'.
17:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:30 INFO  : Context for 'APU' is selected.
17:57:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:57:31 INFO  : 'ps7_init' command is executed.
17:57:31 INFO  : 'ps7_post_config' command is executed.
17:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:31 ERROR : Memory write error at 0x100000. MMU section translation fault
17:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
----------------End of Script----------------

17:57:31 ERROR : Memory write error at 0x100000. MMU section translation fault
17:57:50 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:57:53 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
