#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan  2 22:15:14 2022
# Process ID: 5332
# Current directory: C:/home/github/VerilogFloat/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log FLOAT32_ADD_PIPELINE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FLOAT32_ADD_PIPELINE.tcl
# Log file: C:/home/github/VerilogFloat/project_1/project_1.runs/synth_1/FLOAT32_ADD_PIPELINE.vds
# Journal file: C:/home/github/VerilogFloat/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FLOAT32_ADD_PIPELINE.tcl -notrace
Command: synth_design -top FLOAT32_ADD_PIPELINE -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13044
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FLOAT32_ADD_PIPELINE' [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD_PIPELINE.v:1]
	Parameter clocks bound to: 2 - type: integer 
	Parameter logcount bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FLOAT32_ADD' [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD.v:1]
INFO: [Synth 8-6157] synthesizing module 'ENCODER_32' [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v:26]
INFO: [Synth 8-6157] synthesizing module 'ENCODER_16' [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v:50]
INFO: [Synth 8-6157] synthesizing module 'ENCODER_8' [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v:74]
INFO: [Synth 8-6157] synthesizing module 'ENCODER_4' [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v:98]
INFO: [Synth 8-6157] synthesizing module 'ENCODER_2' [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v:122]
INFO: [Synth 8-6155] done synthesizing module 'ENCODER_2' (1#1) [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v:122]
INFO: [Synth 8-6155] done synthesizing module 'ENCODER_4' (2#1) [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ENCODER_8' (3#1) [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v:74]
INFO: [Synth 8-6155] done synthesizing module 'ENCODER_16' (4#1) [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v:50]
INFO: [Synth 8-6155] done synthesizing module 'ENCODER_32' (5#1) [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v:26]
INFO: [Synth 8-6155] done synthesizing module 'FLOAT32_ADD' (6#1) [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FLOAT32_ADD_PIPELINE' (7#1) [C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD_PIPELINE.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   26 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |     7|
|4     |LUT2   |    17|
|5     |LUT3   |    68|
|6     |LUT4   |   270|
|7     |LUT5   |   165|
|8     |LUT6   |   294|
|9     |MUXF7  |     2|
|10    |FDRE   |   161|
|11    |IBUF   |    65|
|12    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |  1122|
|2     |  \genblk1[0].chip  |FLOAT32_ADD   |   414|
|3     |  \genblk1[1].chip  |FLOAT32_ADD_0 |   420|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.434 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.434 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.434 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1014.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1014.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1014.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/home/github/VerilogFloat/project_1/project_1.runs/synth_1/FLOAT32_ADD_PIPELINE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FLOAT32_ADD_PIPELINE_utilization_synth.rpt -pb FLOAT32_ADD_PIPELINE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  2 22:15:44 2022...
