// Seed: 3279677848
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_3;
  id_4 :
  assert property (@(posedge id_3 & 1) id_3 ? id_4 : id_3)
  else $display(1, 1);
  module_0 modCall_1 ();
  assign id_2 = id_4;
endmodule
module module_2 (
    input supply0 id_0,
    output tri1 id_1
);
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 ();
endmodule
