CE_PARTITION_BASE,VAR_0
DRM_ERROR,FUNC_0
PACKET3,FUNC_1
PACKET3_BASE_INDEX,FUNC_2
PACKET3_CLEAR_STATE,VAR_1
PACKET3_CONTEXT_CONTROL,VAR_2
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE,VAR_3
PACKET3_PREAMBLE_CNTL,VAR_4
PACKET3_PREAMBLE_END_CLEAR_STATE,VAR_5
PACKET3_SET_BASE,VAR_6
PACKET3_SET_CONTEXT_REG,VAR_7
PACKET3_SET_CONTEXT_REG_START,VAR_8
SECT_CONTEXT,VAR_9
WREG32,FUNC_3
amdgpu_ring_alloc,FUNC_4
amdgpu_ring_commit,FUNC_5
amdgpu_ring_write,FUNC_6
gfx_v8_0_cp_gfx_enable,FUNC_7
gfx_v8_0_get_csb_size,FUNC_8
mmCP_DEVICE_ID,VAR_10
mmCP_ENDIAN_SWAP,VAR_11
mmCP_MAX_CONTEXT,VAR_12
mmPA_SC_RASTER_CONFIG,VAR_13
vi_cs_data,VAR_14
gfx_v8_0_cp_gfx_start,FUNC_9
adev,VAR_15
ring,VAR_16
sect,VAR_17
ext,VAR_18
r,VAR_19
i,VAR_20
