$date
	Thu Jun 24 00:01:24 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tpu_tb $end
$scope module T1 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$scope begin genblk1[1] $end
$scope begin PEij[1] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 # dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 $ si [23:0] $end
$var wire 8 % wo [7:0] $end
$var wire 8 & wi [7:0] $end
$var wire 24 ' soReg_input [23:0] $end
$var wire 24 ( so [23:0] $end
$var wire 8 ) di [7:0] $end
$var reg 8 * diReg [7:0] $end
$var reg 24 + soReg [23:0] $end
$var reg 8 , wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 - di [7:0] $end
$var wire 24 . si [23:0] $end
$var wire 8 / wi [7:0] $end
$var wire 24 0 so [23:0] $end
$var wire 16 1 multOut [15:0] $end
$scope module ADD $end
$var wire 24 2 b [23:0] $end
$var wire 24 3 o [23:0] $end
$var wire 16 4 a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 5 x [7:0] $end
$var wire 8 6 y [7:0] $end
$var wire 16 7 po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[2] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 8 dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 9 si [23:0] $end
$var wire 8 : wi [7:0] $end
$var wire 8 ; wo [7:0] $end
$var wire 24 < soReg_input [23:0] $end
$var wire 24 = so [23:0] $end
$var wire 8 > di [7:0] $end
$var reg 8 ? diReg [7:0] $end
$var reg 24 @ soReg [23:0] $end
$var reg 8 A wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 B di [7:0] $end
$var wire 24 C si [23:0] $end
$var wire 8 D wi [7:0] $end
$var wire 24 E so [23:0] $end
$var wire 16 F multOut [15:0] $end
$scope module ADD $end
$var wire 24 G b [23:0] $end
$var wire 24 H o [23:0] $end
$var wire 16 I a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 J x [7:0] $end
$var wire 8 K y [7:0] $end
$var wire 16 L po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[3] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 M dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 N si [23:0] $end
$var wire 8 O wi [7:0] $end
$var wire 8 P wo [7:0] $end
$var wire 24 Q soReg_input [23:0] $end
$var wire 24 R so [23:0] $end
$var wire 8 S di [7:0] $end
$var reg 8 T diReg [7:0] $end
$var reg 24 U soReg [23:0] $end
$var reg 8 V wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 W di [7:0] $end
$var wire 24 X si [23:0] $end
$var wire 8 Y wi [7:0] $end
$var wire 24 Z so [23:0] $end
$var wire 16 [ multOut [15:0] $end
$scope module ADD $end
$var wire 24 \ b [23:0] $end
$var wire 24 ] o [23:0] $end
$var wire 16 ^ a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 _ x [7:0] $end
$var wire 8 ` y [7:0] $end
$var wire 16 a po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[4] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 b dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 c si [23:0] $end
$var wire 8 d wi [7:0] $end
$var wire 8 e wo [7:0] $end
$var wire 24 f soReg_input [23:0] $end
$var wire 24 g so [23:0] $end
$var wire 8 h di [7:0] $end
$var reg 8 i diReg [7:0] $end
$var reg 24 j soReg [23:0] $end
$var reg 8 k wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 l di [7:0] $end
$var wire 24 m si [23:0] $end
$var wire 8 n wi [7:0] $end
$var wire 24 o so [23:0] $end
$var wire 16 p multOut [15:0] $end
$scope module ADD $end
$var wire 24 q b [23:0] $end
$var wire 24 r o [23:0] $end
$var wire 16 s a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 t x [7:0] $end
$var wire 8 u y [7:0] $end
$var wire 16 v po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope begin PEij[1] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 w di [7:0] $end
$var wire 8 x dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 y si [23:0] $end
$var wire 8 z wo [7:0] $end
$var wire 8 { wi [7:0] $end
$var wire 24 | soReg_input [23:0] $end
$var wire 24 } so [23:0] $end
$var reg 8 ~ diReg [7:0] $end
$var reg 24 !" soReg [23:0] $end
$var reg 8 "" wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 #" di [7:0] $end
$var wire 24 $" si [23:0] $end
$var wire 8 %" wi [7:0] $end
$var wire 24 &" so [23:0] $end
$var wire 16 '" multOut [15:0] $end
$scope module ADD $end
$var wire 24 (" b [23:0] $end
$var wire 24 )" o [23:0] $end
$var wire 16 *" a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 +" x [7:0] $end
$var wire 8 ," y [7:0] $end
$var wire 16 -" po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[2] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 ." di [7:0] $end
$var wire 8 /" dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 0" si [23:0] $end
$var wire 8 1" wi [7:0] $end
$var wire 8 2" wo [7:0] $end
$var wire 24 3" soReg_input [23:0] $end
$var wire 24 4" so [23:0] $end
$var reg 8 5" diReg [7:0] $end
$var reg 24 6" soReg [23:0] $end
$var reg 8 7" wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 8" di [7:0] $end
$var wire 24 9" si [23:0] $end
$var wire 8 :" wi [7:0] $end
$var wire 24 ;" so [23:0] $end
$var wire 16 <" multOut [15:0] $end
$scope module ADD $end
$var wire 24 =" b [23:0] $end
$var wire 24 >" o [23:0] $end
$var wire 16 ?" a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 @" x [7:0] $end
$var wire 8 A" y [7:0] $end
$var wire 16 B" po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[3] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 C" di [7:0] $end
$var wire 8 D" dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 E" si [23:0] $end
$var wire 8 F" wi [7:0] $end
$var wire 8 G" wo [7:0] $end
$var wire 24 H" soReg_input [23:0] $end
$var wire 24 I" so [23:0] $end
$var reg 8 J" diReg [7:0] $end
$var reg 24 K" soReg [23:0] $end
$var reg 8 L" wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 M" di [7:0] $end
$var wire 24 N" si [23:0] $end
$var wire 8 O" wi [7:0] $end
$var wire 24 P" so [23:0] $end
$var wire 16 Q" multOut [15:0] $end
$scope module ADD $end
$var wire 24 R" b [23:0] $end
$var wire 24 S" o [23:0] $end
$var wire 16 T" a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 U" x [7:0] $end
$var wire 8 V" y [7:0] $end
$var wire 16 W" po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[4] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 X" di [7:0] $end
$var wire 8 Y" dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 Z" si [23:0] $end
$var wire 8 [" wi [7:0] $end
$var wire 8 \" wo [7:0] $end
$var wire 24 ]" soReg_input [23:0] $end
$var wire 24 ^" so [23:0] $end
$var reg 8 _" diReg [7:0] $end
$var reg 24 `" soReg [23:0] $end
$var reg 8 a" wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 b" di [7:0] $end
$var wire 24 c" si [23:0] $end
$var wire 8 d" wi [7:0] $end
$var wire 24 e" so [23:0] $end
$var wire 16 f" multOut [15:0] $end
$scope module ADD $end
$var wire 24 g" b [23:0] $end
$var wire 24 h" o [23:0] $end
$var wire 16 i" a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 j" x [7:0] $end
$var wire 8 k" y [7:0] $end
$var wire 16 l" po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope begin PEij[1] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 m" di [7:0] $end
$var wire 8 n" dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 o" si [23:0] $end
$var wire 8 p" wo [7:0] $end
$var wire 8 q" wi [7:0] $end
$var wire 24 r" soReg_input [23:0] $end
$var wire 24 s" so [23:0] $end
$var reg 8 t" diReg [7:0] $end
$var reg 24 u" soReg [23:0] $end
$var reg 8 v" wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 w" di [7:0] $end
$var wire 24 x" si [23:0] $end
$var wire 8 y" wi [7:0] $end
$var wire 24 z" so [23:0] $end
$var wire 16 {" multOut [15:0] $end
$scope module ADD $end
$var wire 24 |" b [23:0] $end
$var wire 24 }" o [23:0] $end
$var wire 16 ~" a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 !# x [7:0] $end
$var wire 8 "# y [7:0] $end
$var wire 16 ## po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[2] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 $# di [7:0] $end
$var wire 8 %# dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 &# si [23:0] $end
$var wire 8 '# wi [7:0] $end
$var wire 8 (# wo [7:0] $end
$var wire 24 )# soReg_input [23:0] $end
$var wire 24 *# so [23:0] $end
$var reg 8 +# diReg [7:0] $end
$var reg 24 ,# soReg [23:0] $end
$var reg 8 -# wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 .# di [7:0] $end
$var wire 24 /# si [23:0] $end
$var wire 8 0# wi [7:0] $end
$var wire 24 1# so [23:0] $end
$var wire 16 2# multOut [15:0] $end
$scope module ADD $end
$var wire 24 3# b [23:0] $end
$var wire 24 4# o [23:0] $end
$var wire 16 5# a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 6# x [7:0] $end
$var wire 8 7# y [7:0] $end
$var wire 16 8# po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[3] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 9# di [7:0] $end
$var wire 8 :# dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 ;# si [23:0] $end
$var wire 8 <# wi [7:0] $end
$var wire 8 =# wo [7:0] $end
$var wire 24 ># soReg_input [23:0] $end
$var wire 24 ?# so [23:0] $end
$var reg 8 @# diReg [7:0] $end
$var reg 24 A# soReg [23:0] $end
$var reg 8 B# wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 C# di [7:0] $end
$var wire 24 D# si [23:0] $end
$var wire 8 E# wi [7:0] $end
$var wire 24 F# so [23:0] $end
$var wire 16 G# multOut [15:0] $end
$scope module ADD $end
$var wire 24 H# b [23:0] $end
$var wire 24 I# o [23:0] $end
$var wire 16 J# a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 K# x [7:0] $end
$var wire 8 L# y [7:0] $end
$var wire 16 M# po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[4] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 N# di [7:0] $end
$var wire 8 O# dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 P# si [23:0] $end
$var wire 8 Q# wi [7:0] $end
$var wire 8 R# wo [7:0] $end
$var wire 24 S# soReg_input [23:0] $end
$var wire 24 T# so [23:0] $end
$var reg 8 U# diReg [7:0] $end
$var reg 24 V# soReg [23:0] $end
$var reg 8 W# wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 X# di [7:0] $end
$var wire 24 Y# si [23:0] $end
$var wire 8 Z# wi [7:0] $end
$var wire 24 [# so [23:0] $end
$var wire 16 \# multOut [15:0] $end
$scope module ADD $end
$var wire 24 ]# b [23:0] $end
$var wire 24 ^# o [23:0] $end
$var wire 16 _# a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 `# x [7:0] $end
$var wire 8 a# y [7:0] $end
$var wire 16 b# po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope begin PEij[1] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 c# di [7:0] $end
$var wire 8 d# dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 e# si [23:0] $end
$var wire 8 f# wo [7:0] $end
$var wire 8 g# wi [7:0] $end
$var wire 24 h# soReg_input [23:0] $end
$var wire 24 i# so [23:0] $end
$var reg 8 j# diReg [7:0] $end
$var reg 24 k# soReg [23:0] $end
$var reg 8 l# wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 m# di [7:0] $end
$var wire 24 n# si [23:0] $end
$var wire 8 o# wi [7:0] $end
$var wire 24 p# so [23:0] $end
$var wire 16 q# multOut [15:0] $end
$scope module ADD $end
$var wire 24 r# b [23:0] $end
$var wire 24 s# o [23:0] $end
$var wire 16 t# a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 u# x [7:0] $end
$var wire 8 v# y [7:0] $end
$var wire 16 w# po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[2] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 x# di [7:0] $end
$var wire 8 y# dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 z# si [23:0] $end
$var wire 8 {# wi [7:0] $end
$var wire 8 |# wo [7:0] $end
$var wire 24 }# soReg_input [23:0] $end
$var wire 24 ~# so [23:0] $end
$var reg 8 !$ diReg [7:0] $end
$var reg 24 "$ soReg [23:0] $end
$var reg 8 #$ wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 $$ di [7:0] $end
$var wire 24 %$ si [23:0] $end
$var wire 8 &$ wi [7:0] $end
$var wire 24 '$ so [23:0] $end
$var wire 16 ($ multOut [15:0] $end
$scope module ADD $end
$var wire 24 )$ b [23:0] $end
$var wire 24 *$ o [23:0] $end
$var wire 16 +$ a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 ,$ x [7:0] $end
$var wire 8 -$ y [7:0] $end
$var wire 16 .$ po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[3] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 /$ di [7:0] $end
$var wire 8 0$ dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 1$ si [23:0] $end
$var wire 8 2$ wi [7:0] $end
$var wire 8 3$ wo [7:0] $end
$var wire 24 4$ soReg_input [23:0] $end
$var wire 24 5$ so [23:0] $end
$var reg 8 6$ diReg [7:0] $end
$var reg 24 7$ soReg [23:0] $end
$var reg 8 8$ wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 9$ di [7:0] $end
$var wire 24 :$ si [23:0] $end
$var wire 8 ;$ wi [7:0] $end
$var wire 24 <$ so [23:0] $end
$var wire 16 =$ multOut [15:0] $end
$scope module ADD $end
$var wire 24 >$ b [23:0] $end
$var wire 24 ?$ o [23:0] $end
$var wire 16 @$ a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 A$ x [7:0] $end
$var wire 8 B$ y [7:0] $end
$var wire 16 C$ po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin PEij[4] $end
$scope module macij $end
$var wire 1 ! clk $end
$var wire 8 D$ di [7:0] $end
$var wire 8 E$ dout [7:0] $end
$var wire 1 " rst $end
$var wire 24 F$ si [23:0] $end
$var wire 8 G$ wi [7:0] $end
$var wire 8 H$ wo [7:0] $end
$var wire 24 I$ soReg_input [23:0] $end
$var wire 24 J$ so [23:0] $end
$var reg 8 K$ diReg [7:0] $end
$var reg 24 L$ soReg [23:0] $end
$var reg 8 M$ wiReg [7:0] $end
$scope module MAC_UNIT $end
$var wire 8 N$ di [7:0] $end
$var wire 24 O$ si [23:0] $end
$var wire 8 P$ wi [7:0] $end
$var wire 24 Q$ so [23:0] $end
$var wire 16 R$ multOut [15:0] $end
$scope module ADD $end
$var wire 24 S$ b [23:0] $end
$var wire 24 T$ o [23:0] $end
$var wire 16 U$ a [15:0] $end
$upscope $end
$scope module MUL $end
$var wire 8 V$ x [7:0] $end
$var wire 8 W$ y [7:0] $end
$var wire 16 X$ po [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin signalAss[1] $end
$upscope $end
$scope begin signalAss[2] $end
$upscope $end
$scope begin signalAss[3] $end
$upscope $end
$scope begin signalAss[4] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 X$
b0 W$
b0 V$
b0 U$
b0 T$
b0 S$
b0 R$
b0 Q$
b0 P$
b0 O$
b0 N$
b0 M$
b0 L$
b0 K$
b0 J$
b0 I$
b0 H$
b0 G$
b0 F$
b0 E$
b0 D$
b0 C$
b0 B$
b0 A$
b0 @$
b0 ?$
b0 >$
b0 =$
b0 <$
b0 ;$
b0 :$
b0 9$
b0 8$
b0 7$
b0 6$
b0 5$
b0 4$
b0 3$
b0 2$
b0 1$
b0 0$
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 m#
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
bx g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
bx q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
bx {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
bx h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
bx S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
bx >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
bx )
b0 (
b0 '
bx &
b0 %
b0 $
b0 #
1"
0!
$end
#17
1!
#34
0!
#50
b1 g#
b1 q"
b1 {
b1 &
b100 h
b11 S
b10 >
b1 )
0"
#51
b1 '
b1 0
b1 3
b1 1
b1 4
b1 7
b1 %
b1 :
b1 ,
b1 /
b1 6
b1 #
b1 w
b1 *
b1 -
b1 5
b10 8
b10 ."
b10 ?
b10 B
b10 J
b11 M
b11 C"
b11 T
b11 W
b11 _
b100 b
b100 X"
b100 i
b100 l
b100 t
b1 z
b1 1"
b1 ""
b1 %"
b1 ,"
b1 p"
b1 '#
b1 v"
b1 y"
b1 "#
b1 f#
b1 {#
b1 l#
b1 o#
b1 v#
1!
#68
0!
#85
b1 |#
b1 2$
b1 #$
b1 &$
b1 -$
b1 (#
b1 <#
b1 -#
b1 0#
b1 7#
b100 Y"
b100 N#
b100 _"
b100 b"
b100 j"
b11 D"
b11 9#
b11 J"
b11 M"
b11 U"
b10 3"
b10 ;"
b10 >"
b10 <"
b10 ?"
b10 B"
b1 2"
b1 F"
b1 7"
b1 :"
b1 A"
b10 /"
b10 $#
b10 5"
b10 8"
b10 @"
b1 |
b1 &"
b1 )"
b1 '"
b1 *"
b1 -"
b1 x
b1 m"
b1 ~
b1 #"
b1 +"
b10 F
b10 I
b10 L
b1 ;
b1 O
b1 A
b1 D
b1 K
b11 <
b11 E
b11 H
b1 (
b1 +
b1 9
b1 C
b1 G
1!
#102
0!
#119
b11 =
b11 @
b11 N
b11 X
b11 \
b110 Q
b110 Z
b110 ]
b11 [
b11 ^
b11 a
b1 P
b1 d
b1 V
b1 Y
b1 `
b11 3"
b11 ;"
b11 >"
b1 }
b1 !"
b1 0"
b1 9"
b1 ="
b10 4"
b10 6"
b10 E"
b10 N"
b10 R"
b101 H"
b101 P"
b101 S"
b11 Q"
b11 T"
b11 W"
b1 G"
b1 ["
b1 L"
b1 O"
b1 V"
b1 r"
b1 z"
b1 }"
b1 {"
b1 ~"
b1 ##
b1 n"
b1 c#
b1 t"
b1 w"
b1 !#
b10 )#
b10 1#
b10 4#
b10 2#
b10 5#
b10 8#
b10 %#
b10 x#
b10 +#
b10 .#
b10 6#
b11 >#
b11 F#
b11 I#
b11 G#
b11 J#
b11 M#
b1 =#
b1 Q#
b1 B#
b1 E#
b1 L#
b11 :#
b11 /$
b11 @#
b11 C#
b11 K#
b100 O#
b100 D$
b100 U#
b100 X#
b100 `#
b1 3$
b1 G$
b1 8$
b1 ;$
b1 B$
1!
#136
0!
#153
b100 I$
b100 Q$
b100 T$
b100 R$
b100 U$
b100 X$
b1 H$
b1 M$
b1 P$
b1 W$
b100 E$
b100 K$
b100 N$
b100 V$
b11 4$
b11 <$
b11 ?$
b11 =$
b11 @$
b11 C$
b11 0$
b11 6$
b11 9$
b11 A$
b10 }#
b10 '$
b10 *$
b10 ($
b10 +$
b10 .$
b10 y#
b10 !$
b10 $$
b10 ,$
b1 h#
b1 p#
b1 s#
b1 q#
b1 t#
b1 w#
b1 d#
b1 j#
b1 m#
b1 u#
b100 \#
b100 _#
b100 b#
b1 R#
b1 W#
b1 Z#
b1 a#
b111 S#
b111 [#
b111 ^#
b11 ?#
b11 A#
b11 P#
b11 Y#
b11 ]#
b101 >#
b101 F#
b101 I#
b10 *#
b10 ,#
b10 ;#
b10 D#
b10 H#
b11 )#
b11 1#
b11 4#
b1 s"
b1 u"
b1 &#
b1 /#
b1 3#
b100 f"
b100 i"
b100 l"
b1 \"
b1 a"
b1 d"
b1 k"
b1001 ]"
b1001 e"
b1001 h"
b101 I"
b101 K"
b101 Z"
b101 c"
b101 g"
b110 H"
b110 P"
b110 S"
b11 4"
b11 6"
b11 E"
b11 N"
b11 R"
b100 p
b100 s
b100 v
b1 e
b1 k
b1 n
b1 u
b1010 f
b1010 o
b1010 r
b110 R
b110 U
b110 c
b110 m
b110 q
1!
#170
0!
#187
b1010 g
b1010 j
b1010 ]"
b1010 e"
b1010 h"
b110 I"
b110 K"
b110 Z"
b110 c"
b110 g"
b1001 ^"
b1001 `"
b110 >#
b110 F#
b110 I#
b11 *#
b11 ,#
b11 ;#
b11 D#
b11 H#
b1001 S#
b1001 [#
b1001 ^#
b101 ?#
b101 A#
b101 P#
b101 Y#
b101 ]#
b111 T#
b111 V#
b11 }#
b11 '$
b11 *$
b1 i#
b1 k#
b1 z#
b1 %$
b1 )$
b101 4$
b101 <$
b101 ?$
b10 ~#
b10 "$
b10 1$
b10 :$
b10 >$
b111 I$
b111 Q$
b111 T$
b11 5$
b11 7$
b11 F$
b11 O$
b11 S$
b100 J$
b100 L$
1!
#204
0!
#221
b111 J$
b111 L$
b1001 I$
b1001 Q$
b1001 T$
b101 5$
b101 7$
b101 F$
b101 O$
b101 S$
b110 4$
b110 <$
b110 ?$
b11 ~#
b11 "$
b11 1$
b11 :$
b11 >$
b1001 T#
b1001 V#
b1010 S#
b1010 [#
b1010 ^#
b110 ?#
b110 A#
b110 P#
b110 Y#
b110 ]#
b1010 ^"
b1010 `"
1!
#238
0!
#255
b1010 T#
b1010 V#
b1010 I$
b1010 Q$
b1010 T$
b110 5$
b110 7$
b110 F$
b110 O$
b110 S$
b1001 J$
b1001 L$
1!
#272
0!
#289
b1010 J$
b1010 L$
1!
#306
0!
#323
1!
#340
0!
#357
1!
#374
0!
#390
