<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Monthly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Monthly Trending of Verilog Languages in GitHub</description>
    <pubDate>Wed, 05 Nov 2025 07:16:34 GMT</pubDate>
    <item>
      <title>vortexgpgpu/vortex</title>
      <link>https://github.com/vortexgpgpu/vortex</link>
      <description/>
      <guid>https://github.com/vortexgpgpu/vortex</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,735</stars>
      <forks>385</forks>
      <addStars>57</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2282163?s=40&amp;v=4</avatar>
          <name>tinebp</name>
          <url>https://github.com/tinebp</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/60236720?s=40&amp;v=4</avatar>
          <name>jaewon-lee-github</name>
          <url>https://github.com/jaewon-lee-github</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/81488614?s=40&amp;v=4</avatar>
          <name>borlaugg</name>
          <url>https://github.com/borlaugg</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/44707773?s=40&amp;v=4</avatar>
          <name>SantoshSrivatsan24</name>
          <url>https://github.com/SantoshSrivatsan24</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22665322?s=40&amp;v=4</avatar>
          <name>Udit8348</name>
          <url>https://github.com/Udit8348</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,252</stars>
      <forks>727</forks>
      <addStars>57</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</link>
      <description>OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>509</stars>
      <forks>391</forks>
      <addStars>14</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9001905?s=40&amp;v=4</avatar>
          <name>vvbandeira</name>
          <url>https://github.com/vvbandeira</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2798822?s=40&amp;v=4</avatar>
          <name>oharboe</name>
          <url>https://github.com/oharboe</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/71403620?s=40&amp;v=4</avatar>
          <name>ravi-varadarajan</name>
          <url>https://github.com/ravi-varadarajan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>siliconcompiler/lambdalib</title>
      <link>https://github.com/siliconcompiler/lambdalib</link>
      <description>Hardware abstraction library</description>
      <guid>https://github.com/siliconcompiler/lambdalib</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>41</stars>
      <forks>6</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2229872?s=40&amp;v=4</avatar>
          <name>aolofsson</name>
          <url>https://github.com/aolofsson</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/127570979?s=40&amp;v=4</avatar>
          <name>volkamir</name>
          <url>https://github.com/volkamir</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18091375?s=40&amp;v=4</avatar>
          <name>RiceShelley</name>
          <url>https://github.com/RiceShelley</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>EttusResearch/uhd</title>
      <link>https://github.com/EttusResearch/uhd</link>
      <description>The USRPâ„¢ Hardware Driver Repository</description>
      <guid>https://github.com/EttusResearch/uhd</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,163</stars>
      <forks>720</forks>
      <addStars>18</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508035?s=40&amp;v=4</avatar>
          <name>mbr0wn</name>
          <url>https://github.com/mbr0wn</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/184117?s=40&amp;v=4</avatar>
          <name>guruofquality</name>
          <url>https://github.com/guruofquality</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32272501?s=40&amp;v=4</avatar>
          <name>wordimont</name>
          <url>https://github.com/wordimont</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5640322?s=40&amp;v=4</avatar>
          <name>michael-west</name>
          <url>https://github.com/michael-west</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1406260?s=40&amp;v=4</avatar>
          <name>ncorgan</name>
          <url>https://github.com/ncorgan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,756</stars>
      <forks>871</forks>
      <addStars>62</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,746</stars>
      <forks>792</forks>
      <addStars>43</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>nonarkitten/amiga_replacement_project</title>
      <link>https://github.com/nonarkitten/amiga_replacement_project</link>
      <description>This is an attempt to make clean Verilog sources for each chip on the Amiga.</description>
      <guid>https://github.com/nonarkitten/amiga_replacement_project</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>216</stars>
      <forks>27</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13053976?s=40&amp;v=4</avatar>
          <name>nonarkitten</name>
          <url>https://github.com/nonarkitten</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1673918?s=40&amp;v=4</avatar>
          <name>jbilander</name>
          <url>https://github.com/jbilander</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1866358?s=40&amp;v=4</avatar>
          <name>mbtaylor1982</name>
          <url>https://github.com/mbtaylor1982</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/10224538?s=40&amp;v=4</avatar>
          <name>reinauer</name>
          <url>https://github.com/reinauer</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/16857977?s=40&amp;v=4</avatar>
          <name>scratje</name>
          <url>https://github.com/scratje</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>analogdevicesinc/hdl</title>
      <link>https://github.com/analogdevicesinc/hdl</link>
      <description>HDL libraries and projects</description>
      <guid>https://github.com/analogdevicesinc/hdl</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,770</stars>
      <forks>1,607</forks>
      <addStars>26</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2684236?s=40&amp;v=4</avatar>
          <name>rkutty</name>
          <url>https://github.com/rkutty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5145146?s=40&amp;v=4</avatar>
          <name>acostina</name>
          <url>https://github.com/acostina</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6555884?s=40&amp;v=4</avatar>
          <name>ronagyl</name>
          <url>https://github.com/ronagyl</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32593?s=40&amp;v=4</avatar>
          <name>larsclausen</name>
          <url>https://github.com/larsclausen</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13637582?s=40&amp;v=4</avatar>
          <name>AndreiGrozav</name>
          <url>https://github.com/AndreiGrozav</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>