

================================================================
== Vivado HLS Report for 'GrayArray2AXIS'
================================================================
* Date:           Fri May 26 21:01:40 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|     3.634|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2077921|  2077921|  2077921|  2077921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + Loop 1.1  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    122|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    138|    -|
|Register         |        -|      -|     103|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     103|    260|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_130_p2                      |     +    |      0|  0|  13|          11|           1|
    |yi_fu_112_p2                      |     +    |      0|  0|  13|          11|           1|
    |and_ln125_fu_142_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |axis_dst_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |axis_dst_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |axis_dst_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |axis_dst_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |axis_dst_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |axis_dst_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln118_fu_106_p2              |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln119_fu_124_p2              |   icmp   |      0|  0|  13|          11|           9|
    |icmp_ln125_1_fu_136_p2            |   icmp   |      0|  0|  13|          11|           9|
    |icmp_ln125_fu_118_p2              |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 122|          85|          59|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |axis_dst_data_V_1_data_out  |   9|          2|   24|         48|
    |axis_dst_data_V_1_state     |  15|          3|    2|          6|
    |axis_dst_last_V_1_data_out  |   9|          2|    1|          2|
    |axis_dst_last_V_1_state     |  15|          3|    2|          6|
    |axis_out_TDATA_blk_n        |   9|          2|    1|          2|
    |fifo7_blk_n                 |   9|          2|    1|          2|
    |xi_0_i_reg_95               |   9|          2|   11|         22|
    |yi_0_i_reg_84               |   9|          2|   11|         22|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 138|         29|   57|        121|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln125_reg_181                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |axis_dst_data_V_1_payload_A       |  24|   0|   24|          0|
    |axis_dst_data_V_1_payload_B       |  24|   0|   24|          0|
    |axis_dst_data_V_1_sel_rd          |   1|   0|    1|          0|
    |axis_dst_data_V_1_sel_wr          |   1|   0|    1|          0|
    |axis_dst_data_V_1_state           |   2|   0|    2|          0|
    |axis_dst_last_V_1_payload_A       |   1|   0|    1|          0|
    |axis_dst_last_V_1_payload_B       |   1|   0|    1|          0|
    |axis_dst_last_V_1_sel_rd          |   1|   0|    1|          0|
    |axis_dst_last_V_1_sel_wr          |   1|   0|    1|          0|
    |axis_dst_last_V_1_state           |   2|   0|    2|          0|
    |icmp_ln119_reg_172                |   1|   0|    1|          0|
    |icmp_ln119_reg_172_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln125_reg_167                |   1|   0|    1|          0|
    |xi_0_i_reg_95                     |  11|   0|   11|          0|
    |yi_0_i_reg_84                     |  11|   0|   11|          0|
    |yi_reg_162                        |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 103|   0|  103|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  GrayArray2AXIS | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  GrayArray2AXIS | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  GrayArray2AXIS | return value |
|ap_done          | out |    1| ap_ctrl_hs |  GrayArray2AXIS | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |  GrayArray2AXIS | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  GrayArray2AXIS | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  GrayArray2AXIS | return value |
|axis_out_TDATA   | out |   24|    axis    | axis_dst_data_V |    pointer   |
|axis_out_TREADY  |  in |    1|    axis    | axis_dst_data_V |    pointer   |
|axis_out_TVALID  | out |    1|    axis    | axis_dst_last_V |    pointer   |
|axis_out_TLAST   | out |    1|    axis    | axis_dst_last_V |    pointer   |
|fifo7_dout       |  in |    8|   ap_fifo  |      fifo7      |    pointer   |
|fifo7_empty_n    |  in |    1|   ap_fifo  |      fifo7      |    pointer   |
|fifo7_read       | out |    1|   ap_fifo  |      fifo7      |    pointer   |
+-----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str142, [1 x i8]* @p_str143, [1 x i8]* @p_str144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str145, [1 x i8]* @p_str146)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_dst_data_V, i1* %axis_dst_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [cannyRectangle/HlsImProc.hpp:118]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%yi_0_i = phi i11 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'yi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.88ns)   --->   "%icmp_ln118 = icmp eq i11 %yi_0_i, -968" [cannyRectangle/HlsImProc.hpp:118]   --->   Operation 11 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.63ns)   --->   "%yi = add i11 %yi_0_i, 1" [cannyRectangle/HlsImProc.hpp:118]   --->   Operation 13 'add' 'yi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln118, label %"GrayArray2AXIS<1920u, 1080u>.exit", label %.preheader.preheader.i" [cannyRectangle/HlsImProc.hpp:118]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.88ns)   --->   "%icmp_ln125 = icmp eq i11 %yi_0_i, -969" [cannyRectangle/HlsImProc.hpp:125]   --->   Operation 15 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln118)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader.i" [cannyRectangle/HlsImProc.hpp:119]   --->   Operation 16 'br' <Predicate = (!icmp_ln118)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 17 'ret' <Predicate = (icmp_ln118)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%xi_0_i = phi i11 [ %xi, %hls_label_7 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 18 'phi' 'xi_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln119 = icmp eq i11 %xi_0_i, -128" [cannyRectangle/HlsImProc.hpp:119]   --->   Operation 19 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 20 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.63ns)   --->   "%xi = add i11 %xi_0_i, 1" [cannyRectangle/HlsImProc.hpp:119]   --->   Operation 21 'add' 'xi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %.loopexit.loopexit, label %hls_label_7" [cannyRectangle/HlsImProc.hpp:119]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.88ns)   --->   "%icmp_ln125_1 = icmp eq i11 %xi_0_i, -129" [cannyRectangle/HlsImProc.hpp:125]   --->   Operation 23 'icmp' 'icmp_ln125_1' <Predicate = (!icmp_ln119)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.97ns)   --->   "%and_ln125 = and i1 %icmp_ln125_1, %icmp_ln125" [cannyRectangle/HlsImProc.hpp:125]   --->   Operation 24 'and' 'and_ln125' <Predicate = (!icmp_ln119)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 25 [1/1] (3.63ns)   --->   "%fifo7_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo7)" [cannyRectangle/HlsImProc.hpp:123]   --->   Operation 25 'read' 'fifo7_read' <Predicate = (!icmp_ln119)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %fifo7_read, i8 %fifo7_read, i8 %fifo7_read)" [cannyRectangle/HlsImProc.hpp:128]   --->   Operation 26 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P(i24* %axis_dst_data_V, i1* %axis_dst_last_V, i24 %or_ln_i, i1 %and_ln125)" [cannyRectangle/HlsImProc.hpp:116]   --->   Operation 27 'write' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [cannyRectangle/HlsImProc.hpp:119]   --->   Operation 28 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [cannyRectangle/HlsImProc.hpp:120]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P(i24* %axis_dst_data_V, i1* %axis_dst_last_V, i24 %or_ln_i, i1 %and_ln125)" [cannyRectangle/HlsImProc.hpp:116]   --->   Operation 30 'write' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_i)" [cannyRectangle/HlsImProc.hpp:130]   --->   Operation 31 'specregionend' 'empty_107' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cannyRectangle/HlsImProc.hpp:119]   --->   Operation 32 'br' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ axis_dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axis_dst_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
br_ln118           (br               ) [ 0111111]
yi_0_i             (phi              ) [ 0010000]
icmp_ln118         (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
yi                 (add              ) [ 0111111]
br_ln118           (br               ) [ 0000000]
icmp_ln125         (icmp             ) [ 0001110]
br_ln119           (br               ) [ 0011111]
ret_ln0            (ret              ) [ 0000000]
xi_0_i             (phi              ) [ 0001000]
icmp_ln119         (icmp             ) [ 0011111]
empty_106          (speclooptripcount) [ 0000000]
xi                 (add              ) [ 0011111]
br_ln119           (br               ) [ 0000000]
icmp_ln125_1       (icmp             ) [ 0000000]
and_ln125          (and              ) [ 0001110]
fifo7_read         (read             ) [ 0000000]
or_ln_i            (bitconcatenate   ) [ 0001010]
tmp_i              (specregionbegin  ) [ 0000000]
specpipeline_ln120 (specpipeline     ) [ 0000000]
write_ln116        (write            ) [ 0000000]
empty_107          (specregionend    ) [ 0000000]
br_ln119           (br               ) [ 0011111]
br_ln0             (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="axis_dst_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axis_dst_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_dst_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="fifo7_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo7_read/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="24" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="0" index="3" bw="24" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="1"/>
<pin id="80" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln116/4 "/>
</bind>
</comp>

<comp id="84" class="1005" name="yi_0_i_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="1"/>
<pin id="86" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="yi_0_i (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="yi_0_i_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="11" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_0_i/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="xi_0_i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="1"/>
<pin id="97" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="xi_0_i (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="xi_0_i_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="11" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_0_i/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln118_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="11" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="yi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln125_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln119_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="11" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="xi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln125_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="11" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="and_ln125_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="1"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln125/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="or_ln_i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="24" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="0" index="3" bw="8" slack="0"/>
<pin id="152" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="icmp_ln118_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="162" class="1005" name="yi_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="167" class="1005" name="icmp_ln125_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="172" class="1005" name="icmp_ln119_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="176" class="1005" name="xi_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="181" class="1005" name="and_ln125_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln125 "/>
</bind>
</comp>

<comp id="186" class="1005" name="or_ln_i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="1"/>
<pin id="188" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="or_ln_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="54" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="81"><net_src comp="58" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="88" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="88" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="88" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="99" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="99" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="99" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="68" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="68" pin="2"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="68" pin="2"/><net_sink comp="147" pin=3"/></net>

<net id="157"><net_src comp="147" pin="4"/><net_sink comp="74" pin=3"/></net>

<net id="161"><net_src comp="106" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="112" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="170"><net_src comp="118" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="175"><net_src comp="124" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="130" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="184"><net_src comp="142" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="189"><net_src comp="147" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="74" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: axis_dst_data_V | {5 }
	Port: axis_dst_last_V | {5 }
	Port: fifo7 | {}
 - Input state : 
	Port: GrayArray2AXIS : axis_dst_data_V | {}
	Port: GrayArray2AXIS : axis_dst_last_V | {}
	Port: GrayArray2AXIS : fifo7 | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln118 : 1
		yi : 1
		br_ln118 : 2
		icmp_ln125 : 1
	State 3
		icmp_ln119 : 1
		xi : 1
		br_ln119 : 2
		icmp_ln125_1 : 1
		and_ln125 : 2
	State 4
		write_ln116 : 1
	State 5
		empty_107 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln118_fu_106   |    0    |    13   |
|   icmp   |   icmp_ln125_fu_118   |    0    |    13   |
|          |   icmp_ln119_fu_124   |    0    |    13   |
|          |  icmp_ln125_1_fu_136  |    0    |    13   |
|----------|-----------------------|---------|---------|
|    add   |       yi_fu_112       |    0    |    13   |
|          |       xi_fu_130       |    0    |    13   |
|----------|-----------------------|---------|---------|
|    and   |    and_ln125_fu_142   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | fifo7_read_read_fu_68 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_74    |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     or_ln_i_fu_147    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    80   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| and_ln125_reg_181|    1   |
|icmp_ln118_reg_158|    1   |
|icmp_ln119_reg_172|    1   |
|icmp_ln125_reg_167|    1   |
|  or_ln_i_reg_186 |   24   |
|   xi_0_i_reg_95  |   11   |
|    xi_reg_176    |   11   |
|   yi_0_i_reg_84  |   11   |
|    yi_reg_162    |   11   |
+------------------+--------+
|       Total      |   72   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_74 |  p3  |   2  |  24  |   48   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   48   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   72   |   89   |
+-----------+--------+--------+--------+
