// Seed: 329369417
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri1  id_3,
    input  wand  id_4,
    output wand  id_5
);
  wand id_7, id_8, id_9, id_10;
  \id_11 (
      -1
  );
  assign id_8 = 1;
  tri1 id_12;
  logic [7:0][-1][1] id_13 = id_12;
  assign module_1.type_2 = 0;
  tri0 id_14 = id_2;
  assign id_13 = -1 - -1'd0;
  wire id_15;
  id_16(
      id_9, -1, ~\id_11
  );
  wire id_17;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_1,
      id_1,
      id_2
  );
endmodule
