// Seed: 3897064888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  assign id_2 = -1;
  always id_5 <= id_1;
  always id_5 <= -1 !== 1;
  id_6(
      "", id_6
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output logic [7:0] id_6;
  inout wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_11;
  assign id_4 = id_2;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9
  );
  assign id_11[-1].id_3[1] = (id_11) && 1;
  assign id_10 = id_2;
  parameter id_12 = ~|1;
  id_13(
      id_7, 1 == id_2, id_12, id_12, -1, id_3
  );
endmodule
