# Digital Logic Design I â€” Verilog Exercises and Simulations

> ğŸ‡¬ğŸ‡· Î•Î»Î»Î·Î½Î¹ÎºÎ® Î­ÎºÎ´Î¿ÏƒÎ·: [README_GR.md](./README_GR.md)


This repository contains a collection of Verilog implementations developed as part of a **Digital Logic Design I** course.  
The exercises focus on fundamental concepts of hardware description languages (HDLs), combinational circuit design, hierarchical modeling, and timing analysis.

---

## ğŸ“š Contents

The repository includes solutions to seven laboratory exercises covering:

- Basic combinational circuits
- Logic gates and testbenches
- Multi-level combinational design
- Structural, dataflow, and behavioral modeling
- Hierarchical design using reusable modules
- Multiplexers and decoders
- Binary comparators with delay analysis
- BCD arithmetic circuits
- Ripple-carry and BCD adders
- Worst-case propagation delay estimation
- ModelSim simulations and waveform verification

---

## ğŸ§  Learning Objectives

These implementations demonstrate:

- Writing synthesizable Verilog code
- Creating effective testbenches
- Comparing alternative hardware architectures
- Understanding propagation delay in digital circuits
- Using hierarchical design to manage complexity
- Verifying correctness through simulation

---

## ğŸ›  Tools Used

- Verilog HDL
- ModelSim (simulation)
- XeLaTeX (technical report)
- Git for version control

---

## ğŸ“‚ Repository Structure

```text
.
â”œâ”€â”€ ex 1/
â”œâ”€â”€ ex 2/
â”œâ”€â”€ ex 3/
â”œâ”€â”€ ex 4/
â”œâ”€â”€ ex 5/
â”œâ”€â”€ ex 6/
â”œâ”€â”€ ex 7/
â”œâ”€â”€ report/
â””â”€â”€ README.md
```

---

## â–¶ï¸ How to Run Simulations

1. Open ModelSim 
2. Compile the desired Verilog files
3. Run the corresponding testbench
4. Inspect waveforms in the simulator

---

## ğŸ“ Academic Context

This repository was created for educational purposes as part of an undergraduate course in Digital Logic Design.

---

## ğŸ“œ License
This repository is intended for **educational use only**.
