#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec 28 15:06:01 2022
# Process ID: 2063666
# Current directory: /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_2_byz3bu4g/project_StreamingDataflowPartition_1_StreamingFIFO_2/sol1/impl/verilog
# Command line: vivado -mode batch -source package_ip.tcl
# Log file: /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_2_byz3bu4g/project_StreamingDataflowPartition_1_StreamingFIFO_2/sol1/impl/verilog/vivado.log
# Journal file: /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_2_byz3bu4g/project_StreamingDataflowPartition_1_StreamingFIFO_2/sol1/impl/verilog/vivado.jou
# Running On: finn_dev_yhp, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 6, Host memory: 33441 MB
#-----------------------------------------------------------
source package_ip.tcl
# set Vendor      "xilinx.com"
# set Library     "hls"
# set IPName      "StreamingDataflowPartition_1_StreamingFIFO_2"
# set Version     "1.0"
# set DisplayName "StreamingDataflowPartition_1_StreamingFIFO_2"
# set Description "An IP generated by Xilinx FINN"
# set Device      "zynq"
# set Catalog     "/UserIP"
# set RootDir     "."
# set Top "StreamingDataflowPartition_1_StreamingFIFO_2"
# set VerilogFiles [glob -nocomplain $RootDir/*]
# cd [file dir [info script]]
# set IPs ""
# set IPFiles ""
# set core [ipx::create_core $Vendor $Library $IPName $Version]
# set_property display_name $DisplayName $core
# set_property description $Description $core
# set_property taxonomy $Catalog $core
# set_property supported_families {   artix7 Production   artix7l Production   kintex7 Production   kintex7l Production   kintexu Production   kintexuplus Production   versal Production   versalprime Production   virtex7 Production   virtexu Production   virtexuplus Production   virtexuplusHBM Production   zynq Production   zynquplus Production   aartix7 Production   azynq Production   qartix7 Production   qkintex7 Production   qkintex7l Production   qvirtex7 Production   qzynq Production } $core;
WARNING: [IP_Flow 19-4623] Unrecognized family  versalprime.  Please verify spelling and reissue command to set the supported files.
# if {[llength $VerilogFiles] > 0} {
#     # synthesis
#     set group [ipx::add_file_group xilinx_verilogsynthesis $core]
#     foreach f [concat $VerilogFiles $IPFiles] {
#         set current_file [ipx::add_file $f $group]
#         if {[file ext $f] == ".dat"} {
#             set_property type "mif" $current_file
#         }
#     }
#     set_property model_name $Top $group
#     if {$IPs != ""} {
#         set_property component_subcores $IPs $group
#     }
# 
#     # simulation
#     set group [ipx::add_file_group xilinx_verilogbehavioralsimulation $core]
#     foreach f [concat $VerilogFiles $IPFiles] {
#         set current_file [ipx::add_file $f $group]
#         if {[file ext $f] == ".dat"} {
#             set_property type "mif" $current_file
#         }
#     }
#     set_property model_name $Top $group
#     if {$IPs != ""} {
#         set_property component_subcores $IPs $group
#     }
# }
# ipx::add_ports_from_hdl     -top_level_hdl_file $RootDir/$Top.v     -top_module_name $Top     $core
# ipx::infer_bus_interface ap_clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tool/Xilinx/Vivado/2022.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
# ipx::infer_bus_interface ap_rst_n xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
# ipx::infer_bus_interface {in0_V_TDATA in0_V_TVALID in0_V_TREADY} xilinx.com:interface:axis_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'in0_V' of definition 'xilinx.com:interface:axis:1.0' (from TCL Argument).
# ipx::infer_bus_interface {out_V_TREADY out_V_TDATA out_V_TVALID} xilinx.com:interface:axis_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_V' of definition 'xilinx.com:interface:axis:1.0' (from TCL Argument).
# ipx::associate_bus_interfaces -busif in0_V -clock ap_clk [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'in0_V'.
# ipx::associate_bus_interfaces -busif out_V -clock ap_clk [ipx::current_core]
# set_property core_revision 2 [ipx::current_core]
# ipx::create_xgui_files [ipx::current_core]
# ipx::update_checksums [ipx::current_core]
# ipx::save_core [ipx::current_core]
# ipx::archive_core $Top.zip [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Wed Dec 28 15:06:07 2022...
