

================================================================
== Vitis HLS Report for 'repack_Pipeline_repack_loop'
================================================================
* Date:           Sat Jan 10 15:28:44 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.582 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- repack_loop  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     403|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      81|    -|
|Register         |        -|    -|     144|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     144|     484|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_111_p2                     |         +|   0|  0|  11|          11|           1|
    |icmp_ln109_fu_105_p2              |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln118_1_fu_230_p2            |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln118_fu_190_p2              |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln119_1_fu_304_p2            |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln119_fu_264_p2              |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln120_1_fu_378_p2            |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln120_fu_338_p2              |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln121_1_fu_452_p2            |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln121_fu_412_p2              |      icmp|   0|  0|  15|          15|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |out_pack_i_1_fu_278_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_i_2_fu_352_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_i_3_fu_426_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_i_fu_204_p3              |    select|   0|  0|  16|           1|          16|
    |out_pack_q_1_fu_318_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_q_2_fu_392_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_q_3_fu_466_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_q_fu_244_p3              |    select|   0|  0|  16|           1|          16|
    |select_ln118_1_fu_236_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln118_fu_196_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln119_1_fu_310_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln119_fu_270_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln120_1_fu_384_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln120_fu_344_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln121_1_fu_458_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln121_fu_418_p3            |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 403|         161|         281|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5       |   9|          2|   11|         22|
    |ch0_out_blk_n              |   9|          2|    1|          2|
    |ch1_out_blk_n              |   9|          2|    1|          2|
    |ch2_out_blk_n              |   9|          2|    1|          2|
    |ch3_out_blk_n              |   9|          2|    1|          2|
    |i_fu_62                    |   9|          2|   11|         22|
    |stream_fft_to_write_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  81|         18|   29|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_62                           |  11|   0|   11|          0|
    |out_pack_i_1_reg_508              |  16|   0|   16|          0|
    |out_pack_i_2_reg_518              |  16|   0|   16|          0|
    |out_pack_i_3_reg_528              |  16|   0|   16|          0|
    |out_pack_i_reg_498                |  16|   0|   16|          0|
    |out_pack_q_1_reg_513              |  16|   0|   16|          0|
    |out_pack_q_2_reg_523              |  16|   0|   16|          0|
    |out_pack_q_3_reg_533              |  16|   0|   16|          0|
    |out_pack_q_reg_503                |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 144|   0|  144|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ch0_out_dout                        |   in|   32|     ap_fifo|                      ch0_out|       pointer|
|ch0_out_num_data_valid              |   in|   11|     ap_fifo|                      ch0_out|       pointer|
|ch0_out_fifo_cap                    |   in|   11|     ap_fifo|                      ch0_out|       pointer|
|ch0_out_empty_n                     |   in|    1|     ap_fifo|                      ch0_out|       pointer|
|ch0_out_read                        |  out|    1|     ap_fifo|                      ch0_out|       pointer|
|ch1_out_dout                        |   in|   32|     ap_fifo|                      ch1_out|       pointer|
|ch1_out_num_data_valid              |   in|   11|     ap_fifo|                      ch1_out|       pointer|
|ch1_out_fifo_cap                    |   in|   11|     ap_fifo|                      ch1_out|       pointer|
|ch1_out_empty_n                     |   in|    1|     ap_fifo|                      ch1_out|       pointer|
|ch1_out_read                        |  out|    1|     ap_fifo|                      ch1_out|       pointer|
|ch2_out_dout                        |   in|   32|     ap_fifo|                      ch2_out|       pointer|
|ch2_out_num_data_valid              |   in|   11|     ap_fifo|                      ch2_out|       pointer|
|ch2_out_fifo_cap                    |   in|   11|     ap_fifo|                      ch2_out|       pointer|
|ch2_out_empty_n                     |   in|    1|     ap_fifo|                      ch2_out|       pointer|
|ch2_out_read                        |  out|    1|     ap_fifo|                      ch2_out|       pointer|
|ch3_out_dout                        |   in|   32|     ap_fifo|                      ch3_out|       pointer|
|ch3_out_num_data_valid              |   in|   11|     ap_fifo|                      ch3_out|       pointer|
|ch3_out_fifo_cap                    |   in|   11|     ap_fifo|                      ch3_out|       pointer|
|ch3_out_empty_n                     |   in|    1|     ap_fifo|                      ch3_out|       pointer|
|ch3_out_read                        |  out|    1|     ap_fifo|                      ch3_out|       pointer|
|stream_fft_to_write_din             |  out|  128|     ap_fifo|          stream_fft_to_write|       pointer|
|stream_fft_to_write_num_data_valid  |   in|    5|     ap_fifo|          stream_fft_to_write|       pointer|
|stream_fft_to_write_fifo_cap        |   in|    5|     ap_fifo|          stream_fft_to_write|       pointer|
|stream_fft_to_write_full_n          |   in|    1|     ap_fifo|          stream_fft_to_write|       pointer|
|stream_fft_to_write_write           |  out|    1|     ap_fifo|          stream_fft_to_write|       pointer|
+------------------------------------+-----+-----+------------+-----------------------------+--------------+

