

================================================================
== Vivado HLS Report for 'hls_fire_dection'
================================================================
* Date:           Fri Mar 31 12:32:12 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        skin_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOp_ROWS   |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + LOOp_COLS  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      6|       -|      -|
|Expression       |        -|      0|       0|    261|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     55|
|Register         |        -|      -|     436|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     436|    316|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |fire_mac_muladd_8bkb_U31  |fire_mac_muladd_8bkb  | i0 * i1 + i2 |
    |fire_mac_muladd_8cud_U32  |fire_mac_muladd_8cud  | i0 * i1 + i2 |
    |fire_mac_muladd_8dEe_U33  |fire_mac_muladd_8dEe  | i0 + i1 * i2 |
    |fire_mac_muladd_8eOg_U34  |fire_mac_muladd_8eOg  | i0 * i1 + i2 |
    |fire_mac_muladd_8eOg_U35  |fire_mac_muladd_8eOg  | i0 * i1 + i2 |
    |fire_mac_muladd_8fYi_U36  |fire_mac_muladd_8fYi  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp_7_i_fu_403_p2        |     *    |      0|  0|  41|           8|           8|
    |col_fu_385_p2            |     +    |      0|  0|  31|          31|           1|
    |row_fu_370_p2            |     +    |      0|  0|  31|          31|           1|
    |or_cond7_i_fu_561_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_1_i_fu_380_p2        |   icmp   |      0|  0|  12|          32|          32|
    |tmp_25_i_fu_413_p2       |   icmp   |      0|  0|  12|          32|          32|
    |tmp_26_i_fu_418_p2       |   icmp   |      0|  0|  12|          32|          32|
    |tmp_29_i_fu_423_p2       |   icmp   |      0|  0|  12|          32|          32|
    |tmp_30_i_fu_428_p2       |   icmp   |      0|  0|  12|          32|          32|
    |tmp_31_i_fu_433_p2       |   icmp   |      0|  0|  12|          32|          32|
    |tmp_32_i_fu_438_p2       |   icmp   |      0|  0|  12|          32|          32|
    |tmp_33_i_fu_549_p2       |   icmp   |      0|  0|   4|           8|           8|
    |tmp_34_i_fu_555_p2       |   icmp   |      0|  0|   4|           8|           8|
    |tmp_i_fu_365_p2          |   icmp   |      0|  0|  12|          32|          32|
    |ap_block_state1          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state3          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state5          |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_fu_565_p2      |    or    |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_467_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp6_fu_449_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp7_fu_443_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp8_fu_461_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp9_fu_455_p2           |    or    |      0|  0|   1|           1|           1|
    |dst_data_stream_0_V_din  |  select  |      0|  0|   8|           1|           2|
    |dst_data_stream_1_V_din  |  select  |      0|  0|   8|           1|           1|
    |dst_data_stream_2_V_din  |  select  |      0|  0|   8|           1|           1|
    |cb_fu_517_p2             |    xor   |      0|  0|   9|           8|           9|
    |cr_fu_543_p2             |    xor   |      0|  0|   9|           8|           9|
    |not_sel_tmp1_fu_473_p2   |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 261|         372|         316|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          6|    1|          6|
    |ap_done                    |   3|          2|    1|          2|
    |b_low_blk_n                |   3|          2|    1|          2|
    |b_up_blk_n                 |   3|          2|    1|          2|
    |col_i_reg_350              |   3|          2|   31|         62|
    |cols_blk_n                 |   3|          2|    1|          2|
    |dst_data_stream_0_V_blk_n  |   3|          2|    1|          2|
    |dst_data_stream_1_V_blk_n  |   3|          2|    1|          2|
    |dst_data_stream_2_V_blk_n  |   3|          2|    1|          2|
    |g_low_blk_n                |   3|          2|    1|          2|
    |g_up_blk_n                 |   3|          2|    1|          2|
    |r_low_blk_n                |   3|          2|    1|          2|
    |r_up_blk_n                 |   3|          2|    1|          2|
    |row_i_reg_339              |   3|          2|   31|         62|
    |rows_blk_n                 |   3|          2|    1|          2|
    |src_data_stream_0_V_blk_n  |   3|          2|    1|          2|
    |src_data_stream_1_V_blk_n  |   3|          2|    1|          2|
    |src_data_stream_2_V_blk_n  |   3|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  55|         40|   78|        160|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   5|   0|    5|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |b_low_read_reg_672      |  32|   0|   32|          0|
    |b_up_read_reg_677       |  32|   0|   32|          0|
    |col_i_reg_350           |  31|   0|   31|          0|
    |col_reg_693             |  31|   0|   31|          0|
    |cols_read_reg_647       |  32|   0|   32|          0|
    |g_low_read_reg_662      |  32|   0|   32|          0|
    |g_up_read_reg_667       |  32|   0|   32|          0|
    |not_sel_tmp1_reg_729    |   1|   0|    1|          0|
    |r_low_read_reg_652      |  32|   0|   32|          0|
    |r_up_read_reg_657       |  32|   0|   32|          0|
    |row_i_reg_339           |  31|   0|   31|          0|
    |row_reg_685             |  31|   0|   31|          0|
    |rows_read_reg_642       |  32|   0|   32|          0|
    |tmp_33_i_reg_734        |   1|   0|    1|          0|
    |tmp_34_i_reg_739        |   1|   0|    1|          0|
    |tmp_3_reg_698           |   8|   0|    8|          0|
    |tmp_4_reg_703           |   8|   0|    8|          0|
    |tmp_5_reg_710           |   8|   0|    8|          0|
    |tmp_6_cast65_i_reg_718  |   8|   0|   16|          8|
    |tmp_7_i_reg_724         |  15|   0|   16|          1|
    +------------------------+----+----+-----+-----------+
    |Total                   | 436|   0|  445|          9|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |   hls_fire_dection  | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |   hls_fire_dection  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |   hls_fire_dection  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |   hls_fire_dection  | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |   hls_fire_dection  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |   hls_fire_dection  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |   hls_fire_dection  | return value |
|src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_read     | out |    1|   ap_fifo  | src_data_stream_2_V |    pointer   |
|dst_data_stream_0_V_din      | out |    8|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write    | out |    1|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din      | out |    8|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write    | out |    1|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din      | out |    8|   ap_fifo  | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write    | out |    1|   ap_fifo  | dst_data_stream_2_V |    pointer   |
|rows_dout                    |  in |   32|   ap_fifo  |         rows        |    pointer   |
|rows_empty_n                 |  in |    1|   ap_fifo  |         rows        |    pointer   |
|rows_read                    | out |    1|   ap_fifo  |         rows        |    pointer   |
|cols_dout                    |  in |   32|   ap_fifo  |         cols        |    pointer   |
|cols_empty_n                 |  in |    1|   ap_fifo  |         cols        |    pointer   |
|cols_read                    | out |    1|   ap_fifo  |         cols        |    pointer   |
|r_low_dout                   |  in |   32|   ap_fifo  |        r_low        |    pointer   |
|r_low_empty_n                |  in |    1|   ap_fifo  |        r_low        |    pointer   |
|r_low_read                   | out |    1|   ap_fifo  |        r_low        |    pointer   |
|r_up_dout                    |  in |   32|   ap_fifo  |         r_up        |    pointer   |
|r_up_empty_n                 |  in |    1|   ap_fifo  |         r_up        |    pointer   |
|r_up_read                    | out |    1|   ap_fifo  |         r_up        |    pointer   |
|g_low_dout                   |  in |   32|   ap_fifo  |        g_low        |    pointer   |
|g_low_empty_n                |  in |    1|   ap_fifo  |        g_low        |    pointer   |
|g_low_read                   | out |    1|   ap_fifo  |        g_low        |    pointer   |
|g_up_dout                    |  in |   32|   ap_fifo  |         g_up        |    pointer   |
|g_up_empty_n                 |  in |    1|   ap_fifo  |         g_up        |    pointer   |
|g_up_read                    | out |    1|   ap_fifo  |         g_up        |    pointer   |
|b_low_dout                   |  in |   32|   ap_fifo  |        b_low        |    pointer   |
|b_low_empty_n                |  in |    1|   ap_fifo  |        b_low        |    pointer   |
|b_low_read                   | out |    1|   ap_fifo  |        b_low        |    pointer   |
|b_up_dout                    |  in |   32|   ap_fifo  |         b_up        |    pointer   |
|b_up_empty_n                 |  in |    1|   ap_fifo  |         b_up        |    pointer   |
|b_up_read                    | out |    1|   ap_fifo  |         b_up        |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
3 --> 
	4  / (tmp_1_i)
	2  / (!tmp_1_i)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str72, [1 x i8]* @p_str73, [1 x i8]* @p_str74, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str75, [1 x i8]* @p_str76)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str64, i32 0, i32 0, [1 x i8]* @p_str65, [1 x i8]* @p_str66, [1 x i8]* @p_str67, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str68, [1 x i8]* @p_str69)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str57, i32 0, i32 0, [1 x i8]* @p_str58, [1 x i8]* @p_str59, [1 x i8]* @p_str60, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str61, [1 x i8]* @p_str62)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str50, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str52, [1 x i8]* @p_str53, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str54, [1 x i8]* @p_str55)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str44, [1 x i8]* @p_str45, [1 x i8]* @p_str46, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str47, [1 x i8]* @p_str48)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40, [1 x i8]* @p_str41)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %b_up, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str237, i32 0, i32 0, [1 x i8]* @p_str238, [1 x i8]* @p_str239, [1 x i8]* @p_str240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str241, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %b_low, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str232, i32 0, i32 0, [1 x i8]* @p_str233, [1 x i8]* @p_str234, [1 x i8]* @p_str235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str236, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %g_up, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str227, i32 0, i32 0, [1 x i8]* @p_str228, [1 x i8]* @p_str229, [1 x i8]* @p_str230, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str231, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %g_low, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str222, i32 0, i32 0, [1 x i8]* @p_str223, [1 x i8]* @p_str224, [1 x i8]* @p_str225, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str226, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %r_up, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str217, i32 0, i32 0, [1 x i8]* @p_str218, [1 x i8]* @p_str219, [1 x i8]* @p_str220, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str221, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %r_low, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str212, i32 0, i32 0, [1 x i8]* @p_str213, [1 x i8]* @p_str214, [1 x i8]* @p_str215, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str216, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str207, i32 0, i32 0, [1 x i8]* @p_str208, [1 x i8]* @p_str209, [1 x i8]* @p_str210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str211, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str202, i32 0, i32 0, [1 x i8]* @p_str203, [1 x i8]* @p_str204, [1 x i8]* @p_str205, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str206, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.40ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)"   --->   Operation 20 'read' 'rows_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (3.40ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)"   --->   Operation 21 'read' 'cols_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (3.40ns)   --->   "%r_low_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %r_low)"   --->   Operation 22 'read' 'r_low_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (3.40ns)   --->   "%r_up_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %r_up)"   --->   Operation 23 'read' 'r_up_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (3.40ns)   --->   "%g_low_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %g_low)"   --->   Operation 24 'read' 'g_low_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (3.40ns)   --->   "%g_up_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %g_up)"   --->   Operation 25 'read' 'g_up_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (3.40ns)   --->   "%b_low_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %b_low)"   --->   Operation 26 'read' 'b_low_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (3.40ns)   --->   "%b_up_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %b_up)"   --->   Operation 27 'read' 'b_up_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "br label %0" [skin_hls/top.cpp:8]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.96>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%row_i = phi i31 [ 0, %entry ], [ %row, %3 ]"   --->   Operation 29 'phi' 'row_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%row_cast_i = zext i31 %row_i to i32" [skin_hls/top.cpp:8]   --->   Operation 30 'zext' 'row_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.96ns)   --->   "%tmp_i = icmp slt i32 %row_cast_i, %rows_read" [skin_hls/top.cpp:8]   --->   Operation 31 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.87ns)   --->   "%row = add i31 %row_i, 1" [skin_hls/top.cpp:8]   --->   Operation 32 'add' 'row' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %1, label %.exit" [skin_hls/top.cpp:8]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [skin_hls/top.cpp:9]   --->   Operation 34 'specloopname' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str)" [skin_hls/top.cpp:9]   --->   Operation 35 'specregionbegin' 'tmp_3_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "br label %2" [skin_hls/top.cpp:10]   --->   Operation 36 'br' <Predicate = (tmp_i)> <Delay = 0.46>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 37 'ret' <Predicate = (!tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.99>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%col_i = phi i31 [ 0, %1 ], [ %col, %"operator>>.exit.i_ifconv" ]"   --->   Operation 38 'phi' 'col_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%col_cast_i = zext i31 %col_i to i32" [skin_hls/top.cpp:10]   --->   Operation 39 'zext' 'col_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.96ns)   --->   "%tmp_1_i = icmp slt i32 %col_cast_i, %cols_read" [skin_hls/top.cpp:10]   --->   Operation 40 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.87ns)   --->   "%col = add i31 %col_i, 1" [skin_hls/top.cpp:10]   --->   Operation 41 'add' 'col' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_1_i, label %"operator>>.exit.i_ifconv", label %3" [skin_hls/top.cpp:10]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_27_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->skin_hls/top.cpp:20]   --->   Operation 43 'specregionbegin' 'tmp_27_i' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->skin_hls/top.cpp:20]   --->   Operation 44 'specprotocol' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.40ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_0_V)" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->skin_hls/top.cpp:20]   --->   Operation 45 'read' 'tmp_3' <Predicate = (tmp_1_i)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 46 [1/1] (3.40ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_1_V)" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->skin_hls/top.cpp:20]   --->   Operation 46 'read' 'tmp_4' <Predicate = (tmp_1_i)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 47 [1/1] (3.40ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_2_V)" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->skin_hls/top.cpp:20]   --->   Operation 47 'read' 'tmp_5' <Predicate = (tmp_1_i)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_27_i)" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->skin_hls/top.cpp:20]   --->   Operation 48 'specregionend' 'empty' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4_i = zext i8 %tmp_5 to i32" [skin_hls/top.cpp:28]   --->   Operation 49 'zext' 'tmp_4_i' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i8 %tmp_3 to i32" [skin_hls/top.cpp:28]   --->   Operation 50 'zext' 'tmp_6_i' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6_cast65_i = zext i8 %tmp_3 to i16" [skin_hls/top.cpp:28]   --->   Operation 51 'zext' 'tmp_6_cast65_i' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.59ns)   --->   "%tmp_7_i = mul i16 %tmp_6_cast65_i, 150" [skin_hls/top.cpp:28]   --->   Operation 52 'mul' 'tmp_7_i' <Predicate = (tmp_1_i)> <Delay = 3.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i8 %tmp_4 to i32" [skin_hls/top.cpp:28]   --->   Operation 53 'zext' 'tmp_8_i' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.96ns)   --->   "%tmp_25_i = icmp slt i32 %tmp_4_i, %r_low_read" [skin_hls/top.cpp:33]   --->   Operation 54 'icmp' 'tmp_25_i' <Predicate = (tmp_1_i)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.96ns)   --->   "%tmp_26_i = icmp sgt i32 %tmp_4_i, %r_up_read" [skin_hls/top.cpp:33]   --->   Operation 55 'icmp' 'tmp_26_i' <Predicate = (tmp_1_i)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.96ns)   --->   "%tmp_29_i = icmp slt i32 %tmp_6_i, %g_low_read" [skin_hls/top.cpp:33]   --->   Operation 56 'icmp' 'tmp_29_i' <Predicate = (tmp_1_i)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.96ns)   --->   "%tmp_30_i = icmp sgt i32 %tmp_6_i, %g_up_read" [skin_hls/top.cpp:33]   --->   Operation 57 'icmp' 'tmp_30_i' <Predicate = (tmp_1_i)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.96ns)   --->   "%tmp_31_i = icmp slt i32 %tmp_8_i, %b_low_read" [skin_hls/top.cpp:33]   --->   Operation 58 'icmp' 'tmp_31_i' <Predicate = (tmp_1_i)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.96ns)   --->   "%tmp_32_i = icmp sgt i32 %tmp_8_i, %b_up_read" [skin_hls/top.cpp:33]   --->   Operation 59 'icmp' 'tmp_32_i' <Predicate = (tmp_1_i)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp1)   --->   "%tmp7 = or i1 %tmp_26_i, %tmp_30_i" [skin_hls/top.cpp:33]   --->   Operation 60 'or' 'tmp7' <Predicate = (tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp1)   --->   "%tmp6 = or i1 %tmp7, %tmp_25_i" [skin_hls/top.cpp:33]   --->   Operation 61 'or' 'tmp6' <Predicate = (tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp1)   --->   "%tmp9 = or i1 %tmp_32_i, %tmp_31_i" [skin_hls/top.cpp:33]   --->   Operation 62 'or' 'tmp9' <Predicate = (tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp1)   --->   "%tmp8 = or i1 %tmp9, %tmp_29_i" [skin_hls/top.cpp:33]   --->   Operation 63 'or' 'tmp8' <Predicate = (tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp1)   --->   "%sel_tmp1 = or i1 %tmp8, %tmp6" [skin_hls/top.cpp:33]   --->   Operation 64 'or' 'sel_tmp1' <Predicate = (tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.80ns) (out node of the LUT)   --->   "%not_sel_tmp1 = xor i1 %sel_tmp1, true" [skin_hls/top.cpp:33]   --->   Operation 65 'xor' 'not_sel_tmp1' <Predicate = (tmp_1_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_3_i)" [skin_hls/top.cpp:58]   --->   Operation 66 'specregionend' 'empty_10' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %0" [skin_hls/top.cpp:8]   --->   Operation 67 'br' <Predicate = (!tmp_1_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 10.4>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4_cast66_i = zext i8 %tmp_5 to i16" [skin_hls/top.cpp:28]   --->   Operation 68 'zext' 'tmp_4_cast66_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4_cast_i = zext i8 %tmp_5 to i15" [skin_hls/top.cpp:28]   --->   Operation 69 'zext' 'tmp_4_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.82ns) (grouped into DSP with root node tmp_2_i)   --->   "%tmp_5_i = mul i16 %tmp_4_cast66_i, 76" [skin_hls/top.cpp:28]   --->   Operation 70 'mul' 'tmp_5_i' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8_cast64_i = zext i8 %tmp_4 to i14" [skin_hls/top.cpp:28]   --->   Operation 71 'zext' 'tmp_8_cast64_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.82ns) (grouped into DSP with root node tmp3)   --->   "%tmp_9_i = mul i14 %tmp_8_cast64_i, 29" [skin_hls/top.cpp:28]   --->   Operation 72 'mul' 'tmp_9_i' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into DSP with root node tmp3)   --->   "%tmp_9_cast67_i = zext i14 %tmp_9_i to i16" [skin_hls/top.cpp:28]   --->   Operation 73 'zext' 'tmp_9_cast67_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp3 = add i16 %tmp_9_cast67_i, %tmp_7_i" [skin_hls/top.cpp:28]   --->   Operation 74 'add' 'tmp3' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp_2_i = add i16 %tmp_5_i, %tmp3" [skin_hls/top.cpp:28]   --->   Operation 75 'add' 'tmp_2_i' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%y = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_2_i, i32 8, i32 15)" [skin_hls/top.cpp:28]   --->   Operation 76 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_4, i7 0)" [skin_hls/top.cpp:29]   --->   Operation 77 'bitconcatenate' 'tmp_11_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_11_cast_i = zext i15 %tmp_11_i to i16" [skin_hls/top.cpp:29]   --->   Operation 78 'zext' 'tmp_11_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (2.82ns) (grouped into DSP with root node tmp4)   --->   "%tmp_12_i = mul i15 %tmp_4_cast_i, -43" [skin_hls/top.cpp:29]   --->   Operation 79 'mul' 'tmp_12_i' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%tmp_12_cast_i = sext i15 %tmp_12_i to i16" [skin_hls/top.cpp:29]   --->   Operation 80 'sext' 'tmp_12_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.82ns) (grouped into DSP with root node tmp_15_i)   --->   "%tmp_13_i = mul i16 %tmp_6_cast65_i, -85" [skin_hls/top.cpp:29]   --->   Operation 81 'mul' 'tmp_13_i' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp4 = add i16 %tmp_11_cast_i, %tmp_12_cast_i" [skin_hls/top.cpp:29]   --->   Operation 82 'add' 'tmp4' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp_15_i = add i16 %tmp_13_i, %tmp4" [skin_hls/top.cpp:29]   --->   Operation 83 'add' 'tmp_15_i' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_17_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_15_i, i32 8, i32 15)" [skin_hls/top.cpp:29]   --->   Operation 84 'partselect' 'tmp_17_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.80ns)   --->   "%cb = xor i8 %tmp_17_i, -128" [skin_hls/top.cpp:29]   --->   Operation 85 'xor' 'cb' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_18_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_5, i7 0)" [skin_hls/top.cpp:30]   --->   Operation 86 'bitconcatenate' 'tmp_18_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_18_cast_i = zext i15 %tmp_18_i to i16" [skin_hls/top.cpp:30]   --->   Operation 87 'zext' 'tmp_18_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.82ns) (grouped into DSP with root node tmp_22_i)   --->   "%tmp_19_i = mul i16 %tmp_6_cast65_i, -107" [skin_hls/top.cpp:30]   --->   Operation 88 'mul' 'tmp_19_i' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/1] (2.82ns) (grouped into DSP with root node tmp5)   --->   "%tmp_20_i = mul i14 %tmp_8_cast64_i, -21" [skin_hls/top.cpp:30]   --->   Operation 89 'mul' 'tmp_20_i' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into DSP with root node tmp5)   --->   "%tmp_20_cast_i = sext i14 %tmp_20_i to i16" [skin_hls/top.cpp:30]   --->   Operation 90 'sext' 'tmp_20_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp5 = add i16 %tmp_20_cast_i, %tmp_18_cast_i" [skin_hls/top.cpp:30]   --->   Operation 91 'add' 'tmp5' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp_22_i = add i16 %tmp_19_i, %tmp5" [skin_hls/top.cpp:30]   --->   Operation 92 'add' 'tmp_22_i' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_34_i)   --->   "%tmp_24_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_22_i, i32 8, i32 15)" [skin_hls/top.cpp:30]   --->   Operation 93 'partselect' 'tmp_24_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_34_i)   --->   "%cr = xor i8 %tmp_24_i, -128" [skin_hls/top.cpp:30]   --->   Operation 94 'xor' 'cr' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.31ns)   --->   "%tmp_33_i = icmp ugt i8 %y, %cb" [skin_hls/top.cpp:38]   --->   Operation 95 'icmp' 'tmp_33_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_34_i = icmp ugt i8 %cr, %cb" [skin_hls/top.cpp:38]   --->   Operation 96 'icmp' 'tmp_34_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [skin_hls/top.cpp:11]   --->   Operation 97 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i)   --->   "%or_cond7_i = and i1 %tmp_33_i, %tmp_34_i" [skin_hls/top.cpp:38]   --->   Operation 98 'and' 'or_cond7_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.80ns) (out node of the LUT)   --->   "%brmerge_i = or i1 %or_cond7_i, %not_sel_tmp1" [skin_hls/top.cpp:48]   --->   Operation 99 'or' 'brmerge_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.44ns)   --->   "%B = select i1 %brmerge_i, i8 0, i8 %tmp_4" [skin_hls/top.cpp:48]   --->   Operation 100 'select' 'B' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.44ns)   --->   "%G = select i1 %brmerge_i, i8 -1, i8 %tmp_3" [skin_hls/top.cpp:49]   --->   Operation 101 'select' 'G' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.44ns)   --->   "%R = select i1 %brmerge_i, i8 0, i8 %tmp_5" [skin_hls/top.cpp:50]   --->   Operation 102 'select' 'R' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->skin_hls/top.cpp:56]   --->   Operation 103 'specregionbegin' 'tmp_35_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->skin_hls/top.cpp:56]   --->   Operation 104 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_0_V, i8 %G)" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->skin_hls/top.cpp:56]   --->   Operation 105 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 106 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_1_V, i8 %B)" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->skin_hls/top.cpp:56]   --->   Operation 106 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 107 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_2_V, i8 %R)" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->skin_hls/top.cpp:56]   --->   Operation 107 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_35_i)" [D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/VIVADO2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->skin_hls/top.cpp:56]   --->   Operation 108 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %2" [skin_hls/top.cpp:10]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r_low]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r_up]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ g_low]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ g_up]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_low]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_up]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6     (specinterface  ) [ 000000]
StgValue_7     (specinterface  ) [ 000000]
StgValue_8     (specinterface  ) [ 000000]
StgValue_9     (specinterface  ) [ 000000]
StgValue_10    (specinterface  ) [ 000000]
StgValue_11    (specinterface  ) [ 000000]
StgValue_12    (specinterface  ) [ 000000]
StgValue_13    (specinterface  ) [ 000000]
StgValue_14    (specinterface  ) [ 000000]
StgValue_15    (specinterface  ) [ 000000]
StgValue_16    (specinterface  ) [ 000000]
StgValue_17    (specinterface  ) [ 000000]
StgValue_18    (specinterface  ) [ 000000]
StgValue_19    (specinterface  ) [ 000000]
rows_read      (read           ) [ 001111]
cols_read      (read           ) [ 001111]
r_low_read     (read           ) [ 001111]
r_up_read      (read           ) [ 001111]
g_low_read     (read           ) [ 001111]
g_up_read      (read           ) [ 001111]
b_low_read     (read           ) [ 001111]
b_up_read      (read           ) [ 001111]
StgValue_28    (br             ) [ 011111]
row_i          (phi            ) [ 001000]
row_cast_i     (zext           ) [ 000000]
tmp_i          (icmp           ) [ 001111]
row            (add            ) [ 011111]
StgValue_33    (br             ) [ 000000]
StgValue_34    (specloopname   ) [ 000000]
tmp_3_i        (specregionbegin) [ 000111]
StgValue_36    (br             ) [ 001111]
StgValue_37    (ret            ) [ 000000]
col_i          (phi            ) [ 000100]
col_cast_i     (zext           ) [ 000000]
tmp_1_i        (icmp           ) [ 001111]
col            (add            ) [ 001111]
StgValue_42    (br             ) [ 000000]
tmp_27_i       (specregionbegin) [ 000000]
StgValue_44    (specprotocol   ) [ 000000]
tmp_3          (read           ) [ 000011]
tmp_4          (read           ) [ 000011]
tmp_5          (read           ) [ 000011]
empty          (specregionend  ) [ 000000]
tmp_4_i        (zext           ) [ 000000]
tmp_6_i        (zext           ) [ 000000]
tmp_6_cast65_i (zext           ) [ 000010]
tmp_7_i        (mul            ) [ 000010]
tmp_8_i        (zext           ) [ 000000]
tmp_25_i       (icmp           ) [ 000000]
tmp_26_i       (icmp           ) [ 000000]
tmp_29_i       (icmp           ) [ 000000]
tmp_30_i       (icmp           ) [ 000000]
tmp_31_i       (icmp           ) [ 000000]
tmp_32_i       (icmp           ) [ 000000]
tmp7           (or             ) [ 000000]
tmp6           (or             ) [ 000000]
tmp9           (or             ) [ 000000]
tmp8           (or             ) [ 000000]
sel_tmp1       (or             ) [ 000000]
not_sel_tmp1   (xor            ) [ 000011]
empty_10       (specregionend  ) [ 000000]
StgValue_67    (br             ) [ 011111]
tmp_4_cast66_i (zext           ) [ 000000]
tmp_4_cast_i   (zext           ) [ 000000]
tmp_5_i        (mul            ) [ 000000]
tmp_8_cast64_i (zext           ) [ 000000]
tmp_9_i        (mul            ) [ 000000]
tmp_9_cast67_i (zext           ) [ 000000]
tmp3           (add            ) [ 000000]
tmp_2_i        (add            ) [ 000000]
y              (partselect     ) [ 000000]
tmp_11_i       (bitconcatenate ) [ 000000]
tmp_11_cast_i  (zext           ) [ 000000]
tmp_12_i       (mul            ) [ 000000]
tmp_12_cast_i  (sext           ) [ 000000]
tmp_13_i       (mul            ) [ 000000]
tmp4           (add            ) [ 000000]
tmp_15_i       (add            ) [ 000000]
tmp_17_i       (partselect     ) [ 000000]
cb             (xor            ) [ 000000]
tmp_18_i       (bitconcatenate ) [ 000000]
tmp_18_cast_i  (zext           ) [ 000000]
tmp_19_i       (mul            ) [ 000000]
tmp_20_i       (mul            ) [ 000000]
tmp_20_cast_i  (sext           ) [ 000000]
tmp5           (add            ) [ 000000]
tmp_22_i       (add            ) [ 000000]
tmp_24_i       (partselect     ) [ 000000]
cr             (xor            ) [ 000000]
tmp_33_i       (icmp           ) [ 000001]
tmp_34_i       (icmp           ) [ 000001]
StgValue_97    (specloopname   ) [ 000000]
or_cond7_i     (and            ) [ 000000]
brmerge_i      (or             ) [ 000000]
B              (select         ) [ 000000]
G              (select         ) [ 000000]
R              (select         ) [ 000000]
tmp_35_i       (specregionbegin) [ 000000]
StgValue_104   (specprotocol   ) [ 000000]
StgValue_105   (write          ) [ 000000]
StgValue_106   (write          ) [ 000000]
StgValue_107   (write          ) [ 000000]
empty_9        (specregionend  ) [ 000000]
StgValue_109   (br             ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rows">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cols">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="r_low">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_low"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="r_up">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_up"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="g_low">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_low"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="g_up">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_up"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b_low">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_low"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b_up">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_up"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str217"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="252" class="1004" name="rows_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="cols_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="r_low_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_low_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="r_up_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_up_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="g_low_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_low_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="g_up_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_up_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="b_low_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_low_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="b_up_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_up_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_3_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_4_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_5_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="StgValue_105_write_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_105/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="StgValue_106_write_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="0" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_106/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="StgValue_107_write_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_107/5 "/>
</bind>
</comp>

<comp id="339" class="1005" name="row_i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="1"/>
<pin id="341" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="row_i_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="31" slack="0"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="col_i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="31" slack="1"/>
<pin id="352" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="col_i_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="31" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="row_cast_i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast_i/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="row_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="31" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="col_cast_i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast_i/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_1_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="2"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="col_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="31" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_4_i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_6_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_6_cast65_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast65_i/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_7_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="9" slack="0"/>
<pin id="406" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_i/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_8_i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_25_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="2"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_i/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_26_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="2"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_29_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="2"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_i/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_30_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="2"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30_i/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_31_i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="2"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31_i/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_32_i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32_i/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp7_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp7/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp6_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp9_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp9/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp8_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sel_tmp1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="not_sel_tmp1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_sel_tmp1/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_4_cast66_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="1"/>
<pin id="481" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast66_i/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_4_cast_i_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_i/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_8_cast64_i_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast64_i/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="y_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="0" index="3" bw="5" slack="0"/>
<pin id="493" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_11_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="15" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="1"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_i/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_11_cast_i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="15" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast_i/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_17_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="16" slack="0"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="0" index="3" bw="5" slack="0"/>
<pin id="513" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17_i/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="cb_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="cb/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_18_i_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="15" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="1"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_i/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_18_cast_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="15" slack="0"/>
<pin id="532" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast_i/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_24_i_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="0" index="2" bw="5" slack="0"/>
<pin id="538" dir="0" index="3" bw="5" slack="0"/>
<pin id="539" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24_i/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="cr_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="cr/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_33_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33_i/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_34_i_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34_i/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="or_cond7_i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="1" slack="1"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond7_i/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="brmerge_i_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="2"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="B_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="0" index="2" bw="8" slack="2"/>
<pin id="574" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="G_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="0" index="2" bw="8" slack="2"/>
<pin id="582" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="R_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="8" slack="2"/>
<pin id="590" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/5 "/>
</bind>
</comp>

<comp id="594" class="1007" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="598" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_5_i/4 tmp_2_i/4 "/>
</bind>
</comp>

<comp id="602" class="1007" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="14" slack="0"/>
<pin id="605" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="606" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_9_i/4 tmp_9_cast67_i/4 tmp3/4 "/>
</bind>
</comp>

<comp id="610" class="1007" name="grp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="15" slack="0"/>
<pin id="613" dir="0" index="2" bw="15" slack="0"/>
<pin id="614" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_12_i/4 tmp_12_cast_i/4 tmp4/4 "/>
</bind>
</comp>

<comp id="618" class="1007" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="0" index="1" bw="16" slack="0"/>
<pin id="621" dir="0" index="2" bw="16" slack="0"/>
<pin id="622" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_13_i/4 tmp_15_i/4 "/>
</bind>
</comp>

<comp id="626" class="1007" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="1"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="630" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_19_i/4 tmp_22_i/4 "/>
</bind>
</comp>

<comp id="633" class="1007" name="grp_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="14" slack="0"/>
<pin id="636" dir="0" index="2" bw="15" slack="0"/>
<pin id="637" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_20_i/4 tmp_20_cast_i/4 tmp5/4 "/>
</bind>
</comp>

<comp id="642" class="1005" name="rows_read_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="647" class="1005" name="cols_read_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="2"/>
<pin id="649" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="652" class="1005" name="r_low_read_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="2"/>
<pin id="654" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_low_read "/>
</bind>
</comp>

<comp id="657" class="1005" name="r_up_read_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="2"/>
<pin id="659" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_up_read "/>
</bind>
</comp>

<comp id="662" class="1005" name="g_low_read_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="2"/>
<pin id="664" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="g_low_read "/>
</bind>
</comp>

<comp id="667" class="1005" name="g_up_read_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="2"/>
<pin id="669" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="g_up_read "/>
</bind>
</comp>

<comp id="672" class="1005" name="b_low_read_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="2"/>
<pin id="674" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_low_read "/>
</bind>
</comp>

<comp id="677" class="1005" name="b_up_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="2"/>
<pin id="679" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_up_read "/>
</bind>
</comp>

<comp id="685" class="1005" name="row_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="31" slack="0"/>
<pin id="687" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="693" class="1005" name="col_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="31" slack="0"/>
<pin id="695" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_3_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="2"/>
<pin id="700" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_4_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="1"/>
<pin id="705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_5_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="1"/>
<pin id="712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_6_cast65_i_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="1"/>
<pin id="720" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_cast65_i "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_7_i_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="1"/>
<pin id="726" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="729" class="1005" name="not_sel_tmp1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="2"/>
<pin id="731" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="not_sel_tmp1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_33_i_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_i "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_34_i_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="256"><net_src comp="192" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="192" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="192" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="192" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="192" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="192" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="192" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="192" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="210" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="210" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="2" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="210" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="250" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="6" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="250" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="8" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="250" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="10" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="194" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="194" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="343" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="343" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="196" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="354" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="354" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="196" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="312" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="300" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="300" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="214" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="306" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="391" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="391" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="395" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="395" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="409" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="409" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="418" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="428" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="413" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="438" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="433" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="423" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="449" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="216" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="494"><net_src comp="222" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="224" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="496"><net_src comp="226" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="502"><net_src comp="228" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="230" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="507"><net_src comp="497" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="222" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="224" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="516"><net_src comp="226" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="521"><net_src comp="508" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="236" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="228" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="230" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="523" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="222" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="224" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="542"><net_src comp="226" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="534" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="236" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="488" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="517" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="543" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="517" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="569"><net_src comp="561" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="244" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="570" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="583"><net_src comp="565" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="246" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="578" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="591"><net_src comp="565" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="244" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="586" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="599"><net_src comp="479" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="218" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="594" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="607"><net_src comp="485" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="220" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="602" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="615"><net_src comp="482" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="232" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="504" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="623"><net_src comp="234" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="624"><net_src comp="610" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="625"><net_src comp="618" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="631"><net_src comp="238" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="632"><net_src comp="626" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="638"><net_src comp="485" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="240" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="530" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="641"><net_src comp="633" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="645"><net_src comp="252" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="650"><net_src comp="258" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="655"><net_src comp="264" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="660"><net_src comp="270" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="665"><net_src comp="276" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="670"><net_src comp="282" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="675"><net_src comp="288" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="680"><net_src comp="294" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="688"><net_src comp="370" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="696"><net_src comp="385" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="701"><net_src comp="300" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="706"><net_src comp="306" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="713"><net_src comp="312" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="717"><net_src comp="710" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="721"><net_src comp="399" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="727"><net_src comp="403" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="732"><net_src comp="473" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="737"><net_src comp="549" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="742"><net_src comp="555" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="561" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {5 }
	Port: dst_data_stream_1_V | {5 }
	Port: dst_data_stream_2_V | {5 }
 - Input state : 
	Port: hls_fire_dection : src_data_stream_0_V | {3 }
	Port: hls_fire_dection : src_data_stream_1_V | {3 }
	Port: hls_fire_dection : src_data_stream_2_V | {3 }
	Port: hls_fire_dection : rows | {1 }
	Port: hls_fire_dection : cols | {1 }
	Port: hls_fire_dection : r_low | {1 }
	Port: hls_fire_dection : r_up | {1 }
	Port: hls_fire_dection : g_low | {1 }
	Port: hls_fire_dection : g_up | {1 }
	Port: hls_fire_dection : b_low | {1 }
	Port: hls_fire_dection : b_up | {1 }
  - Chain level:
	State 1
	State 2
		row_cast_i : 1
		tmp_i : 2
		row : 1
		StgValue_33 : 3
	State 3
		col_cast_i : 1
		tmp_1_i : 2
		col : 1
		StgValue_42 : 3
		empty : 1
		tmp_7_i : 1
		tmp_25_i : 1
		tmp_26_i : 1
		tmp_29_i : 1
		tmp_30_i : 1
		tmp_31_i : 1
		tmp_32_i : 1
		tmp7 : 2
		tmp6 : 2
		tmp9 : 2
		tmp8 : 2
		sel_tmp1 : 2
		not_sel_tmp1 : 2
	State 4
		tmp_5_i : 1
		tmp_9_i : 1
		tmp_9_cast67_i : 2
		tmp3 : 3
		tmp_2_i : 4
		y : 5
		tmp_11_cast_i : 1
		tmp_12_i : 1
		tmp_12_cast_i : 2
		tmp4 : 3
		tmp_15_i : 4
		tmp_17_i : 5
		cb : 6
		tmp_18_cast_i : 1
		tmp_20_i : 1
		tmp_20_cast_i : 2
		tmp5 : 3
		tmp_22_i : 4
		tmp_24_i : 5
		cr : 6
		tmp_33_i : 6
		tmp_34_i : 6
	State 5
		StgValue_105 : 1
		StgValue_106 : 1
		StgValue_107 : 1
		empty_9 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_i_fu_365       |    0    |    0    |    12   |
|          |       tmp_1_i_fu_380      |    0    |    0    |    12   |
|          |      tmp_25_i_fu_413      |    0    |    0    |    12   |
|          |      tmp_26_i_fu_418      |    0    |    0    |    12   |
|   icmp   |      tmp_29_i_fu_423      |    0    |    0    |    12   |
|          |      tmp_30_i_fu_428      |    0    |    0    |    12   |
|          |      tmp_31_i_fu_433      |    0    |    0    |    12   |
|          |      tmp_32_i_fu_438      |    0    |    0    |    12   |
|          |      tmp_33_i_fu_549      |    0    |    0    |    4    |
|          |      tmp_34_i_fu_555      |    0    |    0    |    4    |
|----------|---------------------------|---------|---------|---------|
|    add   |         row_fu_370        |    0    |    0    |    31   |
|          |         col_fu_385        |    0    |    0    |    31   |
|----------|---------------------------|---------|---------|---------|
|    mul   |       tmp_7_i_fu_403      |    0    |    0    |    50   |
|----------|---------------------------|---------|---------|---------|
|          |          B_fu_570         |    0    |    0    |    8    |
|  select  |          G_fu_578         |    0    |    0    |    8    |
|          |          R_fu_586         |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |    not_sel_tmp1_fu_473    |    0    |    0    |    1    |
|    xor   |         cb_fu_517         |    0    |    0    |    8    |
|          |         cr_fu_543         |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp7_fu_443        |    0    |    0    |    1    |
|          |        tmp6_fu_449        |    0    |    0    |    1    |
|    or    |        tmp9_fu_455        |    0    |    0    |    1    |
|          |        tmp8_fu_461        |    0    |    0    |    1    |
|          |      sel_tmp1_fu_467      |    0    |    0    |    1    |
|          |      brmerge_i_fu_565     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_594        |    1    |    0    |    0    |
|          |         grp_fu_602        |    1    |    0    |    0    |
|  muladd  |         grp_fu_610        |    1    |    0    |    0    |
|          |         grp_fu_618        |    1    |    0    |    0    |
|          |         grp_fu_626        |    1    |    0    |    0    |
|          |         grp_fu_633        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    and   |     or_cond7_i_fu_561     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|          |   rows_read_read_fu_252   |    0    |    0    |    0    |
|          |   cols_read_read_fu_258   |    0    |    0    |    0    |
|          |   r_low_read_read_fu_264  |    0    |    0    |    0    |
|          |   r_up_read_read_fu_270   |    0    |    0    |    0    |
|          |   g_low_read_read_fu_276  |    0    |    0    |    0    |
|   read   |   g_up_read_read_fu_282   |    0    |    0    |    0    |
|          |   b_low_read_read_fu_288  |    0    |    0    |    0    |
|          |   b_up_read_read_fu_294   |    0    |    0    |    0    |
|          |     tmp_3_read_fu_300     |    0    |    0    |    0    |
|          |     tmp_4_read_fu_306     |    0    |    0    |    0    |
|          |     tmp_5_read_fu_312     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | StgValue_105_write_fu_318 |    0    |    0    |    0    |
|   write  | StgValue_106_write_fu_325 |    0    |    0    |    0    |
|          | StgValue_107_write_fu_332 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     row_cast_i_fu_361     |    0    |    0    |    0    |
|          |     col_cast_i_fu_376     |    0    |    0    |    0    |
|          |       tmp_4_i_fu_391      |    0    |    0    |    0    |
|          |       tmp_6_i_fu_395      |    0    |    0    |    0    |
|          |   tmp_6_cast65_i_fu_399   |    0    |    0    |    0    |
|   zext   |       tmp_8_i_fu_409      |    0    |    0    |    0    |
|          |   tmp_4_cast66_i_fu_479   |    0    |    0    |    0    |
|          |    tmp_4_cast_i_fu_482    |    0    |    0    |    0    |
|          |   tmp_8_cast64_i_fu_485   |    0    |    0    |    0    |
|          |    tmp_11_cast_i_fu_504   |    0    |    0    |    0    |
|          |    tmp_18_cast_i_fu_530   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |          y_fu_488         |    0    |    0    |    0    |
|partselect|      tmp_17_i_fu_508      |    0    |    0    |    0    |
|          |      tmp_24_i_fu_534      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|      tmp_11_i_fu_497      |    0    |    0    |    0    |
|          |      tmp_18_i_fu_523      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    6    |    0    |   264   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  b_low_read_reg_672  |   32   |
|   b_up_read_reg_677  |   32   |
|     col_i_reg_350    |   31   |
|      col_reg_693     |   31   |
|   cols_read_reg_647  |   32   |
|  g_low_read_reg_662  |   32   |
|   g_up_read_reg_667  |   32   |
| not_sel_tmp1_reg_729 |    1   |
|  r_low_read_reg_652  |   32   |
|   r_up_read_reg_657  |   32   |
|     row_i_reg_339    |   31   |
|      row_reg_685     |   31   |
|   rows_read_reg_642  |   32   |
|   tmp_33_i_reg_734   |    1   |
|   tmp_34_i_reg_739   |    1   |
|     tmp_3_reg_698    |    8   |
|     tmp_4_reg_703    |    8   |
|     tmp_5_reg_710    |    8   |
|tmp_6_cast65_i_reg_718|   16   |
|    tmp_7_i_reg_724   |   16   |
+----------------------+--------+
|         Total        |   439  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_594 |  p1  |   2  |  16  |   32   ||    3    |
| grp_fu_602 |  p1  |   2  |  14  |   28   ||    3    |
| grp_fu_626 |  p1  |   2  |  16  |   32   ||    3    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   92   ||  1.398  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   264  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   439  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   439  |   273  |
+-----------+--------+--------+--------+--------+
