-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_top_convolution_func_2_Pipeline_VITIS_LOOP_81_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mul_ln90_9 : IN STD_LOGIC_VECTOR (4 downto 0);
    input_buf_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_buf_0_0_ce0 : OUT STD_LOGIC;
    input_buf_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    mul_ln90_10 : IN STD_LOGIC_VECTOR (4 downto 0);
    mul_ln90_11 : IN STD_LOGIC_VECTOR (4 downto 0);
    input_buf_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_buf_0_1_ce0 : OUT STD_LOGIC;
    input_buf_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_buf_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_buf_0_2_ce0 : OUT STD_LOGIC;
    input_buf_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_buf_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_buf_1_0_ce0 : OUT STD_LOGIC;
    input_buf_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_buf_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_buf_1_1_ce0 : OUT STD_LOGIC;
    input_buf_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_buf_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_buf_1_2_ce0 : OUT STD_LOGIC;
    input_buf_1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_buf_2_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_buf_2_0_ce0 : OUT STD_LOGIC;
    input_buf_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_buf_2_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_buf_2_1_ce0 : OUT STD_LOGIC;
    input_buf_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_buf_2_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_buf_2_2_ce0 : OUT STD_LOGIC;
    input_buf_2_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    empty_41 : IN STD_LOGIC_VECTOR (1 downto 0);
    sext_ln90_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln90_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln90_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln90_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln90_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln90_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln90_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln90_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln90_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    sum : IN STD_LOGIC_VECTOR (27 downto 0);
    empty : IN STD_LOGIC_VECTOR (4 downto 0);
    i : IN STD_LOGIC_VECTOR (3 downto 0);
    output_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    output_buf_ce0 : OUT STD_LOGIC;
    output_buf_we0 : OUT STD_LOGIC;
    output_buf_d0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of cnn_top_convolution_func_2_Pipeline_VITIS_LOOP_81_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv9_16 : STD_LOGIC_VECTOR (8 downto 0) := "000010110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv11_2B : STD_LOGIC_VECTOR (10 downto 0) := "00000101011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln81_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_36_reg_1808 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln90_14_cast_fu_1111_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_14_cast_reg_1821 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_13_cast_fu_1115_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_13_cast_reg_1826 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_12_cast_fu_1119_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_12_cast_reg_1831 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_11_cast_fu_1123_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_11_cast_reg_1836 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_2_cast_fu_1127_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_2_cast_reg_1841 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_1_cast_fu_1131_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_1_cast_reg_1846 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_17_cast_fu_1135_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_17_cast_reg_1851 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_16_cast_fu_1139_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_16_cast_reg_1856 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_15_cast_fu_1143_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln90_15_cast_reg_1861 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln90_11_cast_fu_1147_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln90_11_cast_reg_1866 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln90_10_cast_fu_1151_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln90_10_cast_reg_1873 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln90_9_cast_fu_1155_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln90_9_cast_reg_1880 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_1_reg_1887 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln89_fu_1178_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln89_reg_1897 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln81_1_fu_1207_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln81_1_reg_1902 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln81_1_reg_1902_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln81_fu_1221_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln81_reg_1915 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln81_reg_1915_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln81_reg_1915_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln81_reg_1915_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln81_reg_1915_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln81_reg_1915_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln81_reg_1915_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1462_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_2325 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_2325_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_1481_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_2330 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_1500_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_2335 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_2335_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1542_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_2345 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_2345_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_1584_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_reg_2355 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_1603_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_reg_2360 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_reg_2360_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln90_1_fu_1663_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln90_5_fu_1668_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln90_7_fu_1673_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1743_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1750_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln90_8_reg_2405 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1736_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1765_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln90_6_reg_2415 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln90_11_fu_1678_p2 : STD_LOGIC_VECTOR (27 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln90_11_fu_1678_p2 : signal is "no";
    signal add_ln90_11_reg_2420 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln94_3_reg_2425 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln95_fu_1711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln95_reg_2430 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln90_1_fu_1253_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln90_2_fu_1271_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln90_3_fu_1289_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln90_6_fu_1330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln90_7_fu_1348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln90_8_fu_1366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln90_11_fu_1413_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln90_12_fu_1431_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln90_13_fu_1449_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln95_fu_1731_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_urem_fu_130 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal select_ln81_fu_1199_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_phi_urem_load : STD_LOGIC_VECTOR (4 downto 0);
    signal j_fu_134 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_buf_0_0_ce0_local : STD_LOGIC;
    signal input_buf_0_0_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_0_1_ce0_local : STD_LOGIC;
    signal input_buf_0_1_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_0_2_ce0_local : STD_LOGIC;
    signal input_buf_0_2_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_1_0_ce0_local : STD_LOGIC;
    signal input_buf_1_0_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_1_1_ce0_local : STD_LOGIC;
    signal input_buf_1_1_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_1_2_ce0_local : STD_LOGIC;
    signal input_buf_1_2_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_2_0_ce0_local : STD_LOGIC;
    signal input_buf_2_0_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_2_1_ce0_local : STD_LOGIC;
    signal input_buf_2_1_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_2_2_ce0_local : STD_LOGIC;
    signal input_buf_2_2_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal output_buf_we0_local : STD_LOGIC;
    signal select_ln95_fu_1717_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal output_buf_ce0_local : STD_LOGIC;
    signal grp_fu_940_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_959_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_978_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_997_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1016_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1035_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1054_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1073_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1092_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln81_1_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln81_fu_1187_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln81_fu_1228_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln81_fu_1228_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln81_fu_1228_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_37_fu_1234_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln90_fu_1244_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_1_fu_1248_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_2_fu_1266_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_3_fu_1284_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln90_12_fu_1305_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln90_12_fu_1305_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln90_12_fu_1305_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_39_fu_1311_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln90_5_fu_1321_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_4_fu_1325_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_12_fu_1343_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_13_fu_1361_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln89_1_fu_1379_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln90_13_fu_1388_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln90_13_fu_1388_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln90_13_fu_1388_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_40_fu_1394_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln90_10_fu_1404_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_14_fu_1408_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_15_fu_1426_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_16_fu_1444_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_940_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_959_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_978_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_1462_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_997_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1016_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1035_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_1481_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1054_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1073_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1092_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_1500_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_1519_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_1519_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1542_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_1561_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_1561_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_1584_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_1603_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_1622_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_1622_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln90_1_fu_1663_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln90_5_fu_1668_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln90_7_fu_1673_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_11_fu_1678_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1757_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln90_7_fu_1682_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1772_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln90_7_fu_1682_p2 : STD_LOGIC_VECTOR (27 downto 0);
    attribute use_dsp48 of add_ln90_7_fu_1682_p2 : signal is "no";
    signal sum_1_fu_1686_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal result_fu_1691_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_1724_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1736_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1743_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1750_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1757_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1765_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1772_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal mul_ln81_fu_1228_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln90_12_fu_1305_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln90_13_fu_1388_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_condition_479 : BOOLEAN;
    signal grp_fu_940_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_940_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_940_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_959_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_959_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_959_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_978_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_978_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_978_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_997_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_997_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_997_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1016_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1016_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1016_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1035_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1035_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1035_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1054_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1054_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1054_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1073_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1073_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1073_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1092_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1092_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1092_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_1462_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_1462_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_1462_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1481_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1481_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1481_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1500_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1500_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1500_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_1519_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_1519_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_1519_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_1542_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_1542_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_1542_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_1561_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_1561_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_1561_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_1584_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_1584_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_1584_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_1603_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_1603_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_1603_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1622_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1622_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1622_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component cnn_top_sparsemux_7_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_top_mul_4ns_6ns_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component cnn_top_mul_5ns_7ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component cnn_top_mul_16s_16s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component cnn_top_mac_muladd_16s_16s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component cnn_top_mac_muladd_16s_16s_28ns_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component cnn_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_7_2_16_1_1_U73 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => input_buf_0_0_q0,
        din1 => input_buf_0_1_q0,
        din2 => input_buf_0_2_q0,
        def => grp_fu_940_p7,
        sel => trunc_ln81_1_reg_1902_pp0_iter1_reg,
        dout => grp_fu_940_p9);

    sparsemux_7_2_16_1_1_U74 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => input_buf_1_0_q0,
        din1 => input_buf_1_1_q0,
        din2 => input_buf_1_2_q0,
        def => grp_fu_959_p7,
        sel => trunc_ln81_1_reg_1902_pp0_iter1_reg,
        dout => grp_fu_959_p9);

    sparsemux_7_2_16_1_1_U75 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => input_buf_2_0_q0,
        din1 => input_buf_2_1_q0,
        din2 => input_buf_2_2_q0,
        def => grp_fu_978_p7,
        sel => trunc_ln81_1_reg_1902_pp0_iter1_reg,
        dout => grp_fu_978_p9);

    sparsemux_7_2_16_1_1_U76 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => input_buf_0_0_q0,
        din1 => input_buf_0_1_q0,
        din2 => input_buf_0_2_q0,
        def => grp_fu_997_p7,
        sel => trunc_ln81_1_reg_1902_pp0_iter1_reg,
        dout => grp_fu_997_p9);

    sparsemux_7_2_16_1_1_U77 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => input_buf_1_0_q0,
        din1 => input_buf_1_1_q0,
        din2 => input_buf_1_2_q0,
        def => grp_fu_1016_p7,
        sel => trunc_ln81_1_reg_1902_pp0_iter1_reg,
        dout => grp_fu_1016_p9);

    sparsemux_7_2_16_1_1_U78 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => input_buf_2_0_q0,
        din1 => input_buf_2_1_q0,
        din2 => input_buf_2_2_q0,
        def => grp_fu_1035_p7,
        sel => trunc_ln81_1_reg_1902_pp0_iter1_reg,
        dout => grp_fu_1035_p9);

    sparsemux_7_2_16_1_1_U79 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => input_buf_0_0_q0,
        din1 => input_buf_0_1_q0,
        din2 => input_buf_0_2_q0,
        def => grp_fu_1054_p7,
        sel => trunc_ln81_1_reg_1902_pp0_iter1_reg,
        dout => grp_fu_1054_p9);

    sparsemux_7_2_16_1_1_U80 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => input_buf_1_0_q0,
        din1 => input_buf_1_1_q0,
        din2 => input_buf_1_2_q0,
        def => grp_fu_1073_p7,
        sel => trunc_ln81_1_reg_1902_pp0_iter1_reg,
        dout => grp_fu_1073_p9);

    sparsemux_7_2_16_1_1_U81 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => input_buf_2_0_q0,
        din1 => input_buf_2_1_q0,
        din2 => input_buf_2_2_q0,
        def => grp_fu_1092_p7,
        sel => trunc_ln81_1_reg_1902_pp0_iter1_reg,
        dout => grp_fu_1092_p9);

    mul_4ns_6ns_9_1_1_U82 : component cnn_top_mul_4ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => mul_ln81_fu_1228_p0,
        din1 => mul_ln81_fu_1228_p1,
        dout => mul_ln81_fu_1228_p2);

    mul_5ns_7ns_11_1_1_U83 : component cnn_top_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln90_12_fu_1305_p0,
        din1 => mul_ln90_12_fu_1305_p1,
        dout => mul_ln90_12_fu_1305_p2);

    mul_5ns_7ns_11_1_1_U84 : component cnn_top_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln90_13_fu_1388_p0,
        din1 => mul_ln90_13_fu_1388_p1,
        dout => mul_ln90_13_fu_1388_p2);

    sparsemux_7_2_16_1_1_U85 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_940_p9,
        din1 => grp_fu_959_p9,
        din2 => grp_fu_978_p9,
        def => tmp_3_fu_1462_p7,
        sel => empty_41,
        dout => tmp_3_fu_1462_p9);

    sparsemux_7_2_16_1_1_U86 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_997_p9,
        din1 => grp_fu_1016_p9,
        din2 => grp_fu_1035_p9,
        def => tmp_7_fu_1481_p7,
        sel => empty_41,
        dout => tmp_7_fu_1481_p9);

    sparsemux_7_2_16_1_1_U87 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1054_p9,
        din1 => grp_fu_1073_p9,
        din2 => grp_fu_1092_p9,
        def => tmp_10_fu_1500_p7,
        sel => empty_41,
        dout => tmp_10_fu_1500_p9);

    sparsemux_7_2_16_1_1_U88 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_940_p9,
        din1 => grp_fu_959_p9,
        din2 => grp_fu_978_p9,
        def => tmp_14_fu_1519_p7,
        sel => empty_41,
        dout => tmp_14_fu_1519_p9);

    sparsemux_7_2_16_1_1_U89 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_997_p9,
        din1 => grp_fu_1016_p9,
        din2 => grp_fu_1035_p9,
        def => tmp_18_fu_1542_p7,
        sel => empty_41,
        dout => tmp_18_fu_1542_p9);

    sparsemux_7_2_16_1_1_U90 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1054_p9,
        din1 => grp_fu_1073_p9,
        din2 => grp_fu_1092_p9,
        def => tmp_22_fu_1561_p7,
        sel => empty_41,
        dout => tmp_22_fu_1561_p9);

    sparsemux_7_2_16_1_1_U91 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_940_p9,
        din1 => grp_fu_959_p9,
        din2 => grp_fu_978_p9,
        def => tmp_26_fu_1584_p7,
        sel => empty_41,
        dout => tmp_26_fu_1584_p9);

    sparsemux_7_2_16_1_1_U92 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_997_p9,
        din1 => grp_fu_1016_p9,
        din2 => grp_fu_1035_p9,
        def => tmp_30_fu_1603_p7,
        sel => empty_41,
        dout => tmp_30_fu_1603_p9);

    sparsemux_7_2_16_1_1_U93 : component cnn_top_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1054_p9,
        din1 => grp_fu_1073_p9,
        din2 => grp_fu_1092_p9,
        def => tmp_34_fu_1622_p7,
        sel => empty_41,
        dout => tmp_34_fu_1622_p9);

    mul_16s_16s_28_1_1_U94 : component cnn_top_mul_16s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => tmp_30_reg_2360_pp0_iter3_reg,
        din1 => mul_ln90_1_fu_1663_p1,
        dout => mul_ln90_1_fu_1663_p2);

    mul_16s_16s_28_1_1_U95 : component cnn_top_mul_16s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => tmp_10_reg_2335_pp0_iter3_reg,
        din1 => mul_ln90_5_fu_1668_p1,
        dout => mul_ln90_5_fu_1668_p2);

    mul_16s_16s_28_1_1_U96 : component cnn_top_mul_16s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => tmp_18_reg_2345_pp0_iter3_reg,
        din1 => mul_ln90_7_fu_1673_p1,
        dout => mul_ln90_7_fu_1673_p2);

    mac_muladd_16s_16s_28s_28_4_1_U97 : component cnn_top_mac_muladd_16s_16s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_34_fu_1622_p9,
        din1 => grp_fu_1736_p1,
        din2 => mul_ln90_1_fu_1663_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1736_p3);

    mac_muladd_16s_16s_28s_28_4_1_U98 : component cnn_top_mac_muladd_16s_16s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_14_fu_1519_p9,
        din1 => grp_fu_1743_p1,
        din2 => mul_ln90_5_fu_1668_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1743_p3);

    mac_muladd_16s_16s_28s_28_4_1_U99 : component cnn_top_mac_muladd_16s_16s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_22_fu_1561_p9,
        din1 => grp_fu_1750_p1,
        din2 => mul_ln90_7_fu_1673_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1750_p3);

    mac_muladd_16s_16s_28ns_28_4_1_U100 : component cnn_top_mac_muladd_16s_16s_28ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_26_reg_2355,
        din1 => grp_fu_1757_p1,
        din2 => grp_fu_1736_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1757_p3);

    mac_muladd_16s_16s_28ns_28_4_1_U101 : component cnn_top_mac_muladd_16s_16s_28ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_7_reg_2330,
        din1 => grp_fu_1765_p1,
        din2 => grp_fu_1743_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1765_p3);

    mac_muladd_16s_16s_28ns_28_4_1_U102 : component cnn_top_mac_muladd_16s_16s_28ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_3_reg_2325_pp0_iter3_reg,
        din1 => grp_fu_1772_p1,
        din2 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1772_p3);

    flow_control_loop_pipe_sequential_init_U : component cnn_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    j_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln81_fu_1172_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_134 <= add_ln89_fu_1178_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_134 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    phi_urem_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln81_fu_1172_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    phi_urem_fu_130 <= select_ln81_fu_1199_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    phi_urem_fu_130 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln89_reg_1897 <= add_ln89_fu_1178_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                j_1_reg_1887 <= ap_sig_allocacmp_j_1;
                    mul_ln90_10_cast_reg_1873(4 downto 0) <= mul_ln90_10_cast_fu_1151_p1(4 downto 0);
                    mul_ln90_11_cast_reg_1866(4 downto 0) <= mul_ln90_11_cast_fu_1147_p1(4 downto 0);
                    mul_ln90_9_cast_reg_1880(4 downto 0) <= mul_ln90_9_cast_fu_1155_p1(4 downto 0);
                sext_ln90_11_cast_reg_1836 <= sext_ln90_11_cast_fu_1123_p1;
                sext_ln90_12_cast_reg_1831 <= sext_ln90_12_cast_fu_1119_p1;
                sext_ln90_13_cast_reg_1826 <= sext_ln90_13_cast_fu_1115_p1;
                sext_ln90_14_cast_reg_1821 <= sext_ln90_14_cast_fu_1111_p1;
                sext_ln90_15_cast_reg_1861 <= sext_ln90_15_cast_fu_1143_p1;
                sext_ln90_16_cast_reg_1856 <= sext_ln90_16_cast_fu_1139_p1;
                sext_ln90_17_cast_reg_1851 <= sext_ln90_17_cast_fu_1135_p1;
                sext_ln90_1_cast_reg_1846 <= sext_ln90_1_cast_fu_1131_p1;
                sext_ln90_2_cast_reg_1841 <= sext_ln90_2_cast_fu_1127_p1;
                trunc_ln81_1_reg_1902 <= trunc_ln81_1_fu_1207_p1;
                trunc_ln81_1_reg_1902_pp0_iter1_reg <= trunc_ln81_1_reg_1902;
                trunc_ln81_reg_1915 <= trunc_ln81_fu_1221_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln90_11_reg_2420 <= add_ln90_11_fu_1678_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                icmp_ln95_reg_2430 <= icmp_ln95_fu_1711_p2;
                tmp_10_reg_2335 <= tmp_10_fu_1500_p9;
                tmp_10_reg_2335_pp0_iter3_reg <= tmp_10_reg_2335;
                tmp_18_reg_2345 <= tmp_18_fu_1542_p9;
                tmp_18_reg_2345_pp0_iter3_reg <= tmp_18_reg_2345;
                tmp_26_reg_2355 <= tmp_26_fu_1584_p9;
                tmp_30_reg_2360 <= tmp_30_fu_1603_p9;
                tmp_30_reg_2360_pp0_iter3_reg <= tmp_30_reg_2360;
                tmp_3_reg_2325 <= tmp_3_fu_1462_p9;
                tmp_3_reg_2325_pp0_iter3_reg <= tmp_3_reg_2325;
                tmp_7_reg_2330 <= tmp_7_fu_1481_p9;
                trunc_ln81_reg_1915_pp0_iter2_reg <= trunc_ln81_reg_1915;
                trunc_ln81_reg_1915_pp0_iter3_reg <= trunc_ln81_reg_1915_pp0_iter2_reg;
                trunc_ln81_reg_1915_pp0_iter4_reg <= trunc_ln81_reg_1915_pp0_iter3_reg;
                trunc_ln81_reg_1915_pp0_iter5_reg <= trunc_ln81_reg_1915_pp0_iter4_reg;
                trunc_ln81_reg_1915_pp0_iter6_reg <= trunc_ln81_reg_1915_pp0_iter5_reg;
                trunc_ln81_reg_1915_pp0_iter7_reg <= trunc_ln81_reg_1915_pp0_iter6_reg;
                trunc_ln94_3_reg_2425 <= sum_1_fu_1686_p2(26 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                add_ln90_6_reg_2415 <= grp_fu_1765_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                add_ln90_8_reg_2405 <= grp_fu_1750_p3;
            end if;
        end if;
    end process;
    mul_ln90_11_cast_reg_1866(5) <= '0';
    mul_ln90_10_cast_reg_1873(5) <= '0';
    mul_ln90_9_cast_reg_1880(5) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln81_fu_1187_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_phi_urem_load) + unsigned(ap_const_lv5_1));
    add_ln89_1_fu_1379_p2 <= std_logic_vector(unsigned(j_1_reg_1887) + unsigned(ap_const_lv5_2));
    add_ln89_fu_1178_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_1) + unsigned(ap_const_lv5_1));
    add_ln90_11_fu_1678_p0 <= grp_fu_1757_p3;
    add_ln90_11_fu_1678_p2 <= std_logic_vector(signed(add_ln90_11_fu_1678_p0) + signed(add_ln90_8_reg_2405));
    add_ln90_12_fu_1343_p2 <= std_logic_vector(unsigned(mul_ln90_10_cast_reg_1873) + unsigned(zext_ln90_5_fu_1321_p1));
    add_ln90_13_fu_1361_p2 <= std_logic_vector(unsigned(mul_ln90_11_cast_reg_1866) + unsigned(zext_ln90_5_fu_1321_p1));
    add_ln90_14_fu_1408_p2 <= std_logic_vector(unsigned(mul_ln90_9_cast_reg_1880) + unsigned(zext_ln90_10_fu_1404_p1));
    add_ln90_15_fu_1426_p2 <= std_logic_vector(unsigned(mul_ln90_10_cast_reg_1873) + unsigned(zext_ln90_10_fu_1404_p1));
    add_ln90_16_fu_1444_p2 <= std_logic_vector(unsigned(mul_ln90_11_cast_reg_1866) + unsigned(zext_ln90_10_fu_1404_p1));
    add_ln90_1_fu_1248_p2 <= std_logic_vector(unsigned(mul_ln90_9_cast_reg_1880) + unsigned(zext_ln90_fu_1244_p1));
    add_ln90_2_fu_1266_p2 <= std_logic_vector(unsigned(mul_ln90_10_cast_reg_1873) + unsigned(zext_ln90_fu_1244_p1));
    add_ln90_3_fu_1284_p2 <= std_logic_vector(unsigned(mul_ln90_11_cast_reg_1866) + unsigned(zext_ln90_fu_1244_p1));
    add_ln90_4_fu_1325_p2 <= std_logic_vector(unsigned(mul_ln90_9_cast_reg_1880) + unsigned(zext_ln90_5_fu_1321_p1));
    add_ln90_7_fu_1682_p1 <= grp_fu_1772_p3;
    add_ln90_7_fu_1682_p2 <= std_logic_vector(signed(add_ln90_6_reg_2415) + signed(add_ln90_7_fu_1682_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_479_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_479 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln81_fu_1172_p2)
    begin
        if (((icmp_ln81_fu_1172_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_134)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_1 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_j_1 <= j_fu_134;
        end if; 
    end process;


    ap_sig_allocacmp_phi_urem_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, phi_urem_fu_130, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_phi_urem_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_phi_urem_load <= phi_urem_fu_130;
        end if; 
    end process;

    grp_fu_1016_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_1035_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_1054_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_1073_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_1092_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_1736_p1 <= sext_ln90_17_cast_reg_1851(16 - 1 downto 0);
    grp_fu_1743_p1 <= sext_ln90_12_cast_reg_1831(16 - 1 downto 0);
    grp_fu_1750_p1 <= sext_ln90_14_cast_reg_1821(16 - 1 downto 0);
    grp_fu_1757_p1 <= sext_ln90_15_cast_reg_1861(16 - 1 downto 0);
    grp_fu_1765_p1 <= sext_ln90_2_cast_reg_1841(16 - 1 downto 0);
    grp_fu_1772_p1 <= sext_ln90_1_cast_reg_1846(16 - 1 downto 0);
    grp_fu_940_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_959_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_978_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_997_p7 <= "XXXXXXXXXXXXXXXX";
    icmp_ln81_1_fu_1193_p2 <= "1" when (ap_sig_allocacmp_phi_urem_load = ap_const_lv5_2) else "0";
    icmp_ln81_fu_1172_p2 <= "1" when (ap_sig_allocacmp_j_1 = ap_const_lv5_10) else "0";
    icmp_ln95_fu_1711_p2 <= "1" when (signed(result_fu_1691_p4) > signed(ap_const_lv16_0)) else "0";
    input_buf_0_0_address0 <= input_buf_0_0_address0_local;

    input_buf_0_0_address0_local_assign_proc : process(tmp_36_reg_1808, trunc_ln81_1_reg_1902, zext_ln90_1_fu_1253_p1, zext_ln90_2_fu_1271_p1, zext_ln90_3_fu_1289_p1, zext_ln90_6_fu_1330_p1, zext_ln90_7_fu_1348_p1, zext_ln90_8_fu_1366_p1, zext_ln90_11_fu_1413_p1, zext_ln90_12_fu_1431_p1, zext_ln90_13_fu_1449_p1, ap_condition_479)
    begin
        if ((ap_const_boolean_1 = ap_condition_479)) then
            if (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_0_0_address0_local <= zext_ln90_13_fu_1449_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_0_0_address0_local <= zext_ln90_8_fu_1366_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_0_0_address0_local <= zext_ln90_3_fu_1289_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_0_0_address0_local <= zext_ln90_12_fu_1431_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_0_0_address0_local <= zext_ln90_7_fu_1348_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_0_0_address0_local <= zext_ln90_2_fu_1271_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_0_0_address0_local <= zext_ln90_11_fu_1413_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_0_0_address0_local <= zext_ln90_6_fu_1330_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_0_0_address0_local <= zext_ln90_1_fu_1253_p1(6 - 1 downto 0);
            else 
                input_buf_0_0_address0_local <= "XXXXXX";
            end if;
        else 
            input_buf_0_0_address0_local <= "XXXXXX";
        end if; 
    end process;

    input_buf_0_0_ce0 <= input_buf_0_0_ce0_local;

    input_buf_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, tmp_36_reg_1808, trunc_ln81_1_reg_1902)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) 
    and (tmp_36_reg_1808 = ap_const_lv2_0)))) then 
            input_buf_0_0_ce0_local <= ap_const_logic_1;
        else 
            input_buf_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_buf_0_1_address0 <= input_buf_0_1_address0_local;

    input_buf_0_1_address0_local_assign_proc : process(tmp_36_reg_1808, trunc_ln81_1_reg_1902, zext_ln90_1_fu_1253_p1, zext_ln90_2_fu_1271_p1, zext_ln90_3_fu_1289_p1, zext_ln90_6_fu_1330_p1, zext_ln90_7_fu_1348_p1, zext_ln90_8_fu_1366_p1, zext_ln90_11_fu_1413_p1, zext_ln90_12_fu_1431_p1, zext_ln90_13_fu_1449_p1, ap_condition_479)
    begin
        if ((ap_const_boolean_1 = ap_condition_479)) then
            if (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_0_1_address0_local <= zext_ln90_13_fu_1449_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_0_1_address0_local <= zext_ln90_8_fu_1366_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_0_1_address0_local <= zext_ln90_3_fu_1289_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_0_1_address0_local <= zext_ln90_12_fu_1431_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_0_1_address0_local <= zext_ln90_7_fu_1348_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_0_1_address0_local <= zext_ln90_2_fu_1271_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_0_1_address0_local <= zext_ln90_11_fu_1413_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_0_1_address0_local <= zext_ln90_6_fu_1330_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_0_1_address0_local <= zext_ln90_1_fu_1253_p1(6 - 1 downto 0);
            else 
                input_buf_0_1_address0_local <= "XXXXXX";
            end if;
        else 
            input_buf_0_1_address0_local <= "XXXXXX";
        end if; 
    end process;

    input_buf_0_1_ce0 <= input_buf_0_1_ce0_local;

    input_buf_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, tmp_36_reg_1808, trunc_ln81_1_reg_1902)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) 
    and (tmp_36_reg_1808 = ap_const_lv2_0)))) then 
            input_buf_0_1_ce0_local <= ap_const_logic_1;
        else 
            input_buf_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_buf_0_2_address0 <= input_buf_0_2_address0_local;

    input_buf_0_2_address0_local_assign_proc : process(tmp_36_reg_1808, trunc_ln81_1_reg_1902, zext_ln90_1_fu_1253_p1, zext_ln90_2_fu_1271_p1, zext_ln90_3_fu_1289_p1, zext_ln90_6_fu_1330_p1, zext_ln90_7_fu_1348_p1, zext_ln90_8_fu_1366_p1, zext_ln90_11_fu_1413_p1, zext_ln90_12_fu_1431_p1, zext_ln90_13_fu_1449_p1, ap_condition_479)
    begin
        if ((ap_const_boolean_1 = ap_condition_479)) then
            if (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_0_2_address0_local <= zext_ln90_13_fu_1449_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_0_2_address0_local <= zext_ln90_8_fu_1366_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_0_2_address0_local <= zext_ln90_3_fu_1289_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_0_2_address0_local <= zext_ln90_12_fu_1431_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_0_2_address0_local <= zext_ln90_7_fu_1348_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_0_2_address0_local <= zext_ln90_2_fu_1271_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_0_2_address0_local <= zext_ln90_11_fu_1413_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_0_2_address0_local <= zext_ln90_6_fu_1330_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_0_2_address0_local <= zext_ln90_1_fu_1253_p1(6 - 1 downto 0);
            else 
                input_buf_0_2_address0_local <= "XXXXXX";
            end if;
        else 
            input_buf_0_2_address0_local <= "XXXXXX";
        end if; 
    end process;

    input_buf_0_2_ce0 <= input_buf_0_2_ce0_local;

    input_buf_0_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, tmp_36_reg_1808, trunc_ln81_1_reg_1902)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) 
    and (tmp_36_reg_1808 = ap_const_lv2_0)))) then 
            input_buf_0_2_ce0_local <= ap_const_logic_1;
        else 
            input_buf_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_buf_1_0_address0 <= input_buf_1_0_address0_local;

    input_buf_1_0_address0_local_assign_proc : process(tmp_36_reg_1808, trunc_ln81_1_reg_1902, zext_ln90_1_fu_1253_p1, zext_ln90_2_fu_1271_p1, zext_ln90_3_fu_1289_p1, zext_ln90_6_fu_1330_p1, zext_ln90_7_fu_1348_p1, zext_ln90_8_fu_1366_p1, zext_ln90_11_fu_1413_p1, zext_ln90_12_fu_1431_p1, zext_ln90_13_fu_1449_p1, ap_condition_479)
    begin
        if ((ap_const_boolean_1 = ap_condition_479)) then
            if (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_1_0_address0_local <= zext_ln90_13_fu_1449_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_1_0_address0_local <= zext_ln90_8_fu_1366_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_1_0_address0_local <= zext_ln90_3_fu_1289_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_1_0_address0_local <= zext_ln90_12_fu_1431_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_1_0_address0_local <= zext_ln90_7_fu_1348_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_1_0_address0_local <= zext_ln90_2_fu_1271_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_1_0_address0_local <= zext_ln90_11_fu_1413_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_1_0_address0_local <= zext_ln90_6_fu_1330_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_1_0_address0_local <= zext_ln90_1_fu_1253_p1(6 - 1 downto 0);
            else 
                input_buf_1_0_address0_local <= "XXXXXX";
            end if;
        else 
            input_buf_1_0_address0_local <= "XXXXXX";
        end if; 
    end process;

    input_buf_1_0_ce0 <= input_buf_1_0_ce0_local;

    input_buf_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, tmp_36_reg_1808, trunc_ln81_1_reg_1902)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) 
    and (tmp_36_reg_1808 = ap_const_lv2_0)))) then 
            input_buf_1_0_ce0_local <= ap_const_logic_1;
        else 
            input_buf_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_buf_1_1_address0 <= input_buf_1_1_address0_local;

    input_buf_1_1_address0_local_assign_proc : process(tmp_36_reg_1808, trunc_ln81_1_reg_1902, zext_ln90_1_fu_1253_p1, zext_ln90_2_fu_1271_p1, zext_ln90_3_fu_1289_p1, zext_ln90_6_fu_1330_p1, zext_ln90_7_fu_1348_p1, zext_ln90_8_fu_1366_p1, zext_ln90_11_fu_1413_p1, zext_ln90_12_fu_1431_p1, zext_ln90_13_fu_1449_p1, ap_condition_479)
    begin
        if ((ap_const_boolean_1 = ap_condition_479)) then
            if (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_1_1_address0_local <= zext_ln90_13_fu_1449_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_1_1_address0_local <= zext_ln90_8_fu_1366_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_1_1_address0_local <= zext_ln90_3_fu_1289_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_1_1_address0_local <= zext_ln90_12_fu_1431_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_1_1_address0_local <= zext_ln90_7_fu_1348_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_1_1_address0_local <= zext_ln90_2_fu_1271_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_1_1_address0_local <= zext_ln90_11_fu_1413_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_1_1_address0_local <= zext_ln90_6_fu_1330_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_1_1_address0_local <= zext_ln90_1_fu_1253_p1(6 - 1 downto 0);
            else 
                input_buf_1_1_address0_local <= "XXXXXX";
            end if;
        else 
            input_buf_1_1_address0_local <= "XXXXXX";
        end if; 
    end process;

    input_buf_1_1_ce0 <= input_buf_1_1_ce0_local;

    input_buf_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, tmp_36_reg_1808, trunc_ln81_1_reg_1902)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) 
    and (tmp_36_reg_1808 = ap_const_lv2_0)))) then 
            input_buf_1_1_ce0_local <= ap_const_logic_1;
        else 
            input_buf_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_buf_1_2_address0 <= input_buf_1_2_address0_local;

    input_buf_1_2_address0_local_assign_proc : process(tmp_36_reg_1808, trunc_ln81_1_reg_1902, zext_ln90_1_fu_1253_p1, zext_ln90_2_fu_1271_p1, zext_ln90_3_fu_1289_p1, zext_ln90_6_fu_1330_p1, zext_ln90_7_fu_1348_p1, zext_ln90_8_fu_1366_p1, zext_ln90_11_fu_1413_p1, zext_ln90_12_fu_1431_p1, zext_ln90_13_fu_1449_p1, ap_condition_479)
    begin
        if ((ap_const_boolean_1 = ap_condition_479)) then
            if (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_1_2_address0_local <= zext_ln90_13_fu_1449_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_1_2_address0_local <= zext_ln90_8_fu_1366_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_1_2_address0_local <= zext_ln90_3_fu_1289_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_1_2_address0_local <= zext_ln90_12_fu_1431_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_1_2_address0_local <= zext_ln90_7_fu_1348_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_1_2_address0_local <= zext_ln90_2_fu_1271_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_1_2_address0_local <= zext_ln90_11_fu_1413_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_1_2_address0_local <= zext_ln90_6_fu_1330_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_1_2_address0_local <= zext_ln90_1_fu_1253_p1(6 - 1 downto 0);
            else 
                input_buf_1_2_address0_local <= "XXXXXX";
            end if;
        else 
            input_buf_1_2_address0_local <= "XXXXXX";
        end if; 
    end process;

    input_buf_1_2_ce0 <= input_buf_1_2_ce0_local;

    input_buf_1_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, tmp_36_reg_1808, trunc_ln81_1_reg_1902)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) 
    and (tmp_36_reg_1808 = ap_const_lv2_0)))) then 
            input_buf_1_2_ce0_local <= ap_const_logic_1;
        else 
            input_buf_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_buf_2_0_address0 <= input_buf_2_0_address0_local;

    input_buf_2_0_address0_local_assign_proc : process(tmp_36_reg_1808, trunc_ln81_1_reg_1902, zext_ln90_1_fu_1253_p1, zext_ln90_2_fu_1271_p1, zext_ln90_3_fu_1289_p1, zext_ln90_6_fu_1330_p1, zext_ln90_7_fu_1348_p1, zext_ln90_8_fu_1366_p1, zext_ln90_11_fu_1413_p1, zext_ln90_12_fu_1431_p1, zext_ln90_13_fu_1449_p1, ap_condition_479)
    begin
        if ((ap_const_boolean_1 = ap_condition_479)) then
            if (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_2_0_address0_local <= zext_ln90_13_fu_1449_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_2_0_address0_local <= zext_ln90_8_fu_1366_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_2_0_address0_local <= zext_ln90_3_fu_1289_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_2_0_address0_local <= zext_ln90_12_fu_1431_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_2_0_address0_local <= zext_ln90_7_fu_1348_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_2_0_address0_local <= zext_ln90_2_fu_1271_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_2_0_address0_local <= zext_ln90_11_fu_1413_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_2_0_address0_local <= zext_ln90_6_fu_1330_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_2_0_address0_local <= zext_ln90_1_fu_1253_p1(6 - 1 downto 0);
            else 
                input_buf_2_0_address0_local <= "XXXXXX";
            end if;
        else 
            input_buf_2_0_address0_local <= "XXXXXX";
        end if; 
    end process;

    input_buf_2_0_ce0 <= input_buf_2_0_ce0_local;

    input_buf_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, tmp_36_reg_1808, trunc_ln81_1_reg_1902)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) 
    and (tmp_36_reg_1808 = ap_const_lv2_0)))) then 
            input_buf_2_0_ce0_local <= ap_const_logic_1;
        else 
            input_buf_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_buf_2_1_address0 <= input_buf_2_1_address0_local;

    input_buf_2_1_address0_local_assign_proc : process(tmp_36_reg_1808, trunc_ln81_1_reg_1902, zext_ln90_1_fu_1253_p1, zext_ln90_2_fu_1271_p1, zext_ln90_3_fu_1289_p1, zext_ln90_6_fu_1330_p1, zext_ln90_7_fu_1348_p1, zext_ln90_8_fu_1366_p1, zext_ln90_11_fu_1413_p1, zext_ln90_12_fu_1431_p1, zext_ln90_13_fu_1449_p1, ap_condition_479)
    begin
        if ((ap_const_boolean_1 = ap_condition_479)) then
            if (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_2_1_address0_local <= zext_ln90_13_fu_1449_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_2_1_address0_local <= zext_ln90_8_fu_1366_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_2_1_address0_local <= zext_ln90_3_fu_1289_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_2_1_address0_local <= zext_ln90_12_fu_1431_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_2_1_address0_local <= zext_ln90_7_fu_1348_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_2_1_address0_local <= zext_ln90_2_fu_1271_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_2_1_address0_local <= zext_ln90_11_fu_1413_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_2_1_address0_local <= zext_ln90_6_fu_1330_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_2_1_address0_local <= zext_ln90_1_fu_1253_p1(6 - 1 downto 0);
            else 
                input_buf_2_1_address0_local <= "XXXXXX";
            end if;
        else 
            input_buf_2_1_address0_local <= "XXXXXX";
        end if; 
    end process;

    input_buf_2_1_ce0 <= input_buf_2_1_ce0_local;

    input_buf_2_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, tmp_36_reg_1808, trunc_ln81_1_reg_1902)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) 
    and (tmp_36_reg_1808 = ap_const_lv2_0)))) then 
            input_buf_2_1_ce0_local <= ap_const_logic_1;
        else 
            input_buf_2_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_buf_2_2_address0 <= input_buf_2_2_address0_local;

    input_buf_2_2_address0_local_assign_proc : process(tmp_36_reg_1808, trunc_ln81_1_reg_1902, zext_ln90_1_fu_1253_p1, zext_ln90_2_fu_1271_p1, zext_ln90_3_fu_1289_p1, zext_ln90_6_fu_1330_p1, zext_ln90_7_fu_1348_p1, zext_ln90_8_fu_1366_p1, zext_ln90_11_fu_1413_p1, zext_ln90_12_fu_1431_p1, zext_ln90_13_fu_1449_p1, ap_condition_479)
    begin
        if ((ap_const_boolean_1 = ap_condition_479)) then
            if (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_2_2_address0_local <= zext_ln90_13_fu_1449_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_2_2_address0_local <= zext_ln90_8_fu_1366_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_0))) then 
                input_buf_2_2_address0_local <= zext_ln90_3_fu_1289_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_2_2_address0_local <= zext_ln90_12_fu_1431_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_2_2_address0_local <= zext_ln90_7_fu_1348_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_1))) then 
                input_buf_2_2_address0_local <= zext_ln90_2_fu_1271_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_2_2_address0_local <= zext_ln90_11_fu_1413_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_2_2_address0_local <= zext_ln90_6_fu_1330_p1(6 - 1 downto 0);
            elsif (((trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (tmp_36_reg_1808 = ap_const_lv2_2))) then 
                input_buf_2_2_address0_local <= zext_ln90_1_fu_1253_p1(6 - 1 downto 0);
            else 
                input_buf_2_2_address0_local <= "XXXXXX";
            end if;
        else 
            input_buf_2_2_address0_local <= "XXXXXX";
        end if; 
    end process;

    input_buf_2_2_ce0 <= input_buf_2_2_ce0_local;

    input_buf_2_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, tmp_36_reg_1808, trunc_ln81_1_reg_1902)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_36_reg_1808 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln81_1_reg_1902 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) 
    and (tmp_36_reg_1808 = ap_const_lv2_0)))) then 
            input_buf_2_2_ce0_local <= ap_const_logic_1;
        else 
            input_buf_2_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln81_fu_1228_p0 <= mul_ln81_fu_1228_p00(4 - 1 downto 0);
    mul_ln81_fu_1228_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln81_fu_1221_p1),9));
    mul_ln81_fu_1228_p1 <= ap_const_lv9_16(6 - 1 downto 0);
    mul_ln90_10_cast_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln90_10),6));
    mul_ln90_11_cast_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln90_11),6));
    mul_ln90_12_fu_1305_p0 <= mul_ln90_12_fu_1305_p00(5 - 1 downto 0);
    mul_ln90_12_fu_1305_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_reg_1897),11));
    mul_ln90_12_fu_1305_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln90_13_fu_1388_p0 <= mul_ln90_13_fu_1388_p00(5 - 1 downto 0);
    mul_ln90_13_fu_1388_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_1_fu_1379_p2),11));
    mul_ln90_13_fu_1388_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln90_1_fu_1663_p1 <= sext_ln90_16_cast_reg_1856(16 - 1 downto 0);
    mul_ln90_5_fu_1668_p1 <= sext_ln90_11_cast_reg_1836(16 - 1 downto 0);
    mul_ln90_7_fu_1673_p1 <= sext_ln90_13_cast_reg_1826(16 - 1 downto 0);
    mul_ln90_9_cast_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln90_9),6));
    output_buf_address0 <= zext_ln95_fu_1731_p1(13 - 1 downto 0);
    output_buf_ce0 <= output_buf_ce0_local;

    output_buf_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            output_buf_ce0_local <= ap_const_logic_1;
        else 
            output_buf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    output_buf_d0 <= select_ln95_fu_1717_p3;
    output_buf_we0 <= output_buf_we0_local;

    output_buf_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            output_buf_we0_local <= ap_const_logic_1;
        else 
            output_buf_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    result_fu_1691_p4 <= sum_1_fu_1686_p2(27 downto 12);
    select_ln81_fu_1199_p3 <= 
        ap_const_lv5_0 when (icmp_ln81_1_fu_1193_p2(0) = '1') else 
        add_ln81_fu_1187_p2;
    select_ln95_fu_1717_p3 <= 
        trunc_ln94_3_reg_2425 when (icmp_ln95_reg_2430(0) = '1') else 
        ap_const_lv15_0;
        sext_ln90_11_cast_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln90_11),28));

        sext_ln90_12_cast_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln90_12),28));

        sext_ln90_13_cast_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln90_13),28));

        sext_ln90_14_cast_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln90_14),28));

        sext_ln90_15_cast_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln90_15),28));

        sext_ln90_16_cast_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln90_16),28));

        sext_ln90_17_cast_fu_1135_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln90_17),28));

        sext_ln90_1_cast_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln90_1),28));

        sext_ln90_2_cast_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln90_2),28));

    sum_1_fu_1686_p2 <= std_logic_vector(unsigned(add_ln90_11_reg_2420) + unsigned(add_ln90_7_fu_1682_p2));
    tmp_10_fu_1500_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_14_fu_1519_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_18_fu_1542_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_22_fu_1561_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_26_fu_1584_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_30_fu_1603_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_34_fu_1622_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_36_reg_1808 <= empty_41;
    tmp_37_fu_1234_p4 <= mul_ln81_fu_1228_p2(8 downto 6);
    tmp_38_fu_1724_p4 <= ((empty & i) & trunc_ln81_reg_1915_pp0_iter7_reg);
    tmp_39_fu_1311_p4 <= mul_ln90_12_fu_1305_p2(10 downto 7);
    tmp_3_fu_1462_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_40_fu_1394_p4 <= mul_ln90_13_fu_1388_p2(10 downto 7);
    tmp_7_fu_1481_p7 <= "XXXXXXXXXXXXXXXX";
    trunc_ln81_1_fu_1207_p1 <= ap_sig_allocacmp_phi_urem_load(2 - 1 downto 0);
    trunc_ln81_fu_1221_p1 <= j_1_reg_1887(4 - 1 downto 0);
    zext_ln90_10_fu_1404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_1394_p4),6));
    zext_ln90_11_fu_1413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_14_fu_1408_p2),32));
    zext_ln90_12_fu_1431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_15_fu_1426_p2),32));
    zext_ln90_13_fu_1449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_16_fu_1444_p2),32));
    zext_ln90_1_fu_1253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_1_fu_1248_p2),32));
    zext_ln90_2_fu_1271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_2_fu_1266_p2),32));
    zext_ln90_3_fu_1289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_3_fu_1284_p2),32));
    zext_ln90_5_fu_1321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_1311_p4),6));
    zext_ln90_6_fu_1330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_4_fu_1325_p2),32));
    zext_ln90_7_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_12_fu_1343_p2),32));
    zext_ln90_8_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_13_fu_1361_p2),32));
    zext_ln90_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_1234_p4),6));
    zext_ln95_fu_1731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_1724_p4),32));
end behav;
