EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 6900 2900 2400 2050
U 607CBD48
F0 "FPGA" 50
F1 "FPGA.sch" 50
F2 "JTAGEN" I L 6900 3000 50 
F3 "TMS" I L 6900 3100 50 
F4 "TCK" I L 6900 3200 50 
F5 "TDI" I L 6900 3300 50 
F6 "TDO" I L 6900 3400 50 
$EndSheet
$Sheet
S 2950 900  3350 1500
U 607CBC7A
F0 "Python480" 50
F1 "Python480.sch" 50
F2 "MONITOR0" O L 2950 1050 50 
F3 "TRIGGER0" I L 2950 1200 50 
F4 "RESET_N" I L 2950 1300 50 
F5 "SCK" I L 2950 1450 50 
F6 "MOSI" I L 2950 1550 50 
F7 "MISO" O L 2950 1650 50 
F8 "SS_N" I L 2950 1750 50 
F9 "D9" O R 6300 950 50 
F10 "D8" O R 6300 1050 50 
F11 "D7" O R 6300 1150 50 
F12 "D6" O R 6300 1250 50 
F13 "D5" O R 6300 1350 50 
F14 "D4" O R 6300 1450 50 
F15 "LV" O R 6300 2300 50 
F16 "FV" O R 6300 2200 50 
F17 "PXL_CLK" O R 6300 2100 50 
F18 "D3" O R 6300 1550 50 
F19 "D2" O R 6300 1650 50 
F20 "D1" O R 6300 1750 50 
F21 "D0" O R 6300 1850 50 
$EndSheet
$Sheet
S 1200 4150 2100 2950
U 607CBDDC
F0 "Serializer" 50
F1 "Serializer.sch" 50
F2 "LV" I L 1200 4300 50 
F3 "FV" I L 1200 4400 50 
F4 "D0" I L 1200 4500 50 
F5 "D1" I L 1200 4600 50 
F6 "D2" I L 1200 4700 50 
F7 "D3" I L 1200 4800 50 
F8 "D4" I L 1200 4900 50 
F9 "D5" I L 1200 5000 50 
F10 "D6" I L 1200 5100 50 
F11 "D7" I L 1200 5200 50 
F12 "D8" I L 1200 5300 50 
F13 "D9" I L 1200 5400 50 
F14 "I2C_SCL" I L 1200 6000 50 
F15 "D10" I L 1200 5500 50 
F16 "D11" I L 1200 5600 50 
F17 "PXL_CLK" I L 1200 5800 50 
F18 "I2C_SDA" I L 1200 6100 50 
F19 "CSI_CLKP" I L 1200 6200 50 
F20 "CSI_CLKN" I L 1200 6300 50 
F21 "CSI_D0P" I L 1200 6400 50 
F22 "CSI_D0N" I L 1200 6500 50 
F23 "CSI_D1P" I L 1200 6600 50 
F24 "CSI_D1N" I L 1200 6700 50 
F25 "CSI_D2P" I L 1200 6800 50 
F26 "CSI_D3P" I L 1200 6900 50 
F27 "CSI_D3N" I L 1200 7000 50 
$EndSheet
$EndSCHEMATC
