###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:44:12 2025
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -...
###############################################################
Path 1: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][1] /SI (^) checked with  
leading edge of 'scan_clk'
Beginpoint: SI[0]                                            (^) triggered by  
leading edge of 'scan_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.940
+ Hold                         -0.061
+ Phase Shift                   0.000
= Required Time                 0.880
  Arrival Time                  1.014
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            1.014
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |         |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                              | SI[0] ^ |           | 0.038 |       |   1.014 |    0.880 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][1] | SI ^    | SDFFRQX2M | 0.038 | 0.000 |   1.014 |    0.880 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.134 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.147 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.203 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.255 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.304 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.401 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.471 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.575 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.650 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.691 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.808 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    0.906 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.000 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][1] | CK ^       | SDFFRQX2M  | 0.192 | 0.075 |   0.940 |    1.075 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.892
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                 0.822
  Arrival Time                  0.967
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.144 | 
     | u_rst_mux/FE_PHC24_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.058 | 0.349 |   0.349 |    0.205 | 
     | u_rst_mux/FE_PHC27_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.106 | 0.385 |   0.734 |    0.590 | 
     | u_rst_mux/U1                 | B ^ -> Y ^ | MX2X2M    | 0.061 | 0.092 |   0.826 |    0.681 | 
     | u_rst_mux/FE_PHC14_DFT_RST   | A ^ -> Y ^ | CLKBUFX2M | 0.186 | 0.138 |   0.964 |    0.819 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.186 | 0.003 |   0.967 |    0.822 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.144 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.157 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.213 | 
     | scan_clk__L3_I0              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.265 | 
     | scan_clk__L4_I0              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.314 | 
     | scan_clk__L5_I0              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.411 | 
     | scan_clk__L6_I0              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.481 | 
     | scan_clk__L7_I0              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.585 | 
     | scan_clk__L8_I0              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.660 | 
     | scan_clk__L9_I0              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.701 | 
     | u_ref_clk_mux/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.818 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    0.916 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.010 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.162 | 0.027 |   0.892 |    1.037 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.892
+ Hold                         -0.074
+ Phase Shift                   0.000
= Required Time                 0.818
  Arrival Time                  0.967
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.149 | 
     | u_rst_mux/FE_PHC24_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.058 | 0.349 |   0.349 |    0.200 | 
     | u_rst_mux/FE_PHC27_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.106 | 0.385 |   0.734 |    0.585 | 
     | u_rst_mux/U1                 | B ^ -> Y ^ | MX2X2M    | 0.061 | 0.092 |   0.826 |    0.677 | 
     | u_rst_mux/FE_PHC14_DFT_RST   | A ^ -> Y ^ | CLKBUFX2M | 0.186 | 0.138 |   0.964 |    0.815 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.186 | 0.003 |   0.967 |    0.818 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.149 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.161 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.217 | 
     | scan_clk__L3_I0              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.270 | 
     | scan_clk__L4_I0              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.318 | 
     | scan_clk__L5_I0              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.415 | 
     | scan_clk__L6_I0              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.486 | 
     | scan_clk__L7_I0              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.589 | 
     | scan_clk__L8_I0              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.664 | 
     | scan_clk__L9_I0              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.706 | 
     | u_ref_clk_mux/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.822 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    0.921 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.014 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.162 | 0.027 |   0.892 |    1.041 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.880
+ Hold                         -0.071
+ Phase Shift                   0.000
= Required Time                 0.808
  Arrival Time                  0.968
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.160 | 
     | u_rst_mux/FE_PHC24_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.058 | 0.349 |   0.349 |    0.189 | 
     | u_rst_mux/FE_PHC27_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.106 | 0.385 |   0.734 |    0.575 | 
     | u_rst_mux/U1                 | B ^ -> Y ^ | MX2X2M    | 0.061 | 0.092 |   0.826 |    0.666 | 
     | u_rst_mux/FE_PHC14_DFT_RST   | A ^ -> Y ^ | CLKBUFX2M | 0.186 | 0.138 |   0.964 |    0.804 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.186 | 0.004 |   0.968 |    0.808 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.160 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.172 | 
     | scan_clk__L2_I0              | A v -> Y ^ | INVX2M     | 0.033 | 0.024 |   0.036 |    0.196 | 
     | u_uart_clk_mux/U1            | B ^ -> Y ^ | MX2X2M     | 0.208 | 0.162 |   0.198 |    0.358 | 
     | DFT_UART_CLK__L1_I2          | A ^ -> Y ^ | CLKBUFX1M  | 0.120 | 0.102 |   0.300 |    0.460 | 
     | DFT_UART_CLK__L2_I3          | A ^ -> Y ^ | CLKBUFX1M  | 0.105 | 0.093 |   0.393 |    0.553 | 
     | DFT_UART_CLK__L3_I2          | A ^ -> Y ^ | CLKBUFX1M  | 0.117 | 0.099 |   0.492 |    0.652 | 
     | DFT_UART_CLK__L4_I2          | A ^ -> Y ^ | CLKBUFX1M  | 0.132 | 0.108 |   0.600 |    0.760 | 
     | DFT_UART_CLK__L5_I2          | A ^ -> Y ^ | CLKBUFX1M  | 0.152 | 0.119 |   0.719 |    0.879 | 
     | DFT_UART_CLK__L6_I3          | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.790 |    0.950 | 
     | DFT_UART_CLK__L7_I1          | A ^ -> Y v | CLKINVX32M | 0.017 | 0.023 |   0.813 |    0.973 | 
     | DFT_UART_CLK__L8_I3          | A v -> Y ^ | INVX4M     | 0.105 | 0.066 |   0.879 |    1.038 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.105 | 0.001 |   0.880 |    1.039 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_RegFile/\Reg_File_reg[7][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][4] /SI (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: SI[1]                              (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.925
+ Hold                         -0.067
+ Phase Shift                   0.000
= Required Time                 0.858
  Arrival Time                  1.093
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.088
     = Beginpoint Arrival Time            1.087
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |         |           |       |       |  Time   |   Time   | 
     |--------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                | SI[1] ^ |           | 0.174 |       |   1.087 |    0.853 | 
     | U0_RegFile/\Reg_File_reg[7][4] | SI ^    | SDFFRQX2M | 0.174 | 0.005 |   1.093 |    0.858 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.235 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.247 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.303 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.356 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.404 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.501 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.572 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.676 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.751 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.792 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.909 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.007 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.100 | 
     | U0_RegFile/\Reg_File_reg[7][4] | CK ^       | SDFFRQX2M  | 0.184 | 0.059 |   0.925 |    1.160 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.892
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.832
  Arrival Time                  1.098
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.266 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.079 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.458 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.540 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.815 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] | RN ^       | SDFFRQX2M | 0.523 | 0.018 |   1.098 |    0.832 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.266 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.278 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.334 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.387 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.435 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.532 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.603 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.707 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.782 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.823 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.940 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.038 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.131 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.162 | 0.026 |   0.892 |    1.158 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.892
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.832
  Arrival Time                  1.104
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.271 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.073 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.452 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.535 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.809 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] | RN ^       | SDFFRQX2M | 0.531 | 0.023 |   1.104 |    0.832 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.271 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.284 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.340 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.392 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.441 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.538 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.608 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.712 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.787 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.828 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.945 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.043 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.137 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] | CK ^       | SDFFRQX2M  | 0.162 | 0.026 |   0.892 |    1.163 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.891
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.832
  Arrival Time                  1.110
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.278 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.067 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.446 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.528 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.803 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] | RN ^       | SDFFRQX2M | 0.540 | 0.030 |   1.110 |    0.832 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.290 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.346 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.399 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.447 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.544 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.615 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.719 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.794 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.835 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.952 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.050 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.143 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.163 | 0.026 |   0.891 |    1.169 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.891
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.832
  Arrival Time                  1.110
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.278 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.066 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.446 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.528 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.803 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] | RN ^       | SDFFRQX2M | 0.540 | 0.030 |   1.110 |    0.832 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.290 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.346 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.399 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.447 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.544 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.615 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.719 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.794 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.835 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.952 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.050 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.144 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.163 | 0.026 |   0.891 |    1.169 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.891
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.832
  Arrival Time                  1.114
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.282 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.063 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.442 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.525 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.799 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] | RN ^       | SDFFRQX2M | 0.544 | 0.033 |   1.114 |    0.832 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.282 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.294 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.350 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.402 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.451 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.548 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.619 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.722 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.797 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.838 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.955 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.054 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.147 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] | CK ^       | SDFFRQX2M  | 0.163 | 0.025 |   0.891 |    1.172 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.891
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.833
  Arrival Time                  1.118
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.285 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.060 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.439 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.521 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.796 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] | RN ^       | SDFFRQX2M | 0.548 | 0.037 |   1.118 |    0.833 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.285 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.297 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.353 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.406 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.454 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.551 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.622 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.725 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.801 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.842 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.959 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.057 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.150 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] | CK ^       | SDFFRQX2M  | 0.163 | 0.026 |   0.891 |    1.176 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[0] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.890
+ Hold                         -0.067
+ Phase Shift                   0.000
= Required Time                 0.824
  Arrival Time                  1.116
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.292 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.053 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.432 | 
     | u_ref_rst_mux/U1                      | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.514 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.789 | 
     | U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[0] | RN ^       | SDFFRX1M  | 0.546 | 0.035 |   1.116 |    0.824 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.292 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.304 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.360 | 
     | scan_clk__L3_I0                       | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.413 | 
     | scan_clk__L4_I0                       | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.461 | 
     | scan_clk__L5_I0                       | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.558 | 
     | scan_clk__L6_I0                       | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.629 | 
     | scan_clk__L7_I0                       | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.732 | 
     | scan_clk__L8_I0                       | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.808 | 
     | scan_clk__L9_I0                       | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.849 | 
     | u_ref_clk_mux/U1                      | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.966 | 
     | DFT_REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.064 | 
     | DFT_REF_CLK__L2_I1                    | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.157 | 
     | U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[0] | CK ^       | SDFFRX1M   | 0.163 | 0.025 |   0.890 |    1.182 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.889
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.831
  Arrival Time                  1.125
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.294 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.051 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.430 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.512 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.787 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] | RN ^       | SDFFRQX2M | 0.554 | 0.044 |   1.125 |    0.831 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.294 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.306 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.362 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.415 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.463 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.560 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.631 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.735 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.810 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.851 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.968 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.066 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.159 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] | CK ^       | SDFFRQX2M  | 0.162 | 0.024 |   0.889 |    1.183 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.890
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.831
  Arrival Time                  1.127
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.295 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.049 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.428 | 
     | u_ref_rst_mux/U1                      | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.511 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.785 | 
     | U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[3] | RN ^       | SDFFRQX2M | 0.556 | 0.046 |   1.127 |    0.831 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.295 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.308 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.364 | 
     | scan_clk__L3_I0                       | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.416 | 
     | scan_clk__L4_I0                       | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.465 | 
     | scan_clk__L5_I0                       | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.562 | 
     | scan_clk__L6_I0                       | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.633 | 
     | scan_clk__L7_I0                       | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.736 | 
     | scan_clk__L8_I0                       | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.811 | 
     | scan_clk__L9_I0                       | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.852 | 
     | u_ref_clk_mux/U1                      | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.969 | 
     | DFT_REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.068 | 
     | DFT_REF_CLK__L2_I1                    | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.161 | 
     | U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[3] | CK ^       | SDFFRQX2M  | 0.163 | 0.024 |   0.890 |    1.185 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.887
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.829
  Arrival Time                  1.125
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.296 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.048 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.428 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.510 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.785 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] | RN ^       | SDFFRQX2M | 0.554 | 0.044 |   1.125 |    0.829 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.296 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.308 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.364 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.417 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.465 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.562 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.633 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.737 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.812 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.853 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.970 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.068 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.161 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.162 | 0.022 |   0.887 |    1.183 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[1] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[1] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.893
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.834
  Arrival Time                  1.133
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.299 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.046 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.425 | 
     | u_ref_rst_mux/U1                      | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.508 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.782 | 
     | U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[1] | RN ^       | SDFFRQX2M | 0.560 | 0.052 |   1.133 |    0.834 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.299 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.311 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.367 | 
     | scan_clk__L3_I0                       | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.419 | 
     | scan_clk__L4_I0                       | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.468 | 
     | scan_clk__L5_I0                       | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.565 | 
     | scan_clk__L6_I0                       | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.636 | 
     | scan_clk__L7_I0                       | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.739 | 
     | scan_clk__L8_I0                       | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.814 | 
     | scan_clk__L9_I0                       | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.855 | 
     | u_ref_clk_mux/U1                      | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.972 | 
     | DFT_REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.071 | 
     | DFT_REF_CLK__L2_I1                    | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.164 | 
     | U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[1] | CK ^       | SDFFRQX2M  | 0.166 | 0.027 |   0.893 |    1.191 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.908
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.850
  Arrival Time                  1.158
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.308 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.037 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.416 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.498 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.773 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][5] | RN ^       | SDFFRQX2M | 0.568 | 0.077 |   1.158 |    0.850 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.308 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.320 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.376 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.429 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.477 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.574 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.645 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.749 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.824 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.865 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.982 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.080 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.173 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][5] | CK ^       | SDFFRQX2M  | 0.179 | 0.043 |   0.908 |    1.216 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][6] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.903
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.845
  Arrival Time                  1.153
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.308 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.037 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.416 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.498 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.773 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][6] | RN ^       | SDFFRQX2M | 0.567 | 0.072 |   1.153 |    0.845 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.308 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.320 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.376 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.429 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.477 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.574 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.645 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.749 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.824 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.865 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.982 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.080 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.173 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][6] | CK ^       | SDFFRQX2M  | 0.171 | 0.037 |   0.903 |    1.211 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.910
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.852
  Arrival Time                  1.160
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.308 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.036 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.416 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.498 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.773 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][5] | RN ^       | SDFFRQX2M | 0.568 | 0.080 |   1.160 |    0.852 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.308 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.320 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.376 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.429 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.477 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.574 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.645 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.749 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.824 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.865 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.982 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.080 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.174 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][5] | CK ^       | SDFFRQX2M  | 0.183 | 0.045 |   0.911 |    1.219 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][6] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.905
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.847
  Arrival Time                  1.155
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.308 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.036 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.416 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.498 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.773 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][6] | RN ^       | SDFFRQX2M | 0.568 | 0.075 |   1.155 |    0.847 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.308 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.320 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.376 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.429 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.477 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.574 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.645 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.749 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.824 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.865 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.982 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.080 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.174 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][6] | CK ^       | SDFFRQX2M  | 0.175 | 0.040 |   0.905 |    1.213 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.926
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.867
  Arrival Time                  1.180
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.032 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.411 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.493 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.768 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][5] | RN ^       | SDFFRQX2M | 0.566 | 0.099 |   1.180 |    0.867 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.313 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.325 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.381 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.434 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.482 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.579 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.650 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.753 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.828 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.869 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.986 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.085 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.178 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][5] | CK ^       | SDFFRQX2M  | 0.195 | 0.061 |   0.926 |    1.239 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.913
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.854
  Arrival Time                  1.168
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.031 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.411 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.493 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.767 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][4] | RN ^       | SDFFRQX2M | 0.568 | 0.087 |   1.168 |    0.854 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.313 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.325 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.381 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.434 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.482 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.580 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.650 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.754 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.829 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.870 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.987 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.085 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.179 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][4] | CK ^       | SDFFRQX2M  | 0.186 | 0.047 |   0.913 |    1.226 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.913
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.855
  Arrival Time                  1.168
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.031 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.410 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.493 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.767 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][4] | RN ^       | SDFFRQX2M | 0.568 | 0.087 |   1.168 |    0.855 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.313 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.326 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.382 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.434 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.483 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.580 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.650 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.754 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.829 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.870 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.987 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.085 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.179 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][4] | CK ^       | SDFFRQX2M  | 0.186 | 0.048 |   0.913 |    1.226 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.919
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.860
  Arrival Time                  1.174
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.314 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.031 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.410 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.492 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.767 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][3] | RN ^       | SDFFRQX2M | 0.567 | 0.093 |   1.174 |    0.860 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.326 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.382 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.435 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.483 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.580 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.651 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.754 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.830 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.871 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.988 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.086 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.179 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][3] | CK ^       | SDFFRQX2M  | 0.191 | 0.053 |   0.919 |    1.232 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][6] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.926
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.867
  Arrival Time                  1.183
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.316 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.029 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.408 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.490 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.765 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][6] | RN ^       | SDFFRQX2M | 0.566 | 0.102 |   1.183 |    0.867 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.316 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.328 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.384 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.437 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.485 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.582 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.653 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.756 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.832 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.873 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.990 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.088 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.181 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][6] | CK ^       | SDFFRQX2M  | 0.195 | 0.061 |   0.926 |    1.242 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.916
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.857
  Arrival Time                  1.174
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.317 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.028 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.407 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.490 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.764 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][4] | RN ^       | SDFFRQX2M | 0.567 | 0.093 |   1.174 |    0.857 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.317 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.329 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.385 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.437 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.486 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.583 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.654 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.757 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.832 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.873 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.990 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.089 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.182 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][4] | CK ^       | SDFFRQX2M  | 0.189 | 0.050 |   0.916 |    1.232 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.926
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.867
  Arrival Time                  1.186
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.319 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.026 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.405 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.488 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.762 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][5] | RN ^       | SDFFRQX2M | 0.565 | 0.105 |   1.186 |    0.867 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.318 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.331 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.387 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.439 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.488 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.585 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.656 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.759 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.834 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.875 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.992 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.091 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.184 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][5] | CK ^       | SDFFRQX2M  | 0.195 | 0.061 |   0.926 |    1.245 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][2] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.941
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.882
  Arrival Time                  1.203
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.321 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.023 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.403 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.485 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.760 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][2] | RN ^       | SDFFRQX2M | 0.559 | 0.122 |   1.203 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.321 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.333 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.389 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.442 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.490 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.587 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.658 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.762 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.837 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.878 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.995 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.093 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.186 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][2] | CK ^       | SDFFRQX2M  | 0.192 | 0.076 |   0.941 |    1.262 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][0] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.932
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.873
  Arrival Time                  1.195
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.322 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.022 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.401 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.484 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.758 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][0] | RN ^       | SDFFRQX2M | 0.562 | 0.114 |   1.195 |    0.873 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.322 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.335 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.391 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.443 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.492 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.589 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.659 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.763 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.838 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.879 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.996 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.094 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.188 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][0] | CK ^       | SDFFRQX2M  | 0.195 | 0.066 |   0.932 |    1.254 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][2] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.925
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.866
  Arrival Time                  1.191
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.325 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.020 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.399 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.482 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.756 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][2] | RN ^       | SDFFRQX2M | 0.563 | 0.110 |   1.191 |    0.866 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.325 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.337 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.393 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.445 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.494 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.591 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.662 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.765 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.840 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.881 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.998 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.097 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.190 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][2] | CK ^       | SDFFRQX2M  | 0.195 | 0.060 |   0.925 |    1.250 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.940
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.881
  Arrival Time                  1.206
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.325 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.020 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.399 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.481 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.756 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][5] | RN ^       | SDFFRQX2M | 0.558 | 0.125 |   1.206 |    0.881 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.325 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.337 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.393 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.445 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.494 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.591 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.662 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.765 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.840 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.881 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.998 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.097 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.190 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][5] | CK ^       | SDFFRQX2M  | 0.192 | 0.075 |   0.940 |    1.265 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.941
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.882
  Arrival Time                  1.207
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.325 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.020 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.399 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.481 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.756 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][3] | RN ^       | SDFFRQX2M | 0.558 | 0.126 |   1.207 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.325 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.337 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.393 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.446 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.494 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.591 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.662 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.766 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.841 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.882 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    0.999 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.097 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.190 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][3] | CK ^       | SDFFRQX2M  | 0.192 | 0.075 |   0.941 |    1.266 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][1] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.928
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.869
  Arrival Time                  1.195
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.326 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.019 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.398 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.480 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.755 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][1] | RN ^       | SDFFRQX2M | 0.562 | 0.114 |   1.195 |    0.869 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.326 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.338 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.394 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.447 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.495 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.592 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.663 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.767 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.842 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.883 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.000 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.098 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.191 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][1] | CK ^       | SDFFRQX2M  | 0.195 | 0.062 |   0.928 |    1.254 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][1] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.928
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.868
  Arrival Time                  1.195
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.326 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.018 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.398 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.480 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.754 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][1] | RN ^       | SDFFRQX2M | 0.562 | 0.114 |   1.195 |    0.868 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.326 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.338 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.394 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.447 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.495 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.593 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.663 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.767 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.842 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.883 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.000 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.098 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.192 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][1] | CK ^       | SDFFRQX2M  | 0.195 | 0.062 |   0.928 |    1.254 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.941
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.882
  Arrival Time                  1.209
  Slack Time                    0.327
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.327 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.017 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.397 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.479 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.753 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][3] | RN ^       | SDFFRQX2M | 0.559 | 0.128 |   1.209 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.327 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.339 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.395 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.448 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.496 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.594 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.664 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.768 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.843 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.884 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.001 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.099 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.193 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][3] | CK ^       | SDFFRQX2M  | 0.192 | 0.075 |   0.941 |    1.268 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][2] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.927
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.868
  Arrival Time                  1.196
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.329 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.016 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.395 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.478 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.752 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][2] | RN ^       | SDFFRQX2M | 0.562 | 0.115 |   1.196 |    0.868 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.329 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.341 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.397 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.449 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.498 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.595 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.666 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.769 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.844 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.885 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.002 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.101 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.194 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][2] | CK ^       | SDFFRQX2M  | 0.195 | 0.061 |   0.927 |    1.255 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.941
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.882
  Arrival Time                  1.211
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.329 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.015 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.395 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.477 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.751 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][4] | RN ^       | SDFFRQX2M | 0.560 | 0.130 |   1.211 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.329 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.341 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.397 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.450 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.498 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.596 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.666 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.770 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.845 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.886 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.003 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.101 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.195 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][4] | CK ^       | SDFFRQX2M  | 0.192 | 0.075 |   0.941 |    1.270 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.941
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.882
  Arrival Time                  1.213
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.331 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.013 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.393 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.475 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.750 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][4] | RN ^       | SDFFRQX2M | 0.562 | 0.132 |   1.213 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.331 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.343 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.399 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.452 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.500 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.597 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.668 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.772 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.847 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.888 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.005 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.103 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.197 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][4] | CK ^       | SDFFRQX2M  | 0.192 | 0.075 |   0.941 |    1.272 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.941
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.882
  Arrival Time                  1.214
  Slack Time                    0.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.332 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.012 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.391 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.474 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.748 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][5] | RN ^       | SDFFRQX2M | 0.562 | 0.133 |   1.214 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.332 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.345 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.401 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.453 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.502 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.599 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.669 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.773 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.848 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.889 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.006 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.104 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.198 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][5] | CK ^       | SDFFRQX2M  | 0.192 | 0.075 |   0.941 |    1.273 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][2] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.932
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.873
  Arrival Time                  1.206
  Slack Time                    0.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.333 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.012 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.391 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.473 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.748 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][2] | RN ^       | SDFFRQX2M | 0.558 | 0.125 |   1.206 |    0.873 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.333 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.345 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.401 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.454 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.502 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.599 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.670 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.774 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.849 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.890 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.007 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.105 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.198 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][2] | CK ^       | SDFFRQX2M  | 0.195 | 0.067 |   0.932 |    1.265 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][1] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.933
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.874
  Arrival Time                  1.207
  Slack Time                    0.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.333 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.011 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.391 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.473 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.747 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][1] | RN ^       | SDFFRQX2M | 0.557 | 0.126 |   1.207 |    0.874 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.333 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.345 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.401 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.454 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.502 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.600 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.670 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.774 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.849 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.890 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.007 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.105 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.199 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][1] | CK ^       | SDFFRQX2M  | 0.195 | 0.068 |   0.933 |    1.266 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][6] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.932
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.873
  Arrival Time                  1.207
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.334 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.011 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.390 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.472 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.747 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][6] | RN ^       | SDFFRQX2M | 0.557 | 0.126 |   1.207 |    0.873 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.334 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.346 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.402 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.455 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.503 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.600 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.671 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.774 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.849 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.890 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.007 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.106 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.199 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][6] | CK ^       | SDFFRQX2M  | 0.195 | 0.067 |   0.932 |    1.266 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.940
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.881
  Arrival Time                  1.216
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.334 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.010 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.390 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.472 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.746 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][5] | RN ^       | SDFFRQX2M | 0.563 | 0.135 |   1.216 |    0.881 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.334 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.346 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.402 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.455 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.503 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.601 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.671 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.775 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.850 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.891 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.008 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.106 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.200 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][5] | CK ^       | SDFFRQX2M  | 0.192 | 0.075 |   0.940 |    1.275 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][0] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.932
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.872
  Arrival Time                  1.207
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.335 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.009 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.389 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.471 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.745 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][0] | RN ^       | SDFFRQX2M | 0.557 | 0.127 |   1.207 |    0.872 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.335 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.347 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.403 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.456 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.504 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.601 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.672 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.776 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.851 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.892 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.009 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.107 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.201 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][0] | CK ^       | SDFFRQX2M  | 0.195 | 0.066 |   0.932 |    1.267 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][7] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][7] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.932
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.872
  Arrival Time                  1.207
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.335 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.009 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.389 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.471 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.745 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][7] | RN ^       | SDFFRQX2M | 0.557 | 0.127 |   1.207 |    0.872 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.335 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.347 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.403 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.456 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.504 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.602 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.672 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.776 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.851 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.892 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.009 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.107 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.201 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][7] | CK ^       | SDFFRQX2M  | 0.195 | 0.066 |   0.932 |    1.267 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][1] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.931
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.872
  Arrival Time                  1.207
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.335 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.009 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.388 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.471 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.745 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][1] | RN ^       | SDFFRQX2M | 0.557 | 0.127 |   1.207 |    0.872 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.335 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.348 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.404 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.456 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.505 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.602 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.672 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.776 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.851 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.892 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.009 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.107 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.201 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][1] | CK ^       | SDFFRQX2M  | 0.196 | 0.066 |   0.931 |    1.266 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.923
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.864
  Arrival Time                  1.200
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.336 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.008 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.388 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.470 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.744 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][3] | RN ^       | SDFFRQX2M | 0.560 | 0.119 |   1.200 |    0.864 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.336 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.348 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.404 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.457 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.505 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.603 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.673 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.777 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.852 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.893 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.010 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.108 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.202 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][3] | CK ^       | SDFFRQX2M  | 0.194 | 0.058 |   0.923 |    1.259 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.941
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.882
  Arrival Time                  1.219
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.008 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.387 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.469 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.744 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][4] | RN ^       | SDFFRQX2M | 0.564 | 0.138 |   1.219 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.349 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.405 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.458 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.506 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.603 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.674 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.777 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.852 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.893 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.010 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.109 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.865 |    1.202 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][4] | CK ^       | SDFFRQX2M  | 0.192 | 0.076 |   0.941 |    1.278 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.921
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.862
  Arrival Time                  1.199
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.007 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.387 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.469 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.744 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][4] | RN ^       | SDFFRQX2M | 0.561 | 0.118 |   1.199 |    0.862 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.349 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.405 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.458 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.506 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.603 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.674 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.778 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.853 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.894 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.011 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.109 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.203 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][4] | CK ^       | SDFFRQX2M  | 0.192 | 0.055 |   0.921 |    1.258 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.940
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.881
  Arrival Time                  1.219
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.345 |   0.345 |    0.007 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.379 |   0.724 |    0.386 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.047 | 0.082 |   0.806 |    0.468 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.487 | 0.275 |   1.081 |    0.743 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][4] | RN ^       | SDFFRQX2M | 0.564 | 0.138 |   1.219 |    0.881 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.350 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.406 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.076 | 0.053 |   0.121 |    0.459 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.061 | 0.048 |   0.169 |    0.507 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.143 | 0.097 |   0.266 |    0.604 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.092 | 0.071 |   0.337 |    0.675 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.139 | 0.104 |   0.441 |    0.778 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.098 | 0.075 |   0.516 |    0.854 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.038 | 0.041 |   0.557 |    0.895 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.117 |   0.674 |    1.012 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.772 |    1.110 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.866 |    1.203 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][4] | CK ^       | SDFFRQX2M  | 0.193 | 0.074 |   0.940 |    1.278 | 
     +-------------------------------------------------------------------------------------------------------------+ 

