model base hardwar design fpgas fold transform base subcircuit konrad ller martin kumm charl freder ller peter zipf digit technolog group univers kassel germani volkswagen braunschweig germani email kumm zipf uni email charl abstract tool flow model base hardwar design fpgas simulink descript nice integr exist environ current commerci tool exploit high level optim investig promis approach reusabl subcircuit fold transform control embed multipli usag optim logic block usag resourc improv compar origin model subcircuit select critic task tool flow good investig optim subcircuit select clear identifi addit keypoint extend high level control low level fpga map properti introduct domain specif model tool mat lab simulink common describ test data flow domin applic common denot model base design proven success automat code generat facto standard automot domain year processor code today embed control unit generat matlab simulink increas demand process high sampl frequenc lead perform requir exceed capabl embed cpus fpgas provid solut problem yield requir comput power typic sampl frequenc lower fpgas system clock frequenc open opportun reduc fpga resourc comput part design time multiplex share comput modul well method automat transform parallel data flow graph dfg sequenti circuit fold fold transform common oper multipli implement share multiplex addit regist resourc requir control introduc overhead lower resourc save share gain benefit number multiplex direct scale number input share operand overhead reduct oper combin larger subcircuit equip singl oper multiplex regist principl solut oper select schedul bind paramet common subcircuit remov multiplex regist construct subcircuit defin work correspond subgraph dfg frequent subcircuit occur resourc save share larger common subcircuit smaller typic frequenc occurr addit independ common subcircuit exist design part overlap lead larg design space task subgraph par tition problem base set isomorph subgraph target function hand base implement cost direct individu subgraph partit properti size number subcircuit reach resourc optim point design space meet throughput requir idea investig appli well high level transform simulink descript target ing resourc reduct lowest regist transfer fpga level tool flow automat util fold transform share arbitrari common subcircuit benefit approach design space plorat benchmark circuit main contribut work extens analysi generat explor tool flow better term slice fold transform matlab hdl coder state art refer work background identif common subcircuit subcircuit recognit subgraph enumer clone detect well problem appear disciplin akin subgraph isomorph problem hard power method evolv three decad good introduct topic benefici common subcircuit synthesi well understood common subcircuit high level synthesi hls tool target behavior input lan guag tool flow enumer subgraph xpilot hls tool present cong jiang report fpga resourc reduct copyright held author owner internationalworkshop fpgas softwar programm fsp london unit kingdom septemb averag share singl oper well common subcircuit call composit oper pattern high level synthesi hls tool legup analyz share limit oper overlap life time physic unit comput oper algorithm addit regist requir store intermedi greater benefit report common subcircuit singl oper analyz impact fpga architectur area reduct subcircuit share common subcircuit fold reduc comput time fold transform system well common subcircuit fold separ call hierarch fold result ident fold complet circuit singl oper reduc complex ident block assum subcircuit advanc hierarch synthesi methodolog describ resourc share perform independ hierarchi level includ control best knowledg common subcircuit resourc reduct fold transform iii fold transform fold transform systemat realiz time multiplex reus ident oper dition multipl implement consid work addit combin singl oper larger subcircuit circuit common subcircuit oper share fold denot fold core circuit consist common subcircuit mutual exclus subset subcircuit select fold core suitabl common subcircuit design space explor select user work step autom subcircuit recognit method discuss fold procedur illustr exampl simulink model discret control fig fold core singl product singl addit denot prod add common subcir cuit prod add highlight fig step schedul requir determin time step subcircuit will execut provid input data time time multiplex circuit exampl prod add time step prod add second time step fold common subcircuit minim number requir time step lead valid solut call fold factor best case equal number ident subcircuit schedul process time verifi help fold equat determin delay number clock cycl node output p_const delayi i_const input common subcircuit origin model output p_const lim stage_count i_const input prod add common subcircuit fold model fig exampl control describ simulink fold circuit nwe delay number clock cycl edg node origin dfg latenc schedul execut time und common subcircuit replac correspond fold core equip multi plexer input multiplex input requir number addit regist fold equat note lead complex wire experi limit factor fold control circuit fold core prod add fig benefit fold circuit size time fold circuit smaller size origin circuit circuit separ resourc fold core sfold core fold part sremain overhead fold soverhead lead condit soverhead sfold core sremain nsfold core sremain soverhead sfold core clear overhead smaller size save fold core select larg fold factor larg fold core worthwhil capabl maxim limit structur origin circuit tradeoff fig overview implement fold transform flow transform flow transform flow implement automat fold transform tool present perform structur transform simulink level fold result overview fig input transform flow simulink model design optim step model transform object orient matlab data structur tool call mantra matlab analysi transform api simulink easi work data repres simulink model order analyz model requir transform mantra graph transform simulink model transform origin simulink model appli fold includ simul origin test bench hdl code generat mathwork hdl coder valid fold model essenti advantag approach step map fold core correspond block mantra graph put block belong fold core simulink subsystem identifi specif type fold core contrast approach consid type fold core set overlap fold core fold transform parallel design will process sequenti time multiplex transform fold core assign time step current general list schedul support resourc constraint multi cycl oper resourc constraint limit fold core clock cycl forc schedul valid time multiplex latenc oper treat multi cycl block oper schedul guarante greater equal fold equat result posit correspond delay insert correspond multiplex input singl control unit mod counter insert control multiplex select input schedul time step addit origin fold transform port fold core intern state pipelin interleav appli fold core simpli replac regist fold core regist experiment setup compris experiment design space plorat evalu benchmark set fold core select fold transform automat generat present tran format flow evalu common applic domain control engin digit signal process applic chosen implement function simulink model bit fix point precis access onlin tap finit impuls respons fir filter park clark transform pct tripl pid control tpid infinit impuls respons iir filter fir iir filter well park clark transform combin alpha beta transform direct quadratur transfor mation transform automot control observ multipl phase brushless motor consist sine tabl addit subtract multipl tripl pid control design implement three standard discret pid control parallel rectangular method intergr differenti distinguish implement case pare fold strategi case origin unfold design refer second case singl oper fold repres fold strategi share resourc intens singl oper multipl third case fold common subcircuit fold core main target explor intent benefit compar singl oper fold hdl coder resourc share case state art commerci solut select core number tabl notat introduc iii exampl fir benchmark fold factor reduc core consist delay product adder core core consist delay product adder core denot delay prod add case fold core select fold factor realiz fold factor fold transform perform selec tion present flow fold simulink model model verifi simulink environ ment direct comparison input output behavior origin unfold model step vhdl code tabl fold core select evalu appl fold core core core fir prod add delay delay prod prod delay prod prod add add prod delay prod add prod add pct sin prod prod sin prod sin prod sin prod sin prod prod const sin prod sin prod sin prod prod sin prod sin sin prod prod sin prod tpid prod add prod singl pid prod add prod add prod iir prod add add add prod prod add prod add prod prod add generat hdl coder function verifi isim final vhdl code synthes virtex fpga requir slice dsp block count well time set dsp usag set auto hdl coder resourc share factor provid user resourc latenc tradeoff special care constant valu includ design case constant impact design size differ ent optim perform tool synthesi process consid general case prevent constant trim replac extern input synthesi tabl fig repres upper bound design size specif constant power valu resourc summari tabl requir resourc unfold origin design compar resourc solut generat propos fold flow common subcircuit singl oper fold lead largest slice dsp block reduct best fold specif benchmark correspond data point wors solut tabl compars origin best fold design common subcircuit correspond singl oper fold exampl design fir filter pct tripl pid iir filter slice dsps slice dsps slice dsps slice dsps origin best fold save singl comm save fig best result common subcircuit comm compar result correspond singl oper fold singl investig relat motiv work general observ larg amount slice resourc dsp block save compar origin model save common subcircuit fold typic surpass save singl oper fold subsect specif observ benchmark figur explor design space provid number refer tabl tap fir filter fir solut fig regular design best solut achiev fold factor number requir slice fold factor number requir dsp block order achiev slice reduct largest common subcircuit prod add delay benefici fact largest fold factor lead smallest number requir dsp block general observ hold analyz benchmark circuit fir benchmark case singl oper fold fold lead higher resourc consumpt compar unfold design result larg overhead compar save achiev resourc share small design best fold solut save requir slice requir dsp block compar origin design case fir filter common subcircuit fold save slice correspond singl oper fold benefici slice overhead slice exceed slice count origin model park clark transform park clark transform exampl best lution largest fold fac tor analyz case ident slice con sumption ident fold factor fig hdl coder perform resourc share independ share factor applic transform flow larg fold factor origin common matlab hdl coder singl oper fold factor fir filter fold factor origin common matlab hdl coder singl oper fold factor park clark transform fold factor origin common matlab hdl coder singl oper fold factor tripl pid control fold factor origin common matlab hdl coder singl oper fold factor iir filter fig slice dsp block usag benchmark exampl achiev save slice dsp usag best solut singl oper sin prod prod common subcir cuit sin prod prod fold slice consumpt ident fold solut case defin common subcircuit sin prod case compon common subcircuit select singl oper sin prod base good schedul singl oper case architectur common subcir cuit reconstruct automat transform flow multiplex singl oper case input port replac wire synthesi tripl pid control tripl pid control fig best case term slice usag case largest largest fold factor exampl explain fact larg fold core best case input lead input multiplex low overhead side enhanc larg resourc save side larg fold core case fold core size defin element tradeoff fold factor fold core size comparison singl oper prod correspond common subcircuit prod add fold tabl benefici search larger common subcircuit fold singl oper iir filter exampl consist multipl addit suppli fold altern plot fig unfold design best solut term slice choos multipl addit fold core reduc requir dsp block hdl coder resourc share result save multipli lead larger slice overhead time multiplex save dsp block consumpt tmin origin common matlab hdl coder singl oper fig slice resourc usag tmin calcul fir filter exampl pareto front dash resourc perform tradeoff set fold core lead differ ent fold factor latenc data sampl process tool deliv tradeoff resourc consumpt latenc process data sampl evalu data point fir filter exampl fig number requir slice comput time tmin tmin denot minim clock period time analysi design specif latenc area limit pick best solut easili sampl period requir best solut term slice usag point bottom left latenc limit slice limit best solut term latenc leftmost point lower slice limit summari experiment benefici term slice reduct common subcircuit singl oper fold core slice reduct select common subcircuit lead best low latenc requir largest dsp block reduct achiev select maximum fold factor case lead larg slice overhead hand relat overhead reduct fold factor fold core size case investig subcircuit select critic task impact design design space explor present transform flow help find best solut order fulfil applic constraint design space explor consid fold factor well fold core size chang degre share vari amount fold core analyz consid futur work deliv addit optim possibl vii conclus present autom high level transform simulink model target optim fpga implement model standard tool generat vhdl code model evid larg improv appear exampl tool flow design space explor concern fold factor fold core input establish analyz paper clear benefit approach select fold core key factor improv fpga resourc requir specif model usag embed multipli direct control logic block requir depend select subcircuit current core combin select user indic trivial depen denci model structur fold factor subcircuit combin algorithm subcircuit select combin fulli autom process defin reason fold core input tool flow develop heurist definit select criteria main target futur work refer deissenboeck hummel jurgen schatz wagner girard teuchert clone detect automot model base develop softwar engin ics acm ieee intern confer parhi vlsi digit signal process system design implement john wiley son sun wirthlin neuendorff fpga pipelin synthesi design explor modul select resourc share comput aid design integr circuit system ieee tran action venkataramani kintali prakash van beek model base hardwar design comput aid design iccad ieee acm intern confer ieee rubanov high perform subcircuit recognit method base nonlinear graph optim comput aid design integr circuit system ieee transact white chung wojcik doom effici algorithm subcircuit enumer classif mod ule identif problem intern confer comput design iccd ieee cong jiang pattern base behavior synthesi fpga sourc reduct proceed intern acm sigda symposium fpgas york usa feb cong liu neuendorff noguera visser zhang high level synthesi fpgas prototyp deploy comput aid design integr circuit system ieee tran action bringmann rosenstiel resourc share hierarch syn thesi comput aid design ieee acm intern confer ieee hadji cani anderson choi nam brown czajkowski impact fpga architectur resourc share high level synthesi parhi hierarch fold synthesi iter data flow graph ieee transact circuit system express brief kolassa dieckow hirsch creutzburg siemer rump objektorientiert graphendarstellung von simulink modellen zur einfachen analys und transform tagungsband aal fachkonferenz mich synthesi optim digit circuit mcgraw hill ller kumm ller simulink benchmark http simulink benchmark clark circuit analysi power system wiley son park reaction theori synchron machin general ize method analysi aiee transact 