# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model bm_DL_logic_w_Dff
.inputs x1 x2 x3 Clock
.outputs f g
.subckt $dff CLK=Clock D=x2_$and_B_Y Q=f
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $or A=f B=x3 Y=f_$or_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dff CLK=Clock D=f_$or_A_Y Q=g
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $and A=x1 B=x2 Y=x2_$and_B_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.end
