|mips
clock => pc[0].CLK
clock => pc[1].CLK
clock => pc[2].CLK
clock => pc[3].CLK
clock => pc[4].CLK
clock => pc[5].CLK
clock => pc[6].CLK
clock => pc[7].CLK
clock => pc[8].CLK
clock => pc[9].CLK
clock => pc[10].CLK
clock => pc[11].CLK
clock => pc[12].CLK
clock => pc[13].CLK
clock => pc[14].CLK
clock => pc[15].CLK
clock => pc[16].CLK
clock => pc[17].CLK
clock => pc[18].CLK
clock => pc[19].CLK
clock => pc[20].CLK
clock => pc[21].CLK
clock => pc[22].CLK
clock => pc[23].CLK
clock => pc[24].CLK
clock => pc[25].CLK
clock => pc[26].CLK
clock => pc[27].CLK
clock => pc[28].CLK
clock => pc[29].CLK
clock => pc[30].CLK
clock => pc[31].CLK


|mips|instruction_block:I_block
instruction[0] <= <VCC>
instruction[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
pc[0] => ~NO_FANOUT~
pc[1] => ~NO_FANOUT~
pc[2] => Decoder0.IN9
pc[3] => Decoder0.IN8
pc[4] => Decoder0.IN7
pc[5] => Decoder0.IN6
pc[6] => Decoder0.IN5
pc[7] => Decoder0.IN4
pc[8] => Decoder0.IN3
pc[9] => Decoder0.IN2
pc[10] => Decoder0.IN1
pc[11] => Decoder0.IN0
pc[12] => ~NO_FANOUT~
pc[13] => ~NO_FANOUT~
pc[14] => ~NO_FANOUT~
pc[15] => ~NO_FANOUT~
pc[16] => ~NO_FANOUT~
pc[17] => ~NO_FANOUT~
pc[18] => ~NO_FANOUT~
pc[19] => ~NO_FANOUT~
pc[20] => ~NO_FANOUT~
pc[21] => ~NO_FANOUT~
pc[22] => ~NO_FANOUT~
pc[23] => ~NO_FANOUT~
pc[24] => ~NO_FANOUT~
pc[25] => ~NO_FANOUT~
pc[26] => ~NO_FANOUT~
pc[27] => ~NO_FANOUT~
pc[28] => ~NO_FANOUT~
pc[29] => ~NO_FANOUT~
pc[30] => ~NO_FANOUT~
pc[31] => ~NO_FANOUT~


|mips|register_block:R_block
read_data1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
read_data1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
read_data2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
read_data2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
read_data2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
read_data2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
read_data2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
read_data2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
read_data2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
read_data2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
read_data2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
read_data2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
read_data2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
read_data2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
read_data2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
read_data2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
read_data2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
read_data2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
read_data2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
read_data2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
read_data2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
read_data2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
read_data2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
read_data2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
read_data2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
read_data2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
read_data2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
read_data2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
read_data2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
read_data2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
read_data2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
read_data2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
read_data2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
write_data[0] => registers[0][0].DATAIN
write_data[0] => registers[1][0].DATAIN
write_data[0] => registers[2][0].DATAIN
write_data[0] => registers[3][0].DATAIN
write_data[0] => registers[4][0].DATAIN
write_data[0] => registers[5][0].DATAIN
write_data[0] => registers[6][0].DATAIN
write_data[0] => registers[7][0].DATAIN
write_data[0] => registers[8][0].DATAIN
write_data[0] => registers[9][0].DATAIN
write_data[0] => registers[10][0].DATAIN
write_data[0] => registers[11][0].DATAIN
write_data[0] => registers[12][0].DATAIN
write_data[0] => registers[13][0].DATAIN
write_data[0] => registers[14][0].DATAIN
write_data[0] => registers[15][0].DATAIN
write_data[0] => registers[16][0].DATAIN
write_data[0] => registers[17][0].DATAIN
write_data[0] => registers[18][0].DATAIN
write_data[0] => registers[19][0].DATAIN
write_data[0] => registers[20][0].DATAIN
write_data[0] => registers[21][0].DATAIN
write_data[0] => registers[22][0].DATAIN
write_data[0] => registers[23][0].DATAIN
write_data[0] => registers[24][0].DATAIN
write_data[0] => registers[25][0].DATAIN
write_data[0] => registers[26][0].DATAIN
write_data[0] => registers[27][0].DATAIN
write_data[0] => registers[28][0].DATAIN
write_data[0] => registers[29][0].DATAIN
write_data[0] => registers[30][0].DATAIN
write_data[0] => registers[31][0].DATAIN
write_data[1] => registers[0][1].DATAIN
write_data[1] => registers[1][1].DATAIN
write_data[1] => registers[2][1].DATAIN
write_data[1] => registers[3][1].DATAIN
write_data[1] => registers[4][1].DATAIN
write_data[1] => registers[5][1].DATAIN
write_data[1] => registers[6][1].DATAIN
write_data[1] => registers[7][1].DATAIN
write_data[1] => registers[8][1].DATAIN
write_data[1] => registers[9][1].DATAIN
write_data[1] => registers[10][1].DATAIN
write_data[1] => registers[11][1].DATAIN
write_data[1] => registers[12][1].DATAIN
write_data[1] => registers[13][1].DATAIN
write_data[1] => registers[14][1].DATAIN
write_data[1] => registers[15][1].DATAIN
write_data[1] => registers[16][1].DATAIN
write_data[1] => registers[17][1].DATAIN
write_data[1] => registers[18][1].DATAIN
write_data[1] => registers[19][1].DATAIN
write_data[1] => registers[20][1].DATAIN
write_data[1] => registers[21][1].DATAIN
write_data[1] => registers[22][1].DATAIN
write_data[1] => registers[23][1].DATAIN
write_data[1] => registers[24][1].DATAIN
write_data[1] => registers[25][1].DATAIN
write_data[1] => registers[26][1].DATAIN
write_data[1] => registers[27][1].DATAIN
write_data[1] => registers[28][1].DATAIN
write_data[1] => registers[29][1].DATAIN
write_data[1] => registers[30][1].DATAIN
write_data[1] => registers[31][1].DATAIN
write_data[2] => registers[0][2].DATAIN
write_data[2] => registers[1][2].DATAIN
write_data[2] => registers[2][2].DATAIN
write_data[2] => registers[3][2].DATAIN
write_data[2] => registers[4][2].DATAIN
write_data[2] => registers[5][2].DATAIN
write_data[2] => registers[6][2].DATAIN
write_data[2] => registers[7][2].DATAIN
write_data[2] => registers[8][2].DATAIN
write_data[2] => registers[9][2].DATAIN
write_data[2] => registers[10][2].DATAIN
write_data[2] => registers[11][2].DATAIN
write_data[2] => registers[12][2].DATAIN
write_data[2] => registers[13][2].DATAIN
write_data[2] => registers[14][2].DATAIN
write_data[2] => registers[15][2].DATAIN
write_data[2] => registers[16][2].DATAIN
write_data[2] => registers[17][2].DATAIN
write_data[2] => registers[18][2].DATAIN
write_data[2] => registers[19][2].DATAIN
write_data[2] => registers[20][2].DATAIN
write_data[2] => registers[21][2].DATAIN
write_data[2] => registers[22][2].DATAIN
write_data[2] => registers[23][2].DATAIN
write_data[2] => registers[24][2].DATAIN
write_data[2] => registers[25][2].DATAIN
write_data[2] => registers[26][2].DATAIN
write_data[2] => registers[27][2].DATAIN
write_data[2] => registers[28][2].DATAIN
write_data[2] => registers[29][2].DATAIN
write_data[2] => registers[30][2].DATAIN
write_data[2] => registers[31][2].DATAIN
write_data[3] => registers[0][3].DATAIN
write_data[3] => registers[1][3].DATAIN
write_data[3] => registers[2][3].DATAIN
write_data[3] => registers[3][3].DATAIN
write_data[3] => registers[4][3].DATAIN
write_data[3] => registers[5][3].DATAIN
write_data[3] => registers[6][3].DATAIN
write_data[3] => registers[7][3].DATAIN
write_data[3] => registers[8][3].DATAIN
write_data[3] => registers[9][3].DATAIN
write_data[3] => registers[10][3].DATAIN
write_data[3] => registers[11][3].DATAIN
write_data[3] => registers[12][3].DATAIN
write_data[3] => registers[13][3].DATAIN
write_data[3] => registers[14][3].DATAIN
write_data[3] => registers[15][3].DATAIN
write_data[3] => registers[16][3].DATAIN
write_data[3] => registers[17][3].DATAIN
write_data[3] => registers[18][3].DATAIN
write_data[3] => registers[19][3].DATAIN
write_data[3] => registers[20][3].DATAIN
write_data[3] => registers[21][3].DATAIN
write_data[3] => registers[22][3].DATAIN
write_data[3] => registers[23][3].DATAIN
write_data[3] => registers[24][3].DATAIN
write_data[3] => registers[25][3].DATAIN
write_data[3] => registers[26][3].DATAIN
write_data[3] => registers[27][3].DATAIN
write_data[3] => registers[28][3].DATAIN
write_data[3] => registers[29][3].DATAIN
write_data[3] => registers[30][3].DATAIN
write_data[3] => registers[31][3].DATAIN
write_data[4] => registers[0][4].DATAIN
write_data[4] => registers[1][4].DATAIN
write_data[4] => registers[2][4].DATAIN
write_data[4] => registers[3][4].DATAIN
write_data[4] => registers[4][4].DATAIN
write_data[4] => registers[5][4].DATAIN
write_data[4] => registers[6][4].DATAIN
write_data[4] => registers[7][4].DATAIN
write_data[4] => registers[8][4].DATAIN
write_data[4] => registers[9][4].DATAIN
write_data[4] => registers[10][4].DATAIN
write_data[4] => registers[11][4].DATAIN
write_data[4] => registers[12][4].DATAIN
write_data[4] => registers[13][4].DATAIN
write_data[4] => registers[14][4].DATAIN
write_data[4] => registers[15][4].DATAIN
write_data[4] => registers[16][4].DATAIN
write_data[4] => registers[17][4].DATAIN
write_data[4] => registers[18][4].DATAIN
write_data[4] => registers[19][4].DATAIN
write_data[4] => registers[20][4].DATAIN
write_data[4] => registers[21][4].DATAIN
write_data[4] => registers[22][4].DATAIN
write_data[4] => registers[23][4].DATAIN
write_data[4] => registers[24][4].DATAIN
write_data[4] => registers[25][4].DATAIN
write_data[4] => registers[26][4].DATAIN
write_data[4] => registers[27][4].DATAIN
write_data[4] => registers[28][4].DATAIN
write_data[4] => registers[29][4].DATAIN
write_data[4] => registers[30][4].DATAIN
write_data[4] => registers[31][4].DATAIN
write_data[5] => registers[0][5].DATAIN
write_data[5] => registers[1][5].DATAIN
write_data[5] => registers[2][5].DATAIN
write_data[5] => registers[3][5].DATAIN
write_data[5] => registers[4][5].DATAIN
write_data[5] => registers[5][5].DATAIN
write_data[5] => registers[6][5].DATAIN
write_data[5] => registers[7][5].DATAIN
write_data[5] => registers[8][5].DATAIN
write_data[5] => registers[9][5].DATAIN
write_data[5] => registers[10][5].DATAIN
write_data[5] => registers[11][5].DATAIN
write_data[5] => registers[12][5].DATAIN
write_data[5] => registers[13][5].DATAIN
write_data[5] => registers[14][5].DATAIN
write_data[5] => registers[15][5].DATAIN
write_data[5] => registers[16][5].DATAIN
write_data[5] => registers[17][5].DATAIN
write_data[5] => registers[18][5].DATAIN
write_data[5] => registers[19][5].DATAIN
write_data[5] => registers[20][5].DATAIN
write_data[5] => registers[21][5].DATAIN
write_data[5] => registers[22][5].DATAIN
write_data[5] => registers[23][5].DATAIN
write_data[5] => registers[24][5].DATAIN
write_data[5] => registers[25][5].DATAIN
write_data[5] => registers[26][5].DATAIN
write_data[5] => registers[27][5].DATAIN
write_data[5] => registers[28][5].DATAIN
write_data[5] => registers[29][5].DATAIN
write_data[5] => registers[30][5].DATAIN
write_data[5] => registers[31][5].DATAIN
write_data[6] => registers[0][6].DATAIN
write_data[6] => registers[1][6].DATAIN
write_data[6] => registers[2][6].DATAIN
write_data[6] => registers[3][6].DATAIN
write_data[6] => registers[4][6].DATAIN
write_data[6] => registers[5][6].DATAIN
write_data[6] => registers[6][6].DATAIN
write_data[6] => registers[7][6].DATAIN
write_data[6] => registers[8][6].DATAIN
write_data[6] => registers[9][6].DATAIN
write_data[6] => registers[10][6].DATAIN
write_data[6] => registers[11][6].DATAIN
write_data[6] => registers[12][6].DATAIN
write_data[6] => registers[13][6].DATAIN
write_data[6] => registers[14][6].DATAIN
write_data[6] => registers[15][6].DATAIN
write_data[6] => registers[16][6].DATAIN
write_data[6] => registers[17][6].DATAIN
write_data[6] => registers[18][6].DATAIN
write_data[6] => registers[19][6].DATAIN
write_data[6] => registers[20][6].DATAIN
write_data[6] => registers[21][6].DATAIN
write_data[6] => registers[22][6].DATAIN
write_data[6] => registers[23][6].DATAIN
write_data[6] => registers[24][6].DATAIN
write_data[6] => registers[25][6].DATAIN
write_data[6] => registers[26][6].DATAIN
write_data[6] => registers[27][6].DATAIN
write_data[6] => registers[28][6].DATAIN
write_data[6] => registers[29][6].DATAIN
write_data[6] => registers[30][6].DATAIN
write_data[6] => registers[31][6].DATAIN
write_data[7] => registers[0][7].DATAIN
write_data[7] => registers[1][7].DATAIN
write_data[7] => registers[2][7].DATAIN
write_data[7] => registers[3][7].DATAIN
write_data[7] => registers[4][7].DATAIN
write_data[7] => registers[5][7].DATAIN
write_data[7] => registers[6][7].DATAIN
write_data[7] => registers[7][7].DATAIN
write_data[7] => registers[8][7].DATAIN
write_data[7] => registers[9][7].DATAIN
write_data[7] => registers[10][7].DATAIN
write_data[7] => registers[11][7].DATAIN
write_data[7] => registers[12][7].DATAIN
write_data[7] => registers[13][7].DATAIN
write_data[7] => registers[14][7].DATAIN
write_data[7] => registers[15][7].DATAIN
write_data[7] => registers[16][7].DATAIN
write_data[7] => registers[17][7].DATAIN
write_data[7] => registers[18][7].DATAIN
write_data[7] => registers[19][7].DATAIN
write_data[7] => registers[20][7].DATAIN
write_data[7] => registers[21][7].DATAIN
write_data[7] => registers[22][7].DATAIN
write_data[7] => registers[23][7].DATAIN
write_data[7] => registers[24][7].DATAIN
write_data[7] => registers[25][7].DATAIN
write_data[7] => registers[26][7].DATAIN
write_data[7] => registers[27][7].DATAIN
write_data[7] => registers[28][7].DATAIN
write_data[7] => registers[29][7].DATAIN
write_data[7] => registers[30][7].DATAIN
write_data[7] => registers[31][7].DATAIN
write_data[8] => registers[0][8].DATAIN
write_data[8] => registers[1][8].DATAIN
write_data[8] => registers[2][8].DATAIN
write_data[8] => registers[3][8].DATAIN
write_data[8] => registers[4][8].DATAIN
write_data[8] => registers[5][8].DATAIN
write_data[8] => registers[6][8].DATAIN
write_data[8] => registers[7][8].DATAIN
write_data[8] => registers[8][8].DATAIN
write_data[8] => registers[9][8].DATAIN
write_data[8] => registers[10][8].DATAIN
write_data[8] => registers[11][8].DATAIN
write_data[8] => registers[12][8].DATAIN
write_data[8] => registers[13][8].DATAIN
write_data[8] => registers[14][8].DATAIN
write_data[8] => registers[15][8].DATAIN
write_data[8] => registers[16][8].DATAIN
write_data[8] => registers[17][8].DATAIN
write_data[8] => registers[18][8].DATAIN
write_data[8] => registers[19][8].DATAIN
write_data[8] => registers[20][8].DATAIN
write_data[8] => registers[21][8].DATAIN
write_data[8] => registers[22][8].DATAIN
write_data[8] => registers[23][8].DATAIN
write_data[8] => registers[24][8].DATAIN
write_data[8] => registers[25][8].DATAIN
write_data[8] => registers[26][8].DATAIN
write_data[8] => registers[27][8].DATAIN
write_data[8] => registers[28][8].DATAIN
write_data[8] => registers[29][8].DATAIN
write_data[8] => registers[30][8].DATAIN
write_data[8] => registers[31][8].DATAIN
write_data[9] => registers[0][9].DATAIN
write_data[9] => registers[1][9].DATAIN
write_data[9] => registers[2][9].DATAIN
write_data[9] => registers[3][9].DATAIN
write_data[9] => registers[4][9].DATAIN
write_data[9] => registers[5][9].DATAIN
write_data[9] => registers[6][9].DATAIN
write_data[9] => registers[7][9].DATAIN
write_data[9] => registers[8][9].DATAIN
write_data[9] => registers[9][9].DATAIN
write_data[9] => registers[10][9].DATAIN
write_data[9] => registers[11][9].DATAIN
write_data[9] => registers[12][9].DATAIN
write_data[9] => registers[13][9].DATAIN
write_data[9] => registers[14][9].DATAIN
write_data[9] => registers[15][9].DATAIN
write_data[9] => registers[16][9].DATAIN
write_data[9] => registers[17][9].DATAIN
write_data[9] => registers[18][9].DATAIN
write_data[9] => registers[19][9].DATAIN
write_data[9] => registers[20][9].DATAIN
write_data[9] => registers[21][9].DATAIN
write_data[9] => registers[22][9].DATAIN
write_data[9] => registers[23][9].DATAIN
write_data[9] => registers[24][9].DATAIN
write_data[9] => registers[25][9].DATAIN
write_data[9] => registers[26][9].DATAIN
write_data[9] => registers[27][9].DATAIN
write_data[9] => registers[28][9].DATAIN
write_data[9] => registers[29][9].DATAIN
write_data[9] => registers[30][9].DATAIN
write_data[9] => registers[31][9].DATAIN
write_data[10] => registers[0][10].DATAIN
write_data[10] => registers[1][10].DATAIN
write_data[10] => registers[2][10].DATAIN
write_data[10] => registers[3][10].DATAIN
write_data[10] => registers[4][10].DATAIN
write_data[10] => registers[5][10].DATAIN
write_data[10] => registers[6][10].DATAIN
write_data[10] => registers[7][10].DATAIN
write_data[10] => registers[8][10].DATAIN
write_data[10] => registers[9][10].DATAIN
write_data[10] => registers[10][10].DATAIN
write_data[10] => registers[11][10].DATAIN
write_data[10] => registers[12][10].DATAIN
write_data[10] => registers[13][10].DATAIN
write_data[10] => registers[14][10].DATAIN
write_data[10] => registers[15][10].DATAIN
write_data[10] => registers[16][10].DATAIN
write_data[10] => registers[17][10].DATAIN
write_data[10] => registers[18][10].DATAIN
write_data[10] => registers[19][10].DATAIN
write_data[10] => registers[20][10].DATAIN
write_data[10] => registers[21][10].DATAIN
write_data[10] => registers[22][10].DATAIN
write_data[10] => registers[23][10].DATAIN
write_data[10] => registers[24][10].DATAIN
write_data[10] => registers[25][10].DATAIN
write_data[10] => registers[26][10].DATAIN
write_data[10] => registers[27][10].DATAIN
write_data[10] => registers[28][10].DATAIN
write_data[10] => registers[29][10].DATAIN
write_data[10] => registers[30][10].DATAIN
write_data[10] => registers[31][10].DATAIN
write_data[11] => registers[0][11].DATAIN
write_data[11] => registers[1][11].DATAIN
write_data[11] => registers[2][11].DATAIN
write_data[11] => registers[3][11].DATAIN
write_data[11] => registers[4][11].DATAIN
write_data[11] => registers[5][11].DATAIN
write_data[11] => registers[6][11].DATAIN
write_data[11] => registers[7][11].DATAIN
write_data[11] => registers[8][11].DATAIN
write_data[11] => registers[9][11].DATAIN
write_data[11] => registers[10][11].DATAIN
write_data[11] => registers[11][11].DATAIN
write_data[11] => registers[12][11].DATAIN
write_data[11] => registers[13][11].DATAIN
write_data[11] => registers[14][11].DATAIN
write_data[11] => registers[15][11].DATAIN
write_data[11] => registers[16][11].DATAIN
write_data[11] => registers[17][11].DATAIN
write_data[11] => registers[18][11].DATAIN
write_data[11] => registers[19][11].DATAIN
write_data[11] => registers[20][11].DATAIN
write_data[11] => registers[21][11].DATAIN
write_data[11] => registers[22][11].DATAIN
write_data[11] => registers[23][11].DATAIN
write_data[11] => registers[24][11].DATAIN
write_data[11] => registers[25][11].DATAIN
write_data[11] => registers[26][11].DATAIN
write_data[11] => registers[27][11].DATAIN
write_data[11] => registers[28][11].DATAIN
write_data[11] => registers[29][11].DATAIN
write_data[11] => registers[30][11].DATAIN
write_data[11] => registers[31][11].DATAIN
write_data[12] => registers[0][12].DATAIN
write_data[12] => registers[1][12].DATAIN
write_data[12] => registers[2][12].DATAIN
write_data[12] => registers[3][12].DATAIN
write_data[12] => registers[4][12].DATAIN
write_data[12] => registers[5][12].DATAIN
write_data[12] => registers[6][12].DATAIN
write_data[12] => registers[7][12].DATAIN
write_data[12] => registers[8][12].DATAIN
write_data[12] => registers[9][12].DATAIN
write_data[12] => registers[10][12].DATAIN
write_data[12] => registers[11][12].DATAIN
write_data[12] => registers[12][12].DATAIN
write_data[12] => registers[13][12].DATAIN
write_data[12] => registers[14][12].DATAIN
write_data[12] => registers[15][12].DATAIN
write_data[12] => registers[16][12].DATAIN
write_data[12] => registers[17][12].DATAIN
write_data[12] => registers[18][12].DATAIN
write_data[12] => registers[19][12].DATAIN
write_data[12] => registers[20][12].DATAIN
write_data[12] => registers[21][12].DATAIN
write_data[12] => registers[22][12].DATAIN
write_data[12] => registers[23][12].DATAIN
write_data[12] => registers[24][12].DATAIN
write_data[12] => registers[25][12].DATAIN
write_data[12] => registers[26][12].DATAIN
write_data[12] => registers[27][12].DATAIN
write_data[12] => registers[28][12].DATAIN
write_data[12] => registers[29][12].DATAIN
write_data[12] => registers[30][12].DATAIN
write_data[12] => registers[31][12].DATAIN
write_data[13] => registers[0][13].DATAIN
write_data[13] => registers[1][13].DATAIN
write_data[13] => registers[2][13].DATAIN
write_data[13] => registers[3][13].DATAIN
write_data[13] => registers[4][13].DATAIN
write_data[13] => registers[5][13].DATAIN
write_data[13] => registers[6][13].DATAIN
write_data[13] => registers[7][13].DATAIN
write_data[13] => registers[8][13].DATAIN
write_data[13] => registers[9][13].DATAIN
write_data[13] => registers[10][13].DATAIN
write_data[13] => registers[11][13].DATAIN
write_data[13] => registers[12][13].DATAIN
write_data[13] => registers[13][13].DATAIN
write_data[13] => registers[14][13].DATAIN
write_data[13] => registers[15][13].DATAIN
write_data[13] => registers[16][13].DATAIN
write_data[13] => registers[17][13].DATAIN
write_data[13] => registers[18][13].DATAIN
write_data[13] => registers[19][13].DATAIN
write_data[13] => registers[20][13].DATAIN
write_data[13] => registers[21][13].DATAIN
write_data[13] => registers[22][13].DATAIN
write_data[13] => registers[23][13].DATAIN
write_data[13] => registers[24][13].DATAIN
write_data[13] => registers[25][13].DATAIN
write_data[13] => registers[26][13].DATAIN
write_data[13] => registers[27][13].DATAIN
write_data[13] => registers[28][13].DATAIN
write_data[13] => registers[29][13].DATAIN
write_data[13] => registers[30][13].DATAIN
write_data[13] => registers[31][13].DATAIN
write_data[14] => registers[0][14].DATAIN
write_data[14] => registers[1][14].DATAIN
write_data[14] => registers[2][14].DATAIN
write_data[14] => registers[3][14].DATAIN
write_data[14] => registers[4][14].DATAIN
write_data[14] => registers[5][14].DATAIN
write_data[14] => registers[6][14].DATAIN
write_data[14] => registers[7][14].DATAIN
write_data[14] => registers[8][14].DATAIN
write_data[14] => registers[9][14].DATAIN
write_data[14] => registers[10][14].DATAIN
write_data[14] => registers[11][14].DATAIN
write_data[14] => registers[12][14].DATAIN
write_data[14] => registers[13][14].DATAIN
write_data[14] => registers[14][14].DATAIN
write_data[14] => registers[15][14].DATAIN
write_data[14] => registers[16][14].DATAIN
write_data[14] => registers[17][14].DATAIN
write_data[14] => registers[18][14].DATAIN
write_data[14] => registers[19][14].DATAIN
write_data[14] => registers[20][14].DATAIN
write_data[14] => registers[21][14].DATAIN
write_data[14] => registers[22][14].DATAIN
write_data[14] => registers[23][14].DATAIN
write_data[14] => registers[24][14].DATAIN
write_data[14] => registers[25][14].DATAIN
write_data[14] => registers[26][14].DATAIN
write_data[14] => registers[27][14].DATAIN
write_data[14] => registers[28][14].DATAIN
write_data[14] => registers[29][14].DATAIN
write_data[14] => registers[30][14].DATAIN
write_data[14] => registers[31][14].DATAIN
write_data[15] => registers[0][15].DATAIN
write_data[15] => registers[1][15].DATAIN
write_data[15] => registers[2][15].DATAIN
write_data[15] => registers[3][15].DATAIN
write_data[15] => registers[4][15].DATAIN
write_data[15] => registers[5][15].DATAIN
write_data[15] => registers[6][15].DATAIN
write_data[15] => registers[7][15].DATAIN
write_data[15] => registers[8][15].DATAIN
write_data[15] => registers[9][15].DATAIN
write_data[15] => registers[10][15].DATAIN
write_data[15] => registers[11][15].DATAIN
write_data[15] => registers[12][15].DATAIN
write_data[15] => registers[13][15].DATAIN
write_data[15] => registers[14][15].DATAIN
write_data[15] => registers[15][15].DATAIN
write_data[15] => registers[16][15].DATAIN
write_data[15] => registers[17][15].DATAIN
write_data[15] => registers[18][15].DATAIN
write_data[15] => registers[19][15].DATAIN
write_data[15] => registers[20][15].DATAIN
write_data[15] => registers[21][15].DATAIN
write_data[15] => registers[22][15].DATAIN
write_data[15] => registers[23][15].DATAIN
write_data[15] => registers[24][15].DATAIN
write_data[15] => registers[25][15].DATAIN
write_data[15] => registers[26][15].DATAIN
write_data[15] => registers[27][15].DATAIN
write_data[15] => registers[28][15].DATAIN
write_data[15] => registers[29][15].DATAIN
write_data[15] => registers[30][15].DATAIN
write_data[15] => registers[31][15].DATAIN
write_data[16] => registers[0][16].DATAIN
write_data[16] => registers[1][16].DATAIN
write_data[16] => registers[2][16].DATAIN
write_data[16] => registers[3][16].DATAIN
write_data[16] => registers[4][16].DATAIN
write_data[16] => registers[5][16].DATAIN
write_data[16] => registers[6][16].DATAIN
write_data[16] => registers[7][16].DATAIN
write_data[16] => registers[8][16].DATAIN
write_data[16] => registers[9][16].DATAIN
write_data[16] => registers[10][16].DATAIN
write_data[16] => registers[11][16].DATAIN
write_data[16] => registers[12][16].DATAIN
write_data[16] => registers[13][16].DATAIN
write_data[16] => registers[14][16].DATAIN
write_data[16] => registers[15][16].DATAIN
write_data[16] => registers[16][16].DATAIN
write_data[16] => registers[17][16].DATAIN
write_data[16] => registers[18][16].DATAIN
write_data[16] => registers[19][16].DATAIN
write_data[16] => registers[20][16].DATAIN
write_data[16] => registers[21][16].DATAIN
write_data[16] => registers[22][16].DATAIN
write_data[16] => registers[23][16].DATAIN
write_data[16] => registers[24][16].DATAIN
write_data[16] => registers[25][16].DATAIN
write_data[16] => registers[26][16].DATAIN
write_data[16] => registers[27][16].DATAIN
write_data[16] => registers[28][16].DATAIN
write_data[16] => registers[29][16].DATAIN
write_data[16] => registers[30][16].DATAIN
write_data[16] => registers[31][16].DATAIN
write_data[17] => registers[0][17].DATAIN
write_data[17] => registers[1][17].DATAIN
write_data[17] => registers[2][17].DATAIN
write_data[17] => registers[3][17].DATAIN
write_data[17] => registers[4][17].DATAIN
write_data[17] => registers[5][17].DATAIN
write_data[17] => registers[6][17].DATAIN
write_data[17] => registers[7][17].DATAIN
write_data[17] => registers[8][17].DATAIN
write_data[17] => registers[9][17].DATAIN
write_data[17] => registers[10][17].DATAIN
write_data[17] => registers[11][17].DATAIN
write_data[17] => registers[12][17].DATAIN
write_data[17] => registers[13][17].DATAIN
write_data[17] => registers[14][17].DATAIN
write_data[17] => registers[15][17].DATAIN
write_data[17] => registers[16][17].DATAIN
write_data[17] => registers[17][17].DATAIN
write_data[17] => registers[18][17].DATAIN
write_data[17] => registers[19][17].DATAIN
write_data[17] => registers[20][17].DATAIN
write_data[17] => registers[21][17].DATAIN
write_data[17] => registers[22][17].DATAIN
write_data[17] => registers[23][17].DATAIN
write_data[17] => registers[24][17].DATAIN
write_data[17] => registers[25][17].DATAIN
write_data[17] => registers[26][17].DATAIN
write_data[17] => registers[27][17].DATAIN
write_data[17] => registers[28][17].DATAIN
write_data[17] => registers[29][17].DATAIN
write_data[17] => registers[30][17].DATAIN
write_data[17] => registers[31][17].DATAIN
write_data[18] => registers[0][18].DATAIN
write_data[18] => registers[1][18].DATAIN
write_data[18] => registers[2][18].DATAIN
write_data[18] => registers[3][18].DATAIN
write_data[18] => registers[4][18].DATAIN
write_data[18] => registers[5][18].DATAIN
write_data[18] => registers[6][18].DATAIN
write_data[18] => registers[7][18].DATAIN
write_data[18] => registers[8][18].DATAIN
write_data[18] => registers[9][18].DATAIN
write_data[18] => registers[10][18].DATAIN
write_data[18] => registers[11][18].DATAIN
write_data[18] => registers[12][18].DATAIN
write_data[18] => registers[13][18].DATAIN
write_data[18] => registers[14][18].DATAIN
write_data[18] => registers[15][18].DATAIN
write_data[18] => registers[16][18].DATAIN
write_data[18] => registers[17][18].DATAIN
write_data[18] => registers[18][18].DATAIN
write_data[18] => registers[19][18].DATAIN
write_data[18] => registers[20][18].DATAIN
write_data[18] => registers[21][18].DATAIN
write_data[18] => registers[22][18].DATAIN
write_data[18] => registers[23][18].DATAIN
write_data[18] => registers[24][18].DATAIN
write_data[18] => registers[25][18].DATAIN
write_data[18] => registers[26][18].DATAIN
write_data[18] => registers[27][18].DATAIN
write_data[18] => registers[28][18].DATAIN
write_data[18] => registers[29][18].DATAIN
write_data[18] => registers[30][18].DATAIN
write_data[18] => registers[31][18].DATAIN
write_data[19] => registers[0][19].DATAIN
write_data[19] => registers[1][19].DATAIN
write_data[19] => registers[2][19].DATAIN
write_data[19] => registers[3][19].DATAIN
write_data[19] => registers[4][19].DATAIN
write_data[19] => registers[5][19].DATAIN
write_data[19] => registers[6][19].DATAIN
write_data[19] => registers[7][19].DATAIN
write_data[19] => registers[8][19].DATAIN
write_data[19] => registers[9][19].DATAIN
write_data[19] => registers[10][19].DATAIN
write_data[19] => registers[11][19].DATAIN
write_data[19] => registers[12][19].DATAIN
write_data[19] => registers[13][19].DATAIN
write_data[19] => registers[14][19].DATAIN
write_data[19] => registers[15][19].DATAIN
write_data[19] => registers[16][19].DATAIN
write_data[19] => registers[17][19].DATAIN
write_data[19] => registers[18][19].DATAIN
write_data[19] => registers[19][19].DATAIN
write_data[19] => registers[20][19].DATAIN
write_data[19] => registers[21][19].DATAIN
write_data[19] => registers[22][19].DATAIN
write_data[19] => registers[23][19].DATAIN
write_data[19] => registers[24][19].DATAIN
write_data[19] => registers[25][19].DATAIN
write_data[19] => registers[26][19].DATAIN
write_data[19] => registers[27][19].DATAIN
write_data[19] => registers[28][19].DATAIN
write_data[19] => registers[29][19].DATAIN
write_data[19] => registers[30][19].DATAIN
write_data[19] => registers[31][19].DATAIN
write_data[20] => registers[0][20].DATAIN
write_data[20] => registers[1][20].DATAIN
write_data[20] => registers[2][20].DATAIN
write_data[20] => registers[3][20].DATAIN
write_data[20] => registers[4][20].DATAIN
write_data[20] => registers[5][20].DATAIN
write_data[20] => registers[6][20].DATAIN
write_data[20] => registers[7][20].DATAIN
write_data[20] => registers[8][20].DATAIN
write_data[20] => registers[9][20].DATAIN
write_data[20] => registers[10][20].DATAIN
write_data[20] => registers[11][20].DATAIN
write_data[20] => registers[12][20].DATAIN
write_data[20] => registers[13][20].DATAIN
write_data[20] => registers[14][20].DATAIN
write_data[20] => registers[15][20].DATAIN
write_data[20] => registers[16][20].DATAIN
write_data[20] => registers[17][20].DATAIN
write_data[20] => registers[18][20].DATAIN
write_data[20] => registers[19][20].DATAIN
write_data[20] => registers[20][20].DATAIN
write_data[20] => registers[21][20].DATAIN
write_data[20] => registers[22][20].DATAIN
write_data[20] => registers[23][20].DATAIN
write_data[20] => registers[24][20].DATAIN
write_data[20] => registers[25][20].DATAIN
write_data[20] => registers[26][20].DATAIN
write_data[20] => registers[27][20].DATAIN
write_data[20] => registers[28][20].DATAIN
write_data[20] => registers[29][20].DATAIN
write_data[20] => registers[30][20].DATAIN
write_data[20] => registers[31][20].DATAIN
write_data[21] => registers[0][21].DATAIN
write_data[21] => registers[1][21].DATAIN
write_data[21] => registers[2][21].DATAIN
write_data[21] => registers[3][21].DATAIN
write_data[21] => registers[4][21].DATAIN
write_data[21] => registers[5][21].DATAIN
write_data[21] => registers[6][21].DATAIN
write_data[21] => registers[7][21].DATAIN
write_data[21] => registers[8][21].DATAIN
write_data[21] => registers[9][21].DATAIN
write_data[21] => registers[10][21].DATAIN
write_data[21] => registers[11][21].DATAIN
write_data[21] => registers[12][21].DATAIN
write_data[21] => registers[13][21].DATAIN
write_data[21] => registers[14][21].DATAIN
write_data[21] => registers[15][21].DATAIN
write_data[21] => registers[16][21].DATAIN
write_data[21] => registers[17][21].DATAIN
write_data[21] => registers[18][21].DATAIN
write_data[21] => registers[19][21].DATAIN
write_data[21] => registers[20][21].DATAIN
write_data[21] => registers[21][21].DATAIN
write_data[21] => registers[22][21].DATAIN
write_data[21] => registers[23][21].DATAIN
write_data[21] => registers[24][21].DATAIN
write_data[21] => registers[25][21].DATAIN
write_data[21] => registers[26][21].DATAIN
write_data[21] => registers[27][21].DATAIN
write_data[21] => registers[28][21].DATAIN
write_data[21] => registers[29][21].DATAIN
write_data[21] => registers[30][21].DATAIN
write_data[21] => registers[31][21].DATAIN
write_data[22] => registers[0][22].DATAIN
write_data[22] => registers[1][22].DATAIN
write_data[22] => registers[2][22].DATAIN
write_data[22] => registers[3][22].DATAIN
write_data[22] => registers[4][22].DATAIN
write_data[22] => registers[5][22].DATAIN
write_data[22] => registers[6][22].DATAIN
write_data[22] => registers[7][22].DATAIN
write_data[22] => registers[8][22].DATAIN
write_data[22] => registers[9][22].DATAIN
write_data[22] => registers[10][22].DATAIN
write_data[22] => registers[11][22].DATAIN
write_data[22] => registers[12][22].DATAIN
write_data[22] => registers[13][22].DATAIN
write_data[22] => registers[14][22].DATAIN
write_data[22] => registers[15][22].DATAIN
write_data[22] => registers[16][22].DATAIN
write_data[22] => registers[17][22].DATAIN
write_data[22] => registers[18][22].DATAIN
write_data[22] => registers[19][22].DATAIN
write_data[22] => registers[20][22].DATAIN
write_data[22] => registers[21][22].DATAIN
write_data[22] => registers[22][22].DATAIN
write_data[22] => registers[23][22].DATAIN
write_data[22] => registers[24][22].DATAIN
write_data[22] => registers[25][22].DATAIN
write_data[22] => registers[26][22].DATAIN
write_data[22] => registers[27][22].DATAIN
write_data[22] => registers[28][22].DATAIN
write_data[22] => registers[29][22].DATAIN
write_data[22] => registers[30][22].DATAIN
write_data[22] => registers[31][22].DATAIN
write_data[23] => registers[0][23].DATAIN
write_data[23] => registers[1][23].DATAIN
write_data[23] => registers[2][23].DATAIN
write_data[23] => registers[3][23].DATAIN
write_data[23] => registers[4][23].DATAIN
write_data[23] => registers[5][23].DATAIN
write_data[23] => registers[6][23].DATAIN
write_data[23] => registers[7][23].DATAIN
write_data[23] => registers[8][23].DATAIN
write_data[23] => registers[9][23].DATAIN
write_data[23] => registers[10][23].DATAIN
write_data[23] => registers[11][23].DATAIN
write_data[23] => registers[12][23].DATAIN
write_data[23] => registers[13][23].DATAIN
write_data[23] => registers[14][23].DATAIN
write_data[23] => registers[15][23].DATAIN
write_data[23] => registers[16][23].DATAIN
write_data[23] => registers[17][23].DATAIN
write_data[23] => registers[18][23].DATAIN
write_data[23] => registers[19][23].DATAIN
write_data[23] => registers[20][23].DATAIN
write_data[23] => registers[21][23].DATAIN
write_data[23] => registers[22][23].DATAIN
write_data[23] => registers[23][23].DATAIN
write_data[23] => registers[24][23].DATAIN
write_data[23] => registers[25][23].DATAIN
write_data[23] => registers[26][23].DATAIN
write_data[23] => registers[27][23].DATAIN
write_data[23] => registers[28][23].DATAIN
write_data[23] => registers[29][23].DATAIN
write_data[23] => registers[30][23].DATAIN
write_data[23] => registers[31][23].DATAIN
write_data[24] => registers[0][24].DATAIN
write_data[24] => registers[1][24].DATAIN
write_data[24] => registers[2][24].DATAIN
write_data[24] => registers[3][24].DATAIN
write_data[24] => registers[4][24].DATAIN
write_data[24] => registers[5][24].DATAIN
write_data[24] => registers[6][24].DATAIN
write_data[24] => registers[7][24].DATAIN
write_data[24] => registers[8][24].DATAIN
write_data[24] => registers[9][24].DATAIN
write_data[24] => registers[10][24].DATAIN
write_data[24] => registers[11][24].DATAIN
write_data[24] => registers[12][24].DATAIN
write_data[24] => registers[13][24].DATAIN
write_data[24] => registers[14][24].DATAIN
write_data[24] => registers[15][24].DATAIN
write_data[24] => registers[16][24].DATAIN
write_data[24] => registers[17][24].DATAIN
write_data[24] => registers[18][24].DATAIN
write_data[24] => registers[19][24].DATAIN
write_data[24] => registers[20][24].DATAIN
write_data[24] => registers[21][24].DATAIN
write_data[24] => registers[22][24].DATAIN
write_data[24] => registers[23][24].DATAIN
write_data[24] => registers[24][24].DATAIN
write_data[24] => registers[25][24].DATAIN
write_data[24] => registers[26][24].DATAIN
write_data[24] => registers[27][24].DATAIN
write_data[24] => registers[28][24].DATAIN
write_data[24] => registers[29][24].DATAIN
write_data[24] => registers[30][24].DATAIN
write_data[24] => registers[31][24].DATAIN
write_data[25] => registers[0][25].DATAIN
write_data[25] => registers[1][25].DATAIN
write_data[25] => registers[2][25].DATAIN
write_data[25] => registers[3][25].DATAIN
write_data[25] => registers[4][25].DATAIN
write_data[25] => registers[5][25].DATAIN
write_data[25] => registers[6][25].DATAIN
write_data[25] => registers[7][25].DATAIN
write_data[25] => registers[8][25].DATAIN
write_data[25] => registers[9][25].DATAIN
write_data[25] => registers[10][25].DATAIN
write_data[25] => registers[11][25].DATAIN
write_data[25] => registers[12][25].DATAIN
write_data[25] => registers[13][25].DATAIN
write_data[25] => registers[14][25].DATAIN
write_data[25] => registers[15][25].DATAIN
write_data[25] => registers[16][25].DATAIN
write_data[25] => registers[17][25].DATAIN
write_data[25] => registers[18][25].DATAIN
write_data[25] => registers[19][25].DATAIN
write_data[25] => registers[20][25].DATAIN
write_data[25] => registers[21][25].DATAIN
write_data[25] => registers[22][25].DATAIN
write_data[25] => registers[23][25].DATAIN
write_data[25] => registers[24][25].DATAIN
write_data[25] => registers[25][25].DATAIN
write_data[25] => registers[26][25].DATAIN
write_data[25] => registers[27][25].DATAIN
write_data[25] => registers[28][25].DATAIN
write_data[25] => registers[29][25].DATAIN
write_data[25] => registers[30][25].DATAIN
write_data[25] => registers[31][25].DATAIN
write_data[26] => registers[0][26].DATAIN
write_data[26] => registers[1][26].DATAIN
write_data[26] => registers[2][26].DATAIN
write_data[26] => registers[3][26].DATAIN
write_data[26] => registers[4][26].DATAIN
write_data[26] => registers[5][26].DATAIN
write_data[26] => registers[6][26].DATAIN
write_data[26] => registers[7][26].DATAIN
write_data[26] => registers[8][26].DATAIN
write_data[26] => registers[9][26].DATAIN
write_data[26] => registers[10][26].DATAIN
write_data[26] => registers[11][26].DATAIN
write_data[26] => registers[12][26].DATAIN
write_data[26] => registers[13][26].DATAIN
write_data[26] => registers[14][26].DATAIN
write_data[26] => registers[15][26].DATAIN
write_data[26] => registers[16][26].DATAIN
write_data[26] => registers[17][26].DATAIN
write_data[26] => registers[18][26].DATAIN
write_data[26] => registers[19][26].DATAIN
write_data[26] => registers[20][26].DATAIN
write_data[26] => registers[21][26].DATAIN
write_data[26] => registers[22][26].DATAIN
write_data[26] => registers[23][26].DATAIN
write_data[26] => registers[24][26].DATAIN
write_data[26] => registers[25][26].DATAIN
write_data[26] => registers[26][26].DATAIN
write_data[26] => registers[27][26].DATAIN
write_data[26] => registers[28][26].DATAIN
write_data[26] => registers[29][26].DATAIN
write_data[26] => registers[30][26].DATAIN
write_data[26] => registers[31][26].DATAIN
write_data[27] => registers[0][27].DATAIN
write_data[27] => registers[1][27].DATAIN
write_data[27] => registers[2][27].DATAIN
write_data[27] => registers[3][27].DATAIN
write_data[27] => registers[4][27].DATAIN
write_data[27] => registers[5][27].DATAIN
write_data[27] => registers[6][27].DATAIN
write_data[27] => registers[7][27].DATAIN
write_data[27] => registers[8][27].DATAIN
write_data[27] => registers[9][27].DATAIN
write_data[27] => registers[10][27].DATAIN
write_data[27] => registers[11][27].DATAIN
write_data[27] => registers[12][27].DATAIN
write_data[27] => registers[13][27].DATAIN
write_data[27] => registers[14][27].DATAIN
write_data[27] => registers[15][27].DATAIN
write_data[27] => registers[16][27].DATAIN
write_data[27] => registers[17][27].DATAIN
write_data[27] => registers[18][27].DATAIN
write_data[27] => registers[19][27].DATAIN
write_data[27] => registers[20][27].DATAIN
write_data[27] => registers[21][27].DATAIN
write_data[27] => registers[22][27].DATAIN
write_data[27] => registers[23][27].DATAIN
write_data[27] => registers[24][27].DATAIN
write_data[27] => registers[25][27].DATAIN
write_data[27] => registers[26][27].DATAIN
write_data[27] => registers[27][27].DATAIN
write_data[27] => registers[28][27].DATAIN
write_data[27] => registers[29][27].DATAIN
write_data[27] => registers[30][27].DATAIN
write_data[27] => registers[31][27].DATAIN
write_data[28] => registers[0][28].DATAIN
write_data[28] => registers[1][28].DATAIN
write_data[28] => registers[2][28].DATAIN
write_data[28] => registers[3][28].DATAIN
write_data[28] => registers[4][28].DATAIN
write_data[28] => registers[5][28].DATAIN
write_data[28] => registers[6][28].DATAIN
write_data[28] => registers[7][28].DATAIN
write_data[28] => registers[8][28].DATAIN
write_data[28] => registers[9][28].DATAIN
write_data[28] => registers[10][28].DATAIN
write_data[28] => registers[11][28].DATAIN
write_data[28] => registers[12][28].DATAIN
write_data[28] => registers[13][28].DATAIN
write_data[28] => registers[14][28].DATAIN
write_data[28] => registers[15][28].DATAIN
write_data[28] => registers[16][28].DATAIN
write_data[28] => registers[17][28].DATAIN
write_data[28] => registers[18][28].DATAIN
write_data[28] => registers[19][28].DATAIN
write_data[28] => registers[20][28].DATAIN
write_data[28] => registers[21][28].DATAIN
write_data[28] => registers[22][28].DATAIN
write_data[28] => registers[23][28].DATAIN
write_data[28] => registers[24][28].DATAIN
write_data[28] => registers[25][28].DATAIN
write_data[28] => registers[26][28].DATAIN
write_data[28] => registers[27][28].DATAIN
write_data[28] => registers[28][28].DATAIN
write_data[28] => registers[29][28].DATAIN
write_data[28] => registers[30][28].DATAIN
write_data[28] => registers[31][28].DATAIN
write_data[29] => registers[0][29].DATAIN
write_data[29] => registers[1][29].DATAIN
write_data[29] => registers[2][29].DATAIN
write_data[29] => registers[3][29].DATAIN
write_data[29] => registers[4][29].DATAIN
write_data[29] => registers[5][29].DATAIN
write_data[29] => registers[6][29].DATAIN
write_data[29] => registers[7][29].DATAIN
write_data[29] => registers[8][29].DATAIN
write_data[29] => registers[9][29].DATAIN
write_data[29] => registers[10][29].DATAIN
write_data[29] => registers[11][29].DATAIN
write_data[29] => registers[12][29].DATAIN
write_data[29] => registers[13][29].DATAIN
write_data[29] => registers[14][29].DATAIN
write_data[29] => registers[15][29].DATAIN
write_data[29] => registers[16][29].DATAIN
write_data[29] => registers[17][29].DATAIN
write_data[29] => registers[18][29].DATAIN
write_data[29] => registers[19][29].DATAIN
write_data[29] => registers[20][29].DATAIN
write_data[29] => registers[21][29].DATAIN
write_data[29] => registers[22][29].DATAIN
write_data[29] => registers[23][29].DATAIN
write_data[29] => registers[24][29].DATAIN
write_data[29] => registers[25][29].DATAIN
write_data[29] => registers[26][29].DATAIN
write_data[29] => registers[27][29].DATAIN
write_data[29] => registers[28][29].DATAIN
write_data[29] => registers[29][29].DATAIN
write_data[29] => registers[30][29].DATAIN
write_data[29] => registers[31][29].DATAIN
write_data[30] => registers[0][30].DATAIN
write_data[30] => registers[1][30].DATAIN
write_data[30] => registers[2][30].DATAIN
write_data[30] => registers[3][30].DATAIN
write_data[30] => registers[4][30].DATAIN
write_data[30] => registers[5][30].DATAIN
write_data[30] => registers[6][30].DATAIN
write_data[30] => registers[7][30].DATAIN
write_data[30] => registers[8][30].DATAIN
write_data[30] => registers[9][30].DATAIN
write_data[30] => registers[10][30].DATAIN
write_data[30] => registers[11][30].DATAIN
write_data[30] => registers[12][30].DATAIN
write_data[30] => registers[13][30].DATAIN
write_data[30] => registers[14][30].DATAIN
write_data[30] => registers[15][30].DATAIN
write_data[30] => registers[16][30].DATAIN
write_data[30] => registers[17][30].DATAIN
write_data[30] => registers[18][30].DATAIN
write_data[30] => registers[19][30].DATAIN
write_data[30] => registers[20][30].DATAIN
write_data[30] => registers[21][30].DATAIN
write_data[30] => registers[22][30].DATAIN
write_data[30] => registers[23][30].DATAIN
write_data[30] => registers[24][30].DATAIN
write_data[30] => registers[25][30].DATAIN
write_data[30] => registers[26][30].DATAIN
write_data[30] => registers[27][30].DATAIN
write_data[30] => registers[28][30].DATAIN
write_data[30] => registers[29][30].DATAIN
write_data[30] => registers[30][30].DATAIN
write_data[30] => registers[31][30].DATAIN
write_data[31] => registers[0][31].DATAIN
write_data[31] => registers[1][31].DATAIN
write_data[31] => registers[2][31].DATAIN
write_data[31] => registers[3][31].DATAIN
write_data[31] => registers[4][31].DATAIN
write_data[31] => registers[5][31].DATAIN
write_data[31] => registers[6][31].DATAIN
write_data[31] => registers[7][31].DATAIN
write_data[31] => registers[8][31].DATAIN
write_data[31] => registers[9][31].DATAIN
write_data[31] => registers[10][31].DATAIN
write_data[31] => registers[11][31].DATAIN
write_data[31] => registers[12][31].DATAIN
write_data[31] => registers[13][31].DATAIN
write_data[31] => registers[14][31].DATAIN
write_data[31] => registers[15][31].DATAIN
write_data[31] => registers[16][31].DATAIN
write_data[31] => registers[17][31].DATAIN
write_data[31] => registers[18][31].DATAIN
write_data[31] => registers[19][31].DATAIN
write_data[31] => registers[20][31].DATAIN
write_data[31] => registers[21][31].DATAIN
write_data[31] => registers[22][31].DATAIN
write_data[31] => registers[23][31].DATAIN
write_data[31] => registers[24][31].DATAIN
write_data[31] => registers[25][31].DATAIN
write_data[31] => registers[26][31].DATAIN
write_data[31] => registers[27][31].DATAIN
write_data[31] => registers[28][31].DATAIN
write_data[31] => registers[29][31].DATAIN
write_data[31] => registers[30][31].DATAIN
write_data[31] => registers[31][31].DATAIN
read_reg1[0] => Mux0.IN4
read_reg1[0] => Mux1.IN4
read_reg1[0] => Mux2.IN4
read_reg1[0] => Mux3.IN4
read_reg1[0] => Mux4.IN4
read_reg1[0] => Mux5.IN4
read_reg1[0] => Mux6.IN4
read_reg1[0] => Mux7.IN4
read_reg1[0] => Mux8.IN4
read_reg1[0] => Mux9.IN4
read_reg1[0] => Mux10.IN4
read_reg1[0] => Mux11.IN4
read_reg1[0] => Mux12.IN4
read_reg1[0] => Mux13.IN4
read_reg1[0] => Mux14.IN4
read_reg1[0] => Mux15.IN4
read_reg1[0] => Mux16.IN4
read_reg1[0] => Mux17.IN4
read_reg1[0] => Mux18.IN4
read_reg1[0] => Mux19.IN4
read_reg1[0] => Mux20.IN4
read_reg1[0] => Mux21.IN4
read_reg1[0] => Mux22.IN4
read_reg1[0] => Mux23.IN4
read_reg1[0] => Mux24.IN4
read_reg1[0] => Mux25.IN4
read_reg1[0] => Mux26.IN4
read_reg1[0] => Mux27.IN4
read_reg1[0] => Mux28.IN4
read_reg1[0] => Mux29.IN4
read_reg1[0] => Mux30.IN4
read_reg1[0] => Mux31.IN4
read_reg1[1] => Mux0.IN3
read_reg1[1] => Mux1.IN3
read_reg1[1] => Mux2.IN3
read_reg1[1] => Mux3.IN3
read_reg1[1] => Mux4.IN3
read_reg1[1] => Mux5.IN3
read_reg1[1] => Mux6.IN3
read_reg1[1] => Mux7.IN3
read_reg1[1] => Mux8.IN3
read_reg1[1] => Mux9.IN3
read_reg1[1] => Mux10.IN3
read_reg1[1] => Mux11.IN3
read_reg1[1] => Mux12.IN3
read_reg1[1] => Mux13.IN3
read_reg1[1] => Mux14.IN3
read_reg1[1] => Mux15.IN3
read_reg1[1] => Mux16.IN3
read_reg1[1] => Mux17.IN3
read_reg1[1] => Mux18.IN3
read_reg1[1] => Mux19.IN3
read_reg1[1] => Mux20.IN3
read_reg1[1] => Mux21.IN3
read_reg1[1] => Mux22.IN3
read_reg1[1] => Mux23.IN3
read_reg1[1] => Mux24.IN3
read_reg1[1] => Mux25.IN3
read_reg1[1] => Mux26.IN3
read_reg1[1] => Mux27.IN3
read_reg1[1] => Mux28.IN3
read_reg1[1] => Mux29.IN3
read_reg1[1] => Mux30.IN3
read_reg1[1] => Mux31.IN3
read_reg1[2] => Mux0.IN2
read_reg1[2] => Mux1.IN2
read_reg1[2] => Mux2.IN2
read_reg1[2] => Mux3.IN2
read_reg1[2] => Mux4.IN2
read_reg1[2] => Mux5.IN2
read_reg1[2] => Mux6.IN2
read_reg1[2] => Mux7.IN2
read_reg1[2] => Mux8.IN2
read_reg1[2] => Mux9.IN2
read_reg1[2] => Mux10.IN2
read_reg1[2] => Mux11.IN2
read_reg1[2] => Mux12.IN2
read_reg1[2] => Mux13.IN2
read_reg1[2] => Mux14.IN2
read_reg1[2] => Mux15.IN2
read_reg1[2] => Mux16.IN2
read_reg1[2] => Mux17.IN2
read_reg1[2] => Mux18.IN2
read_reg1[2] => Mux19.IN2
read_reg1[2] => Mux20.IN2
read_reg1[2] => Mux21.IN2
read_reg1[2] => Mux22.IN2
read_reg1[2] => Mux23.IN2
read_reg1[2] => Mux24.IN2
read_reg1[2] => Mux25.IN2
read_reg1[2] => Mux26.IN2
read_reg1[2] => Mux27.IN2
read_reg1[2] => Mux28.IN2
read_reg1[2] => Mux29.IN2
read_reg1[2] => Mux30.IN2
read_reg1[2] => Mux31.IN2
read_reg1[3] => Mux0.IN1
read_reg1[3] => Mux1.IN1
read_reg1[3] => Mux2.IN1
read_reg1[3] => Mux3.IN1
read_reg1[3] => Mux4.IN1
read_reg1[3] => Mux5.IN1
read_reg1[3] => Mux6.IN1
read_reg1[3] => Mux7.IN1
read_reg1[3] => Mux8.IN1
read_reg1[3] => Mux9.IN1
read_reg1[3] => Mux10.IN1
read_reg1[3] => Mux11.IN1
read_reg1[3] => Mux12.IN1
read_reg1[3] => Mux13.IN1
read_reg1[3] => Mux14.IN1
read_reg1[3] => Mux15.IN1
read_reg1[3] => Mux16.IN1
read_reg1[3] => Mux17.IN1
read_reg1[3] => Mux18.IN1
read_reg1[3] => Mux19.IN1
read_reg1[3] => Mux20.IN1
read_reg1[3] => Mux21.IN1
read_reg1[3] => Mux22.IN1
read_reg1[3] => Mux23.IN1
read_reg1[3] => Mux24.IN1
read_reg1[3] => Mux25.IN1
read_reg1[3] => Mux26.IN1
read_reg1[3] => Mux27.IN1
read_reg1[3] => Mux28.IN1
read_reg1[3] => Mux29.IN1
read_reg1[3] => Mux30.IN1
read_reg1[3] => Mux31.IN1
read_reg1[4] => Mux0.IN0
read_reg1[4] => Mux1.IN0
read_reg1[4] => Mux2.IN0
read_reg1[4] => Mux3.IN0
read_reg1[4] => Mux4.IN0
read_reg1[4] => Mux5.IN0
read_reg1[4] => Mux6.IN0
read_reg1[4] => Mux7.IN0
read_reg1[4] => Mux8.IN0
read_reg1[4] => Mux9.IN0
read_reg1[4] => Mux10.IN0
read_reg1[4] => Mux11.IN0
read_reg1[4] => Mux12.IN0
read_reg1[4] => Mux13.IN0
read_reg1[4] => Mux14.IN0
read_reg1[4] => Mux15.IN0
read_reg1[4] => Mux16.IN0
read_reg1[4] => Mux17.IN0
read_reg1[4] => Mux18.IN0
read_reg1[4] => Mux19.IN0
read_reg1[4] => Mux20.IN0
read_reg1[4] => Mux21.IN0
read_reg1[4] => Mux22.IN0
read_reg1[4] => Mux23.IN0
read_reg1[4] => Mux24.IN0
read_reg1[4] => Mux25.IN0
read_reg1[4] => Mux26.IN0
read_reg1[4] => Mux27.IN0
read_reg1[4] => Mux28.IN0
read_reg1[4] => Mux29.IN0
read_reg1[4] => Mux30.IN0
read_reg1[4] => Mux31.IN0
read_reg2[0] => Mux32.IN4
read_reg2[0] => Mux33.IN4
read_reg2[0] => Mux34.IN4
read_reg2[0] => Mux35.IN4
read_reg2[0] => Mux36.IN4
read_reg2[0] => Mux37.IN4
read_reg2[0] => Mux38.IN4
read_reg2[0] => Mux39.IN4
read_reg2[0] => Mux40.IN4
read_reg2[0] => Mux41.IN4
read_reg2[0] => Mux42.IN4
read_reg2[0] => Mux43.IN4
read_reg2[0] => Mux44.IN4
read_reg2[0] => Mux45.IN4
read_reg2[0] => Mux46.IN4
read_reg2[0] => Mux47.IN4
read_reg2[0] => Mux48.IN4
read_reg2[0] => Mux49.IN4
read_reg2[0] => Mux50.IN4
read_reg2[0] => Mux51.IN4
read_reg2[0] => Mux52.IN4
read_reg2[0] => Mux53.IN4
read_reg2[0] => Mux54.IN4
read_reg2[0] => Mux55.IN4
read_reg2[0] => Mux56.IN4
read_reg2[0] => Mux57.IN4
read_reg2[0] => Mux58.IN4
read_reg2[0] => Mux59.IN4
read_reg2[0] => Mux60.IN4
read_reg2[0] => Mux61.IN4
read_reg2[0] => Mux62.IN4
read_reg2[0] => Mux63.IN4
read_reg2[1] => Mux32.IN3
read_reg2[1] => Mux33.IN3
read_reg2[1] => Mux34.IN3
read_reg2[1] => Mux35.IN3
read_reg2[1] => Mux36.IN3
read_reg2[1] => Mux37.IN3
read_reg2[1] => Mux38.IN3
read_reg2[1] => Mux39.IN3
read_reg2[1] => Mux40.IN3
read_reg2[1] => Mux41.IN3
read_reg2[1] => Mux42.IN3
read_reg2[1] => Mux43.IN3
read_reg2[1] => Mux44.IN3
read_reg2[1] => Mux45.IN3
read_reg2[1] => Mux46.IN3
read_reg2[1] => Mux47.IN3
read_reg2[1] => Mux48.IN3
read_reg2[1] => Mux49.IN3
read_reg2[1] => Mux50.IN3
read_reg2[1] => Mux51.IN3
read_reg2[1] => Mux52.IN3
read_reg2[1] => Mux53.IN3
read_reg2[1] => Mux54.IN3
read_reg2[1] => Mux55.IN3
read_reg2[1] => Mux56.IN3
read_reg2[1] => Mux57.IN3
read_reg2[1] => Mux58.IN3
read_reg2[1] => Mux59.IN3
read_reg2[1] => Mux60.IN3
read_reg2[1] => Mux61.IN3
read_reg2[1] => Mux62.IN3
read_reg2[1] => Mux63.IN3
read_reg2[2] => Mux32.IN2
read_reg2[2] => Mux33.IN2
read_reg2[2] => Mux34.IN2
read_reg2[2] => Mux35.IN2
read_reg2[2] => Mux36.IN2
read_reg2[2] => Mux37.IN2
read_reg2[2] => Mux38.IN2
read_reg2[2] => Mux39.IN2
read_reg2[2] => Mux40.IN2
read_reg2[2] => Mux41.IN2
read_reg2[2] => Mux42.IN2
read_reg2[2] => Mux43.IN2
read_reg2[2] => Mux44.IN2
read_reg2[2] => Mux45.IN2
read_reg2[2] => Mux46.IN2
read_reg2[2] => Mux47.IN2
read_reg2[2] => Mux48.IN2
read_reg2[2] => Mux49.IN2
read_reg2[2] => Mux50.IN2
read_reg2[2] => Mux51.IN2
read_reg2[2] => Mux52.IN2
read_reg2[2] => Mux53.IN2
read_reg2[2] => Mux54.IN2
read_reg2[2] => Mux55.IN2
read_reg2[2] => Mux56.IN2
read_reg2[2] => Mux57.IN2
read_reg2[2] => Mux58.IN2
read_reg2[2] => Mux59.IN2
read_reg2[2] => Mux60.IN2
read_reg2[2] => Mux61.IN2
read_reg2[2] => Mux62.IN2
read_reg2[2] => Mux63.IN2
read_reg2[3] => Mux32.IN1
read_reg2[3] => Mux33.IN1
read_reg2[3] => Mux34.IN1
read_reg2[3] => Mux35.IN1
read_reg2[3] => Mux36.IN1
read_reg2[3] => Mux37.IN1
read_reg2[3] => Mux38.IN1
read_reg2[3] => Mux39.IN1
read_reg2[3] => Mux40.IN1
read_reg2[3] => Mux41.IN1
read_reg2[3] => Mux42.IN1
read_reg2[3] => Mux43.IN1
read_reg2[3] => Mux44.IN1
read_reg2[3] => Mux45.IN1
read_reg2[3] => Mux46.IN1
read_reg2[3] => Mux47.IN1
read_reg2[3] => Mux48.IN1
read_reg2[3] => Mux49.IN1
read_reg2[3] => Mux50.IN1
read_reg2[3] => Mux51.IN1
read_reg2[3] => Mux52.IN1
read_reg2[3] => Mux53.IN1
read_reg2[3] => Mux54.IN1
read_reg2[3] => Mux55.IN1
read_reg2[3] => Mux56.IN1
read_reg2[3] => Mux57.IN1
read_reg2[3] => Mux58.IN1
read_reg2[3] => Mux59.IN1
read_reg2[3] => Mux60.IN1
read_reg2[3] => Mux61.IN1
read_reg2[3] => Mux62.IN1
read_reg2[3] => Mux63.IN1
read_reg2[4] => Mux32.IN0
read_reg2[4] => Mux33.IN0
read_reg2[4] => Mux34.IN0
read_reg2[4] => Mux35.IN0
read_reg2[4] => Mux36.IN0
read_reg2[4] => Mux37.IN0
read_reg2[4] => Mux38.IN0
read_reg2[4] => Mux39.IN0
read_reg2[4] => Mux40.IN0
read_reg2[4] => Mux41.IN0
read_reg2[4] => Mux42.IN0
read_reg2[4] => Mux43.IN0
read_reg2[4] => Mux44.IN0
read_reg2[4] => Mux45.IN0
read_reg2[4] => Mux46.IN0
read_reg2[4] => Mux47.IN0
read_reg2[4] => Mux48.IN0
read_reg2[4] => Mux49.IN0
read_reg2[4] => Mux50.IN0
read_reg2[4] => Mux51.IN0
read_reg2[4] => Mux52.IN0
read_reg2[4] => Mux53.IN0
read_reg2[4] => Mux54.IN0
read_reg2[4] => Mux55.IN0
read_reg2[4] => Mux56.IN0
read_reg2[4] => Mux57.IN0
read_reg2[4] => Mux58.IN0
read_reg2[4] => Mux59.IN0
read_reg2[4] => Mux60.IN0
read_reg2[4] => Mux61.IN0
read_reg2[4] => Mux62.IN0
read_reg2[4] => Mux63.IN0
write_reg[0] => Decoder0.IN4
write_reg[1] => Decoder0.IN3
write_reg[2] => Decoder0.IN2
write_reg[3] => Decoder0.IN1
write_reg[4] => Decoder0.IN0
regWrite => registers[0][1].IN1
regWrite => registers[1][0].IN1
regWrite => registers[2][0].IN1
regWrite => registers[3][0].IN1
regWrite => registers[4][0].IN1
regWrite => registers[5][0].IN1
regWrite => registers[6][0].IN1
regWrite => registers[7][0].IN1
regWrite => registers[8][0].IN1
regWrite => registers[9][0].IN1
regWrite => registers[10][0].IN1
regWrite => registers[11][0].IN1
regWrite => registers[12][0].IN1
regWrite => registers[13][0].IN1
regWrite => registers[14][0].IN1
regWrite => registers[15][0].IN1
regWrite => registers[16][0].IN1
regWrite => registers[17][0].IN1
regWrite => registers[18][0].IN1
regWrite => registers[19][0].IN1
regWrite => registers[20][0].IN1
regWrite => registers[21][0].IN1
regWrite => registers[22][0].IN1
regWrite => registers[23][0].IN1
regWrite => registers[24][0].IN1
regWrite => registers[25][0].IN1
regWrite => registers[26][0].IN1
regWrite => registers[27][0].IN1
regWrite => registers[28][0].IN1
regWrite => registers[29][0].IN1
regWrite => registers[30][0].IN1
regWrite => registers[31][0].IN1


|mips|alu:alu_module
result[0] <= mux_8x1_32bit:mux.port0
result[1] <= mux_8x1_32bit:mux.port0
result[2] <= mux_8x1_32bit:mux.port0
result[3] <= mux_8x1_32bit:mux.port0
result[4] <= mux_8x1_32bit:mux.port0
result[5] <= mux_8x1_32bit:mux.port0
result[6] <= mux_8x1_32bit:mux.port0
result[7] <= mux_8x1_32bit:mux.port0
result[8] <= mux_8x1_32bit:mux.port0
result[9] <= mux_8x1_32bit:mux.port0
result[10] <= mux_8x1_32bit:mux.port0
result[11] <= mux_8x1_32bit:mux.port0
result[12] <= mux_8x1_32bit:mux.port0
result[13] <= mux_8x1_32bit:mux.port0
result[14] <= mux_8x1_32bit:mux.port0
result[15] <= mux_8x1_32bit:mux.port0
result[16] <= mux_8x1_32bit:mux.port0
result[17] <= mux_8x1_32bit:mux.port0
result[18] <= mux_8x1_32bit:mux.port0
result[19] <= mux_8x1_32bit:mux.port0
result[20] <= mux_8x1_32bit:mux.port0
result[21] <= mux_8x1_32bit:mux.port0
result[22] <= mux_8x1_32bit:mux.port0
result[23] <= mux_8x1_32bit:mux.port0
result[24] <= mux_8x1_32bit:mux.port0
result[25] <= mux_8x1_32bit:mux.port0
result[26] <= mux_8x1_32bit:mux.port0
result[27] <= mux_8x1_32bit:mux.port0
result[28] <= mux_8x1_32bit:mux.port0
result[29] <= mux_8x1_32bit:mux.port0
result[30] <= mux_8x1_32bit:mux.port0
result[31] <= mux_8x1_32bit:mux.port0
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => in_0[0].IN5
in_0[1] => in_0[1].IN5
in_0[2] => in_0[2].IN5
in_0[3] => in_0[3].IN5
in_0[4] => in_0[4].IN5
in_0[5] => in_0[5].IN5
in_0[6] => in_0[6].IN5
in_0[7] => in_0[7].IN5
in_0[8] => in_0[8].IN5
in_0[9] => in_0[9].IN5
in_0[10] => in_0[10].IN5
in_0[11] => in_0[11].IN5
in_0[12] => in_0[12].IN5
in_0[13] => in_0[13].IN5
in_0[14] => in_0[14].IN5
in_0[15] => in_0[15].IN5
in_0[16] => in_0[16].IN5
in_0[17] => in_0[17].IN5
in_0[18] => in_0[18].IN5
in_0[19] => in_0[19].IN5
in_0[20] => in_0[20].IN5
in_0[21] => in_0[21].IN5
in_0[22] => in_0[22].IN5
in_0[23] => in_0[23].IN5
in_0[24] => in_0[24].IN5
in_0[25] => in_0[25].IN5
in_0[26] => in_0[26].IN5
in_0[27] => in_0[27].IN5
in_0[28] => in_0[28].IN5
in_0[29] => in_0[29].IN5
in_0[30] => in_0[30].IN5
in_0[31] => in_0[31].IN6
in_1[0] => in_1[0].IN6
in_1[1] => in_1[1].IN6
in_1[2] => in_1[2].IN6
in_1[3] => in_1[3].IN6
in_1[4] => in_1[4].IN6
in_1[5] => in_1[5].IN6
in_1[6] => in_1[6].IN6
in_1[7] => in_1[7].IN6
in_1[8] => in_1[8].IN6
in_1[9] => in_1[9].IN6
in_1[10] => in_1[10].IN6
in_1[11] => in_1[11].IN6
in_1[12] => in_1[12].IN6
in_1[13] => in_1[13].IN6
in_1[14] => in_1[14].IN6
in_1[15] => in_1[15].IN6
in_1[16] => in_1[16].IN6
in_1[17] => in_1[17].IN6
in_1[18] => in_1[18].IN6
in_1[19] => in_1[19].IN6
in_1[20] => in_1[20].IN6
in_1[21] => in_1[21].IN6
in_1[22] => in_1[22].IN6
in_1[23] => in_1[23].IN6
in_1[24] => in_1[24].IN6
in_1[25] => in_1[25].IN6
in_1[26] => in_1[26].IN6
in_1[27] => in_1[27].IN6
in_1[28] => in_1[28].IN6
in_1[29] => in_1[29].IN6
in_1[30] => in_1[30].IN6
in_1[31] => in_1[31].IN7
ALU_op[0] => ALU_op[0].IN2
ALU_op[1] => ALU_op[1].IN2
ALU_op[2] => ALU_op[2].IN2


|mips|alu:alu_module|not_gate_32:not_1
result[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
a[0] => result[0].DATAIN
a[1] => result[1].DATAIN
a[2] => result[2].DATAIN
a[3] => result[3].DATAIN
a[4] => result[4].DATAIN
a[5] => result[5].DATAIN
a[6] => result[6].DATAIN
a[7] => result[7].DATAIN
a[8] => result[8].DATAIN
a[9] => result[9].DATAIN
a[10] => result[10].DATAIN
a[11] => result[11].DATAIN
a[12] => result[12].DATAIN
a[13] => result[13].DATAIN
a[14] => result[14].DATAIN
a[15] => result[15].DATAIN
a[16] => result[16].DATAIN
a[17] => result[17].DATAIN
a[18] => result[18].DATAIN
a[19] => result[19].DATAIN
a[20] => result[20].DATAIN
a[21] => result[21].DATAIN
a[22] => result[22].DATAIN
a[23] => result[23].DATAIN
a[24] => result[24].DATAIN
a[25] => result[25].DATAIN
a[26] => result[26].DATAIN
a[27] => result[27].DATAIN
a[28] => result[28].DATAIN
a[29] => result[29].DATAIN
a[30] => result[30].DATAIN
a[31] => result[31].DATAIN


|mips|alu:alu_module|Basic_controller:cont
bitwise <= final1.DB_MAX_OUTPUT_PORT_TYPE
carry_in <= final2.DB_MAX_OUTPUT_PORT_TYPE
mux_dec <= final3.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[0] => final3.IN0
ALU_op[0] => and_1.IN0
ALU_op[1] => or_1.IN1
ALU_op[1] => final3.IN1
ALU_op[1] => and_1.IN1
ALU_op[2] => final1.IN1
ALU_op[2] => final2.IN1
ALU_op[2] => final3.IN2


|mips|alu:alu_module|and_gate_32:and_1
result[0] <= and_0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and_2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and_3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and_4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and_5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and_6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and_7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= and_8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= and_9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= and_10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= and_11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= and_12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= and_13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= and_14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= and_15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= and_16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= and_17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= and_18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= and_19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= and_20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= and_21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= and_22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= and_23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= and_24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= and_25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= and_26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= and_27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= and_28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= and_29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= and_30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= and_31.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and_0.IN0
a[1] => and_1.IN0
a[2] => and_2.IN0
a[3] => and_3.IN0
a[4] => and_4.IN0
a[5] => and_5.IN0
a[6] => and_6.IN0
a[7] => and_7.IN0
a[8] => and_8.IN0
a[9] => and_9.IN0
a[10] => and_10.IN0
a[11] => and_11.IN0
a[12] => and_12.IN0
a[13] => and_13.IN0
a[14] => and_14.IN0
a[15] => and_15.IN0
a[16] => and_16.IN0
a[17] => and_17.IN0
a[18] => and_18.IN0
a[19] => and_19.IN0
a[20] => and_20.IN0
a[21] => and_21.IN0
a[22] => and_22.IN0
a[23] => and_23.IN0
a[24] => and_24.IN0
a[25] => and_25.IN0
a[26] => and_26.IN0
a[27] => and_27.IN0
a[28] => and_28.IN0
a[29] => and_29.IN0
a[30] => and_30.IN0
a[31] => and_31.IN0
b[0] => and_0.IN1
b[1] => and_1.IN1
b[2] => and_2.IN1
b[3] => and_3.IN1
b[4] => and_4.IN1
b[5] => and_5.IN1
b[6] => and_6.IN1
b[7] => and_7.IN1
b[8] => and_8.IN1
b[9] => and_9.IN1
b[10] => and_10.IN1
b[11] => and_11.IN1
b[12] => and_12.IN1
b[13] => and_13.IN1
b[14] => and_14.IN1
b[15] => and_15.IN1
b[16] => and_16.IN1
b[17] => and_17.IN1
b[18] => and_18.IN1
b[19] => and_19.IN1
b[20] => and_20.IN1
b[21] => and_21.IN1
b[22] => and_22.IN1
b[23] => and_23.IN1
b[24] => and_24.IN1
b[25] => and_25.IN1
b[26] => and_26.IN1
b[27] => and_27.IN1
b[28] => and_28.IN1
b[29] => and_29.IN1
b[30] => and_30.IN1
b[31] => and_31.IN1


|mips|alu:alu_module|or_gate_32:or_1
result[0] <= or_0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= or_4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= or_5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= or_6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= or_7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= or_8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= or_9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= or_10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= or_11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= or_12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= or_13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= or_14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= or_15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= or_16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= or_17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= or_18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= or_19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= or_20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= or_21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= or_22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= or_23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= or_24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= or_25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= or_26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= or_27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= or_28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= or_29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= or_30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= or_31.DB_MAX_OUTPUT_PORT_TYPE
a[0] => or_0.IN0
a[1] => or_1.IN0
a[2] => or_2.IN0
a[3] => or_3.IN0
a[4] => or_4.IN0
a[5] => or_5.IN0
a[6] => or_6.IN0
a[7] => or_7.IN0
a[8] => or_8.IN0
a[9] => or_9.IN0
a[10] => or_10.IN0
a[11] => or_11.IN0
a[12] => or_12.IN0
a[13] => or_13.IN0
a[14] => or_14.IN0
a[15] => or_15.IN0
a[16] => or_16.IN0
a[17] => or_17.IN0
a[18] => or_18.IN0
a[19] => or_19.IN0
a[20] => or_20.IN0
a[21] => or_21.IN0
a[22] => or_22.IN0
a[23] => or_23.IN0
a[24] => or_24.IN0
a[25] => or_25.IN0
a[26] => or_26.IN0
a[27] => or_27.IN0
a[28] => or_28.IN0
a[29] => or_29.IN0
a[30] => or_30.IN0
a[31] => or_31.IN0
b[0] => or_0.IN1
b[1] => or_1.IN1
b[2] => or_2.IN1
b[3] => or_3.IN1
b[4] => or_4.IN1
b[5] => or_5.IN1
b[6] => or_6.IN1
b[7] => or_7.IN1
b[8] => or_8.IN1
b[9] => or_9.IN1
b[10] => or_10.IN1
b[11] => or_11.IN1
b[12] => or_12.IN1
b[13] => or_13.IN1
b[14] => or_14.IN1
b[15] => or_15.IN1
b[16] => or_16.IN1
b[17] => or_17.IN1
b[18] => or_18.IN1
b[19] => or_19.IN1
b[20] => or_20.IN1
b[21] => or_21.IN1
b[22] => or_22.IN1
b[23] => or_23.IN1
b[24] => or_24.IN1
b[25] => or_25.IN1
b[26] => or_26.IN1
b[27] => or_27.IN1
b[28] => or_28.IN1
b[29] => or_29.IN1
b[30] => or_30.IN1
b[31] => or_31.IN1


|mips|alu:alu_module|xor_gate_32:xor_1
result[0] <= xor_0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor_8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor_9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor_10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor_11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor_12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor_13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor_14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor_15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor_16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor_17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor_18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor_19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor_20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor_21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor_22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor_23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor_24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor_25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor_26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor_27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor_28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor_29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor_30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor_31.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor_0.IN0
a[1] => xor_1.IN0
a[2] => xor_2.IN0
a[3] => xor_3.IN0
a[4] => xor_4.IN0
a[5] => xor_5.IN0
a[6] => xor_6.IN0
a[7] => xor_7.IN0
a[8] => xor_8.IN0
a[9] => xor_9.IN0
a[10] => xor_10.IN0
a[11] => xor_11.IN0
a[12] => xor_12.IN0
a[13] => xor_13.IN0
a[14] => xor_14.IN0
a[15] => xor_15.IN0
a[16] => xor_16.IN0
a[17] => xor_17.IN0
a[18] => xor_18.IN0
a[19] => xor_19.IN0
a[20] => xor_20.IN0
a[21] => xor_21.IN0
a[22] => xor_22.IN0
a[23] => xor_23.IN0
a[24] => xor_24.IN0
a[25] => xor_25.IN0
a[26] => xor_26.IN0
a[27] => xor_27.IN0
a[28] => xor_28.IN0
a[29] => xor_29.IN0
a[30] => xor_30.IN0
a[31] => xor_31.IN0
b[0] => xor_0.IN1
b[1] => xor_1.IN1
b[2] => xor_2.IN1
b[3] => xor_3.IN1
b[4] => xor_4.IN1
b[5] => xor_5.IN1
b[6] => xor_6.IN1
b[7] => xor_7.IN1
b[8] => xor_8.IN1
b[9] => xor_9.IN1
b[10] => xor_10.IN1
b[11] => xor_11.IN1
b[12] => xor_12.IN1
b[13] => xor_13.IN1
b[14] => xor_14.IN1
b[15] => xor_15.IN1
b[16] => xor_16.IN1
b[17] => xor_17.IN1
b[18] => xor_18.IN1
b[19] => xor_19.IN1
b[20] => xor_20.IN1
b[21] => xor_21.IN1
b[22] => xor_22.IN1
b[23] => xor_23.IN1
b[24] => xor_24.IN1
b[25] => xor_25.IN1
b[26] => xor_26.IN1
b[27] => xor_27.IN1
b[28] => xor_28.IN1
b[29] => xor_29.IN1
b[30] => xor_30.IN1
b[31] => xor_31.IN1


|mips|alu:alu_module|nor_gate_32:nor_1
result[0] <= nor_0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor_2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor_3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= nor_4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= nor_5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= nor_6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= nor_7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= nor_8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= nor_9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= nor_10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= nor_11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= nor_12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= nor_13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= nor_14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= nor_15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= nor_16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= nor_17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= nor_18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= nor_19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= nor_20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= nor_21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= nor_22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= nor_23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= nor_24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= nor_25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= nor_26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= nor_27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= nor_28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= nor_29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= nor_30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= nor_31.DB_MAX_OUTPUT_PORT_TYPE
a[0] => nor_0.IN0
a[1] => nor_1.IN0
a[2] => nor_2.IN0
a[3] => nor_3.IN0
a[4] => nor_4.IN0
a[5] => nor_5.IN0
a[6] => nor_6.IN0
a[7] => nor_7.IN0
a[8] => nor_8.IN0
a[9] => nor_9.IN0
a[10] => nor_10.IN0
a[11] => nor_11.IN0
a[12] => nor_12.IN0
a[13] => nor_13.IN0
a[14] => nor_14.IN0
a[15] => nor_15.IN0
a[16] => nor_16.IN0
a[17] => nor_17.IN0
a[18] => nor_18.IN0
a[19] => nor_19.IN0
a[20] => nor_20.IN0
a[21] => nor_21.IN0
a[22] => nor_22.IN0
a[23] => nor_23.IN0
a[24] => nor_24.IN0
a[25] => nor_25.IN0
a[26] => nor_26.IN0
a[27] => nor_27.IN0
a[28] => nor_28.IN0
a[29] => nor_29.IN0
a[30] => nor_30.IN0
a[31] => nor_31.IN0
b[0] => nor_0.IN1
b[1] => nor_1.IN1
b[2] => nor_2.IN1
b[3] => nor_3.IN1
b[4] => nor_4.IN1
b[5] => nor_5.IN1
b[6] => nor_6.IN1
b[7] => nor_7.IN1
b[8] => nor_8.IN1
b[9] => nor_9.IN1
b[10] => nor_10.IN1
b[11] => nor_11.IN1
b[12] => nor_12.IN1
b[13] => nor_13.IN1
b[14] => nor_14.IN1
b[15] => nor_15.IN1
b[16] => nor_16.IN1
b[17] => nor_17.IN1
b[18] => nor_18.IN1
b[19] => nor_19.IN1
b[20] => nor_20.IN1
b[21] => nor_21.IN1
b[22] => nor_22.IN1
b[23] => nor_23.IN1
b[24] => nor_24.IN1
b[25] => nor_25.IN1
b[26] => nor_26.IN1
b[27] => nor_27.IN1
b[28] => nor_28.IN1
b[29] => nor_29.IN1
b[30] => nor_30.IN1
b[31] => nor_31.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1
out[0] <= mux_2x1_1bit:mux_0.port0
out[1] <= mux_2x1_1bit:mux_1.port0
out[2] <= mux_2x1_1bit:mux_2.port0
out[3] <= mux_2x1_1bit:mux_3.port0
out[4] <= mux_2x1_1bit:mux_4.port0
out[5] <= mux_2x1_1bit:mux_5.port0
out[6] <= mux_2x1_1bit:mux_6.port0
out[7] <= mux_2x1_1bit:mux_7.port0
out[8] <= mux_2x1_1bit:mux_8.port0
out[9] <= mux_2x1_1bit:mux_9.port0
out[10] <= mux_2x1_1bit:mux_10.port0
out[11] <= mux_2x1_1bit:mux_11.port0
out[12] <= mux_2x1_1bit:mux_12.port0
out[13] <= mux_2x1_1bit:mux_13.port0
out[14] <= mux_2x1_1bit:mux_14.port0
out[15] <= mux_2x1_1bit:mux_15.port0
out[16] <= mux_2x1_1bit:mux_16.port0
out[17] <= mux_2x1_1bit:mux_17.port0
out[18] <= mux_2x1_1bit:mux_18.port0
out[19] <= mux_2x1_1bit:mux_19.port0
out[20] <= mux_2x1_1bit:mux_20.port0
out[21] <= mux_2x1_1bit:mux_21.port0
out[22] <= mux_2x1_1bit:mux_22.port0
out[23] <= mux_2x1_1bit:mux_23.port0
out[24] <= mux_2x1_1bit:mux_24.port0
out[25] <= mux_2x1_1bit:mux_25.port0
out[26] <= mux_2x1_1bit:mux_26.port0
out[27] <= mux_2x1_1bit:mux_27.port0
out[28] <= mux_2x1_1bit:mux_28.port0
out[29] <= mux_2x1_1bit:mux_29.port0
out[30] <= mux_2x1_1bit:mux_30.port0
out[31] <= mux_2x1_1bit:mux_31.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_0[4] => in_0[4].IN1
in_0[5] => in_0[5].IN1
in_0[6] => in_0[6].IN1
in_0[7] => in_0[7].IN1
in_0[8] => in_0[8].IN1
in_0[9] => in_0[9].IN1
in_0[10] => in_0[10].IN1
in_0[11] => in_0[11].IN1
in_0[12] => in_0[12].IN1
in_0[13] => in_0[13].IN1
in_0[14] => in_0[14].IN1
in_0[15] => in_0[15].IN1
in_0[16] => in_0[16].IN1
in_0[17] => in_0[17].IN1
in_0[18] => in_0[18].IN1
in_0[19] => in_0[19].IN1
in_0[20] => in_0[20].IN1
in_0[21] => in_0[21].IN1
in_0[22] => in_0[22].IN1
in_0[23] => in_0[23].IN1
in_0[24] => in_0[24].IN1
in_0[25] => in_0[25].IN1
in_0[26] => in_0[26].IN1
in_0[27] => in_0[27].IN1
in_0[28] => in_0[28].IN1
in_0[29] => in_0[29].IN1
in_0[30] => in_0[30].IN1
in_0[31] => in_0[31].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
in_1[4] => in_1[4].IN1
in_1[5] => in_1[5].IN1
in_1[6] => in_1[6].IN1
in_1[7] => in_1[7].IN1
in_1[8] => in_1[8].IN1
in_1[9] => in_1[9].IN1
in_1[10] => in_1[10].IN1
in_1[11] => in_1[11].IN1
in_1[12] => in_1[12].IN1
in_1[13] => in_1[13].IN1
in_1[14] => in_1[14].IN1
in_1[15] => in_1[15].IN1
in_1[16] => in_1[16].IN1
in_1[17] => in_1[17].IN1
in_1[18] => in_1[18].IN1
in_1[19] => in_1[19].IN1
in_1[20] => in_1[20].IN1
in_1[21] => in_1[21].IN1
in_1[22] => in_1[22].IN1
in_1[23] => in_1[23].IN1
in_1[24] => in_1[24].IN1
in_1[25] => in_1[25].IN1
in_1[26] => in_1[26].IN1
in_1[27] => in_1[27].IN1
in_1[28] => in_1[28].IN1
in_1[29] => in_1[29].IN1
in_1[30] => in_1[30].IN1
in_1[31] => in_1[31].IN1
sel => sel.IN32


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_2
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_3
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_4
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_5
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_6
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_7
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_8
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_9
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_10
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_11
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_12
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_13
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_14
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_15
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_16
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_17
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_18
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_19
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_20
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_21
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_22
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_23
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_24
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_25
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_26
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_27
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_28
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_29
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_30
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_1|mux_2x1_1bit:mux_31
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2
out[0] <= mux_2x1_1bit:mux_0.port0
out[1] <= mux_2x1_1bit:mux_1.port0
out[2] <= mux_2x1_1bit:mux_2.port0
out[3] <= mux_2x1_1bit:mux_3.port0
out[4] <= mux_2x1_1bit:mux_4.port0
out[5] <= mux_2x1_1bit:mux_5.port0
out[6] <= mux_2x1_1bit:mux_6.port0
out[7] <= mux_2x1_1bit:mux_7.port0
out[8] <= mux_2x1_1bit:mux_8.port0
out[9] <= mux_2x1_1bit:mux_9.port0
out[10] <= mux_2x1_1bit:mux_10.port0
out[11] <= mux_2x1_1bit:mux_11.port0
out[12] <= mux_2x1_1bit:mux_12.port0
out[13] <= mux_2x1_1bit:mux_13.port0
out[14] <= mux_2x1_1bit:mux_14.port0
out[15] <= mux_2x1_1bit:mux_15.port0
out[16] <= mux_2x1_1bit:mux_16.port0
out[17] <= mux_2x1_1bit:mux_17.port0
out[18] <= mux_2x1_1bit:mux_18.port0
out[19] <= mux_2x1_1bit:mux_19.port0
out[20] <= mux_2x1_1bit:mux_20.port0
out[21] <= mux_2x1_1bit:mux_21.port0
out[22] <= mux_2x1_1bit:mux_22.port0
out[23] <= mux_2x1_1bit:mux_23.port0
out[24] <= mux_2x1_1bit:mux_24.port0
out[25] <= mux_2x1_1bit:mux_25.port0
out[26] <= mux_2x1_1bit:mux_26.port0
out[27] <= mux_2x1_1bit:mux_27.port0
out[28] <= mux_2x1_1bit:mux_28.port0
out[29] <= mux_2x1_1bit:mux_29.port0
out[30] <= mux_2x1_1bit:mux_30.port0
out[31] <= mux_2x1_1bit:mux_31.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_0[4] => in_0[4].IN1
in_0[5] => in_0[5].IN1
in_0[6] => in_0[6].IN1
in_0[7] => in_0[7].IN1
in_0[8] => in_0[8].IN1
in_0[9] => in_0[9].IN1
in_0[10] => in_0[10].IN1
in_0[11] => in_0[11].IN1
in_0[12] => in_0[12].IN1
in_0[13] => in_0[13].IN1
in_0[14] => in_0[14].IN1
in_0[15] => in_0[15].IN1
in_0[16] => in_0[16].IN1
in_0[17] => in_0[17].IN1
in_0[18] => in_0[18].IN1
in_0[19] => in_0[19].IN1
in_0[20] => in_0[20].IN1
in_0[21] => in_0[21].IN1
in_0[22] => in_0[22].IN1
in_0[23] => in_0[23].IN1
in_0[24] => in_0[24].IN1
in_0[25] => in_0[25].IN1
in_0[26] => in_0[26].IN1
in_0[27] => in_0[27].IN1
in_0[28] => in_0[28].IN1
in_0[29] => in_0[29].IN1
in_0[30] => in_0[30].IN1
in_0[31] => in_0[31].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
in_1[4] => in_1[4].IN1
in_1[5] => in_1[5].IN1
in_1[6] => in_1[6].IN1
in_1[7] => in_1[7].IN1
in_1[8] => in_1[8].IN1
in_1[9] => in_1[9].IN1
in_1[10] => in_1[10].IN1
in_1[11] => in_1[11].IN1
in_1[12] => in_1[12].IN1
in_1[13] => in_1[13].IN1
in_1[14] => in_1[14].IN1
in_1[15] => in_1[15].IN1
in_1[16] => in_1[16].IN1
in_1[17] => in_1[17].IN1
in_1[18] => in_1[18].IN1
in_1[19] => in_1[19].IN1
in_1[20] => in_1[20].IN1
in_1[21] => in_1[21].IN1
in_1[22] => in_1[22].IN1
in_1[23] => in_1[23].IN1
in_1[24] => in_1[24].IN1
in_1[25] => in_1[25].IN1
in_1[26] => in_1[26].IN1
in_1[27] => in_1[27].IN1
in_1[28] => in_1[28].IN1
in_1[29] => in_1[29].IN1
in_1[30] => in_1[30].IN1
in_1[31] => in_1[31].IN1
sel => sel.IN32


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_2
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_3
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_4
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_5
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_6
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_7
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_8
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_9
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_10
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_11
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_12
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_13
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_14
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_15
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_16
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_17
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_18
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_19
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_20
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_21
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_22
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_23
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_24
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_25
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_26
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_27
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_28
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_29
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_30
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_2x1_32bit:mux_2|mux_2x1_1bit:mux_31
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|adder:adder_32
result[0] <= CLA_16bit_2level:add_1.port0
result[1] <= CLA_16bit_2level:add_1.port0
result[2] <= CLA_16bit_2level:add_1.port0
result[3] <= CLA_16bit_2level:add_1.port0
result[4] <= CLA_16bit_2level:add_1.port0
result[5] <= CLA_16bit_2level:add_1.port0
result[6] <= CLA_16bit_2level:add_1.port0
result[7] <= CLA_16bit_2level:add_1.port0
result[8] <= CLA_16bit_2level:add_1.port0
result[9] <= CLA_16bit_2level:add_1.port0
result[10] <= CLA_16bit_2level:add_1.port0
result[11] <= CLA_16bit_2level:add_1.port0
result[12] <= CLA_16bit_2level:add_1.port0
result[13] <= CLA_16bit_2level:add_1.port0
result[14] <= CLA_16bit_2level:add_1.port0
result[15] <= CLA_16bit_2level:add_1.port0
result[16] <= CLA_16bit_2level:add_2.port0
result[17] <= CLA_16bit_2level:add_2.port0
result[18] <= CLA_16bit_2level:add_2.port0
result[19] <= CLA_16bit_2level:add_2.port0
result[20] <= CLA_16bit_2level:add_2.port0
result[21] <= CLA_16bit_2level:add_2.port0
result[22] <= CLA_16bit_2level:add_2.port0
result[23] <= CLA_16bit_2level:add_2.port0
result[24] <= CLA_16bit_2level:add_2.port0
result[25] <= CLA_16bit_2level:add_2.port0
result[26] <= CLA_16bit_2level:add_2.port0
result[27] <= CLA_16bit_2level:add_2.port0
result[28] <= CLA_16bit_2level:add_2.port0
result[29] <= CLA_16bit_2level:add_2.port0
result[30] <= CLA_16bit_2level:add_2.port0
result[31] <= CLA_16bit_2level:add_2.port0
carry_out <= CLA_16bit_2level:add_2.port1
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_0[4] => in_0[4].IN1
in_0[5] => in_0[5].IN1
in_0[6] => in_0[6].IN1
in_0[7] => in_0[7].IN1
in_0[8] => in_0[8].IN1
in_0[9] => in_0[9].IN1
in_0[10] => in_0[10].IN1
in_0[11] => in_0[11].IN1
in_0[12] => in_0[12].IN1
in_0[13] => in_0[13].IN1
in_0[14] => in_0[14].IN1
in_0[15] => in_0[15].IN1
in_0[16] => in_0[16].IN1
in_0[17] => in_0[17].IN1
in_0[18] => in_0[18].IN1
in_0[19] => in_0[19].IN1
in_0[20] => in_0[20].IN1
in_0[21] => in_0[21].IN1
in_0[22] => in_0[22].IN1
in_0[23] => in_0[23].IN1
in_0[24] => in_0[24].IN1
in_0[25] => in_0[25].IN1
in_0[26] => in_0[26].IN1
in_0[27] => in_0[27].IN1
in_0[28] => in_0[28].IN1
in_0[29] => in_0[29].IN1
in_0[30] => in_0[30].IN1
in_0[31] => in_0[31].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
in_1[4] => in_1[4].IN1
in_1[5] => in_1[5].IN1
in_1[6] => in_1[6].IN1
in_1[7] => in_1[7].IN1
in_1[8] => in_1[8].IN1
in_1[9] => in_1[9].IN1
in_1[10] => in_1[10].IN1
in_1[11] => in_1[11].IN1
in_1[12] => in_1[12].IN1
in_1[13] => in_1[13].IN1
in_1[14] => in_1[14].IN1
in_1[15] => in_1[15].IN1
in_1[16] => in_1[16].IN1
in_1[17] => in_1[17].IN1
in_1[18] => in_1[18].IN1
in_1[19] => in_1[19].IN1
in_1[20] => in_1[20].IN1
in_1[21] => in_1[21].IN1
in_1[22] => in_1[22].IN1
in_1[23] => in_1[23].IN1
in_1[24] => in_1[24].IN1
in_1[25] => in_1[25].IN1
in_1[26] => in_1[26].IN1
in_1[27] => in_1[27].IN1
in_1[28] => in_1[28].IN1
in_1[29] => in_1[29].IN1
in_1[30] => in_1[30].IN1
in_1[31] => in_1[31].IN1
carry_in => carry_in.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1
result[0] <= CLA_4bit:layer0.port1
result[1] <= CLA_4bit:layer0.port1
result[2] <= CLA_4bit:layer0.port1
result[3] <= CLA_4bit:layer0.port1
result[4] <= CLA_4bit:layer1.port1
result[5] <= CLA_4bit:layer1.port1
result[6] <= CLA_4bit:layer1.port1
result[7] <= CLA_4bit:layer1.port1
result[8] <= CLA_4bit:layer2.port1
result[9] <= CLA_4bit:layer2.port1
result[10] <= CLA_4bit:layer2.port1
result[11] <= CLA_4bit:layer2.port1
result[12] <= CLA_4bit:layer3.port1
result[13] <= CLA_4bit:layer3.port1
result[14] <= CLA_4bit:layer3.port1
result[15] <= CLA_4bit:layer3.port1
carry_out <= carry_out_generator:generator.port0
in_0[0] => in_0[0].IN2
in_0[1] => in_0[1].IN2
in_0[2] => in_0[2].IN2
in_0[3] => in_0[3].IN2
in_0[4] => in_0[4].IN2
in_0[5] => in_0[5].IN2
in_0[6] => in_0[6].IN2
in_0[7] => in_0[7].IN2
in_0[8] => in_0[8].IN2
in_0[9] => in_0[9].IN2
in_0[10] => in_0[10].IN2
in_0[11] => in_0[11].IN2
in_0[12] => in_0[12].IN2
in_0[13] => in_0[13].IN2
in_0[14] => in_0[14].IN2
in_0[15] => in_0[15].IN2
in_1[0] => in_1[0].IN2
in_1[1] => in_1[1].IN2
in_1[2] => in_1[2].IN2
in_1[3] => in_1[3].IN2
in_1[4] => in_1[4].IN2
in_1[5] => in_1[5].IN2
in_1[6] => in_1[6].IN2
in_1[7] => in_1[7].IN2
in_1[8] => in_1[8].IN2
in_1[9] => in_1[9].IN2
in_1[10] => in_1[10].IN2
in_1[11] => in_1[11].IN2
in_1[12] => in_1[12].IN2
in_1[13] => in_1[13].IN2
in_1[14] => in_1[14].IN2
in_1[15] => in_1[15].IN2
carry_in => carry_in.IN2


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_0
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_1
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_2
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_3
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer0
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer0|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer1
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer1|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer2
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer2|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer3
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer3|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2
result[0] <= CLA_4bit:layer0.port1
result[1] <= CLA_4bit:layer0.port1
result[2] <= CLA_4bit:layer0.port1
result[3] <= CLA_4bit:layer0.port1
result[4] <= CLA_4bit:layer1.port1
result[5] <= CLA_4bit:layer1.port1
result[6] <= CLA_4bit:layer1.port1
result[7] <= CLA_4bit:layer1.port1
result[8] <= CLA_4bit:layer2.port1
result[9] <= CLA_4bit:layer2.port1
result[10] <= CLA_4bit:layer2.port1
result[11] <= CLA_4bit:layer2.port1
result[12] <= CLA_4bit:layer3.port1
result[13] <= CLA_4bit:layer3.port1
result[14] <= CLA_4bit:layer3.port1
result[15] <= CLA_4bit:layer3.port1
carry_out <= carry_out_generator:generator.port0
in_0[0] => in_0[0].IN2
in_0[1] => in_0[1].IN2
in_0[2] => in_0[2].IN2
in_0[3] => in_0[3].IN2
in_0[4] => in_0[4].IN2
in_0[5] => in_0[5].IN2
in_0[6] => in_0[6].IN2
in_0[7] => in_0[7].IN2
in_0[8] => in_0[8].IN2
in_0[9] => in_0[9].IN2
in_0[10] => in_0[10].IN2
in_0[11] => in_0[11].IN2
in_0[12] => in_0[12].IN2
in_0[13] => in_0[13].IN2
in_0[14] => in_0[14].IN2
in_0[15] => in_0[15].IN2
in_1[0] => in_1[0].IN2
in_1[1] => in_1[1].IN2
in_1[2] => in_1[2].IN2
in_1[3] => in_1[3].IN2
in_1[4] => in_1[4].IN2
in_1[5] => in_1[5].IN2
in_1[6] => in_1[6].IN2
in_1[7] => in_1[7].IN2
in_1[8] => in_1[8].IN2
in_1[9] => in_1[9].IN2
in_1[10] => in_1[10].IN2
in_1[11] => in_1[11].IN2
in_1[12] => in_1[12].IN2
in_1[13] => in_1[13].IN2
in_1[14] => in_1[14].IN2
in_1[15] => in_1[15].IN2
carry_in => carry_in.IN2


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_0
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_1
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_2
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_3
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer0
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer0|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer1
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer1|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer2
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer2|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer3
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer3|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|adder:adder_32|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|alu:alu_module|control_over_flow:control
result <= mux_2x1_1bit:mux_decision.port0
r_adder => r_adder.IN1
msb_0 => msb_0.IN1
msb_1 => diff_gate.IN0


|mips|alu:alu_module|control_over_flow:control|mux_2x1_1bit:mux_decision
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|sett_less_than:stl
set_less_than[0] <= less_than.DB_MAX_OUTPUT_PORT_TYPE
set_less_than[1] <= <GND>
set_less_than[2] <= <GND>
set_less_than[3] <= <GND>
set_less_than[4] <= <GND>
set_less_than[5] <= <GND>
set_less_than[6] <= <GND>
set_less_than[7] <= <GND>
set_less_than[8] <= <GND>
set_less_than[9] <= <GND>
set_less_than[10] <= <GND>
set_less_than[11] <= <GND>
set_less_than[12] <= <GND>
set_less_than[13] <= <GND>
set_less_than[14] <= <GND>
set_less_than[15] <= <GND>
set_less_than[16] <= <GND>
set_less_than[17] <= <GND>
set_less_than[18] <= <GND>
set_less_than[19] <= <GND>
set_less_than[20] <= <GND>
set_less_than[21] <= <GND>
set_less_than[22] <= <GND>
set_less_than[23] <= <GND>
set_less_than[24] <= <GND>
set_less_than[25] <= <GND>
set_less_than[26] <= <GND>
set_less_than[27] <= <GND>
set_less_than[28] <= <GND>
set_less_than[29] <= <GND>
set_less_than[30] <= <GND>
set_less_than[31] <= <GND>
less_than => set_less_than[0].DATAIN


|mips|alu:alu_module|mux_8x1_32bit:mux
out[0] <= mux_8x1_1bit:mux_0.port0
out[1] <= mux_8x1_1bit:mux_1.port0
out[2] <= mux_8x1_1bit:mux_2.port0
out[3] <= mux_8x1_1bit:mux_3.port0
out[4] <= mux_8x1_1bit:mux_4.port0
out[5] <= mux_8x1_1bit:mux_5.port0
out[6] <= mux_8x1_1bit:mux_6.port0
out[7] <= mux_8x1_1bit:mux_7.port0
out[8] <= mux_8x1_1bit:mux_8.port0
out[9] <= mux_8x1_1bit:mux_9.port0
out[10] <= mux_8x1_1bit:mux_10.port0
out[11] <= mux_8x1_1bit:mux_11.port0
out[12] <= mux_8x1_1bit:mux_12.port0
out[13] <= mux_8x1_1bit:mux_13.port0
out[14] <= mux_8x1_1bit:mux_14.port0
out[15] <= mux_8x1_1bit:mux_15.port0
out[16] <= mux_8x1_1bit:mux_16.port0
out[17] <= mux_8x1_1bit:mux_17.port0
out[18] <= mux_8x1_1bit:mux_18.port0
out[19] <= mux_8x1_1bit:mux_19.port0
out[20] <= mux_8x1_1bit:mux_20.port0
out[21] <= mux_8x1_1bit:mux_21.port0
out[22] <= mux_8x1_1bit:mux_22.port0
out[23] <= mux_8x1_1bit:mux_23.port0
out[24] <= mux_8x1_1bit:mux_24.port0
out[25] <= mux_8x1_1bit:mux_25.port0
out[26] <= mux_8x1_1bit:mux_26.port0
out[27] <= mux_8x1_1bit:mux_27.port0
out[28] <= mux_8x1_1bit:mux_28.port0
out[29] <= mux_8x1_1bit:mux_29.port0
out[30] <= mux_8x1_1bit:mux_30.port0
out[31] <= mux_8x1_1bit:mux_31.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_0[4] => in_0[4].IN1
in_0[5] => in_0[5].IN1
in_0[6] => in_0[6].IN1
in_0[7] => in_0[7].IN1
in_0[8] => in_0[8].IN1
in_0[9] => in_0[9].IN1
in_0[10] => in_0[10].IN1
in_0[11] => in_0[11].IN1
in_0[12] => in_0[12].IN1
in_0[13] => in_0[13].IN1
in_0[14] => in_0[14].IN1
in_0[15] => in_0[15].IN1
in_0[16] => in_0[16].IN1
in_0[17] => in_0[17].IN1
in_0[18] => in_0[18].IN1
in_0[19] => in_0[19].IN1
in_0[20] => in_0[20].IN1
in_0[21] => in_0[21].IN1
in_0[22] => in_0[22].IN1
in_0[23] => in_0[23].IN1
in_0[24] => in_0[24].IN1
in_0[25] => in_0[25].IN1
in_0[26] => in_0[26].IN1
in_0[27] => in_0[27].IN1
in_0[28] => in_0[28].IN1
in_0[29] => in_0[29].IN1
in_0[30] => in_0[30].IN1
in_0[31] => in_0[31].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
in_1[4] => in_1[4].IN1
in_1[5] => in_1[5].IN1
in_1[6] => in_1[6].IN1
in_1[7] => in_1[7].IN1
in_1[8] => in_1[8].IN1
in_1[9] => in_1[9].IN1
in_1[10] => in_1[10].IN1
in_1[11] => in_1[11].IN1
in_1[12] => in_1[12].IN1
in_1[13] => in_1[13].IN1
in_1[14] => in_1[14].IN1
in_1[15] => in_1[15].IN1
in_1[16] => in_1[16].IN1
in_1[17] => in_1[17].IN1
in_1[18] => in_1[18].IN1
in_1[19] => in_1[19].IN1
in_1[20] => in_1[20].IN1
in_1[21] => in_1[21].IN1
in_1[22] => in_1[22].IN1
in_1[23] => in_1[23].IN1
in_1[24] => in_1[24].IN1
in_1[25] => in_1[25].IN1
in_1[26] => in_1[26].IN1
in_1[27] => in_1[27].IN1
in_1[28] => in_1[28].IN1
in_1[29] => in_1[29].IN1
in_1[30] => in_1[30].IN1
in_1[31] => in_1[31].IN1
in_2[0] => in_2[0].IN1
in_2[1] => in_2[1].IN1
in_2[2] => in_2[2].IN1
in_2[3] => in_2[3].IN1
in_2[4] => in_2[4].IN1
in_2[5] => in_2[5].IN1
in_2[6] => in_2[6].IN1
in_2[7] => in_2[7].IN1
in_2[8] => in_2[8].IN1
in_2[9] => in_2[9].IN1
in_2[10] => in_2[10].IN1
in_2[11] => in_2[11].IN1
in_2[12] => in_2[12].IN1
in_2[13] => in_2[13].IN1
in_2[14] => in_2[14].IN1
in_2[15] => in_2[15].IN1
in_2[16] => in_2[16].IN1
in_2[17] => in_2[17].IN1
in_2[18] => in_2[18].IN1
in_2[19] => in_2[19].IN1
in_2[20] => in_2[20].IN1
in_2[21] => in_2[21].IN1
in_2[22] => in_2[22].IN1
in_2[23] => in_2[23].IN1
in_2[24] => in_2[24].IN1
in_2[25] => in_2[25].IN1
in_2[26] => in_2[26].IN1
in_2[27] => in_2[27].IN1
in_2[28] => in_2[28].IN1
in_2[29] => in_2[29].IN1
in_2[30] => in_2[30].IN1
in_2[31] => in_2[31].IN1
in_3[0] => in_3[0].IN1
in_3[1] => in_3[1].IN1
in_3[2] => in_3[2].IN1
in_3[3] => in_3[3].IN1
in_3[4] => in_3[4].IN1
in_3[5] => in_3[5].IN1
in_3[6] => in_3[6].IN1
in_3[7] => in_3[7].IN1
in_3[8] => in_3[8].IN1
in_3[9] => in_3[9].IN1
in_3[10] => in_3[10].IN1
in_3[11] => in_3[11].IN1
in_3[12] => in_3[12].IN1
in_3[13] => in_3[13].IN1
in_3[14] => in_3[14].IN1
in_3[15] => in_3[15].IN1
in_3[16] => in_3[16].IN1
in_3[17] => in_3[17].IN1
in_3[18] => in_3[18].IN1
in_3[19] => in_3[19].IN1
in_3[20] => in_3[20].IN1
in_3[21] => in_3[21].IN1
in_3[22] => in_3[22].IN1
in_3[23] => in_3[23].IN1
in_3[24] => in_3[24].IN1
in_3[25] => in_3[25].IN1
in_3[26] => in_3[26].IN1
in_3[27] => in_3[27].IN1
in_3[28] => in_3[28].IN1
in_3[29] => in_3[29].IN1
in_3[30] => in_3[30].IN1
in_3[31] => in_3[31].IN1
in_4[0] => in_4[0].IN1
in_4[1] => in_4[1].IN1
in_4[2] => in_4[2].IN1
in_4[3] => in_4[3].IN1
in_4[4] => in_4[4].IN1
in_4[5] => in_4[5].IN1
in_4[6] => in_4[6].IN1
in_4[7] => in_4[7].IN1
in_4[8] => in_4[8].IN1
in_4[9] => in_4[9].IN1
in_4[10] => in_4[10].IN1
in_4[11] => in_4[11].IN1
in_4[12] => in_4[12].IN1
in_4[13] => in_4[13].IN1
in_4[14] => in_4[14].IN1
in_4[15] => in_4[15].IN1
in_4[16] => in_4[16].IN1
in_4[17] => in_4[17].IN1
in_4[18] => in_4[18].IN1
in_4[19] => in_4[19].IN1
in_4[20] => in_4[20].IN1
in_4[21] => in_4[21].IN1
in_4[22] => in_4[22].IN1
in_4[23] => in_4[23].IN1
in_4[24] => in_4[24].IN1
in_4[25] => in_4[25].IN1
in_4[26] => in_4[26].IN1
in_4[27] => in_4[27].IN1
in_4[28] => in_4[28].IN1
in_4[29] => in_4[29].IN1
in_4[30] => in_4[30].IN1
in_4[31] => in_4[31].IN1
in_5[0] => in_5[0].IN1
in_5[1] => in_5[1].IN1
in_5[2] => in_5[2].IN1
in_5[3] => in_5[3].IN1
in_5[4] => in_5[4].IN1
in_5[5] => in_5[5].IN1
in_5[6] => in_5[6].IN1
in_5[7] => in_5[7].IN1
in_5[8] => in_5[8].IN1
in_5[9] => in_5[9].IN1
in_5[10] => in_5[10].IN1
in_5[11] => in_5[11].IN1
in_5[12] => in_5[12].IN1
in_5[13] => in_5[13].IN1
in_5[14] => in_5[14].IN1
in_5[15] => in_5[15].IN1
in_5[16] => in_5[16].IN1
in_5[17] => in_5[17].IN1
in_5[18] => in_5[18].IN1
in_5[19] => in_5[19].IN1
in_5[20] => in_5[20].IN1
in_5[21] => in_5[21].IN1
in_5[22] => in_5[22].IN1
in_5[23] => in_5[23].IN1
in_5[24] => in_5[24].IN1
in_5[25] => in_5[25].IN1
in_5[26] => in_5[26].IN1
in_5[27] => in_5[27].IN1
in_5[28] => in_5[28].IN1
in_5[29] => in_5[29].IN1
in_5[30] => in_5[30].IN1
in_5[31] => in_5[31].IN1
in_6[0] => in_6[0].IN1
in_6[1] => in_6[1].IN1
in_6[2] => in_6[2].IN1
in_6[3] => in_6[3].IN1
in_6[4] => in_6[4].IN1
in_6[5] => in_6[5].IN1
in_6[6] => in_6[6].IN1
in_6[7] => in_6[7].IN1
in_6[8] => in_6[8].IN1
in_6[9] => in_6[9].IN1
in_6[10] => in_6[10].IN1
in_6[11] => in_6[11].IN1
in_6[12] => in_6[12].IN1
in_6[13] => in_6[13].IN1
in_6[14] => in_6[14].IN1
in_6[15] => in_6[15].IN1
in_6[16] => in_6[16].IN1
in_6[17] => in_6[17].IN1
in_6[18] => in_6[18].IN1
in_6[19] => in_6[19].IN1
in_6[20] => in_6[20].IN1
in_6[21] => in_6[21].IN1
in_6[22] => in_6[22].IN1
in_6[23] => in_6[23].IN1
in_6[24] => in_6[24].IN1
in_6[25] => in_6[25].IN1
in_6[26] => in_6[26].IN1
in_6[27] => in_6[27].IN1
in_6[28] => in_6[28].IN1
in_6[29] => in_6[29].IN1
in_6[30] => in_6[30].IN1
in_6[31] => in_6[31].IN1
in_7[0] => in_7[0].IN1
in_7[1] => in_7[1].IN1
in_7[2] => in_7[2].IN1
in_7[3] => in_7[3].IN1
in_7[4] => in_7[4].IN1
in_7[5] => in_7[5].IN1
in_7[6] => in_7[6].IN1
in_7[7] => in_7[7].IN1
in_7[8] => in_7[8].IN1
in_7[9] => in_7[9].IN1
in_7[10] => in_7[10].IN1
in_7[11] => in_7[11].IN1
in_7[12] => in_7[12].IN1
in_7[13] => in_7[13].IN1
in_7[14] => in_7[14].IN1
in_7[15] => in_7[15].IN1
in_7[16] => in_7[16].IN1
in_7[17] => in_7[17].IN1
in_7[18] => in_7[18].IN1
in_7[19] => in_7[19].IN1
in_7[20] => in_7[20].IN1
in_7[21] => in_7[21].IN1
in_7[22] => in_7[22].IN1
in_7[23] => in_7[23].IN1
in_7[24] => in_7[24].IN1
in_7[25] => in_7[25].IN1
in_7[26] => in_7[26].IN1
in_7[27] => in_7[27].IN1
in_7[28] => in_7[28].IN1
in_7[29] => in_7[29].IN1
in_7[30] => in_7[30].IN1
in_7[31] => in_7[31].IN1
sel_2 => sel_2.IN32
sel_1 => sel_1.IN32
sel_0 => sel_0.IN32


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_0
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_0|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_0|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_0|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_1
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_1|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_1|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_1|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_2
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_2|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_2|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_2|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_3
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_3|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_3|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_3|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_4
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_4|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_4|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_4|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_5
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_5|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_5|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_5|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_6
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_6|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_6|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_6|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_7
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_7|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_7|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_7|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_8
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_8|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_8|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_8|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_9
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_9|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_9|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_9|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_10
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_10|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_10|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_10|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_11
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_11|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_11|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_11|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_12
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_12|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_12|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_12|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_13
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_13|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_13|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_13|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_14
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_14|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_14|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_14|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_15
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_15|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_15|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_15|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_16
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_16|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_16|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_16|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_17
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_17|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_17|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_17|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_18
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_18|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_18|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_18|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_19
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_19|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_19|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_19|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_20
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_20|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_20|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_20|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_21
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_21|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_21|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_21|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_22
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_22|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_22|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_22|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_23
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_23|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_23|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_23|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_24
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_24|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_24|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_24|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_25
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_25|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_25|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_25|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_26
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_26|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_26|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_26|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_27
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_27|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_27|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_27|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_28
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_28|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_28|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_28|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_29
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_29|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_29|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_29|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_30
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_30|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_30|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_30|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_31
out <= mux_2x1_1bit:mux_2_1bit.port0
in_0 => in_0.IN1
in_1 => in_1.IN1
in_2 => in_2.IN1
in_3 => in_3.IN1
in_4 => in_4.IN1
in_5 => in_5.IN1
in_6 => in_6.IN1
in_7 => in_7.IN1
sel_2 => sel_2.IN1
sel_1 => sel_1.IN2
sel_0 => sel_0.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_31|mux_4x1_1bit:mux_4_1bit_0
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_31|mux_4x1_1bit:mux_4_1bit_1
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
in_2 => and_2_gate.IN0
in_3 => and_3_gate.IN0
sel_1 => and_2_gate.IN1
sel_1 => and_3_gate.IN1
sel_1 => and_0_gate.IN1
sel_1 => and_1_gate.IN1
sel_0 => and_1_gate.IN2
sel_0 => and_3_gate.IN2
sel_0 => and_0_gate.IN2
sel_0 => and_2_gate.IN2


|mips|alu:alu_module|mux_8x1_32bit:mux|mux_8x1_1bit:mux_31|mux_2x1_1bit:mux_2_1bit
out <= total.DB_MAX_OUTPUT_PORT_TYPE
in_0 => and_0_gate.IN0
in_1 => and_1_gate.IN0
sel => and_1_gate.IN1
sel => and_0_gate.IN1


|mips|memory_block:M_block
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= <GND>
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= <GND>
read_data[5] <= <GND>
read_data[6] <= <GND>
read_data[7] <= <GND>
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
byteOperation => read_data[0].OUTPUTSELECT
byteOperation => read_data[2].OUTPUTSELECT
byteOperation => read_data[3].OUTPUTSELECT
byteOperation => read_data[10].OUTPUTSELECT
byteOperation => read_data[11].OUTPUTSELECT
byteOperation => read_data[31].IN1
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[0] => Equal3.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
address[1] => Equal3.IN0
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
write_data[0] => ~NO_FANOUT~
write_data[1] => ~NO_FANOUT~
write_data[2] => ~NO_FANOUT~
write_data[3] => ~NO_FANOUT~
write_data[4] => ~NO_FANOUT~
write_data[5] => ~NO_FANOUT~
write_data[6] => ~NO_FANOUT~
write_data[7] => ~NO_FANOUT~
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
memRead => read_data[31].IN1
memWrite => ~NO_FANOUT~


|mips|control_unit:C_block
regDst <= reg_DST_gate.DB_MAX_OUTPUT_PORT_TYPE
branch <= branch_gate.DB_MAX_OUTPUT_PORT_TYPE
memRead <= mem_Read_gate.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= mem_Write_gate.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= ALUop0_gate.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= ALUop1_gate.DB_MAX_OUTPUT_PORT_TYPE
ALUop[2] <= temp_ALUop.DB_MAX_OUTPUT_PORT_TYPE
ALUsrc <= hadi.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= reg_write_gate.DB_MAX_OUTPUT_PORT_TYPE
jump <= jump_gate.DB_MAX_OUTPUT_PORT_TYPE
byteOperations <= byteop_gate.DB_MAX_OUTPUT_PORT_TYPE
move <= move_gate.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => branch_gate.IN0
opcode[0] => ALU_SRC_gate1.IN0
opcode[0] => ALU_SRC_gate2.IN0
opcode[0] => reg_write_help2.IN0
opcode[0] => reg_write_help4.IN0
opcode[0] => reg_write_help6.IN0
opcode[0] => reg_write_help7.IN0
opcode[0] => reg_write_help8.IN0
opcode[0] => byteop_gate.IN1
opcode[0] => ALUop1_help1_gate.IN0
opcode[0] => ALUop1_help2_gate.IN0
opcode[0] => ALUop1_help3_gate.IN0
opcode[0] => ALUop0_help2_gate.IN0
opcode[0] => ALUop0_help5_gate.IN0
opcode[0] => ALUop0_help6_gate.IN0
opcode[0] => reg_DST_gate.IN0
opcode[0] => ALU_SRC_gate0.IN0
opcode[0] => reg_write_help0.IN0
opcode[0] => reg_write_help1.IN0
opcode[0] => reg_write_help3.IN0
opcode[0] => reg_write_help5.IN0
opcode[0] => reg_write_help9.IN0
opcode[0] => move_gate.IN0
opcode[0] => ALUop1_help0_gate.IN0
opcode[0] => ALUop0_help0_gate.IN0
opcode[0] => ALUop0_help1_gate.IN0
opcode[0] => ALUop0_help3_gate.IN0
opcode[0] => ALUop0_help4_gate.IN0
opcode[1] => branch_gate.IN1
opcode[1] => ALU_SRC_gate1.IN1
opcode[1] => ALU_SRC_gate2.IN1
opcode[1] => reg_write_help1.IN1
opcode[1] => reg_write_help2.IN1
opcode[1] => reg_write_help7.IN1
opcode[1] => ALUop1_help1_gate.IN1
opcode[1] => ALUop1_help2_gate.IN1
opcode[1] => ALUop1_help3_gate.IN1
opcode[1] => ALUop0_help1_gate.IN1
opcode[1] => reg_DST_gate.IN1
opcode[1] => mem_Read_gate.IN0
opcode[1] => mem_Write_gate.IN0
opcode[1] => ALU_SRC_gate0.IN1
opcode[1] => reg_write_help0.IN1
opcode[1] => reg_write_help3.IN1
opcode[1] => reg_write_help4.IN1
opcode[1] => reg_write_help5.IN1
opcode[1] => reg_write_help6.IN1
opcode[1] => reg_write_help8.IN1
opcode[1] => reg_write_help9.IN1
opcode[1] => jump_gate.IN0
opcode[1] => byteop_gate.IN2
opcode[1] => move_gate.IN1
opcode[1] => temp_ALUop.IN0
opcode[1] => ALUop1_help0_gate.IN1
opcode[1] => ALUop0_help0_gate.IN1
opcode[1] => ALUop0_help2_gate.IN1
opcode[1] => ALUop0_help3_gate.IN1
opcode[1] => ALUop0_help4_gate.IN1
opcode[1] => ALUop0_help5_gate.IN1
opcode[1] => ALUop0_help6_gate.IN1
opcode[2] => ALU_SRC_gate2.IN2
opcode[2] => reg_write_help3.IN2
opcode[2] => reg_write_help4.IN2
opcode[2] => reg_write_help7.IN2
opcode[2] => temp_ALUop.IN1
opcode[2] => ALUop1_help3_gate.IN2
opcode[2] => ALUop0_help2_gate.IN2
opcode[2] => reg_DST_gate.IN2
opcode[2] => mem_Read_gate.IN1
opcode[2] => mem_Write_gate.IN1
opcode[2] => ALU_SRC_gate0.IN2
opcode[2] => ALU_SRC_gate1.IN2
opcode[2] => reg_write_help0.IN2
opcode[2] => reg_write_help1.IN2
opcode[2] => reg_write_help2.IN2
opcode[2] => reg_write_help5.IN2
opcode[2] => reg_write_help6.IN2
opcode[2] => reg_write_help8.IN2
opcode[2] => reg_write_help9.IN2
opcode[2] => jump_gate.IN1
opcode[2] => byteop_gate.IN3
opcode[2] => move_gate.IN2
opcode[2] => ALUop1_help0_gate.IN2
opcode[2] => ALUop1_help1_gate.IN2
opcode[2] => ALUop1_help2_gate.IN2
opcode[2] => ALUop0_help0_gate.IN2
opcode[2] => ALUop0_help1_gate.IN2
opcode[2] => ALUop0_help3_gate.IN2
opcode[2] => ALUop0_help4_gate.IN2
opcode[2] => ALUop0_help5_gate.IN2
opcode[2] => ALUop0_help6_gate.IN2
opcode[3] => mem_Read_gate.IN2
opcode[3] => reg_write_help5.IN3
opcode[3] => reg_write_help6.IN3
opcode[3] => reg_write_help8.IN3
opcode[3] => jump_gate.IN2
opcode[3] => byteop_help0.IN0
opcode[3] => ALUop0_help3_gate.IN3
opcode[3] => ALUop0_help5_gate.IN3
opcode[3] => reg_DST_gate.IN3
opcode[3] => branch_gate.IN2
opcode[3] => mem_Write_gate.IN2
opcode[3] => ALU_SRC_gate0.IN3
opcode[3] => ALU_SRC_gate1.IN3
opcode[3] => ALU_SRC_gate2.IN3
opcode[3] => reg_write_help0.IN3
opcode[3] => reg_write_help1.IN3
opcode[3] => reg_write_help2.IN3
opcode[3] => reg_write_help3.IN3
opcode[3] => reg_write_help4.IN3
opcode[3] => reg_write_help7.IN3
opcode[3] => reg_write_help9.IN3
opcode[3] => move_gate.IN3
opcode[3] => temp_ALUop.IN2
opcode[3] => ALUop1_help0_gate.IN3
opcode[3] => ALUop1_help1_gate.IN3
opcode[3] => ALUop1_help2_gate.IN3
opcode[3] => ALUop1_help3_gate.IN3
opcode[3] => ALUop0_help0_gate.IN3
opcode[3] => ALUop0_help1_gate.IN3
opcode[3] => ALUop0_help2_gate.IN3
opcode[3] => ALUop0_help4_gate.IN3
opcode[3] => ALUop0_help6_gate.IN3
opcode[4] => mem_Write_gate.IN3
opcode[4] => reg_write_help8.IN4
opcode[4] => jump_gate.IN3
opcode[4] => byteop_help0.IN1
opcode[4] => ALUop0_help4_gate.IN4
opcode[4] => ALUop0_help6_gate.IN4
opcode[4] => reg_DST_gate.IN4
opcode[4] => branch_gate.IN3
opcode[4] => mem_Read_gate.IN3
opcode[4] => ALU_SRC_gate0.IN4
opcode[4] => ALU_SRC_gate1.IN4
opcode[4] => ALU_SRC_gate2.IN4
opcode[4] => reg_write_help0.IN4
opcode[4] => reg_write_help1.IN4
opcode[4] => reg_write_help2.IN4
opcode[4] => reg_write_help3.IN4
opcode[4] => reg_write_help4.IN4
opcode[4] => reg_write_help5.IN4
opcode[4] => reg_write_help6.IN4
opcode[4] => reg_write_help7.IN4
opcode[4] => reg_write_help9.IN4
opcode[4] => move_gate.IN4
opcode[4] => temp_ALUop.IN3
opcode[4] => ALUop1_help0_gate.IN4
opcode[4] => ALUop1_help1_gate.IN4
opcode[4] => ALUop1_help2_gate.IN4
opcode[4] => ALUop1_help3_gate.IN4
opcode[4] => ALUop0_help0_gate.IN4
opcode[4] => ALUop0_help1_gate.IN4
opcode[4] => ALUop0_help2_gate.IN4
opcode[4] => ALUop0_help3_gate.IN4
opcode[4] => ALUop0_help5_gate.IN4
opcode[5] => branch_gate.IN4
opcode[5] => ALU_SRC_gate1.IN5
opcode[5] => ALU_SRC_gate2.IN5
opcode[5] => reg_write_help8.IN5
opcode[5] => reg_write_help9.IN5
opcode[5] => jump_gate.IN4
opcode[5] => move_gate.IN5
opcode[5] => ALUop1_help2_gate.IN5
opcode[5] => ALUop1_help3_gate.IN5
opcode[5] => reg_DST_gate.IN5
opcode[5] => mem_Read_gate.IN4
opcode[5] => mem_Write_gate.IN4
opcode[5] => ALU_SRC_gate0.IN5
opcode[5] => reg_write_help0.IN5
opcode[5] => reg_write_help1.IN5
opcode[5] => reg_write_help2.IN5
opcode[5] => reg_write_help3.IN5
opcode[5] => reg_write_help4.IN5
opcode[5] => reg_write_help5.IN5
opcode[5] => reg_write_help6.IN5
opcode[5] => reg_write_help7.IN5
opcode[5] => byteop_gate.IN4
opcode[5] => temp_ALUop.IN4
opcode[5] => ALUop1_help0_gate.IN5
opcode[5] => ALUop1_help1_gate.IN5
opcode[5] => ALUop0_help0_gate.IN5
opcode[5] => ALUop0_help1_gate.IN5
opcode[5] => ALUop0_help2_gate.IN5
opcode[5] => ALUop0_help3_gate.IN5
opcode[5] => ALUop0_help4_gate.IN5
opcode[5] => ALUop0_help5_gate.IN5
opcode[5] => ALUop0_help6_gate.IN5


|mips|sign_extend:sign_module
sign_ext_imm[0] <= imm[0].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[1] <= imm[1].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[2] <= imm[2].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[3] <= imm[3].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[4] <= imm[4].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[5] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[6] <= imm[6].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[7] <= imm[7].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[8] <= imm[8].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[9] <= imm[9].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[10] <= imm[10].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[11] <= imm[11].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[12] <= imm[12].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[13] <= imm[13].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[14] <= imm[14].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[15] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[16] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[17] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[18] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[19] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[20] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[21] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[22] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[23] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[24] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[25] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[26] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[27] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[28] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[29] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[30] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[31] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm[0] => sign_ext_imm[0].DATAIN
imm[1] => sign_ext_imm[1].DATAIN
imm[2] => sign_ext_imm[2].DATAIN
imm[3] => sign_ext_imm[3].DATAIN
imm[4] => sign_ext_imm[4].DATAIN
imm[5] => sign_ext_imm[5].DATAIN
imm[6] => sign_ext_imm[6].DATAIN
imm[7] => sign_ext_imm[7].DATAIN
imm[8] => sign_ext_imm[8].DATAIN
imm[9] => sign_ext_imm[9].DATAIN
imm[10] => sign_ext_imm[10].DATAIN
imm[11] => sign_ext_imm[11].DATAIN
imm[12] => sign_ext_imm[12].DATAIN
imm[13] => sign_ext_imm[13].DATAIN
imm[14] => sign_ext_imm[14].DATAIN
imm[15] => sign_ext_imm[15].DATAIN
imm[15] => sign_ext_imm[16].DATAIN
imm[15] => sign_ext_imm[17].DATAIN
imm[15] => sign_ext_imm[18].DATAIN
imm[15] => sign_ext_imm[19].DATAIN
imm[15] => sign_ext_imm[20].DATAIN
imm[15] => sign_ext_imm[21].DATAIN
imm[15] => sign_ext_imm[22].DATAIN
imm[15] => sign_ext_imm[23].DATAIN
imm[15] => sign_ext_imm[24].DATAIN
imm[15] => sign_ext_imm[25].DATAIN
imm[15] => sign_ext_imm[26].DATAIN
imm[15] => sign_ext_imm[27].DATAIN
imm[15] => sign_ext_imm[28].DATAIN
imm[15] => sign_ext_imm[29].DATAIN
imm[15] => sign_ext_imm[30].DATAIN
imm[15] => sign_ext_imm[31].DATAIN


|mips|alu_control:alu_control_module
alu_ctr[0] <= ctr0_gate.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[1] <= ctr1_gate.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[2] <= ctr2_gate.DB_MAX_OUTPUT_PORT_TYPE
function_code[0] => ctr0_help_gate1.IN0
function_code[0] => ctr1_help_gate0.IN0
function_code[0] => ctr1_help_gate1.IN0
function_code[0] => ctr2_help_gate1.IN0
function_code[0] => ctr2_help_gate2.IN0
function_code[0] => ctr0_help_gate0.IN0
function_code[0] => ctr0_help_gate2.IN0
function_code[0] => ctr1_help_gate2.IN0
function_code[0] => ctr2_help_gate0.IN0
function_code[0] => ctr2_help_gate3.IN0
function_code[1] => ctr0_help_gate0.IN1
function_code[1] => ctr1_help_gate0.IN1
function_code[1] => ctr1_help_gate1.IN1
function_code[1] => ctr2_help_gate0.IN1
function_code[1] => ctr2_help_gate1.IN1
function_code[1] => ctr2_help_gate2.IN1
function_code[1] => ctr0_help_gate1.IN1
function_code[1] => ctr0_help_gate2.IN1
function_code[1] => ctr1_help_gate2.IN1
function_code[1] => ctr2_help_gate3.IN1
function_code[2] => ctr0_help_gate1.IN2
function_code[2] => ctr1_help_gate1.IN2
function_code[2] => ctr2_help_gate2.IN2
function_code[2] => ctr0_help_gate0.IN2
function_code[2] => ctr0_help_gate2.IN2
function_code[2] => ctr1_help_gate0.IN2
function_code[2] => ctr1_help_gate2.IN2
function_code[2] => ctr2_help_gate0.IN2
function_code[2] => ctr2_help_gate1.IN2
function_code[2] => ctr2_help_gate3.IN2
function_code[3] => ctr0_help_gate2.IN3
function_code[3] => ctr1_help_gate2.IN3
function_code[3] => ctr2_help_gate3.IN3
function_code[3] => ctr0_help_gate0.IN3
function_code[3] => ctr0_help_gate1.IN3
function_code[3] => ctr1_help_gate0.IN3
function_code[3] => ctr1_help_gate1.IN3
function_code[3] => ctr2_help_gate0.IN3
function_code[3] => ctr2_help_gate1.IN3
function_code[3] => ctr2_help_gate2.IN3
function_code[4] => ctr0_help_gate0.IN4
function_code[4] => ctr0_help_gate1.IN4
function_code[4] => ctr0_help_gate2.IN4
function_code[4] => ctr1_help_gate0.IN4
function_code[4] => ctr1_help_gate1.IN4
function_code[4] => ctr1_help_gate2.IN4
function_code[4] => ctr2_help_gate0.IN4
function_code[4] => ctr2_help_gate1.IN4
function_code[4] => ctr2_help_gate2.IN4
function_code[4] => ctr2_help_gate3.IN4
function_code[5] => ctr0_help_gate0.IN5
function_code[5] => ctr0_help_gate1.IN5
function_code[5] => ctr0_help_gate2.IN5
function_code[5] => ctr1_help_gate0.IN5
function_code[5] => ctr1_help_gate1.IN5
function_code[5] => ctr1_help_gate2.IN5
function_code[5] => ctr2_help_gate0.IN5
function_code[5] => ctr2_help_gate1.IN5
function_code[5] => ctr2_help_gate2.IN5
function_code[5] => ctr2_help_gate3.IN5
ALUop[0] => ctr0_help_gate0.IN6
ALUop[0] => ctr0_help_gate1.IN6
ALUop[0] => ctr0_help_gate2.IN6
ALUop[0] => ctr0_help_gate3.IN0
ALUop[0] => ctr0_help_gate4.IN0
ALUop[0] => ctr1_help_gate0.IN6
ALUop[0] => ctr1_help_gate1.IN6
ALUop[0] => ctr1_help_gate2.IN6
ALUop[0] => ctr2_help_gate0.IN6
ALUop[0] => ctr2_help_gate1.IN6
ALUop[0] => ctr2_help_gate2.IN6
ALUop[0] => ctr2_help_gate3.IN6
ALUop[0] => ctr2_help_gate7.IN0
ALUop[0] => ctr1_help_gate3.IN0
ALUop[0] => ctr2_help_gate6.IN0
ALUop[0] => ctr2_help_gate8.IN0
ALUop[1] => ctr0_help_gate0.IN7
ALUop[1] => ctr0_help_gate1.IN7
ALUop[1] => ctr0_help_gate2.IN7
ALUop[1] => ctr1_help_gate0.IN7
ALUop[1] => ctr1_help_gate1.IN7
ALUop[1] => ctr1_help_gate2.IN7
ALUop[1] => ctr1_help_gate3.IN1
ALUop[1] => ctr2_help_gate0.IN7
ALUop[1] => ctr2_help_gate1.IN7
ALUop[1] => ctr2_help_gate2.IN7
ALUop[1] => ctr2_help_gate3.IN7
ALUop[1] => ctr2_help_gate8.IN1
ALUop[1] => ctr0_help_gate3.IN1
ALUop[1] => ctr0_help_gate4.IN1
ALUop[1] => ctr2_help_gate6.IN1
ALUop[1] => ctr2_help_gate7.IN1
ALUop[2] => ctr0_help_gate0.IN8
ALUop[2] => ctr0_help_gate1.IN8
ALUop[2] => ctr0_help_gate2.IN8
ALUop[2] => ctr0_help_gate4.IN2
ALUop[2] => ctr1_help_gate0.IN8
ALUop[2] => ctr1_help_gate1.IN8
ALUop[2] => ctr1_help_gate2.IN8
ALUop[2] => ctr1_help_gate3.IN2
ALUop[2] => ctr2_help_gate0.IN8
ALUop[2] => ctr2_help_gate1.IN8
ALUop[2] => ctr2_help_gate2.IN8
ALUop[2] => ctr2_help_gate3.IN8
ALUop[2] => ctr2_help_gate6.IN2
ALUop[2] => ctr2_help_gate7.IN2
ALUop[2] => ctr2_help_gate8.IN2
ALUop[2] => ctr0_help_gate3.IN2


|mips|shift_left_2:shift
shifted_address[0] <= <GND>
shifted_address[1] <= <GND>
shifted_address[2] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[3] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[4] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[5] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[6] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[7] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[8] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[9] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[10] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[11] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[12] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[13] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[14] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[15] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[16] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[17] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[18] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[19] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[20] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[21] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[22] <= address[20].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[23] <= address[21].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[24] <= address[22].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[25] <= address[23].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[26] <= address[24].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[27] <= address[25].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[28] <= address[26].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[29] <= address[27].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[30] <= address[28].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[31] <= address[29].DB_MAX_OUTPUT_PORT_TYPE
address[0] => shifted_address[2].DATAIN
address[1] => shifted_address[3].DATAIN
address[2] => shifted_address[4].DATAIN
address[3] => shifted_address[5].DATAIN
address[4] => shifted_address[6].DATAIN
address[5] => shifted_address[7].DATAIN
address[6] => shifted_address[8].DATAIN
address[7] => shifted_address[9].DATAIN
address[8] => shifted_address[10].DATAIN
address[9] => shifted_address[11].DATAIN
address[10] => shifted_address[12].DATAIN
address[11] => shifted_address[13].DATAIN
address[12] => shifted_address[14].DATAIN
address[13] => shifted_address[15].DATAIN
address[14] => shifted_address[16].DATAIN
address[15] => shifted_address[17].DATAIN
address[16] => shifted_address[18].DATAIN
address[17] => shifted_address[19].DATAIN
address[18] => shifted_address[20].DATAIN
address[19] => shifted_address[21].DATAIN
address[20] => shifted_address[22].DATAIN
address[21] => shifted_address[23].DATAIN
address[22] => shifted_address[24].DATAIN
address[23] => shifted_address[25].DATAIN
address[24] => shifted_address[26].DATAIN
address[25] => shifted_address[27].DATAIN
address[26] => shifted_address[28].DATAIN
address[27] => shifted_address[29].DATAIN
address[28] => shifted_address[30].DATAIN
address[29] => shifted_address[31].DATAIN
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~


|mips|adder:PC_4
result[0] <= CLA_16bit_2level:add_1.port0
result[1] <= CLA_16bit_2level:add_1.port0
result[2] <= CLA_16bit_2level:add_1.port0
result[3] <= CLA_16bit_2level:add_1.port0
result[4] <= CLA_16bit_2level:add_1.port0
result[5] <= CLA_16bit_2level:add_1.port0
result[6] <= CLA_16bit_2level:add_1.port0
result[7] <= CLA_16bit_2level:add_1.port0
result[8] <= CLA_16bit_2level:add_1.port0
result[9] <= CLA_16bit_2level:add_1.port0
result[10] <= CLA_16bit_2level:add_1.port0
result[11] <= CLA_16bit_2level:add_1.port0
result[12] <= CLA_16bit_2level:add_1.port0
result[13] <= CLA_16bit_2level:add_1.port0
result[14] <= CLA_16bit_2level:add_1.port0
result[15] <= CLA_16bit_2level:add_1.port0
result[16] <= CLA_16bit_2level:add_2.port0
result[17] <= CLA_16bit_2level:add_2.port0
result[18] <= CLA_16bit_2level:add_2.port0
result[19] <= CLA_16bit_2level:add_2.port0
result[20] <= CLA_16bit_2level:add_2.port0
result[21] <= CLA_16bit_2level:add_2.port0
result[22] <= CLA_16bit_2level:add_2.port0
result[23] <= CLA_16bit_2level:add_2.port0
result[24] <= CLA_16bit_2level:add_2.port0
result[25] <= CLA_16bit_2level:add_2.port0
result[26] <= CLA_16bit_2level:add_2.port0
result[27] <= CLA_16bit_2level:add_2.port0
result[28] <= CLA_16bit_2level:add_2.port0
result[29] <= CLA_16bit_2level:add_2.port0
result[30] <= CLA_16bit_2level:add_2.port0
result[31] <= CLA_16bit_2level:add_2.port0
carry_out <= CLA_16bit_2level:add_2.port1
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_0[4] => in_0[4].IN1
in_0[5] => in_0[5].IN1
in_0[6] => in_0[6].IN1
in_0[7] => in_0[7].IN1
in_0[8] => in_0[8].IN1
in_0[9] => in_0[9].IN1
in_0[10] => in_0[10].IN1
in_0[11] => in_0[11].IN1
in_0[12] => in_0[12].IN1
in_0[13] => in_0[13].IN1
in_0[14] => in_0[14].IN1
in_0[15] => in_0[15].IN1
in_0[16] => in_0[16].IN1
in_0[17] => in_0[17].IN1
in_0[18] => in_0[18].IN1
in_0[19] => in_0[19].IN1
in_0[20] => in_0[20].IN1
in_0[21] => in_0[21].IN1
in_0[22] => in_0[22].IN1
in_0[23] => in_0[23].IN1
in_0[24] => in_0[24].IN1
in_0[25] => in_0[25].IN1
in_0[26] => in_0[26].IN1
in_0[27] => in_0[27].IN1
in_0[28] => in_0[28].IN1
in_0[29] => in_0[29].IN1
in_0[30] => in_0[30].IN1
in_0[31] => in_0[31].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
in_1[4] => in_1[4].IN1
in_1[5] => in_1[5].IN1
in_1[6] => in_1[6].IN1
in_1[7] => in_1[7].IN1
in_1[8] => in_1[8].IN1
in_1[9] => in_1[9].IN1
in_1[10] => in_1[10].IN1
in_1[11] => in_1[11].IN1
in_1[12] => in_1[12].IN1
in_1[13] => in_1[13].IN1
in_1[14] => in_1[14].IN1
in_1[15] => in_1[15].IN1
in_1[16] => in_1[16].IN1
in_1[17] => in_1[17].IN1
in_1[18] => in_1[18].IN1
in_1[19] => in_1[19].IN1
in_1[20] => in_1[20].IN1
in_1[21] => in_1[21].IN1
in_1[22] => in_1[22].IN1
in_1[23] => in_1[23].IN1
in_1[24] => in_1[24].IN1
in_1[25] => in_1[25].IN1
in_1[26] => in_1[26].IN1
in_1[27] => in_1[27].IN1
in_1[28] => in_1[28].IN1
in_1[29] => in_1[29].IN1
in_1[30] => in_1[30].IN1
in_1[31] => in_1[31].IN1
carry_in => carry_in.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1
result[0] <= CLA_4bit:layer0.port1
result[1] <= CLA_4bit:layer0.port1
result[2] <= CLA_4bit:layer0.port1
result[3] <= CLA_4bit:layer0.port1
result[4] <= CLA_4bit:layer1.port1
result[5] <= CLA_4bit:layer1.port1
result[6] <= CLA_4bit:layer1.port1
result[7] <= CLA_4bit:layer1.port1
result[8] <= CLA_4bit:layer2.port1
result[9] <= CLA_4bit:layer2.port1
result[10] <= CLA_4bit:layer2.port1
result[11] <= CLA_4bit:layer2.port1
result[12] <= CLA_4bit:layer3.port1
result[13] <= CLA_4bit:layer3.port1
result[14] <= CLA_4bit:layer3.port1
result[15] <= CLA_4bit:layer3.port1
carry_out <= carry_out_generator:generator.port0
in_0[0] => in_0[0].IN2
in_0[1] => in_0[1].IN2
in_0[2] => in_0[2].IN2
in_0[3] => in_0[3].IN2
in_0[4] => in_0[4].IN2
in_0[5] => in_0[5].IN2
in_0[6] => in_0[6].IN2
in_0[7] => in_0[7].IN2
in_0[8] => in_0[8].IN2
in_0[9] => in_0[9].IN2
in_0[10] => in_0[10].IN2
in_0[11] => in_0[11].IN2
in_0[12] => in_0[12].IN2
in_0[13] => in_0[13].IN2
in_0[14] => in_0[14].IN2
in_0[15] => in_0[15].IN2
in_1[0] => in_1[0].IN2
in_1[1] => in_1[1].IN2
in_1[2] => in_1[2].IN2
in_1[3] => in_1[3].IN2
in_1[4] => in_1[4].IN2
in_1[5] => in_1[5].IN2
in_1[6] => in_1[6].IN2
in_1[7] => in_1[7].IN2
in_1[8] => in_1[8].IN2
in_1[9] => in_1[9].IN2
in_1[10] => in_1[10].IN2
in_1[11] => in_1[11].IN2
in_1[12] => in_1[12].IN2
in_1[13] => in_1[13].IN2
in_1[14] => in_1[14].IN2
in_1[15] => in_1[15].IN2
carry_in => carry_in.IN2


|mips|adder:PC_4|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_0
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_1
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_2
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_3
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer0
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer0|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer1
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer1|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer2
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer2|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer3
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer3|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2
result[0] <= CLA_4bit:layer0.port1
result[1] <= CLA_4bit:layer0.port1
result[2] <= CLA_4bit:layer0.port1
result[3] <= CLA_4bit:layer0.port1
result[4] <= CLA_4bit:layer1.port1
result[5] <= CLA_4bit:layer1.port1
result[6] <= CLA_4bit:layer1.port1
result[7] <= CLA_4bit:layer1.port1
result[8] <= CLA_4bit:layer2.port1
result[9] <= CLA_4bit:layer2.port1
result[10] <= CLA_4bit:layer2.port1
result[11] <= CLA_4bit:layer2.port1
result[12] <= CLA_4bit:layer3.port1
result[13] <= CLA_4bit:layer3.port1
result[14] <= CLA_4bit:layer3.port1
result[15] <= CLA_4bit:layer3.port1
carry_out <= carry_out_generator:generator.port0
in_0[0] => in_0[0].IN2
in_0[1] => in_0[1].IN2
in_0[2] => in_0[2].IN2
in_0[3] => in_0[3].IN2
in_0[4] => in_0[4].IN2
in_0[5] => in_0[5].IN2
in_0[6] => in_0[6].IN2
in_0[7] => in_0[7].IN2
in_0[8] => in_0[8].IN2
in_0[9] => in_0[9].IN2
in_0[10] => in_0[10].IN2
in_0[11] => in_0[11].IN2
in_0[12] => in_0[12].IN2
in_0[13] => in_0[13].IN2
in_0[14] => in_0[14].IN2
in_0[15] => in_0[15].IN2
in_1[0] => in_1[0].IN2
in_1[1] => in_1[1].IN2
in_1[2] => in_1[2].IN2
in_1[3] => in_1[3].IN2
in_1[4] => in_1[4].IN2
in_1[5] => in_1[5].IN2
in_1[6] => in_1[6].IN2
in_1[7] => in_1[7].IN2
in_1[8] => in_1[8].IN2
in_1[9] => in_1[9].IN2
in_1[10] => in_1[10].IN2
in_1[11] => in_1[11].IN2
in_1[12] => in_1[12].IN2
in_1[13] => in_1[13].IN2
in_1[14] => in_1[14].IN2
in_1[15] => in_1[15].IN2
carry_in => carry_in.IN2


|mips|adder:PC_4|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_0
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_1
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_2
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_3
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer0
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer0|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer1
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer1|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer2
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer2|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer3
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer3|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_4|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch
result[0] <= CLA_16bit_2level:add_1.port0
result[1] <= CLA_16bit_2level:add_1.port0
result[2] <= CLA_16bit_2level:add_1.port0
result[3] <= CLA_16bit_2level:add_1.port0
result[4] <= CLA_16bit_2level:add_1.port0
result[5] <= CLA_16bit_2level:add_1.port0
result[6] <= CLA_16bit_2level:add_1.port0
result[7] <= CLA_16bit_2level:add_1.port0
result[8] <= CLA_16bit_2level:add_1.port0
result[9] <= CLA_16bit_2level:add_1.port0
result[10] <= CLA_16bit_2level:add_1.port0
result[11] <= CLA_16bit_2level:add_1.port0
result[12] <= CLA_16bit_2level:add_1.port0
result[13] <= CLA_16bit_2level:add_1.port0
result[14] <= CLA_16bit_2level:add_1.port0
result[15] <= CLA_16bit_2level:add_1.port0
result[16] <= CLA_16bit_2level:add_2.port0
result[17] <= CLA_16bit_2level:add_2.port0
result[18] <= CLA_16bit_2level:add_2.port0
result[19] <= CLA_16bit_2level:add_2.port0
result[20] <= CLA_16bit_2level:add_2.port0
result[21] <= CLA_16bit_2level:add_2.port0
result[22] <= CLA_16bit_2level:add_2.port0
result[23] <= CLA_16bit_2level:add_2.port0
result[24] <= CLA_16bit_2level:add_2.port0
result[25] <= CLA_16bit_2level:add_2.port0
result[26] <= CLA_16bit_2level:add_2.port0
result[27] <= CLA_16bit_2level:add_2.port0
result[28] <= CLA_16bit_2level:add_2.port0
result[29] <= CLA_16bit_2level:add_2.port0
result[30] <= CLA_16bit_2level:add_2.port0
result[31] <= CLA_16bit_2level:add_2.port0
carry_out <= CLA_16bit_2level:add_2.port1
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_0[4] => in_0[4].IN1
in_0[5] => in_0[5].IN1
in_0[6] => in_0[6].IN1
in_0[7] => in_0[7].IN1
in_0[8] => in_0[8].IN1
in_0[9] => in_0[9].IN1
in_0[10] => in_0[10].IN1
in_0[11] => in_0[11].IN1
in_0[12] => in_0[12].IN1
in_0[13] => in_0[13].IN1
in_0[14] => in_0[14].IN1
in_0[15] => in_0[15].IN1
in_0[16] => in_0[16].IN1
in_0[17] => in_0[17].IN1
in_0[18] => in_0[18].IN1
in_0[19] => in_0[19].IN1
in_0[20] => in_0[20].IN1
in_0[21] => in_0[21].IN1
in_0[22] => in_0[22].IN1
in_0[23] => in_0[23].IN1
in_0[24] => in_0[24].IN1
in_0[25] => in_0[25].IN1
in_0[26] => in_0[26].IN1
in_0[27] => in_0[27].IN1
in_0[28] => in_0[28].IN1
in_0[29] => in_0[29].IN1
in_0[30] => in_0[30].IN1
in_0[31] => in_0[31].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
in_1[4] => in_1[4].IN1
in_1[5] => in_1[5].IN1
in_1[6] => in_1[6].IN1
in_1[7] => in_1[7].IN1
in_1[8] => in_1[8].IN1
in_1[9] => in_1[9].IN1
in_1[10] => in_1[10].IN1
in_1[11] => in_1[11].IN1
in_1[12] => in_1[12].IN1
in_1[13] => in_1[13].IN1
in_1[14] => in_1[14].IN1
in_1[15] => in_1[15].IN1
in_1[16] => in_1[16].IN1
in_1[17] => in_1[17].IN1
in_1[18] => in_1[18].IN1
in_1[19] => in_1[19].IN1
in_1[20] => in_1[20].IN1
in_1[21] => in_1[21].IN1
in_1[22] => in_1[22].IN1
in_1[23] => in_1[23].IN1
in_1[24] => in_1[24].IN1
in_1[25] => in_1[25].IN1
in_1[26] => in_1[26].IN1
in_1[27] => in_1[27].IN1
in_1[28] => in_1[28].IN1
in_1[29] => in_1[29].IN1
in_1[30] => in_1[30].IN1
in_1[31] => in_1[31].IN1
carry_in => carry_in.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1
result[0] <= CLA_4bit:layer0.port1
result[1] <= CLA_4bit:layer0.port1
result[2] <= CLA_4bit:layer0.port1
result[3] <= CLA_4bit:layer0.port1
result[4] <= CLA_4bit:layer1.port1
result[5] <= CLA_4bit:layer1.port1
result[6] <= CLA_4bit:layer1.port1
result[7] <= CLA_4bit:layer1.port1
result[8] <= CLA_4bit:layer2.port1
result[9] <= CLA_4bit:layer2.port1
result[10] <= CLA_4bit:layer2.port1
result[11] <= CLA_4bit:layer2.port1
result[12] <= CLA_4bit:layer3.port1
result[13] <= CLA_4bit:layer3.port1
result[14] <= CLA_4bit:layer3.port1
result[15] <= CLA_4bit:layer3.port1
carry_out <= carry_out_generator:generator.port0
in_0[0] => in_0[0].IN2
in_0[1] => in_0[1].IN2
in_0[2] => in_0[2].IN2
in_0[3] => in_0[3].IN2
in_0[4] => in_0[4].IN2
in_0[5] => in_0[5].IN2
in_0[6] => in_0[6].IN2
in_0[7] => in_0[7].IN2
in_0[8] => in_0[8].IN2
in_0[9] => in_0[9].IN2
in_0[10] => in_0[10].IN2
in_0[11] => in_0[11].IN2
in_0[12] => in_0[12].IN2
in_0[13] => in_0[13].IN2
in_0[14] => in_0[14].IN2
in_0[15] => in_0[15].IN2
in_1[0] => in_1[0].IN2
in_1[1] => in_1[1].IN2
in_1[2] => in_1[2].IN2
in_1[3] => in_1[3].IN2
in_1[4] => in_1[4].IN2
in_1[5] => in_1[5].IN2
in_1[6] => in_1[6].IN2
in_1[7] => in_1[7].IN2
in_1[8] => in_1[8].IN2
in_1[9] => in_1[9].IN2
in_1[10] => in_1[10].IN2
in_1[11] => in_1[11].IN2
in_1[12] => in_1[12].IN2
in_1[13] => in_1[13].IN2
in_1[14] => in_1[14].IN2
in_1[15] => in_1[15].IN2
carry_in => carry_in.IN2


|mips|adder:PC_branch|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_0
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_1
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_2
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|generator_and_propagate_4bit:p_and_g_3
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer0
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer0|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer0|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer1
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer1|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer1|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer2
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer2|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer2|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer3
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer3|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_1|CLA_4bit:layer3|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2
result[0] <= CLA_4bit:layer0.port1
result[1] <= CLA_4bit:layer0.port1
result[2] <= CLA_4bit:layer0.port1
result[3] <= CLA_4bit:layer0.port1
result[4] <= CLA_4bit:layer1.port1
result[5] <= CLA_4bit:layer1.port1
result[6] <= CLA_4bit:layer1.port1
result[7] <= CLA_4bit:layer1.port1
result[8] <= CLA_4bit:layer2.port1
result[9] <= CLA_4bit:layer2.port1
result[10] <= CLA_4bit:layer2.port1
result[11] <= CLA_4bit:layer2.port1
result[12] <= CLA_4bit:layer3.port1
result[13] <= CLA_4bit:layer3.port1
result[14] <= CLA_4bit:layer3.port1
result[15] <= CLA_4bit:layer3.port1
carry_out <= carry_out_generator:generator.port0
in_0[0] => in_0[0].IN2
in_0[1] => in_0[1].IN2
in_0[2] => in_0[2].IN2
in_0[3] => in_0[3].IN2
in_0[4] => in_0[4].IN2
in_0[5] => in_0[5].IN2
in_0[6] => in_0[6].IN2
in_0[7] => in_0[7].IN2
in_0[8] => in_0[8].IN2
in_0[9] => in_0[9].IN2
in_0[10] => in_0[10].IN2
in_0[11] => in_0[11].IN2
in_0[12] => in_0[12].IN2
in_0[13] => in_0[13].IN2
in_0[14] => in_0[14].IN2
in_0[15] => in_0[15].IN2
in_1[0] => in_1[0].IN2
in_1[1] => in_1[1].IN2
in_1[2] => in_1[2].IN2
in_1[3] => in_1[3].IN2
in_1[4] => in_1[4].IN2
in_1[5] => in_1[5].IN2
in_1[6] => in_1[6].IN2
in_1[7] => in_1[7].IN2
in_1[8] => in_1[8].IN2
in_1[9] => in_1[9].IN2
in_1[10] => in_1[10].IN2
in_1[11] => in_1[11].IN2
in_1[12] => in_1[12].IN2
in_1[13] => in_1[13].IN2
in_1[14] => in_1[14].IN2
in_1[15] => in_1[15].IN2
carry_in => carry_in.IN2


|mips|adder:PC_branch|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_0
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_1
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_2
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|generator_and_propagate_4bit:p_and_g_3
gen <= res_gen.DB_MAX_OUTPUT_PORT_TYPE
pro <= res_pro.DB_MAX_OUTPUT_PORT_TYPE
in_0[0] => or_0.IN0
in_0[0] => and_0.IN0
in_0[1] => or_1.IN0
in_0[1] => and_1.IN0
in_0[2] => or_2.IN0
in_0[2] => and_2.IN0
in_0[3] => or_3.IN0
in_0[3] => and_3.IN0
in_1[0] => or_0.IN1
in_1[0] => and_0.IN1
in_1[1] => or_1.IN1
in_1[1] => and_1.IN1
in_1[2] => or_2.IN1
in_1[2] => and_2.IN1
in_1[3] => or_3.IN1
in_1[3] => and_3.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer0
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer0|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer0|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer1
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer1|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer1|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer2
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer2|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer2|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer3
carry_out <= carry_out_generator:generator.port0
result[0] <= sum_out:sum_0.port0
result[1] <= sum_out:sum_1.port0
result[2] <= sum_out:sum_2.port0
result[3] <= sum_out:sum_3.port0
in_0[0] => in_0[0].IN1
in_0[1] => in_0[1].IN1
in_0[2] => in_0[2].IN1
in_0[3] => in_0[3].IN1
in_1[0] => in_1[0].IN1
in_1[1] => in_1[1].IN1
in_1[2] => in_1[2].IN1
in_1[3] => in_1[3].IN1
carry_in => carry_in.IN2


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer3|carry_out_generator:generator
Carry_out[0] <= c1_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[1] <= c2_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[2] <= c3_gate.DB_MAX_OUTPUT_PORT_TYPE
Carry_out[3] <= c4_gate.DB_MAX_OUTPUT_PORT_TYPE
p[0] => and_p0_c0_gate.IN0
p[0] => and_p1_p0_c0_gate.IN0
p[0] => and_p2_p1_p0_c0_gate.IN0
p[0] => and_p3_p2_p1_p0_c0_gate.IN0
p[1] => and_p1_p0_c0_gate.IN1
p[1] => and_p2_p1_p0_c0_gate.IN1
p[1] => and_p3_p2_p1_p0_c0_gate.IN1
p[1] => and_p1_g0_gate.IN0
p[1] => and_p2_p1_g0_gate.IN0
p[1] => and_p3_p2_p1_g0_gate.IN0
p[2] => and_p2_p1_p0_c0_gate.IN2
p[2] => and_p3_p2_p1_p0_c0_gate.IN2
p[2] => and_p2_p1_g0_gate.IN1
p[2] => and_p3_p2_p1_g0_gate.IN1
p[2] => and_p2_g1_gate.IN0
p[2] => and_p3_p2_g1_gate.IN0
p[3] => and_p3_p2_p1_p0_c0_gate.IN3
p[3] => and_p3_p2_p1_g0_gate.IN2
p[3] => and_p3_p2_g1_gate.IN1
p[3] => and_p3_g2_gate.IN0
g[0] => and_p1_g0_gate.IN1
g[0] => and_p2_p1_g0_gate.IN2
g[0] => and_p3_p2_p1_g0_gate.IN3
g[0] => c1_gate.IN1
g[1] => and_p2_g1_gate.IN1
g[1] => and_p3_p2_g1_gate.IN2
g[1] => c2_gate.IN2
g[2] => and_p3_g2_gate.IN1
g[2] => c3_gate.IN3
g[3] => c4_gate.IN4
carry_in => and_p0_c0_gate.IN1
carry_in => and_p1_p0_c0_gate.IN2
carry_in => and_p2_p1_p0_c0_gate.IN3
carry_in => and_p3_p2_p1_p0_c0_gate.IN4


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_0
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_2
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


|mips|adder:PC_branch|CLA_16bit_2level:add_2|CLA_4bit:layer3|sum_out:sum_3
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE
in_1 => xor1.IN0
in_2 => xor1.IN1
carry_in => xor2.IN1


