# Edu4Chip_RISCV

## Prelim plan:
- Research the topic and the design requirements
- Design a few instructions - minimal working example.
- Verify the functionality of the minimal design
- Pipeline the CPU
- Run a program on the implementation
- FPGA?


Instruction set:
https://msyksphinz-self.github.io/riscv-isadoc/

Example progression
https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/README.md
