<Project ModBy="Inserter" SigType="0" Name="E:/Data/local_github/rtl_tinynx33u/litex_rtl/src/blink_led.rvl" Date="2023-09-06">
    <IP Version="1_6_042617"/>
    <Design DeviceName="LIFCL-33U" JTAG="hard" DeviceFamily="LIFCL" Synthesis="synplify" DesignEntry="Schematic/Verilog HDL" DesignName="blink_led"/>
    <Core InsertDataset="0" Reveal_sig="508343513" ID="0" Name="fpga_top_LA0" Insert="1">
        <Setting>
            <Clock SampleEnable="0" EnableClk="" SampleClk="hf_clk" EnableClk_Pri="0"/>
            <TraceBuffer BitTimeStamp="0" IncTrigSig="0" BufferDepth="256" hasTimeStamp="0" Implementation="0"/>
            <Capture MinSamplesPerTrig="8" Mode="1"/>
            <Event CntEnable="0" MaxEventCnt="8"/>
            <TrigOut Polarity="0" TrigOutNetType="1" MinPulseWidth="0" EnableTrigOut="0" TrigOutNet="reveal_debug_fpga_top_LA0_net"/>
            <DistRAM Disable="0"/>
        </Setting>
        <Dataset Name="Base">
            <Trace>
                <Sig Name="i_litex_export_verilog/main_ibus_we" Type="SIG"/>
                <Sig Name="i_litex_export_verilog/main_ibus_stb" Type="SIG"/>
                <Bus Name="i_litex_export_verilog/main_ibus_sel">
                    <Sig Name="i_litex_export_verilog/main_ibus_sel:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_sel:1" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_sel:2" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_sel:3" Type="SIG"/>
                </Bus>
                <Sig Name="i_litex_export_verilog/main_ibus_err" Type="SIG"/>
                <Bus Name="i_litex_export_verilog/main_ibus_dat_w">
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:1" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:2" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:3" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:4" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:5" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:6" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:7" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:8" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:9" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:10" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:11" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:12" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:13" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:14" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:15" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:16" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:17" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:18" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:19" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:20" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:21" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:22" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:23" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:24" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:25" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:26" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:27" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:28" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:29" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:30" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_w:31" Type="SIG"/>
                </Bus>
                <Bus Name="i_litex_export_verilog/main_ibus_dat_r">
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:1" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:2" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:3" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:4" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:5" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:6" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:7" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:8" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:9" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:10" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:11" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:12" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:13" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:14" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:15" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:16" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:17" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:18" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:19" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:20" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:21" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:22" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:23" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:24" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:25" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:26" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:27" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:28" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:29" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:30" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_dat_r:31" Type="SIG"/>
                </Bus>
                <Sig Name="i_litex_export_verilog/main_ibus_cyc" Type="SIG"/>
                <Bus Name="i_litex_export_verilog/main_ibus_cti">
                    <Sig Name="i_litex_export_verilog/main_ibus_cti:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_cti:1" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_cti:2" Type="SIG"/>
                </Bus>
                <Bus Name="i_litex_export_verilog/main_ibus_bte">
                    <Sig Name="i_litex_export_verilog/main_ibus_bte:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_bte:1" Type="SIG"/>
                </Bus>
                <Bus Name="i_litex_export_verilog/main_ibus_adr">
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:1" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:2" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:3" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:4" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:5" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:6" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:7" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:8" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:9" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:10" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:11" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:12" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:13" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:14" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:15" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:16" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:17" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:18" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:19" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:20" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:21" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:22" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:23" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:24" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:25" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:26" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:27" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:28" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_ibus_adr:29" Type="SIG"/>
                </Bus>
                <Sig Name="i_litex_export_verilog/main_ibus_ack" Type="SIG"/>
                <Sig Name="i_litex_export_verilog/main_dbus_we" Type="SIG"/>
                <Sig Name="i_litex_export_verilog/main_dbus_stb" Type="SIG"/>
                <Bus Name="i_litex_export_verilog/main_dbus_sel">
                    <Sig Name="i_litex_export_verilog/main_dbus_sel:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_sel:1" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_sel:2" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_sel:3" Type="SIG"/>
                </Bus>
                <Sig Name="i_litex_export_verilog/main_dbus_err" Type="SIG"/>
                <Bus Name="i_litex_export_verilog/main_dbus_dat_w">
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:1" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:2" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:3" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:4" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:5" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:6" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:7" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:8" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:9" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:10" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:11" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:12" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:13" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:14" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:15" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:16" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:17" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:18" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:19" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:20" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:21" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:22" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:23" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:24" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:25" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:26" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:27" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:28" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:29" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:30" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_w:31" Type="SIG"/>
                </Bus>
                <Bus Name="i_litex_export_verilog/main_dbus_dat_r">
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:1" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:2" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:3" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:4" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:5" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:6" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:7" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:8" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:9" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:10" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:11" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:12" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:13" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:14" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:15" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:16" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:17" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:18" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:19" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:20" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:21" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:22" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:23" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:24" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:25" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:26" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:27" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:28" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:29" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:30" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_dat_r:31" Type="SIG"/>
                </Bus>
                <Sig Name="i_litex_export_verilog/main_dbus_cyc" Type="SIG"/>
                <Bus Name="i_litex_export_verilog/main_dbus_cti">
                    <Sig Name="i_litex_export_verilog/main_dbus_cti:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_cti:1" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_cti:2" Type="SIG"/>
                </Bus>
                <Bus Name="i_litex_export_verilog/main_dbus_bte">
                    <Sig Name="i_litex_export_verilog/main_dbus_bte:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_bte:1" Type="SIG"/>
                </Bus>
                <Bus Name="i_litex_export_verilog/main_dbus_adr">
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:0" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:1" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:2" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:3" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:4" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:5" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:6" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:7" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:8" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:9" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:10" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:11" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:12" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:13" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:14" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:15" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:16" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:17" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:18" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:19" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:20" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:21" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:22" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:23" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:24" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:25" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:26" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:27" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:28" Type="SIG"/>
                    <Sig Name="i_litex_export_verilog/main_dbus_adr:29" Type="SIG"/>
                </Bus>
                <Sig Name="i_litex_export_verilog/main_dbus_ack" Type="SIG"/>
                <Sig Name="uart_txd" Type="SIG"/>
                <Sig Name="uart_rxd" Type="SIG"/>
                <Bus Name="spiflash_dq">
                    <Sig Name="spiflash_dq:0" Type="SIG"/>
                    <Sig Name="spiflash_dq:1" Type="SIG"/>
                    <Sig Name="spiflash_dq:2" Type="SIG"/>
                    <Sig Name="spiflash_dq:3" Type="SIG"/>
                </Bus>
                <Sig Name="spiflash_cs_n" Type="SIG"/>
                <Sig Name="reset" Type="SIG"/>
            </Trace>
            <Trigger>
                <TU Sig="uart_txd," ID="1" Serialbits="0" Type="0"/>
                <TU Sig="i_litex_export_verilog/main_ibus_stb," ID="2" Serialbits="0" Type="0"/>
                <TU Sig="i_litex_export_verilog/main_dbus_stb," ID="3" Serialbits="0" Type="0"/>
                <TE MaxSequence="4" MaxEvnCnt="4" ID="1" Resource="0"/>
                <TE MaxSequence="2" MaxEvnCnt="1" ID="2" Resource="0"/>
            </Trigger>
        </Dataset>
    </Core>
</Project>
