

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s'
================================================================
* Date:           Thu Jan 11 03:42:30 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        tau_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  1.876 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read310 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read29 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read18 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_98 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %p_read_98" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.86ns)   --->   "%r_V = mul i19 %zext_ln70, i19 908"   --->   Operation 9 'mul' 'r_V' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i9 %p_read18" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.86ns)   --->   "%r_V_365 = mul i19 %zext_ln70_4, i19 898"   --->   Operation 11 'mul' 'r_V_365' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i9 %p_read29" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.86ns)   --->   "%r_V_366 = mul i19 %zext_ln70_5, i19 821"   --->   Operation 13 'mul' 'r_V_366' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i9 %p_read310" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'zext' 'zext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%r_V_367 = mul i21 %zext_ln70_6, i21 2095719"   --->   Operation 15 'mul' 'r_V_367' <Predicate = true> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_373_cast = zext i19 %r_V"   --->   Operation 16 'zext' 'r_V_373_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_375_cast = zext i19 %r_V_365"   --->   Operation 17 'zext' 'r_V_375_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_V_377_cast = zext i19 %r_V_366"   --->   Operation 18 'zext' 'r_V_377_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.81ns)   --->   "%tmp = add i21 %r_V_367, i21 %r_V_375_cast"   --->   Operation 19 'add' 'tmp' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_cast = sext i21 %tmp"   --->   Operation 20 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.80ns)   --->   "%tmp1 = add i20 %r_V_373_cast, i20 %r_V_377_cast"   --->   Operation 21 'add' 'tmp1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i20 %tmp1"   --->   Operation 22 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.81ns)   --->   "%tmp155 = add i22 %tmp1_cast, i22 %tmp_cast"   --->   Operation 23 'add' 'tmp155' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.82>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 24 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 25 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp155, i1 0"   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i23 %tmp_s"   --->   Operation 27 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.82ns)   --->   "%x_V = add i24 %sext_ln859, i24 16401408"   --->   Operation 28 'add' 'x_V' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %x_V, i32 9, i32 23"   --->   Operation 29 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i15 %tmp_267"   --->   Operation 30 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i16 %sext_ln864" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 31 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 1.88ns
The critical path consists of the following:
	wire read operation ('p_read310', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read3' (firmware/nnet_utils/nnet_mult.h:70) [7]  (0 ns)
	'mul' operation ('r.V') [18]  (1.88 ns)

 <State 2>: 1.63ns
The critical path consists of the following:
	'add' operation ('tmp') [22]  (0.815 ns)
	'add' operation ('tmp155') [26]  (0.815 ns)

 <State 3>: 0.827ns
The critical path consists of the following:
	'add' operation ('x.V') [29]  (0.827 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
