{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695998008908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695998008908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 11:33:28 2023 " "Processing started: Fri Sep 29 11:33:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695998008908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695998008908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computador -c computador " "Command: quartus_map --read_settings_files=on --write_settings_files=off computador -c computador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695998008908 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1695998009257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computador.v 1 1 " "Found 1 design units, including 1 entities, in source file computador.v" { { "Info" "ISGN_ENTITY_NAME" "1 computador " "Found entity 1: computador" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadormult.v 1 1 " "Found 1 design units, including 1 entities, in source file processadormult.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorMult " "Found entity 1: ProcessadorMult" {  } { { "ProcessadorMult.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/ProcessadorMult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador3Bits " "Found entity 1: contador3Bits" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/multiplexador.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador1b.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador1b " "Found entity 1: registrador1b" {  } { { "registrador1b.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/registrador1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorpc.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorPC " "Found entity 1: registradorPC" {  } { { "registradorPC.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/registradorPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/ula.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorcomportamental.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorcomportamental.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorComportamental " "Found entity 1: decodificadorComportamental" {  } { { "decodificadorComportamental.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/decodificadorComportamental.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computador " "Elaborating entity \"computador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695998009350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memoria " "Elaborating entity \"memory\" for hierarchy \"memory:memoria\"" {  } { { "computador.v" "memoria" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memoria\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memoria\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "D:/Faculdade/LAOC II/pratica2/computador/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memoria\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memoria\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memoria\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memoria\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_data.mif " "Parameter \"init_file\" = \"memory_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009383 ""}  } { { "memory.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695998009383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4bf1 " "Found entity 1: altsyncram_4bf1" {  } { { "db/altsyncram_4bf1.tdf" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/db/altsyncram_4bf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998009430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998009430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4bf1 memory:memoria\|altsyncram:altsyncram_component\|altsyncram_4bf1:auto_generated " "Elaborating entity \"altsyncram_4bf1\" for hierarchy \"memory:memoria\|altsyncram:altsyncram_component\|altsyncram_4bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessadorMult ProcessadorMult:processador " "Elaborating entity \"ProcessadorMult\" for hierarchy \"ProcessadorMult:processador\"" {  } { { "computador.v" "processador" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador ProcessadorMult:processador\|registrador:R0 " "Elaborating entity \"registrador\" for hierarchy \"ProcessadorMult:processador\|registrador:R0\"" {  } { { "ProcessadorMult.v" "R0" { Text "D:/Faculdade/LAOC II/pratica2/computador/ProcessadorMult.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorPC ProcessadorMult:processador\|registradorPC:R7 " "Elaborating entity \"registradorPC\" for hierarchy \"ProcessadorMult:processador\|registradorPC:R7\"" {  } { { "ProcessadorMult.v" "R7" { Text "D:/Faculdade/LAOC II/pratica2/computador/ProcessadorMult.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 registradorPC.v(12) " "Verilog HDL assignment warning at registradorPC.v(12): truncated value with size 32 to match size of target (16)" {  } { { "registradorPC.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/registradorPC.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1695998009476 "|computador|ProcessadorMult:processador|registradorPC:R7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador1b ProcessadorMult:processador\|registrador1b:W " "Elaborating entity \"registrador1b\" for hierarchy \"ProcessadorMult:processador\|registrador1b:W\"" {  } { { "ProcessadorMult.v" "W" { Text "D:/Faculdade/LAOC II/pratica2/computador/ProcessadorMult.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador3Bits ProcessadorMult:processador\|contador3Bits:contador " "Elaborating entity \"contador3Bits\" for hierarchy \"ProcessadorMult:processador\|contador3Bits:contador\"" {  } { { "ProcessadorMult.v" "contador" { Text "D:/Faculdade/LAOC II/pratica2/computador/ProcessadorMult.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador ProcessadorMult:processador\|controlador:control " "Elaborating entity \"controlador\" for hierarchy \"ProcessadorMult:processador\|controlador:control\"" {  } { { "ProcessadorMult.v" "control" { Text "D:/Faculdade/LAOC II/pratica2/computador/ProcessadorMult.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009491 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode controlador.v(73) " "Verilog HDL Always Construct warning at controlador.v(73): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry controlador.v(77) " "Verilog HDL Always Construct warning at controlador.v(77): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(79) " "Verilog HDL Always Construct warning at controlador.v(79): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(94) " "Verilog HDL Always Construct warning at controlador.v(94): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(102) " "Verilog HDL Always Construct warning at controlador.v(102): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry controlador.v(110) " "Verilog HDL Always Construct warning at controlador.v(110): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry controlador.v(118) " "Verilog HDL Always Construct warning at controlador.v(118): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry controlador.v(126) " "Verilog HDL Always Construct warning at controlador.v(126): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G_out controlador.v(129) " "Verilog HDL Always Construct warning at controlador.v(129): variable \"G_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(130) " "Verilog HDL Always Construct warning at controlador.v(130): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(138) " "Verilog HDL Always Construct warning at controlador.v(138): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(146) " "Verilog HDL Always Construct warning at controlador.v(146): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(154) " "Verilog HDL Always Construct warning at controlador.v(154): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(162) " "Verilog HDL Always Construct warning at controlador.v(162): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlador.v(73) " "Verilog HDL Case Statement warning at controlador.v(73): incomplete case statement has no default case item" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode controlador.v(171) " "Verilog HDL Always Construct warning at controlador.v(171): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(176) " "Verilog HDL Always Construct warning at controlador.v(176): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry controlador.v(182) " "Verilog HDL Always Construct warning at controlador.v(182): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry controlador.v(189) " "Verilog HDL Always Construct warning at controlador.v(189): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(198) " "Verilog HDL Always Construct warning at controlador.v(198): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(204) " "Verilog HDL Always Construct warning at controlador.v(204): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry controlador.v(211) " "Verilog HDL Always Construct warning at controlador.v(211): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry controlador.v(218) " "Verilog HDL Always Construct warning at controlador.v(218): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry controlador.v(225) " "Verilog HDL Always Construct warning at controlador.v(225): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry controlador.v(232) " "Verilog HDL Always Construct warning at controlador.v(232): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlador.v(171) " "Verilog HDL Case Statement warning at controlador.v(171): incomplete case statement has no default case item" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 171 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode controlador.v(241) " "Verilog HDL Always Construct warning at controlador.v(241): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(246) " "Verilog HDL Always Construct warning at controlador.v(246): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(254) " "Verilog HDL Always Construct warning at controlador.v(254): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(262) " "Verilog HDL Always Construct warning at controlador.v(262): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G_out controlador.v(269) " "Verilog HDL Always Construct warning at controlador.v(269): variable \"G_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(275) " "Verilog HDL Always Construct warning at controlador.v(275): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(283) " "Verilog HDL Always Construct warning at controlador.v(283): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx controlador.v(291) " "Verilog HDL Always Construct warning at controlador.v(291): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlador.v(241) " "Verilog HDL Case Statement warning at controlador.v(241): incomplete case statement has no default case item" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 241 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlador.v(55) " "Verilog HDL Case Statement warning at controlador.v(55): incomplete case statement has no default case item" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr_pc controlador.v(53) " "Verilog HDL Always Construct warning at controlador.v(53): inferring latch(es) for variable \"incr_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done controlador.v(53) " "Verilog HDL Always Construct warning at controlador.v(53): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_selector controlador.v(53) " "Verilog HDL Always Construct warning at controlador.v(53): inferring latch(es) for variable \"mux_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regs_in controlador.v(53) " "Verilog HDL Always Construct warning at controlador.v(53): inferring latch(es) for variable \"regs_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ula_op controlador.v(53) " "Verilog HDL Always Construct warning at controlador.v(53): inferring latch(es) for variable \"ula_op\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_D controlador.v(53) " "Verilog HDL Always Construct warning at controlador.v(53): inferring latch(es) for variable \"W_D\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_D controlador.v(53) " "Inferred latch for \"W_D\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_op\[0\] controlador.v(53) " "Inferred latch for \"ula_op\[0\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_op\[1\] controlador.v(53) " "Inferred latch for \"ula_op\[1\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_op\[2\] controlador.v(53) " "Inferred latch for \"ula_op\[2\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[0\] controlador.v(53) " "Inferred latch for \"regs_in\[0\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[1\] controlador.v(53) " "Inferred latch for \"regs_in\[1\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[2\] controlador.v(53) " "Inferred latch for \"regs_in\[2\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[3\] controlador.v(53) " "Inferred latch for \"regs_in\[3\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[4\] controlador.v(53) " "Inferred latch for \"regs_in\[4\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[5\] controlador.v(53) " "Inferred latch for \"regs_in\[5\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[6\] controlador.v(53) " "Inferred latch for \"regs_in\[6\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[7\] controlador.v(53) " "Inferred latch for \"regs_in\[7\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[8\] controlador.v(53) " "Inferred latch for \"regs_in\[8\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[9\] controlador.v(53) " "Inferred latch for \"regs_in\[9\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[10\] controlador.v(53) " "Inferred latch for \"regs_in\[10\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[11\] controlador.v(53) " "Inferred latch for \"regs_in\[11\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_in\[12\] controlador.v(53) " "Inferred latch for \"regs_in\[12\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_selector\[0\] controlador.v(53) " "Inferred latch for \"mux_selector\[0\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_selector\[1\] controlador.v(53) " "Inferred latch for \"mux_selector\[1\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_selector\[2\] controlador.v(53) " "Inferred latch for \"mux_selector\[2\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_selector\[3\] controlador.v(53) " "Inferred latch for \"mux_selector\[3\]\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done controlador.v(53) " "Inferred latch for \"done\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr_pc controlador.v(53) " "Inferred latch for \"incr_pc\" at controlador.v(53)" {  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695998009491 "|computador|ProcessadorMult:processador|controlador:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador ProcessadorMult:processador\|multiplexador:mul " "Elaborating entity \"multiplexador\" for hierarchy \"ProcessadorMult:processador\|multiplexador:mul\"" {  } { { "ProcessadorMult.v" "mul" { Text "D:/Faculdade/LAOC II/pratica2/computador/ProcessadorMult.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ProcessadorMult:processador\|ula:ula_ula " "Elaborating entity \"ula\" for hierarchy \"ProcessadorMult:processador\|ula:ula_ula\"" {  } { { "ProcessadorMult.v" "ula_ula" { Text "D:/Faculdade/LAOC II/pratica2/computador/ProcessadorMult.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificadorComportamental decodificadorComportamental:d0 " "Elaborating entity \"decodificadorComportamental\" for hierarchy \"decodificadorComportamental:d0\"" {  } { { "computador.v" "d0" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009507 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "computador.v" "Mod0" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "computador.v" "Mod1" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "computador.v" "Mod2" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "computador.v" "Mod3" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "computador.v" "Mod4" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "computador.v" "Div0" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "computador.v" "Mod5" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "computador.v" "Mod6" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "computador.v" "Div1" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "computador.v" "Mod7" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009930 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1695998009930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998009961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998009961 ""}  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695998009961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j6m " "Found entity 1: lpm_divide_j6m" {  } { { "db/lpm_divide_j6m.tdf" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/db/lpm_divide_j6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998010008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998010008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998010024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998010024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998010039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998010039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998010086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998010086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998010133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998010133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998010180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998010180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998010180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998010180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695998010180 ""}  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695998010180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gem " "Found entity 1: lpm_divide_gem" {  } { { "db/lpm_divide_gem.tdf" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/db/lpm_divide_gem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695998010227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695998010227 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1695998010632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|done " "Latch ProcessadorMult:processador\|controlador:control\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|mux_selector\[3\] " "Latch ProcessadorMult:processador\|controlador:control\|mux_selector\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|mux_selector\[1\] " "Latch ProcessadorMult:processador\|controlador:control\|mux_selector\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|mux_selector\[0\] " "Latch ProcessadorMult:processador\|controlador:control\|mux_selector\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|mux_selector\[2\] " "Latch ProcessadorMult:processador\|controlador:control\|mux_selector\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[0\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[1\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[2\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[3\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[4\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|incr_pc " "Latch ProcessadorMult:processador\|controlador:control\|incr_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[7\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[6\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[5\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[2\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|ula_op\[0\] " "Latch ProcessadorMult:processador\|controlador:control\|ula_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|registrador:IR\|registrador\[7\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|registrador:IR\|registrador\[7\]" {  } { { "registrador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/registrador.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|ula_op\[1\] " "Latch ProcessadorMult:processador\|controlador:control\|ula_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|registrador:IR\|registrador\[8\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|registrador:IR\|registrador\[8\]" {  } { { "registrador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/registrador.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|ula_op\[2\] " "Latch ProcessadorMult:processador\|controlador:control\|ula_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[9\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[12\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|W_D " "Latch ProcessadorMult:processador\|controlador:control\|W_D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|registrador:IR\|registrador\[6\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|registrador:IR\|registrador\[6\]" {  } { { "registrador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/registrador.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[11\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|registrador:IR\|registrador\[6\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|registrador:IR\|registrador\[6\]" {  } { { "registrador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/registrador.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[10\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMult:processador\|controlador:control\|regs_in\[8\] " "Latch ProcessadorMult:processador\|controlador:control\|regs_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMult:processador\|contador3Bits:contador\|Q\[0\]" {  } { { "contador3Bits.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/contador3Bits.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695998010678 ""}  } { { "controlador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/controlador.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695998010678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695998012223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012223 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "computador.v" "" { Text "D:/Faculdade/LAOC II/pratica2/computador/computador.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695998012363 "|computador|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1695998012363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2332 " "Implemented 2332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695998012363 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695998012363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2236 " "Implemented 2236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695998012363 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1695998012363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695998012363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695998012394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 11:33:32 2023 " "Processing ended: Fri Sep 29 11:33:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695998012394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695998012394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695998012394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695998012394 ""}
