#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n4116.in[2] (.names)                                           0.100     1.007
n_n4116.out[0] (.names)                                          0.235     1.242
n_n3595.in[1] (.names)                                           0.489     1.731
n_n3595.out[0] (.names)                                          0.235     1.966
n_n4039.in[3] (.names)                                           0.100     2.066
n_n4039.out[0] (.names)                                          0.235     2.301
n_n4038.in[2] (.names)                                           0.486     2.787
n_n4038.out[0] (.names)                                          0.235     3.022
[899].in[1] (.names)                                             0.477     3.499
[899].out[0] (.names)                                            0.235     3.734
n_n3786.in[2] (.names)                                           0.489     4.223
n_n3786.out[0] (.names)                                          0.235     4.458
[1137].in[2] (.names)                                            0.100     4.558
[1137].out[0] (.names)                                           0.235     4.793
n_n135.in[3] (.names)                                            0.630     5.423
n_n135.out[0] (.names)                                           0.235     5.658
[6386].in[2] (.names)                                            0.339     5.997
[6386].out[0] (.names)                                           0.235     6.232
n_n132.in[2] (.names)                                            0.338     6.570
n_n132.out[0] (.names)                                           0.235     6.805
n_n4093.D[0] (.latch)                                            0.000     6.805
data arrival time                                                          6.805

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.805
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.828


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n4116.in[2] (.names)                                           0.100     1.007
n_n4116.out[0] (.names)                                          0.235     1.242
n_n3595.in[1] (.names)                                           0.489     1.731
n_n3595.out[0] (.names)                                          0.235     1.966
n_n4039.in[3] (.names)                                           0.100     2.066
n_n4039.out[0] (.names)                                          0.235     2.301
n_n3622.in[2] (.names)                                           0.486     2.787
n_n3622.out[0] (.names)                                          0.235     3.022
n_n4078.in[3] (.names)                                           0.100     3.122
n_n4078.out[0] (.names)                                          0.235     3.357
n_n3888.in[3] (.names)                                           0.488     3.845
n_n3888.out[0] (.names)                                          0.235     4.080
[6289].in[2] (.names)                                            0.341     4.421
[6289].out[0] (.names)                                           0.235     4.656
[6290].in[2] (.names)                                            0.487     5.143
[6290].out[0] (.names)                                           0.235     5.378
[1492].in[3] (.names)                                            0.477     5.854
[1492].out[0] (.names)                                           0.235     6.089
n_n3199.in[1] (.names)                                           0.332     6.422
n_n3199.out[0] (.names)                                          0.235     6.657
n_n3709.D[0] (.latch)                                            0.000     6.657
data arrival time                                                          6.657

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.657
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.680


#Path 3
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[947].in[0] (.names)                                             0.339     5.679
[947].out[0] (.names)                                            0.235     5.914
n_n3217.in[3] (.names)                                           0.480     6.394
n_n3217.out[0] (.names)                                          0.235     6.629
n_n3724.D[0] (.latch)                                            0.000     6.629
data arrival time                                                          6.629

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.653


#Path 4
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[947].in[0] (.names)                                             0.339     5.679
[947].out[0] (.names)                                            0.235     5.914
n_n3026.in[1] (.names)                                           0.480     6.394
n_n3026.out[0] (.names)                                          0.235     6.629
n_n4227.D[0] (.latch)                                            0.000     6.629
data arrival time                                                          6.629

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.653


#Path 5
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[947].in[0] (.names)                                             0.339     5.679
[947].out[0] (.names)                                            0.235     5.914
[1280].in[1] (.names)                                            0.100     6.014
[1280].out[0] (.names)                                           0.235     6.249
n_n3184.in[1] (.names)                                           0.100     6.349
n_n3184.out[0] (.names)                                          0.235     6.584
n_n3766.D[0] (.latch)                                            0.000     6.584
data arrival time                                                          6.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.608


#Path 6
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[982].in[0] (.names)                                             0.339     5.679
[982].out[0] (.names)                                            0.235     5.914
[1538].in[1] (.names)                                            0.100     6.014
[1538].out[0] (.names)                                           0.235     6.249
n_n3466.in[3] (.names)                                           0.100     6.349
n_n3466.out[0] (.names)                                          0.235     6.584
n_n3483.D[0] (.latch)                                            0.000     6.584
data arrival time                                                          6.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.608


#Path 7
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[947].in[0] (.names)                                             0.339     5.679
[947].out[0] (.names)                                            0.235     5.914
[1042].in[0] (.names)                                            0.100     6.014
[1042].out[0] (.names)                                           0.235     6.249
n_n3009.in[1] (.names)                                           0.100     6.349
n_n3009.out[0] (.names)                                          0.235     6.584
n_n4275.D[0] (.latch)                                            0.000     6.584
data arrival time                                                          6.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.608


#Path 8
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[1391].in[2] (.names)                                            0.586     5.926
[1391].out[0] (.names)                                           0.235     6.161
n_n3817.in[0] (.names)                                           0.100     6.261
n_n3817.out[0] (.names)                                          0.235     6.496
n_n3818.D[0] (.latch)                                            0.000     6.496
data arrival time                                                          6.496

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.496
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.520


#Path 9
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[1165].in[2] (.names)                                            0.586     5.926
[1165].out[0] (.names)                                           0.235     6.161
n_n3292.in[0] (.names)                                           0.100     6.261
n_n3292.out[0] (.names)                                          0.235     6.496
n_n4080.D[0] (.latch)                                            0.000     6.496
data arrival time                                                          6.496

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.496
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.520


#Path 10
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[2261].in[2] (.names)                                            0.488     5.828
[2261].out[0] (.names)                                           0.235     6.063
n_n3444.in[0] (.names)                                           0.100     6.163
n_n3444.out[0] (.names)                                          0.235     6.398
n_n3574.D[0] (.latch)                                            0.000     6.398
data arrival time                                                          6.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.421


#Path 11
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[1772].in[1] (.names)                                            0.488     5.828
[1772].out[0] (.names)                                           0.235     6.063
n_n3235.in[1] (.names)                                           0.100     6.163
n_n3235.out[0] (.names)                                          0.235     6.398
n_n3995.D[0] (.latch)                                            0.000     6.398
data arrival time                                                          6.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.421


#Path 12
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[1069].in[0] (.names)                                            0.483     5.823
[1069].out[0] (.names)                                           0.235     6.058
n_n3592.in[1] (.names)                                           0.100     6.158
n_n3592.out[0] (.names)                                          0.235     6.393
n_n3959.D[0] (.latch)                                            0.000     6.393
data arrival time                                                          6.393

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.417


#Path 13
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[2240].in[2] (.names)                                            0.478     5.818
[2240].out[0] (.names)                                           0.235     6.053
n_n3725.in[0] (.names)                                           0.100     6.153
n_n3725.out[0] (.names)                                          0.235     6.388
n_n3726.D[0] (.latch)                                            0.000     6.388
data arrival time                                                          6.388

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.388
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.411


#Path 14
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n4116.in[2] (.names)                                           0.100     1.007
n_n4116.out[0] (.names)                                          0.235     1.242
n_n3595.in[1] (.names)                                           0.489     1.731
n_n3595.out[0] (.names)                                          0.235     1.966
n_n4039.in[3] (.names)                                           0.100     2.066
n_n4039.out[0] (.names)                                          0.235     2.301
n_n3622.in[2] (.names)                                           0.486     2.787
n_n3622.out[0] (.names)                                          0.235     3.022
n_n4078.in[3] (.names)                                           0.100     3.122
n_n4078.out[0] (.names)                                          0.235     3.357
n_n3888.in[3] (.names)                                           0.488     3.845
n_n3888.out[0] (.names)                                          0.235     4.080
[6289].in[2] (.names)                                            0.341     4.421
[6289].out[0] (.names)                                           0.235     4.656
[6290].in[2] (.names)                                            0.487     5.143
[6290].out[0] (.names)                                           0.235     5.378
[1063].in[3] (.names)                                            0.100     5.478
[1063].out[0] (.names)                                           0.235     5.713
[6376].in[2] (.names)                                            0.100     5.813
[6376].out[0] (.names)                                           0.235     6.048
n_n128.in[1] (.names)                                            0.100     6.148
n_n128.out[0] (.names)                                           0.235     6.383
n_n3831.D[0] (.latch)                                            0.000     6.383
data arrival time                                                          6.383

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.383
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.406


#Path 15
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[1752].in[2] (.names)                                            0.438     5.778
[1752].out[0] (.names)                                           0.235     6.013
n_n3987.in[0] (.names)                                           0.100     6.113
n_n3987.out[0] (.names)                                          0.235     6.348
n_n3988.D[0] (.latch)                                            0.000     6.348
data arrival time                                                          6.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.371


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n4116.in[2] (.names)                                           0.100     1.007
n_n4116.out[0] (.names)                                          0.235     1.242
n_n3595.in[1] (.names)                                           0.489     1.731
n_n3595.out[0] (.names)                                          0.235     1.966
n_n4039.in[3] (.names)                                           0.100     2.066
n_n4039.out[0] (.names)                                          0.235     2.301
n_n4038.in[2] (.names)                                           0.486     2.787
n_n4038.out[0] (.names)                                          0.235     3.022
[899].in[1] (.names)                                             0.477     3.499
[899].out[0] (.names)                                            0.235     3.734
n_n3786.in[2] (.names)                                           0.489     4.223
n_n3786.out[0] (.names)                                          0.235     4.458
[1137].in[2] (.names)                                            0.100     4.558
[1137].out[0] (.names)                                           0.235     4.793
n_n135.in[3] (.names)                                            0.630     5.423
n_n135.out[0] (.names)                                           0.235     5.658
[1971].in[2] (.names)                                            0.100     5.758
[1971].out[0] (.names)                                           0.235     5.993
n_n124.in[2] (.names)                                            0.100     6.093
n_n124.out[0] (.names)                                           0.235     6.328
n_n3707.D[0] (.latch)                                            0.000     6.328
data arrival time                                                          6.328

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.351


#Path 17
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[982].in[0] (.names)                                             0.339     5.679
[982].out[0] (.names)                                            0.235     5.914
n_n3907.in[2] (.names)                                           0.100     6.014
n_n3907.out[0] (.names)                                          0.235     6.249
n_n4334.D[0] (.latch)                                            0.000     6.249
data arrival time                                                          6.249

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.249
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.273


#Path 18
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[982].in[0] (.names)                                             0.339     5.679
[982].out[0] (.names)                                            0.235     5.914
n_n4011.in[1] (.names)                                           0.100     6.014
n_n4011.out[0] (.names)                                          0.235     6.249
n_n4012.D[0] (.latch)                                            0.000     6.249
data arrival time                                                          6.249

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.249
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.273


#Path 19
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[1925].in[2] (.names)                                            0.339     5.679
[1925].out[0] (.names)                                           0.235     5.914
n_n3913.in[0] (.names)                                           0.100     6.014
n_n3913.out[0] (.names)                                          0.235     6.249
n_n4040.D[0] (.latch)                                            0.000     6.249
data arrival time                                                          6.249

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.249
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.273


#Path 20
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
n_n3832.in[1] (.names)                                           0.480     5.105
n_n3832.out[0] (.names)                                          0.235     5.340
[946].in[1] (.names)                                             0.335     5.675
[946].out[0] (.names)                                            0.235     5.910
n_n3813.in[2] (.names)                                           0.100     6.010
n_n3813.out[0] (.names)                                          0.235     6.245
n_n3814.D[0] (.latch)                                            0.000     6.245
data arrival time                                                          6.245

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.245
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.268


#Path 21
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n4116.in[2] (.names)                                           0.100     1.007
n_n4116.out[0] (.names)                                          0.235     1.242
n_n3595.in[1] (.names)                                           0.489     1.731
n_n3595.out[0] (.names)                                          0.235     1.966
n_n4039.in[3] (.names)                                           0.100     2.066
n_n4039.out[0] (.names)                                          0.235     2.301
n_n3622.in[2] (.names)                                           0.486     2.787
n_n3622.out[0] (.names)                                          0.235     3.022
n_n4078.in[3] (.names)                                           0.100     3.122
n_n4078.out[0] (.names)                                          0.235     3.357
n_n3888.in[3] (.names)                                           0.488     3.845
n_n3888.out[0] (.names)                                          0.235     4.080
[6289].in[2] (.names)                                            0.341     4.421
[6289].out[0] (.names)                                           0.235     4.656
[6290].in[2] (.names)                                            0.487     5.143
[6290].out[0] (.names)                                           0.235     5.378
n_n3377.in[3] (.names)                                           0.482     5.860
n_n3377.out[0] (.names)                                          0.235     6.095
n_n3198.D[0] (.latch)                                            0.000     6.095
data arrival time                                                          6.095

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.095
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.119


#Path 22
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
[936].in[1] (.names)                                             0.558     5.183
[936].out[0] (.names)                                            0.235     5.418
n_n3070.in[3] (.names)                                           0.100     5.518
n_n3070.out[0] (.names)                                          0.235     5.753
n_n3851.D[0] (.latch)                                            0.000     5.753
data arrival time                                                          5.753

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.753
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.776


#Path 23
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
nak3_17.in[3] (.names)                                           0.100     4.725
nak3_17.out[0] (.names)                                          0.235     4.960
n_n127.in[2] (.names)                                            0.479     5.439
n_n127.out[0] (.names)                                           0.235     5.674
nsr3_17.D[0] (.latch)                                            0.000     5.674
data arrival time                                                          5.674

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.697


#Path 24
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
n_n3830.in[2] (.names)                                           0.630     4.390
n_n3830.out[0] (.names)                                          0.235     4.625
[1022].in[2] (.names)                                            0.100     4.725
[1022].out[0] (.names)                                           0.235     4.960
n_n129.in[3] (.names)                                            0.338     5.298
n_n129.out[0] (.names)                                           0.235     5.533
n_n3833.D[0] (.latch)                                            0.000     5.533
data arrival time                                                          5.533

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.533
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.556


#Path 25
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[1015].in[3] (.names)                                            0.488     4.248
[1015].out[0] (.names)                                           0.235     4.483
[1208].in[0] (.names)                                            0.341     4.824
[1208].out[0] (.names)                                           0.235     5.059
n_n3140.in[3] (.names)                                           0.100     5.159
n_n3140.out[0] (.names)                                          0.235     5.394
n_n4026.D[0] (.latch)                                            0.000     5.394
data arrival time                                                          5.394

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.394
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.418


#Path 26
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n4158.in[0] (.names)                                           0.488     4.296
n_n4158.out[0] (.names)                                          0.235     4.531
n_n3459.in[1] (.names)                                           0.625     5.156
n_n3459.out[0] (.names)                                          0.235     5.391
n_n3898.D[0] (.latch)                                            0.000     5.391
data arrival time                                                          5.391

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.391
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.414


#Path 27
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[914].in[2] (.names)                                             0.100     4.484
[914].out[0] (.names)                                            0.235     4.719
[1213].in[3] (.names)                                            0.100     4.819
[1213].out[0] (.names)                                           0.235     5.054
n_n3526.in[1] (.names)                                           0.100     5.154
n_n3526.out[0] (.names)                                          0.235     5.389
n_n3841.D[0] (.latch)                                            0.000     5.389
data arrival time                                                          5.389

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.413


#Path 28
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[914].in[2] (.names)                                             0.100     4.484
[914].out[0] (.names)                                            0.235     4.719
[1708].in[3] (.names)                                            0.100     4.819
[1708].out[0] (.names)                                           0.235     5.054
n_n3271.in[1] (.names)                                           0.100     5.154
n_n3271.out[0] (.names)                                          0.235     5.389
n_n4233.D[0] (.latch)                                            0.000     5.389
data arrival time                                                          5.389

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.413


#Path 29
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[914].in[2] (.names)                                             0.100     4.484
[914].out[0] (.names)                                            0.235     4.719
[1885].in[3] (.names)                                            0.100     4.819
[1885].out[0] (.names)                                           0.235     5.054
n_n3241.in[1] (.names)                                           0.100     5.154
n_n3241.out[0] (.names)                                          0.235     5.389
n_n3242.D[0] (.latch)                                            0.000     5.389
data arrival time                                                          5.389

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.413


#Path 30
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
n_n3830.in[2] (.names)                                           0.630     4.390
n_n3830.out[0] (.names)                                          0.235     4.625
n_n4276.in[1] (.names)                                           0.490     5.115
n_n4276.out[0] (.names)                                          0.235     5.350
n_n4279.D[0] (.latch)                                            0.000     5.350
data arrival time                                                          5.350

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.350
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.374


#Path 31
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
n_n3830.in[2] (.names)                                           0.630     4.390
n_n3830.out[0] (.names)                                          0.235     4.625
n_n3206.in[1] (.names)                                           0.488     5.113
n_n3206.out[0] (.names)                                          0.235     5.348
n_n3207.D[0] (.latch)                                            0.000     5.348
data arrival time                                                          5.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.371


#Path 32
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
n_n3830.in[2] (.names)                                           0.630     4.390
n_n3830.out[0] (.names)                                          0.235     4.625
n_n3375.in[1] (.names)                                           0.488     5.113
n_n3375.out[0] (.names)                                          0.235     5.348
n_n3376.D[0] (.latch)                                            0.000     5.348
data arrival time                                                          5.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.371


#Path 33
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
n_n3830.in[2] (.names)                                           0.630     4.390
n_n3830.out[0] (.names)                                          0.235     4.625
n_n3582.in[1] (.names)                                           0.488     5.113
n_n3582.out[0] (.names)                                          0.235     5.348
n_n3583.D[0] (.latch)                                            0.000     5.348
data arrival time                                                          5.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.371


#Path 34
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
n_n3830.in[2] (.names)                                           0.630     4.390
n_n3830.out[0] (.names)                                          0.235     4.625
n_n3821.in[1] (.names)                                           0.488     5.113
n_n3821.out[0] (.names)                                          0.235     5.348
n_n3823.D[0] (.latch)                                            0.000     5.348
data arrival time                                                          5.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.371


#Path 35
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
n_n3830.in[2] (.names)                                           0.630     4.390
n_n3830.out[0] (.names)                                          0.235     4.625
n_n3964.in[1] (.names)                                           0.488     5.113
n_n3964.out[0] (.names)                                          0.235     5.348
n_n3966.D[0] (.latch)                                            0.000     5.348
data arrival time                                                          5.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.371


#Path 36
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
n_n3830.in[2] (.names)                                           0.630     4.390
n_n3830.out[0] (.names)                                          0.235     4.625
n_n3512.in[1] (.names)                                           0.488     5.113
n_n3512.out[0] (.names)                                          0.235     5.348
n_n3514.D[0] (.latch)                                            0.000     5.348
data arrival time                                                          5.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.371


#Path 37
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3852.in[2] (.names)                                           0.100     3.525
n_n3852.out[0] (.names)                                          0.235     3.760
[2264].in[3] (.names)                                            0.630     4.390
[2264].out[0] (.names)                                           0.235     4.625
nak3_17.in[3] (.names)                                           0.100     4.725
nak3_17.out[0] (.names)                                          0.235     4.960
n_n3866.in[1] (.names)                                           0.100     5.060
n_n3866.out[0] (.names)                                          0.235     5.295
n_n4067.D[0] (.latch)                                            0.000     5.295
data arrival time                                                          5.295

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.318


#Path 38
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[1613].in[2] (.names)                                            0.338     4.722
[1613].out[0] (.names)                                           0.235     4.957
n_n4121.in[1] (.names)                                           0.100     5.057
n_n4121.out[0] (.names)                                          0.235     5.292
n_n4122.D[0] (.latch)                                            0.000     5.292
data arrival time                                                          5.292

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.292
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.316


#Path 39
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[1260].in[2] (.names)                                            0.338     4.722
[1260].out[0] (.names)                                           0.235     4.957
n_n4094.in[1] (.names)                                           0.100     5.057
n_n4094.out[0] (.names)                                          0.235     5.292
n_n4095.D[0] (.latch)                                            0.000     5.292
data arrival time                                                          5.292

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.292
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.316


#Path 40
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[1648].in[2] (.names)                                            0.312     4.696
[1648].out[0] (.names)                                           0.235     4.931
n_n3972.in[1] (.names)                                           0.100     5.031
n_n3972.out[0] (.names)                                          0.235     5.266
n_n4145.D[0] (.latch)                                            0.000     5.266
data arrival time                                                          5.266

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.266
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.290


#Path 41
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.343     2.855
n_n3240.out[0] (.names)                                          0.235     3.090
[905].in[2] (.names)                                             0.100     3.190
[905].out[0] (.names)                                            0.235     3.425
n_n3563.in[2] (.names)                                           0.100     3.525
n_n3563.out[0] (.names)                                          0.235     3.760
[6252].in[3] (.names)                                            0.482     4.242
[6252].out[0] (.names)                                           0.235     4.477
n_n4140.in[3] (.names)                                           0.490     4.967
n_n4140.out[0] (.names)                                          0.235     5.202
n_n4142.D[0] (.latch)                                            0.000     5.202
data arrival time                                                          5.202

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.226


#Path 42
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n4158.in[0] (.names)                                           0.488     4.296
n_n4158.out[0] (.names)                                          0.235     4.531
n_n4156.in[1] (.names)                                           0.100     4.631
n_n4156.out[0] (.names)                                          0.235     4.866
n_n4157.D[0] (.latch)                                            0.000     4.866
data arrival time                                                          4.866

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.890


#Path 43
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n4158.in[0] (.names)                                           0.488     4.296
n_n4158.out[0] (.names)                                          0.235     4.531
n_n3302.in[1] (.names)                                           0.100     4.631
n_n3302.out[0] (.names)                                          0.235     4.866
n_n4288.D[0] (.latch)                                            0.000     4.866
data arrival time                                                          4.866

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.890


#Path 44
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
[1552].in[2] (.names)                                            0.338     3.811
[1552].out[0] (.names)                                           0.235     4.046
n_n4228.in[1] (.names)                                           0.338     4.384
n_n4228.out[0] (.names)                                          0.235     4.619
n_n4229.D[0] (.latch)                                            0.000     4.619
data arrival time                                                          4.619

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.619
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.643


#Path 45
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n3226.in[1] (.names)                                           0.341     4.149
n_n3226.out[0] (.names)                                          0.235     4.384
n_n3916.D[0] (.latch)                                            0.000     4.384
data arrival time                                                          4.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.408


#Path 46
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
[1487].in[2] (.names)                                            0.338     3.811
[1487].out[0] (.names)                                           0.235     4.046
n_n3058.in[1] (.names)                                           0.100     4.146
n_n3058.out[0] (.names)                                          0.235     4.381
n_n3085.D[0] (.latch)                                            0.000     4.381
data arrival time                                                          4.381

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.405


#Path 47
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
[1509].in[2] (.names)                                            0.338     3.811
[1509].out[0] (.names)                                           0.235     4.046
n_n3308.in[1] (.names)                                           0.100     4.146
n_n3308.out[0] (.names)                                          0.235     4.381
n_n4351.D[0] (.latch)                                            0.000     4.381
data arrival time                                                          4.381

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.405


#Path 48
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n3147.in[1] (.names)                                           0.335     4.143
n_n3147.out[0] (.names)                                          0.235     4.378
n_n3458.D[0] (.latch)                                            0.000     4.378
data arrival time                                                          4.378

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.378
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.401


#Path 49
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[941].in[0] (.names)                                             0.100     2.373
[941].out[0] (.names)                                            0.235     2.608
[2049].in[3] (.names)                                            0.630     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n4073.in[1] (.names)                                           0.100     3.908
n_n4073.out[0] (.names)                                          0.235     4.143
n_n4074.D[0] (.latch)                                            0.000     4.143
data arrival time                                                          4.143

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.167


#Path 50
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
[6275].in[1] (.names)                                            0.632     2.037
[6275].out[0] (.names)                                           0.235     2.272
n_n3362.in[3] (.names)                                           0.342     2.614
n_n3362.out[0] (.names)                                          0.235     2.849
n_n4015.in[1] (.names)                                           0.341     3.191
n_n4015.out[0] (.names)                                          0.235     3.426
n_n3518.in[0] (.names)                                           0.343     3.769
n_n3518.out[0] (.names)                                          0.235     4.004
n_n4316.D[0] (.latch)                                            0.000     4.004
data arrival time                                                          4.004

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.004
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.028


#Path 51
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.505     0.671
n_n3900.out[0] (.names)                                          0.235     0.906
n_n3899.in[2] (.names)                                           0.100     1.006
n_n3899.out[0] (.names)                                          0.235     1.241
n_n3870.in[2] (.names)                                           0.100     1.341
n_n3870.out[0] (.names)                                          0.235     1.576
n_n3869.in[2] (.names)                                           0.609     2.185
n_n3869.out[0] (.names)                                          0.235     2.420
n_n3205.in[2] (.names)                                           0.100     2.520
n_n3205.out[0] (.names)                                          0.235     2.755
[1062].in[3] (.names)                                            0.100     2.855
[1062].out[0] (.names)                                           0.235     3.090
n_n3585.in[3] (.names)                                           0.459     3.549
n_n3585.out[0] (.names)                                          0.235     3.784
n_n4324.D[0] (.latch)                                            0.000     3.784
data arrival time                                                          3.784

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.784
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.808


#Path 52
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
[6275].in[1] (.names)                                            0.632     2.037
[6275].out[0] (.names)                                           0.235     2.272
n_n3362.in[3] (.names)                                           0.342     2.614
n_n3362.out[0] (.names)                                          0.235     2.849
n_n4015.in[1] (.names)                                           0.341     3.191
n_n4015.out[0] (.names)                                          0.235     3.426
n_n3148.in[0] (.names)                                           0.100     3.526
n_n3148.out[0] (.names)                                          0.235     3.761
n_n3495.D[0] (.latch)                                            0.000     3.761
data arrival time                                                          3.761

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.761
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.784


#Path 53
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
[6275].in[1] (.names)                                            0.632     2.037
[6275].out[0] (.names)                                           0.235     2.272
n_n3362.in[3] (.names)                                           0.342     2.614
n_n3362.out[0] (.names)                                          0.235     2.849
n_n4015.in[1] (.names)                                           0.341     3.191
n_n4015.out[0] (.names)                                          0.235     3.426
n_n3017.in[1] (.names)                                           0.100     3.526
n_n3017.out[0] (.names)                                          0.235     3.761
n_n3657.D[0] (.latch)                                            0.000     3.761
data arrival time                                                          3.761

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.761
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.784


#Path 54
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n3923.in[2] (.names)                                           0.100     1.007
n_n3923.out[0] (.names)                                          0.235     1.242
n_n4267.in[2] (.names)                                           0.100     1.342
n_n4267.out[0] (.names)                                          0.235     1.577
n_n4034.in[3] (.names)                                           0.100     1.677
n_n4034.out[0] (.names)                                          0.235     1.912
n_n4259.in[2] (.names)                                           0.338     2.250
n_n4259.out[0] (.names)                                          0.235     2.485
[1078].in[2] (.names)                                            0.100     2.585
[1078].out[0] (.names)                                           0.235     2.820
n_n3110.in[2] (.names)                                           0.475     3.295
n_n3110.out[0] (.names)                                          0.235     3.530
n_n3111.D[0] (.latch)                                            0.000     3.530
data arrival time                                                          3.530

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.553


#Path 55
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[1128].in[1] (.names)                                            0.338     2.611
[1128].out[0] (.names)                                           0.235     2.846
n_n3168.in[2] (.names)                                           0.339     3.185
n_n3168.out[0] (.names)                                          0.235     3.420
n_n4222.D[0] (.latch)                                            0.000     3.420
data arrival time                                                          3.420

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.444


#Path 56
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3656.in[1] (.names)                                           0.606     2.011
n_n3656.out[0] (.names)                                          0.235     2.246
[1623].in[1] (.names)                                            0.334     2.579
[1623].out[0] (.names)                                           0.235     2.814
n_n3693.in[2] (.names)                                           0.270     3.085
n_n3693.out[0] (.names)                                          0.235     3.320
n_n4099.D[0] (.latch)                                            0.000     3.320
data arrival time                                                          3.320

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.320
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.343


#Path 57
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3656.in[1] (.names)                                           0.606     2.011
n_n3656.out[0] (.names)                                          0.235     2.246
[1184].in[1] (.names)                                            0.413     2.659
[1184].out[0] (.names)                                           0.235     2.894
n_n3104.in[2] (.names)                                           0.100     2.994
n_n3104.out[0] (.names)                                          0.235     3.229
n_n3865.D[0] (.latch)                                            0.000     3.229
data arrival time                                                          3.229

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.229
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.252


#Path 58
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3656.in[1] (.names)                                           0.606     2.011
n_n3656.out[0] (.names)                                          0.235     2.246
[1633].in[1] (.names)                                            0.413     2.659
[1633].out[0] (.names)                                           0.235     2.894
n_n3540.in[2] (.names)                                           0.100     2.994
n_n3540.out[0] (.names)                                          0.235     3.229
n_n4052.D[0] (.latch)                                            0.000     3.229
data arrival time                                                          3.229

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.229
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.252


#Path 59
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3656.in[1] (.names)                                           0.606     2.011
n_n3656.out[0] (.names)                                          0.235     2.246
[2009].in[1] (.names)                                            0.413     2.659
[2009].out[0] (.names)                                           0.235     2.894
n_n3296.in[2] (.names)                                           0.100     2.994
n_n3296.out[0] (.names)                                          0.235     3.229
n_n4381.D[0] (.latch)                                            0.000     3.229
data arrival time                                                          3.229

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.229
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.252


#Path 60
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n4126.in[1] (.names)                                           0.311     1.715
n_n4126.out[0] (.names)                                          0.235     1.950
[1187].in[2] (.names)                                            0.511     2.462
[1187].out[0] (.names)                                           0.235     2.697
n_n3680.in[1] (.names)                                           0.270     2.967
n_n3680.out[0] (.names)                                          0.235     3.202
n_n3845.D[0] (.latch)                                            0.000     3.202
data arrival time                                                          3.202

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.226


#Path 61
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n4126.in[1] (.names)                                           0.311     1.715
n_n4126.out[0] (.names)                                          0.235     1.950
[1716].in[2] (.names)                                            0.511     2.462
[1716].out[0] (.names)                                           0.235     2.697
n_n3579.in[1] (.names)                                           0.270     2.967
n_n3579.out[0] (.names)                                          0.235     3.202
n_n3955.D[0] (.latch)                                            0.000     3.202
data arrival time                                                          3.202

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.226


#Path 62
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[1128].in[1] (.names)                                            0.338     2.611
[1128].out[0] (.names)                                           0.235     2.846
n_n3309.in[2] (.names)                                           0.100     2.946
n_n3309.out[0] (.names)                                          0.235     3.181
n_n4392.D[0] (.latch)                                            0.000     3.181
data arrival time                                                          3.181

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.205


#Path 63
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
[1128].in[1] (.names)                                            0.338     2.611
[1128].out[0] (.names)                                           0.235     2.846
n_n3059.in[2] (.names)                                           0.100     2.946
n_n3059.out[0] (.names)                                          0.235     3.181
n_n3099.D[0] (.latch)                                            0.000     3.181
data arrival time                                                          3.181

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.205


#Path 64
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3656.in[1] (.names)                                           0.606     2.011
n_n3656.out[0] (.names)                                          0.235     2.246
[1325].in[1] (.names)                                            0.335     2.580
[1325].out[0] (.names)                                           0.235     2.815
n_n4028.in[2] (.names)                                           0.100     2.915
n_n4028.out[0] (.names)                                          0.235     3.150
n_n4029.D[0] (.latch)                                            0.000     3.150
data arrival time                                                          3.150

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.150
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.174


#Path 65
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3656.in[1] (.names)                                           0.606     2.011
n_n3656.out[0] (.names)                                          0.235     2.246
[1472].in[1] (.names)                                            0.335     2.580
[1472].out[0] (.names)                                           0.235     2.815
n_n121.in[2] (.names)                                            0.100     2.915
n_n121.out[0] (.names)                                           0.235     3.150
n_n3954.D[0] (.latch)                                            0.000     3.150
data arrival time                                                          3.150

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.150
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.174


#Path 66
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n4126.in[1] (.names)                                           0.311     1.715
n_n4126.out[0] (.names)                                          0.235     1.950
[1362].in[2] (.names)                                            0.100     2.050
[1362].out[0] (.names)                                           0.235     2.285
n_n3552.in[3] (.names)                                           0.573     2.858
n_n3552.out[0] (.names)                                          0.235     3.093
n_n3934.D[0] (.latch)                                            0.000     3.093
data arrival time                                                          3.093

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.093
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.117


#Path 67
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.505     0.671
n_n3900.out[0] (.names)                                          0.235     0.906
n_n3899.in[2] (.names)                                           0.100     1.006
n_n3899.out[0] (.names)                                          0.235     1.241
n_n3870.in[2] (.names)                                           0.100     1.341
n_n3870.out[0] (.names)                                          0.235     1.576
n_n3869.in[2] (.names)                                           0.609     2.185
n_n3869.out[0] (.names)                                          0.235     2.420
[1019].in[3] (.names)                                            0.100     2.520
[1019].out[0] (.names)                                           0.235     2.755
n_n3166.in[3] (.names)                                           0.100     2.855
n_n3166.out[0] (.names)                                          0.235     3.090
n_n3475.D[0] (.latch)                                            0.000     3.090
data arrival time                                                          3.090

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.114


#Path 68
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.505     0.671
n_n3900.out[0] (.names)                                          0.235     0.906
n_n3899.in[2] (.names)                                           0.100     1.006
n_n3899.out[0] (.names)                                          0.235     1.241
n_n3870.in[2] (.names)                                           0.100     1.341
n_n3870.out[0] (.names)                                          0.235     1.576
[1034].in[3] (.names)                                            0.632     2.208
[1034].out[0] (.names)                                           0.235     2.443
n_n3382.in[3] (.names)                                           0.334     2.777
n_n3382.out[0] (.names)                                          0.235     3.012
n_n4366.D[0] (.latch)                                            0.000     3.012
data arrival time                                                          3.012

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.035


#Path 69
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
n_n3519.in[2] (.names)                                           0.490     2.763
n_n3519.out[0] (.names)                                          0.235     2.998
n_n3976.D[0] (.latch)                                            0.000     2.998
data arrival time                                                          2.998

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.022


#Path 70
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n4126.in[1] (.names)                                           0.311     1.715
n_n4126.out[0] (.names)                                          0.235     1.950
n_n3632.in[2] (.names)                                           0.770     2.720
n_n3632.out[0] (.names)                                          0.235     2.955
n_n3769.D[0] (.latch)                                            0.000     2.955
data arrival time                                                          2.955

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.979


#Path 71
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n4126.in[1] (.names)                                           0.311     1.715
n_n4126.out[0] (.names)                                          0.235     1.950
n_n4046.in[2] (.names)                                           0.770     2.720
n_n4046.out[0] (.names)                                          0.235     2.955
n_n4047.D[0] (.latch)                                            0.000     2.955
data arrival time                                                          2.955

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.979


#Path 72
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.502     0.502
nrq3_2.out[0] (.names)                                           0.235     0.737
[1155].in[3] (.names)                                            0.489     1.226
[1155].out[0] (.names)                                           0.235     1.461
[2023].in[2] (.names)                                            0.440     1.901
[2023].out[0] (.names)                                           0.235     2.136
n_n3181.in[2] (.names)                                           0.583     2.719
n_n3181.out[0] (.names)                                          0.235     2.954
n_n3858.D[0] (.latch)                                            0.000     2.954
data arrival time                                                          2.954

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.977


#Path 73
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3656.in[1] (.names)                                           0.606     2.011
n_n3656.out[0] (.names)                                          0.235     2.246
[1068].in[1] (.names)                                            0.100     2.346
[1068].out[0] (.names)                                           0.235     2.581
n_n3473.in[2] (.names)                                           0.100     2.681
n_n3473.out[0] (.names)                                          0.235     2.916
n_n4056.D[0] (.latch)                                            0.000     2.916
data arrival time                                                          2.916

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.916
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.939


#Path 74
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
[6355].in[0] (.names)                                            0.606     2.011
[6355].out[0] (.names)                                           0.235     2.246
[1477].in[3] (.names)                                            0.100     2.346
[1477].out[0] (.names)                                           0.235     2.581
n_n130.in[1] (.names)                                            0.100     2.681
n_n130.out[0] (.names)                                           0.235     2.916
n_n4045.D[0] (.latch)                                            0.000     2.916
data arrival time                                                          2.916

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.916
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.939


#Path 75
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
n_n3607.in[2] (.names)                                           0.341     2.614
n_n3607.out[0] (.names)                                          0.235     2.849
n_n3608.D[0] (.latch)                                            0.000     2.849
data arrival time                                                          2.849

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.849
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.873


#Path 76
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3974.in[1] (.names)                                           0.633     2.038
n_n3974.out[0] (.names)                                          0.235     2.273
n_n3018.in[2] (.names)                                           0.341     2.614
n_n3018.out[0] (.names)                                          0.235     2.849
n_n3688.D[0] (.latch)                                            0.000     2.849
data arrival time                                                          2.849

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.849
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.873


#Path 77
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
[6350].in[2] (.names)                                            0.487     1.892
[6350].out[0] (.names)                                           0.235     2.127
n_n131.in[1] (.names)                                            0.462     2.589
n_n131.out[0] (.names)                                           0.235     2.824
n_n4057.D[0] (.latch)                                            0.000     2.824
data arrival time                                                          2.824

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.824
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.848


#Path 78
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n3923.in[2] (.names)                                           0.100     1.007
n_n3923.out[0] (.names)                                          0.235     1.242
n_n4267.in[2] (.names)                                           0.100     1.342
n_n4267.out[0] (.names)                                          0.235     1.577
n_n4034.in[3] (.names)                                           0.100     1.677
n_n4034.out[0] (.names)                                          0.235     1.912
[1075].in[3] (.names)                                            0.100     2.012
[1075].out[0] (.names)                                           0.235     2.247
n_n3236.in[2] (.names)                                           0.341     2.588
n_n3236.out[0] (.names)                                          0.235     2.823
n_n3237.D[0] (.latch)                                            0.000     2.823
data arrival time                                                          2.823

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.823
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.847


#Path 79
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.502     0.502
nrq3_2.out[0] (.names)                                           0.235     0.737
[1155].in[3] (.names)                                            0.489     1.226
[1155].out[0] (.names)                                           0.235     1.461
[1776].in[2] (.names)                                            0.440     1.901
[1776].out[0] (.names)                                           0.235     2.136
n_n3508.in[2] (.names)                                           0.451     2.587
n_n3508.out[0] (.names)                                          0.235     2.822
n_n3919.D[0] (.latch)                                            0.000     2.822
data arrival time                                                          2.822

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.822
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.845


#Path 80
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
[6361].in[2] (.names)                                            0.487     1.892
[6361].out[0] (.names)                                           0.235     2.127
n_n3684.in[3] (.names)                                           0.455     2.581
n_n3684.out[0] (.names)                                          0.235     2.816
n_n3658.D[0] (.latch)                                            0.000     2.816
data arrival time                                                          2.816

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.816
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.840


#Path 81
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n4126.in[1] (.names)                                           0.311     1.715
n_n4126.out[0] (.names)                                          0.235     1.950
n_n4124.in[2] (.names)                                           0.627     2.577
n_n4124.out[0] (.names)                                          0.235     2.812
n_n4125.D[0] (.latch)                                            0.000     2.812
data arrival time                                                          2.812

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.812
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.836


#Path 82
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n4126.in[1] (.names)                                           0.311     1.715
n_n4126.out[0] (.names)                                          0.235     1.950
n_n3289.in[2] (.names)                                           0.627     2.577
n_n3289.out[0] (.names)                                          0.235     2.812
n_n3901.D[0] (.latch)                                            0.000     2.812
data arrival time                                                          2.812

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.812
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.836


#Path 83
Startpoint: n_n3845.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
n_n3845.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[3] (.names)                                             0.431     0.597
[984].out[0] (.names)                                            0.235     0.832
n_n4357.in[3] (.names)                                           0.385     1.217
n_n4357.out[0] (.names)                                          0.235     1.452
[6349].in[1] (.names)                                            0.335     1.787
[6349].out[0] (.names)                                           0.235     2.022
n_n3355.in[3] (.names)                                           0.418     2.440
n_n3355.out[0] (.names)                                          0.235     2.675
n_n3557.D[0] (.latch)                                            0.000     2.675
data arrival time                                                          2.675

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.675
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.698


#Path 84
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3406.in[2] (.names)                                           0.489     2.424
n_n3406.out[0] (.names)                                          0.235     2.659
n_n3408.D[0] (.latch)                                            0.000     2.659
data arrival time                                                          2.659

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.659
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.683


#Path 85
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
[1318].in[3] (.names)                                            0.606     2.011
[1318].out[0] (.names)                                           0.235     2.246
n_n133.in[2] (.names)                                            0.100     2.346
n_n133.out[0] (.names)                                           0.235     2.581
nsr3_14.D[0] (.latch)                                            0.000     2.581
data arrival time                                                          2.581

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_14.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.581
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.604


#Path 86
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.502     0.502
nrq3_2.out[0] (.names)                                           0.235     0.737
[1155].in[3] (.names)                                            0.489     1.226
[1155].out[0] (.names)                                           0.235     1.461
[1329].in[2] (.names)                                            0.490     1.951
[1329].out[0] (.names)                                           0.235     2.186
n_n3045.in[2] (.names)                                           0.100     2.286
n_n3045.out[0] (.names)                                          0.235     2.521
n_n3208.D[0] (.latch)                                            0.000     2.521
data arrival time                                                          2.521

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.521
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.545


#Path 87
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.502     0.502
nrq3_2.out[0] (.names)                                           0.235     0.737
[1155].in[3] (.names)                                            0.489     1.226
[1155].out[0] (.names)                                           0.235     1.461
[2141].in[2] (.names)                                            0.466     1.927
[2141].out[0] (.names)                                           0.235     2.162
n_n3510.in[2] (.names)                                           0.100     2.262
n_n3510.out[0] (.names)                                          0.235     2.497
n_n3511.D[0] (.latch)                                            0.000     2.497
data arrival time                                                          2.497

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.520


#Path 88
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.502     0.502
nrq3_2.out[0] (.names)                                           0.235     0.737
[1155].in[3] (.names)                                            0.489     1.226
[1155].out[0] (.names)                                           0.235     1.461
[1780].in[2] (.names)                                            0.437     1.898
[1780].out[0] (.names)                                           0.235     2.133
n_n3837.in[2] (.names)                                           0.100     2.233
n_n3837.out[0] (.names)                                          0.235     2.468
n_n3886.D[0] (.latch)                                            0.000     2.468
data arrival time                                                          2.468

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.468
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.492


#Path 89
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n3923.in[2] (.names)                                           0.100     1.007
n_n3923.out[0] (.names)                                          0.235     1.242
[1096].in[3] (.names)                                            0.100     1.342
[1096].out[0] (.names)                                           0.235     1.577
n_n3791.in[2] (.names)                                           0.602     2.179
n_n3791.out[0] (.names)                                          0.235     2.414
n_n3793.D[0] (.latch)                                            0.000     2.414
data arrival time                                                          2.414

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.414
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.438


#Path 90
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3073.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3072.in[2] (.names)                                           0.772     2.177
n_n3072.out[0] (.names)                                          0.235     2.412
n_n3073.D[0] (.latch)                                            0.000     2.412
data arrival time                                                          2.412

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3073.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.412
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.436


#Path 91
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3069.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3068.in[2] (.names)                                           0.728     2.133
n_n3068.out[0] (.names)                                          0.235     2.368
n_n3069.D[0] (.latch)                                            0.000     2.368
data arrival time                                                          2.368

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3069.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.368
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.391


#Path 92
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4303.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n4300.in[2] (.names)                                           0.728     2.133
n_n4300.out[0] (.names)                                          0.235     2.368
n_n4303.D[0] (.latch)                                            0.000     2.368
data arrival time                                                          2.368

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4303.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.368
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.391


#Path 93
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3497.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3496.in[2] (.names)                                           0.728     2.133
n_n3496.out[0] (.names)                                          0.235     2.368
n_n3497.D[0] (.latch)                                            0.000     2.368
data arrival time                                                          2.368

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3497.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.368
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.391


#Path 94
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3604.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.612     0.778
[6265].out[0] (.names)                                           0.235     1.013
n_n4335.in[0] (.names)                                           0.316     1.329
n_n4335.out[0] (.names)                                          0.235     1.564
[1016].in[2] (.names)                                            0.100     1.664
[1016].out[0] (.names)                                           0.235     1.899
n_n3399.in[1] (.names)                                           0.100     1.999
n_n3399.out[0] (.names)                                          0.235     2.234
n_n3604.D[0] (.latch)                                            0.000     2.234
data arrival time                                                          2.234

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3604.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.234
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.258


#Path 95
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.502     0.502
nrq1_3.out[0] (.names)                                           0.235     0.737
[1020].in[3] (.names)                                            0.583     1.320
[1020].out[0] (.names)                                           0.235     1.555
n_n4106.in[1] (.names)                                           0.440     1.995
n_n4106.out[0] (.names)                                          0.235     2.230
n_n4108.D[0] (.latch)                                            0.000     2.230
data arrival time                                                          2.230

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.230
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.254


#Path 96
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4390.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             0.898     0.898
[894].out[0] (.names)                                            0.235     1.133
n_n4387.in[2] (.names)                                           0.826     1.959
n_n4387.out[0] (.names)                                          0.235     2.194
n_n4390.D[0] (.latch)                                            0.000     2.194
data arrival time                                                          2.194

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4390.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.194
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.218


#Path 97
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             0.898     0.898
[894].out[0] (.names)                                            0.235     1.133
n_n3106.in[1] (.names)                                           0.826     1.959
n_n3106.out[0] (.names)                                          0.235     2.194
n_n3108.D[0] (.latch)                                            0.000     2.194
data arrival time                                                          2.194

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3108.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.194
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.218


#Path 98
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3183.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             0.898     0.898
[894].out[0] (.names)                                            0.235     1.133
n_n3182.in[2] (.names)                                           0.826     1.959
n_n3182.out[0] (.names)                                          0.235     2.194
n_n3183.D[0] (.latch)                                            0.000     2.194
data arrival time                                                          2.194

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3183.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.194
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.218


#Path 99
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.478     1.170
n_n4367.out[0] (.names)                                          0.235     1.405
n_n3969.in[2] (.names)                                           0.553     1.958
n_n3969.out[0] (.names)                                          0.235     2.193
n_n3971.D[0] (.latch)                                            0.000     2.193
data arrival time                                                          2.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3971.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.216


#Path 100
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[1191].in[0] (.names)                                            0.893     0.893
[1191].out[0] (.names)                                           0.235     1.128
n_n3538.in[2] (.names)                                           0.808     1.936
n_n3538.out[0] (.names)                                          0.235     2.171
n_n3931.D[0] (.latch)                                            0.000     2.171
data arrival time                                                          2.171

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3931.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.171
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.195


#End of timing report
