-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resonator_dds is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 14;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    res_in_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    res_in_TVALID : IN STD_LOGIC;
    res_in_TREADY : OUT STD_LOGIC;
    res_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    res_in_TUSER : IN STD_LOGIC_VECTOR (7 downto 0);
    res_out_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    res_out_TVALID : OUT STD_LOGIC;
    res_out_TREADY : IN STD_LOGIC;
    res_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    res_out_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    event_group_misalign : OUT STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_clk : IN STD_LOGIC;
    ap_rst_n_s_axi_clk : IN STD_LOGIC );
end;


architecture behav of resonator_dds is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "resonator_dds,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.818000,HLS_SYN_LAT=27,HLS_SYN_TPT=1,HLS_SYN_MEM=37,HLS_SYN_DSP=48,HLS_SYN_FF=20628,HLS_SYN_LUT=13619,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_16 : STD_LOGIC_VECTOR (8 downto 0) := "000010110";
    constant ap_const_lv9_2B : STD_LOGIC_VECTOR (8 downto 0) := "000101011";
    constant ap_const_lv9_2C : STD_LOGIC_VECTOR (8 downto 0) := "000101100";
    constant ap_const_lv9_41 : STD_LOGIC_VECTOR (8 downto 0) := "001000001";
    constant ap_const_lv9_42 : STD_LOGIC_VECTOR (8 downto 0) := "001000010";
    constant ap_const_lv9_57 : STD_LOGIC_VECTOR (8 downto 0) := "001010111";
    constant ap_const_lv9_58 : STD_LOGIC_VECTOR (8 downto 0) := "001011000";
    constant ap_const_lv9_6D : STD_LOGIC_VECTOR (8 downto 0) := "001101101";
    constant ap_const_lv9_6E : STD_LOGIC_VECTOR (8 downto 0) := "001101110";
    constant ap_const_lv9_83 : STD_LOGIC_VECTOR (8 downto 0) := "010000011";
    constant ap_const_lv9_84 : STD_LOGIC_VECTOR (8 downto 0) := "010000100";
    constant ap_const_lv9_99 : STD_LOGIC_VECTOR (8 downto 0) := "010011001";
    constant ap_const_lv9_9A : STD_LOGIC_VECTOR (8 downto 0) := "010011010";
    constant ap_const_lv9_AF : STD_LOGIC_VECTOR (8 downto 0) := "010101111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal toneinc_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal toneinc_V_ce0 : STD_LOGIC;
    signal toneinc_V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal phase0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal phase0_V_ce0 : STD_LOGIC;
    signal phase0_V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal group_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal acc_phases_V : STD_LOGIC_VECTOR (175 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal accumulator_phases_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal accumulator_phases_V_ce0 : STD_LOGIC;
    signal accumulator_phases_V_q0 : STD_LOGIC_VECTOR (175 downto 0);
    signal accumulator_phases_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal accumulator_phases_V_ce1 : STD_LOGIC;
    signal accumulator_phases_V_we1 : STD_LOGIC;
    signal res_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal res_out_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_rst_n_s_axi_clk_inv : STD_LOGIC;
    signal trunc_ln203_fu_413_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal regslice_forward_res_out_data_iq_U_apdone_blk : STD_LOGIC;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln203_reg_1224_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1224_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1229_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1234_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1239_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_1244_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1249_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_1254_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1259_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1264_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_1269_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1274_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_1279_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1284_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1289_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_1294_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1299_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal outtemp_user_V_reg_1304 : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter23_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outtemp_user_V_reg_1304_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_of_sync_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_of_sync_reg_1312_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_587_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_reg_1332 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln703_fu_593_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_reg_1337 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_reg_1337_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_1_fu_597_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_1_reg_1342 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_1_reg_1342_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_1347 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_1347_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_1352 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_1352_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_1357 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_1357_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_1362 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_1362_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_reg_1367 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_reg_1367_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_reg_1372 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_reg_1372_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_1377 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_1377_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_reg_1382 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_reg_1382_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_1387 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_1387_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_reg_1392 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_reg_1392_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_1397 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_1397_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_1402 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_1402_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_1407 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_1407_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_1412 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_1412_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1265_fu_761_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln1265_reg_1417 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_15_reg_1423 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_18_reg_1429 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_21_reg_1435 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_24_reg_1441 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_27_reg_1447 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_30_reg_1453 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_33_reg_1459 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_fu_842_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_reg_1465 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_fu_866_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_reg_1470 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_4_fu_890_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_4_reg_1475 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_6_fu_914_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_6_reg_1480 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_8_fu_938_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_8_reg_1485 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_10_fu_962_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_10_reg_1490 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_12_fu_986_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_12_reg_1495 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_14_fu_1010_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_14_reg_1500 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_s_reg_1505 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_1_reg_1510 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_04_0_1_reg_1515 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_15_0_1_reg_1520 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_04_0_2_reg_1525 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_15_0_2_reg_1530 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_04_0_3_reg_1535 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_15_0_3_reg_1540 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_04_0_4_reg_1545 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_15_0_4_reg_1550 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_04_0_5_reg_1555 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_15_0_5_reg_1560 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_04_0_6_reg_1565 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_15_0_6_reg_1570 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_04_0_7_reg_1575 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_15_0_7_reg_1580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal grp_phase_to_sincos_fu_269_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_269_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_269_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_269_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_269_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_269_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_269_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call58 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call58 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call58 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call58 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call58 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call58 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call58 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call58 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call58 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call58 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call58 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call58 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call58 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call58 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call58 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call58 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call58 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call58 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call58 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call58 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call58 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call58 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call58 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call58 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call58 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call58 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call58 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call58 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp127 : BOOLEAN;
    signal grp_phase_to_sincos_fu_278_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_278_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_278_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_278_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_278_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_278_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_278_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call71 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call71 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call71 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call71 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call71 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call71 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call71 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call71 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call71 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call71 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call71 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call71 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call71 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call71 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call71 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call71 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call71 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call71 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call71 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call71 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call71 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call71 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call71 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call71 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call71 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call71 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call71 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call71 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp128 : BOOLEAN;
    signal grp_phase_to_sincos_fu_287_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_287_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_287_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_287_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_287_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_287_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_287_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call84 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call84 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call84 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call84 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call84 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call84 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call84 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call84 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call84 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call84 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call84 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call84 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call84 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call84 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call84 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call84 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call84 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call84 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call84 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call84 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call84 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call84 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call84 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call84 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call84 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call84 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call84 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call84 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp129 : BOOLEAN;
    signal grp_phase_to_sincos_fu_296_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_296_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_296_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_296_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_296_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_296_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_296_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call97 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call97 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call97 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call97 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call97 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call97 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call97 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call97 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call97 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call97 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call97 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call97 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call97 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call97 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call97 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call97 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call97 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call97 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call97 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call97 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call97 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call97 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call97 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call97 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call97 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call97 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call97 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call97 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp130 : BOOLEAN;
    signal grp_phase_to_sincos_fu_305_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_305_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_305_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_305_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_305_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_305_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_305_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call110 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call110 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call110 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call110 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call110 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call110 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call110 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call110 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call110 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call110 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call110 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call110 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call110 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call110 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call110 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call110 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call110 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call110 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call110 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call110 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call110 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call110 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call110 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call110 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call110 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call110 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call110 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call110 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp131 : BOOLEAN;
    signal grp_phase_to_sincos_fu_314_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_314_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_314_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_314_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_314_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_314_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_314_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call123 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call123 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call123 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call123 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call123 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call123 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call123 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call123 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call123 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call123 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call123 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call123 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call123 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call123 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call123 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call123 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call123 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call123 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call123 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call123 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call123 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call123 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call123 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call123 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call123 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call123 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call123 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call123 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp132 : BOOLEAN;
    signal grp_phase_to_sincos_fu_323_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_323_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_323_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_323_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_323_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_323_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_323_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call136 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call136 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call136 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call136 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call136 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call136 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call136 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call136 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call136 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call136 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call136 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call136 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call136 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call136 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call136 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call136 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call136 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call136 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call136 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call136 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call136 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call136 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call136 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call136 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call136 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call136 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call136 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call136 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp133 : BOOLEAN;
    signal grp_phase_to_sincos_fu_332_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_332_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_332_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_332_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_332_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_332_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_332_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call149 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call149 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call149 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call149 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call149 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call149 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call149 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call149 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call149 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call149 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call149 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call149 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call149 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call149 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call149 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call149 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call149 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call149 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call149 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call149 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call149 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call149 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call149 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call149 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call149 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call149 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call149 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call149 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp134 : BOOLEAN;
    signal grp_cmpy_fu_341_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_341_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_341_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call61 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call61 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call61 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call61 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call61 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call61 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call61 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call61 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call61 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call61 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call61 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call61 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call61 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call61 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call61 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call61 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call61 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call61 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call61 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call61 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call61 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call61 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call61 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call61 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call61 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call61 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call61 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call61 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp255 : BOOLEAN;
    signal grp_cmpy_fu_349_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_349_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_349_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call74 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call74 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call74 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call74 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call74 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call74 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call74 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call74 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call74 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call74 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call74 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call74 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call74 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call74 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call74 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call74 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call74 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call74 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call74 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call74 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call74 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call74 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call74 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call74 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call74 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call74 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call74 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call74 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp256 : BOOLEAN;
    signal grp_cmpy_fu_357_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_357_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_357_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call87 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call87 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call87 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call87 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call87 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call87 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call87 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call87 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call87 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call87 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call87 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call87 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call87 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call87 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call87 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call87 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call87 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call87 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call87 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call87 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call87 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call87 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call87 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call87 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call87 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call87 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call87 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call87 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp257 : BOOLEAN;
    signal grp_cmpy_fu_365_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_365_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_365_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call100 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call100 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call100 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call100 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call100 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call100 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call100 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call100 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call100 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call100 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call100 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call100 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call100 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call100 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call100 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call100 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call100 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call100 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call100 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call100 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call100 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call100 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call100 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call100 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call100 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call100 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call100 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call100 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp258 : BOOLEAN;
    signal grp_cmpy_fu_373_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_373_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_373_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call113 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call113 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call113 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call113 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call113 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call113 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call113 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call113 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call113 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call113 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call113 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call113 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call113 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call113 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call113 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call113 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call113 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call113 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call113 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call113 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call113 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call113 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call113 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call113 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call113 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call113 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call113 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call113 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp259 : BOOLEAN;
    signal grp_cmpy_fu_381_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_381_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_381_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call126 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call126 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call126 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call126 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call126 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call126 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call126 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call126 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call126 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call126 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call126 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call126 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call126 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call126 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call126 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call126 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call126 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call126 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call126 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call126 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call126 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call126 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call126 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call126 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call126 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call126 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call126 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call126 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp260 : BOOLEAN;
    signal grp_cmpy_fu_389_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_389_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_389_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call139 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call139 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call139 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call139 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call139 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call139 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call139 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call139 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call139 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call139 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call139 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call139 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call139 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call139 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call139 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call139 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call139 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call139 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call139 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call139 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call139 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call139 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call139 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call139 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call139 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call139 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call139 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call139 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp261 : BOOLEAN;
    signal grp_cmpy_fu_397_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_397_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_397_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call152 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call152 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call152 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call152 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call152 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call152 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call152 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call152 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call152 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call152 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call152 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call152 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call152 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call152 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call152 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call152 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call152 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call152 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call152 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call152 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call152 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call152 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call152 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call152 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call152 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call152 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call152 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call152 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp262 : BOOLEAN;
    signal grp_phase_to_sincos_fu_269_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_fu_278_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_fu_287_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_fu_296_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_fu_305_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_fu_314_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_fu_323_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_fu_332_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln544_fu_577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln544_fu_752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln214_fu_741_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_outtemp_user_V : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_1027_p9 : STD_LOGIC_VECTOR (175 downto 0);
    signal ap_sig_allocacmp_acc_phases_V_load : STD_LOGIC_VECTOR (175 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln215_fu_584_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_835_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_1_fu_847_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_2_fu_859_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_3_fu_871_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_4_fu_883_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_5_fu_895_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_6_fu_907_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_7_fu_919_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_8_fu_931_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_9_fu_943_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_s_fu_955_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_10_fu_967_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_11_fu_979_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_12_fu_991_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_13_fu_1003_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_14_fu_1015_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_15_fu_1022_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_13_fu_998_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_11_fu_974_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_9_fu_950_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_7_fu_926_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_5_fu_902_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_3_fu_878_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_1_fu_854_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_reverse_res_in_data_iq_U_apdone_blk : STD_LOGIC;
    signal res_in_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal res_in_TVALID_int : STD_LOGIC;
    signal res_in_TREADY_int : STD_LOGIC;
    signal regslice_reverse_res_in_data_iq_U_ack_in : STD_LOGIC;
    signal regslice_reverse_res_in_last_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_reverse_res_in_last_V_U_vld_out : STD_LOGIC;
    signal regslice_reverse_res_in_last_V_U_ack_in : STD_LOGIC;
    signal regslice_reverse_res_in_user_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TUSER_int : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_reverse_res_in_user_V_U_vld_out : STD_LOGIC;
    signal regslice_reverse_res_in_user_V_U_ack_in : STD_LOGIC;
    signal res_out_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal res_out_TVALID_int : STD_LOGIC;
    signal res_out_TREADY_int : STD_LOGIC;
    signal regslice_forward_res_out_data_iq_U_vld_out : STD_LOGIC;
    signal regslice_forward_res_out_last_V_U_apdone_blk : STD_LOGIC;
    signal res_out_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_forward_res_out_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_forward_res_out_last_V_U_vld_out : STD_LOGIC;
    signal regslice_forward_res_out_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_forward_res_out_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_forward_res_out_user_V_U_vld_out : STD_LOGIC;

    component phase_to_sincos IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        acc_V : IN STD_LOGIC_VECTOR (21 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cmpy IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a_i_V : IN STD_LOGIC_VECTOR (15 downto 0);
        a_q_V : IN STD_LOGIC_VECTOR (15 downto 0);
        b_i_V : IN STD_LOGIC_VECTOR (15 downto 0);
        b_q_V : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component resonator_dds_acchbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (175 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (175 downto 0) );
    end component;


    component resonator_dds_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        toneinc_V_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        toneinc_V_ce0 : IN STD_LOGIC;
        toneinc_V_q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        phase0_V_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        phase0_V_ce0 : IN STD_LOGIC;
        phase0_V_q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        clk : IN STD_LOGIC;
        rst : IN STD_LOGIC );
    end component;


    component regslice_reverse IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;


    component regslice_forward IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    accumulator_phases_V_U : component resonator_dds_acchbi
    generic map (
        DataWidth => 176,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => accumulator_phases_V_address0,
        ce0 => accumulator_phases_V_ce0,
        q0 => accumulator_phases_V_q0,
        address1 => accumulator_phases_V_address1,
        ce1 => accumulator_phases_V_ce1,
        we1 => accumulator_phases_V_we1,
        d1 => ap_sig_allocacmp_acc_phases_V_load);

    resonator_dds_control_s_axi_U : component resonator_dds_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => s_axi_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        toneinc_V_address0 => toneinc_V_address0,
        toneinc_V_ce0 => toneinc_V_ce0,
        toneinc_V_q0 => toneinc_V_q0,
        phase0_V_address0 => phase0_V_address0,
        phase0_V_ce0 => phase0_V_ce0,
        phase0_V_q0 => phase0_V_q0,
        clk => ap_clk,
        rst => ap_rst_n_s_axi_clk_inv);

    grp_phase_to_sincos_fu_269 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_fu_269_ap_start,
        ap_done => grp_phase_to_sincos_fu_269_ap_done,
        ap_idle => grp_phase_to_sincos_fu_269_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_269_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_269_ap_ce,
        acc_V => add_ln703_reg_1465,
        ap_return_0 => grp_phase_to_sincos_fu_269_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_269_ap_return_1);

    grp_phase_to_sincos_fu_278 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_fu_278_ap_start,
        ap_done => grp_phase_to_sincos_fu_278_ap_done,
        ap_idle => grp_phase_to_sincos_fu_278_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_278_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_278_ap_ce,
        acc_V => add_ln703_2_reg_1470,
        ap_return_0 => grp_phase_to_sincos_fu_278_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_278_ap_return_1);

    grp_phase_to_sincos_fu_287 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_fu_287_ap_start,
        ap_done => grp_phase_to_sincos_fu_287_ap_done,
        ap_idle => grp_phase_to_sincos_fu_287_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_287_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_287_ap_ce,
        acc_V => add_ln703_4_reg_1475,
        ap_return_0 => grp_phase_to_sincos_fu_287_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_287_ap_return_1);

    grp_phase_to_sincos_fu_296 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_fu_296_ap_start,
        ap_done => grp_phase_to_sincos_fu_296_ap_done,
        ap_idle => grp_phase_to_sincos_fu_296_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_296_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_296_ap_ce,
        acc_V => add_ln703_6_reg_1480,
        ap_return_0 => grp_phase_to_sincos_fu_296_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_296_ap_return_1);

    grp_phase_to_sincos_fu_305 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_fu_305_ap_start,
        ap_done => grp_phase_to_sincos_fu_305_ap_done,
        ap_idle => grp_phase_to_sincos_fu_305_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_305_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_305_ap_ce,
        acc_V => add_ln703_8_reg_1485,
        ap_return_0 => grp_phase_to_sincos_fu_305_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_305_ap_return_1);

    grp_phase_to_sincos_fu_314 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_fu_314_ap_start,
        ap_done => grp_phase_to_sincos_fu_314_ap_done,
        ap_idle => grp_phase_to_sincos_fu_314_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_314_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_314_ap_ce,
        acc_V => add_ln703_10_reg_1490,
        ap_return_0 => grp_phase_to_sincos_fu_314_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_314_ap_return_1);

    grp_phase_to_sincos_fu_323 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_fu_323_ap_start,
        ap_done => grp_phase_to_sincos_fu_323_ap_done,
        ap_idle => grp_phase_to_sincos_fu_323_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_323_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_323_ap_ce,
        acc_V => add_ln703_12_reg_1495,
        ap_return_0 => grp_phase_to_sincos_fu_323_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_323_ap_return_1);

    grp_phase_to_sincos_fu_332 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_fu_332_ap_start,
        ap_done => grp_phase_to_sincos_fu_332_ap_done,
        ap_idle => grp_phase_to_sincos_fu_332_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_332_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_332_ap_ce,
        acc_V => add_ln703_14_reg_1500,
        ap_return_0 => grp_phase_to_sincos_fu_332_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_332_ap_return_1);

    grp_cmpy_fu_341 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a_i_V => trunc_ln203_reg_1224_pp0_iter17_reg,
        a_q_V => tmp_1_reg_1229_pp0_iter17_reg,
        b_i_V => p_s_reg_1505,
        b_q_V => p_1_reg_1510,
        ap_return_0 => grp_cmpy_fu_341_ap_return_0,
        ap_return_1 => grp_cmpy_fu_341_ap_return_1,
        ap_ce => grp_cmpy_fu_341_ap_ce);

    grp_cmpy_fu_349 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a_i_V => tmp_2_reg_1234_pp0_iter17_reg,
        a_q_V => tmp_3_reg_1239_pp0_iter17_reg,
        b_i_V => p_04_0_1_reg_1515,
        b_q_V => p_15_0_1_reg_1520,
        ap_return_0 => grp_cmpy_fu_349_ap_return_0,
        ap_return_1 => grp_cmpy_fu_349_ap_return_1,
        ap_ce => grp_cmpy_fu_349_ap_ce);

    grp_cmpy_fu_357 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a_i_V => tmp_4_reg_1244_pp0_iter17_reg,
        a_q_V => tmp_5_reg_1249_pp0_iter17_reg,
        b_i_V => p_04_0_2_reg_1525,
        b_q_V => p_15_0_2_reg_1530,
        ap_return_0 => grp_cmpy_fu_357_ap_return_0,
        ap_return_1 => grp_cmpy_fu_357_ap_return_1,
        ap_ce => grp_cmpy_fu_357_ap_ce);

    grp_cmpy_fu_365 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a_i_V => tmp_6_reg_1254_pp0_iter17_reg,
        a_q_V => tmp_7_reg_1259_pp0_iter17_reg,
        b_i_V => p_04_0_3_reg_1535,
        b_q_V => p_15_0_3_reg_1540,
        ap_return_0 => grp_cmpy_fu_365_ap_return_0,
        ap_return_1 => grp_cmpy_fu_365_ap_return_1,
        ap_ce => grp_cmpy_fu_365_ap_ce);

    grp_cmpy_fu_373 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a_i_V => tmp_8_reg_1264_pp0_iter17_reg,
        a_q_V => tmp_9_reg_1269_pp0_iter17_reg,
        b_i_V => p_04_0_4_reg_1545,
        b_q_V => p_15_0_4_reg_1550,
        ap_return_0 => grp_cmpy_fu_373_ap_return_0,
        ap_return_1 => grp_cmpy_fu_373_ap_return_1,
        ap_ce => grp_cmpy_fu_373_ap_ce);

    grp_cmpy_fu_381 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a_i_V => tmp_s_reg_1274_pp0_iter17_reg,
        a_q_V => tmp_10_reg_1279_pp0_iter17_reg,
        b_i_V => p_04_0_5_reg_1555,
        b_q_V => p_15_0_5_reg_1560,
        ap_return_0 => grp_cmpy_fu_381_ap_return_0,
        ap_return_1 => grp_cmpy_fu_381_ap_return_1,
        ap_ce => grp_cmpy_fu_381_ap_ce);

    grp_cmpy_fu_389 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a_i_V => tmp_11_reg_1284_pp0_iter17_reg,
        a_q_V => tmp_12_reg_1289_pp0_iter17_reg,
        b_i_V => p_04_0_6_reg_1565,
        b_q_V => p_15_0_6_reg_1570,
        ap_return_0 => grp_cmpy_fu_389_ap_return_0,
        ap_return_1 => grp_cmpy_fu_389_ap_return_1,
        ap_ce => grp_cmpy_fu_389_ap_ce);

    grp_cmpy_fu_397 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a_i_V => tmp_13_reg_1294_pp0_iter17_reg,
        a_q_V => tmp_14_reg_1299_pp0_iter17_reg,
        b_i_V => p_04_0_7_reg_1575,
        b_q_V => p_15_0_7_reg_1580,
        ap_return_0 => grp_cmpy_fu_397_ap_return_0,
        ap_return_1 => grp_cmpy_fu_397_ap_return_1,
        ap_ce => grp_cmpy_fu_397_ap_ce);

    regslice_reverse_res_in_data_iq_U : component regslice_reverse
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TDATA,
        vld_in => res_in_TVALID,
        ack_in => regslice_reverse_res_in_data_iq_U_ack_in,
        data_out => res_in_TDATA_int,
        vld_out => res_in_TVALID_int,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_reverse_res_in_data_iq_U_apdone_blk);

    regslice_reverse_res_in_last_V_U : component regslice_reverse
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TLAST,
        vld_in => res_in_TVALID,
        ack_in => regslice_reverse_res_in_last_V_U_ack_in,
        data_out => res_in_TLAST_int,
        vld_out => regslice_reverse_res_in_last_V_U_vld_out,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_reverse_res_in_last_V_U_apdone_blk);

    regslice_reverse_res_in_user_V_U : component regslice_reverse
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TUSER,
        vld_in => res_in_TVALID,
        ack_in => regslice_reverse_res_in_user_V_U_ack_in,
        data_out => res_in_TUSER_int,
        vld_out => regslice_reverse_res_in_user_V_U_vld_out,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_reverse_res_in_user_V_U_apdone_blk);

    regslice_forward_res_out_data_iq_U : component regslice_forward
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_out_TDATA_int,
        vld_in => res_out_TVALID_int,
        ack_in => res_out_TREADY_int,
        data_out => res_out_TDATA,
        vld_out => regslice_forward_res_out_data_iq_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_forward_res_out_data_iq_U_apdone_blk);

    regslice_forward_res_out_last_V_U : component regslice_forward
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_out_TLAST_int,
        vld_in => res_out_TVALID_int,
        ack_in => regslice_forward_res_out_last_V_U_ack_in_dummy,
        data_out => res_out_TLAST,
        vld_out => regslice_forward_res_out_last_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_forward_res_out_last_V_U_apdone_blk);

    regslice_forward_res_out_user_V_U : component regslice_forward
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outtemp_user_V_reg_1304_pp0_iter25_reg,
        vld_in => res_out_TVALID_int,
        ack_in => regslice_forward_res_out_user_V_U_ack_in_dummy,
        data_out => res_out_TUSER,
        vld_out => regslice_forward_res_out_user_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_forward_res_out_user_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_fu_269_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_fu_269_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_fu_269_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_fu_269_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_fu_269_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_fu_278_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_fu_278_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_fu_278_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_fu_278_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_fu_278_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_fu_287_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_fu_287_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_fu_287_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_fu_287_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_fu_287_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_fu_296_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_fu_296_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_fu_296_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_fu_296_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_fu_296_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_fu_305_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_fu_305_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_fu_305_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_fu_305_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_fu_305_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_fu_314_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_fu_314_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_fu_314_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_fu_314_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_fu_314_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_fu_323_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_fu_323_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_fu_323_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_fu_323_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_fu_323_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_fu_332_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_fu_332_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_fu_332_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_fu_332_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_fu_332_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                acc_phases_V <= tmp_36_fu_1027_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln703_10_reg_1490 <= add_ln703_10_fu_962_p2;
                add_ln703_12_reg_1495 <= add_ln703_12_fu_986_p2;
                add_ln703_14_reg_1500 <= add_ln703_14_fu_1010_p2;
                add_ln703_2_reg_1470 <= add_ln703_2_fu_866_p2;
                add_ln703_4_reg_1475 <= add_ln703_4_fu_890_p2;
                add_ln703_6_reg_1480 <= add_ln703_6_fu_914_p2;
                add_ln703_8_reg_1485 <= add_ln703_8_fu_938_p2;
                add_ln703_reg_1465 <= add_ln703_fu_842_p2;
                out_of_sync_reg_1312_pp0_iter10_reg <= out_of_sync_reg_1312_pp0_iter9_reg;
                out_of_sync_reg_1312_pp0_iter11_reg <= out_of_sync_reg_1312_pp0_iter10_reg;
                out_of_sync_reg_1312_pp0_iter12_reg <= out_of_sync_reg_1312_pp0_iter11_reg;
                out_of_sync_reg_1312_pp0_iter13_reg <= out_of_sync_reg_1312_pp0_iter12_reg;
                out_of_sync_reg_1312_pp0_iter14_reg <= out_of_sync_reg_1312_pp0_iter13_reg;
                out_of_sync_reg_1312_pp0_iter15_reg <= out_of_sync_reg_1312_pp0_iter14_reg;
                out_of_sync_reg_1312_pp0_iter16_reg <= out_of_sync_reg_1312_pp0_iter15_reg;
                out_of_sync_reg_1312_pp0_iter17_reg <= out_of_sync_reg_1312_pp0_iter16_reg;
                out_of_sync_reg_1312_pp0_iter18_reg <= out_of_sync_reg_1312_pp0_iter17_reg;
                out_of_sync_reg_1312_pp0_iter19_reg <= out_of_sync_reg_1312_pp0_iter18_reg;
                out_of_sync_reg_1312_pp0_iter20_reg <= out_of_sync_reg_1312_pp0_iter19_reg;
                out_of_sync_reg_1312_pp0_iter21_reg <= out_of_sync_reg_1312_pp0_iter20_reg;
                out_of_sync_reg_1312_pp0_iter22_reg <= out_of_sync_reg_1312_pp0_iter21_reg;
                out_of_sync_reg_1312_pp0_iter23_reg <= out_of_sync_reg_1312_pp0_iter22_reg;
                out_of_sync_reg_1312_pp0_iter24_reg <= out_of_sync_reg_1312_pp0_iter23_reg;
                out_of_sync_reg_1312_pp0_iter25_reg <= out_of_sync_reg_1312_pp0_iter24_reg;
                out_of_sync_reg_1312_pp0_iter26_reg <= out_of_sync_reg_1312_pp0_iter25_reg;
                out_of_sync_reg_1312_pp0_iter2_reg <= out_of_sync_reg_1312_pp0_iter1_reg;
                out_of_sync_reg_1312_pp0_iter3_reg <= out_of_sync_reg_1312_pp0_iter2_reg;
                out_of_sync_reg_1312_pp0_iter4_reg <= out_of_sync_reg_1312_pp0_iter3_reg;
                out_of_sync_reg_1312_pp0_iter5_reg <= out_of_sync_reg_1312_pp0_iter4_reg;
                out_of_sync_reg_1312_pp0_iter6_reg <= out_of_sync_reg_1312_pp0_iter5_reg;
                out_of_sync_reg_1312_pp0_iter7_reg <= out_of_sync_reg_1312_pp0_iter6_reg;
                out_of_sync_reg_1312_pp0_iter8_reg <= out_of_sync_reg_1312_pp0_iter7_reg;
                out_of_sync_reg_1312_pp0_iter9_reg <= out_of_sync_reg_1312_pp0_iter8_reg;
                outtemp_user_V_reg_1304_pp0_iter10_reg <= outtemp_user_V_reg_1304_pp0_iter9_reg;
                outtemp_user_V_reg_1304_pp0_iter11_reg <= outtemp_user_V_reg_1304_pp0_iter10_reg;
                outtemp_user_V_reg_1304_pp0_iter12_reg <= outtemp_user_V_reg_1304_pp0_iter11_reg;
                outtemp_user_V_reg_1304_pp0_iter13_reg <= outtemp_user_V_reg_1304_pp0_iter12_reg;
                outtemp_user_V_reg_1304_pp0_iter14_reg <= outtemp_user_V_reg_1304_pp0_iter13_reg;
                outtemp_user_V_reg_1304_pp0_iter15_reg <= outtemp_user_V_reg_1304_pp0_iter14_reg;
                outtemp_user_V_reg_1304_pp0_iter16_reg <= outtemp_user_V_reg_1304_pp0_iter15_reg;
                outtemp_user_V_reg_1304_pp0_iter17_reg <= outtemp_user_V_reg_1304_pp0_iter16_reg;
                outtemp_user_V_reg_1304_pp0_iter18_reg <= outtemp_user_V_reg_1304_pp0_iter17_reg;
                outtemp_user_V_reg_1304_pp0_iter19_reg <= outtemp_user_V_reg_1304_pp0_iter18_reg;
                outtemp_user_V_reg_1304_pp0_iter20_reg <= outtemp_user_V_reg_1304_pp0_iter19_reg;
                outtemp_user_V_reg_1304_pp0_iter21_reg <= outtemp_user_V_reg_1304_pp0_iter20_reg;
                outtemp_user_V_reg_1304_pp0_iter22_reg <= outtemp_user_V_reg_1304_pp0_iter21_reg;
                outtemp_user_V_reg_1304_pp0_iter23_reg <= outtemp_user_V_reg_1304_pp0_iter22_reg;
                outtemp_user_V_reg_1304_pp0_iter24_reg <= outtemp_user_V_reg_1304_pp0_iter23_reg;
                outtemp_user_V_reg_1304_pp0_iter25_reg <= outtemp_user_V_reg_1304_pp0_iter24_reg;
                outtemp_user_V_reg_1304_pp0_iter2_reg <= outtemp_user_V_reg_1304_pp0_iter1_reg;
                outtemp_user_V_reg_1304_pp0_iter3_reg <= outtemp_user_V_reg_1304_pp0_iter2_reg;
                outtemp_user_V_reg_1304_pp0_iter4_reg <= outtemp_user_V_reg_1304_pp0_iter3_reg;
                outtemp_user_V_reg_1304_pp0_iter5_reg <= outtemp_user_V_reg_1304_pp0_iter4_reg;
                outtemp_user_V_reg_1304_pp0_iter6_reg <= outtemp_user_V_reg_1304_pp0_iter5_reg;
                outtemp_user_V_reg_1304_pp0_iter7_reg <= outtemp_user_V_reg_1304_pp0_iter6_reg;
                outtemp_user_V_reg_1304_pp0_iter8_reg <= outtemp_user_V_reg_1304_pp0_iter7_reg;
                outtemp_user_V_reg_1304_pp0_iter9_reg <= outtemp_user_V_reg_1304_pp0_iter8_reg;
                p_04_0_1_reg_1515 <= grp_phase_to_sincos_fu_278_ap_return_0;
                p_04_0_2_reg_1525 <= grp_phase_to_sincos_fu_287_ap_return_0;
                p_04_0_3_reg_1535 <= grp_phase_to_sincos_fu_296_ap_return_0;
                p_04_0_4_reg_1545 <= grp_phase_to_sincos_fu_305_ap_return_0;
                p_04_0_5_reg_1555 <= grp_phase_to_sincos_fu_314_ap_return_0;
                p_04_0_6_reg_1565 <= grp_phase_to_sincos_fu_323_ap_return_0;
                p_04_0_7_reg_1575 <= grp_phase_to_sincos_fu_332_ap_return_0;
                p_15_0_1_reg_1520 <= grp_phase_to_sincos_fu_278_ap_return_1;
                p_15_0_2_reg_1530 <= grp_phase_to_sincos_fu_287_ap_return_1;
                p_15_0_3_reg_1540 <= grp_phase_to_sincos_fu_296_ap_return_1;
                p_15_0_4_reg_1550 <= grp_phase_to_sincos_fu_305_ap_return_1;
                p_15_0_5_reg_1560 <= grp_phase_to_sincos_fu_314_ap_return_1;
                p_15_0_6_reg_1570 <= grp_phase_to_sincos_fu_323_ap_return_1;
                p_15_0_7_reg_1580 <= grp_phase_to_sincos_fu_332_ap_return_1;
                p_1_reg_1510 <= grp_phase_to_sincos_fu_269_ap_return_1;
                p_s_reg_1505 <= grp_phase_to_sincos_fu_269_ap_return_0;
                tmp_10_reg_1279_pp0_iter10_reg <= tmp_10_reg_1279_pp0_iter9_reg;
                tmp_10_reg_1279_pp0_iter11_reg <= tmp_10_reg_1279_pp0_iter10_reg;
                tmp_10_reg_1279_pp0_iter12_reg <= tmp_10_reg_1279_pp0_iter11_reg;
                tmp_10_reg_1279_pp0_iter13_reg <= tmp_10_reg_1279_pp0_iter12_reg;
                tmp_10_reg_1279_pp0_iter14_reg <= tmp_10_reg_1279_pp0_iter13_reg;
                tmp_10_reg_1279_pp0_iter15_reg <= tmp_10_reg_1279_pp0_iter14_reg;
                tmp_10_reg_1279_pp0_iter16_reg <= tmp_10_reg_1279_pp0_iter15_reg;
                tmp_10_reg_1279_pp0_iter17_reg <= tmp_10_reg_1279_pp0_iter16_reg;
                tmp_10_reg_1279_pp0_iter2_reg <= tmp_10_reg_1279_pp0_iter1_reg;
                tmp_10_reg_1279_pp0_iter3_reg <= tmp_10_reg_1279_pp0_iter2_reg;
                tmp_10_reg_1279_pp0_iter4_reg <= tmp_10_reg_1279_pp0_iter3_reg;
                tmp_10_reg_1279_pp0_iter5_reg <= tmp_10_reg_1279_pp0_iter4_reg;
                tmp_10_reg_1279_pp0_iter6_reg <= tmp_10_reg_1279_pp0_iter5_reg;
                tmp_10_reg_1279_pp0_iter7_reg <= tmp_10_reg_1279_pp0_iter6_reg;
                tmp_10_reg_1279_pp0_iter8_reg <= tmp_10_reg_1279_pp0_iter7_reg;
                tmp_10_reg_1279_pp0_iter9_reg <= tmp_10_reg_1279_pp0_iter8_reg;
                tmp_11_reg_1284_pp0_iter10_reg <= tmp_11_reg_1284_pp0_iter9_reg;
                tmp_11_reg_1284_pp0_iter11_reg <= tmp_11_reg_1284_pp0_iter10_reg;
                tmp_11_reg_1284_pp0_iter12_reg <= tmp_11_reg_1284_pp0_iter11_reg;
                tmp_11_reg_1284_pp0_iter13_reg <= tmp_11_reg_1284_pp0_iter12_reg;
                tmp_11_reg_1284_pp0_iter14_reg <= tmp_11_reg_1284_pp0_iter13_reg;
                tmp_11_reg_1284_pp0_iter15_reg <= tmp_11_reg_1284_pp0_iter14_reg;
                tmp_11_reg_1284_pp0_iter16_reg <= tmp_11_reg_1284_pp0_iter15_reg;
                tmp_11_reg_1284_pp0_iter17_reg <= tmp_11_reg_1284_pp0_iter16_reg;
                tmp_11_reg_1284_pp0_iter2_reg <= tmp_11_reg_1284_pp0_iter1_reg;
                tmp_11_reg_1284_pp0_iter3_reg <= tmp_11_reg_1284_pp0_iter2_reg;
                tmp_11_reg_1284_pp0_iter4_reg <= tmp_11_reg_1284_pp0_iter3_reg;
                tmp_11_reg_1284_pp0_iter5_reg <= tmp_11_reg_1284_pp0_iter4_reg;
                tmp_11_reg_1284_pp0_iter6_reg <= tmp_11_reg_1284_pp0_iter5_reg;
                tmp_11_reg_1284_pp0_iter7_reg <= tmp_11_reg_1284_pp0_iter6_reg;
                tmp_11_reg_1284_pp0_iter8_reg <= tmp_11_reg_1284_pp0_iter7_reg;
                tmp_11_reg_1284_pp0_iter9_reg <= tmp_11_reg_1284_pp0_iter8_reg;
                tmp_12_reg_1289_pp0_iter10_reg <= tmp_12_reg_1289_pp0_iter9_reg;
                tmp_12_reg_1289_pp0_iter11_reg <= tmp_12_reg_1289_pp0_iter10_reg;
                tmp_12_reg_1289_pp0_iter12_reg <= tmp_12_reg_1289_pp0_iter11_reg;
                tmp_12_reg_1289_pp0_iter13_reg <= tmp_12_reg_1289_pp0_iter12_reg;
                tmp_12_reg_1289_pp0_iter14_reg <= tmp_12_reg_1289_pp0_iter13_reg;
                tmp_12_reg_1289_pp0_iter15_reg <= tmp_12_reg_1289_pp0_iter14_reg;
                tmp_12_reg_1289_pp0_iter16_reg <= tmp_12_reg_1289_pp0_iter15_reg;
                tmp_12_reg_1289_pp0_iter17_reg <= tmp_12_reg_1289_pp0_iter16_reg;
                tmp_12_reg_1289_pp0_iter2_reg <= tmp_12_reg_1289_pp0_iter1_reg;
                tmp_12_reg_1289_pp0_iter3_reg <= tmp_12_reg_1289_pp0_iter2_reg;
                tmp_12_reg_1289_pp0_iter4_reg <= tmp_12_reg_1289_pp0_iter3_reg;
                tmp_12_reg_1289_pp0_iter5_reg <= tmp_12_reg_1289_pp0_iter4_reg;
                tmp_12_reg_1289_pp0_iter6_reg <= tmp_12_reg_1289_pp0_iter5_reg;
                tmp_12_reg_1289_pp0_iter7_reg <= tmp_12_reg_1289_pp0_iter6_reg;
                tmp_12_reg_1289_pp0_iter8_reg <= tmp_12_reg_1289_pp0_iter7_reg;
                tmp_12_reg_1289_pp0_iter9_reg <= tmp_12_reg_1289_pp0_iter8_reg;
                tmp_13_reg_1294_pp0_iter10_reg <= tmp_13_reg_1294_pp0_iter9_reg;
                tmp_13_reg_1294_pp0_iter11_reg <= tmp_13_reg_1294_pp0_iter10_reg;
                tmp_13_reg_1294_pp0_iter12_reg <= tmp_13_reg_1294_pp0_iter11_reg;
                tmp_13_reg_1294_pp0_iter13_reg <= tmp_13_reg_1294_pp0_iter12_reg;
                tmp_13_reg_1294_pp0_iter14_reg <= tmp_13_reg_1294_pp0_iter13_reg;
                tmp_13_reg_1294_pp0_iter15_reg <= tmp_13_reg_1294_pp0_iter14_reg;
                tmp_13_reg_1294_pp0_iter16_reg <= tmp_13_reg_1294_pp0_iter15_reg;
                tmp_13_reg_1294_pp0_iter17_reg <= tmp_13_reg_1294_pp0_iter16_reg;
                tmp_13_reg_1294_pp0_iter2_reg <= tmp_13_reg_1294_pp0_iter1_reg;
                tmp_13_reg_1294_pp0_iter3_reg <= tmp_13_reg_1294_pp0_iter2_reg;
                tmp_13_reg_1294_pp0_iter4_reg <= tmp_13_reg_1294_pp0_iter3_reg;
                tmp_13_reg_1294_pp0_iter5_reg <= tmp_13_reg_1294_pp0_iter4_reg;
                tmp_13_reg_1294_pp0_iter6_reg <= tmp_13_reg_1294_pp0_iter5_reg;
                tmp_13_reg_1294_pp0_iter7_reg <= tmp_13_reg_1294_pp0_iter6_reg;
                tmp_13_reg_1294_pp0_iter8_reg <= tmp_13_reg_1294_pp0_iter7_reg;
                tmp_13_reg_1294_pp0_iter9_reg <= tmp_13_reg_1294_pp0_iter8_reg;
                tmp_14_reg_1299_pp0_iter10_reg <= tmp_14_reg_1299_pp0_iter9_reg;
                tmp_14_reg_1299_pp0_iter11_reg <= tmp_14_reg_1299_pp0_iter10_reg;
                tmp_14_reg_1299_pp0_iter12_reg <= tmp_14_reg_1299_pp0_iter11_reg;
                tmp_14_reg_1299_pp0_iter13_reg <= tmp_14_reg_1299_pp0_iter12_reg;
                tmp_14_reg_1299_pp0_iter14_reg <= tmp_14_reg_1299_pp0_iter13_reg;
                tmp_14_reg_1299_pp0_iter15_reg <= tmp_14_reg_1299_pp0_iter14_reg;
                tmp_14_reg_1299_pp0_iter16_reg <= tmp_14_reg_1299_pp0_iter15_reg;
                tmp_14_reg_1299_pp0_iter17_reg <= tmp_14_reg_1299_pp0_iter16_reg;
                tmp_14_reg_1299_pp0_iter2_reg <= tmp_14_reg_1299_pp0_iter1_reg;
                tmp_14_reg_1299_pp0_iter3_reg <= tmp_14_reg_1299_pp0_iter2_reg;
                tmp_14_reg_1299_pp0_iter4_reg <= tmp_14_reg_1299_pp0_iter3_reg;
                tmp_14_reg_1299_pp0_iter5_reg <= tmp_14_reg_1299_pp0_iter4_reg;
                tmp_14_reg_1299_pp0_iter6_reg <= tmp_14_reg_1299_pp0_iter5_reg;
                tmp_14_reg_1299_pp0_iter7_reg <= tmp_14_reg_1299_pp0_iter6_reg;
                tmp_14_reg_1299_pp0_iter8_reg <= tmp_14_reg_1299_pp0_iter7_reg;
                tmp_14_reg_1299_pp0_iter9_reg <= tmp_14_reg_1299_pp0_iter8_reg;
                tmp_15_reg_1423 <= accumulator_phases_V_q0(43 downto 22);
                tmp_16_reg_1347_pp0_iter2_reg <= tmp_16_reg_1347;
                tmp_17_reg_1352_pp0_iter2_reg <= tmp_17_reg_1352;
                tmp_18_reg_1429 <= accumulator_phases_V_q0(65 downto 44);
                tmp_19_reg_1357_pp0_iter2_reg <= tmp_19_reg_1357;
                tmp_1_reg_1229_pp0_iter10_reg <= tmp_1_reg_1229_pp0_iter9_reg;
                tmp_1_reg_1229_pp0_iter11_reg <= tmp_1_reg_1229_pp0_iter10_reg;
                tmp_1_reg_1229_pp0_iter12_reg <= tmp_1_reg_1229_pp0_iter11_reg;
                tmp_1_reg_1229_pp0_iter13_reg <= tmp_1_reg_1229_pp0_iter12_reg;
                tmp_1_reg_1229_pp0_iter14_reg <= tmp_1_reg_1229_pp0_iter13_reg;
                tmp_1_reg_1229_pp0_iter15_reg <= tmp_1_reg_1229_pp0_iter14_reg;
                tmp_1_reg_1229_pp0_iter16_reg <= tmp_1_reg_1229_pp0_iter15_reg;
                tmp_1_reg_1229_pp0_iter17_reg <= tmp_1_reg_1229_pp0_iter16_reg;
                tmp_1_reg_1229_pp0_iter2_reg <= tmp_1_reg_1229_pp0_iter1_reg;
                tmp_1_reg_1229_pp0_iter3_reg <= tmp_1_reg_1229_pp0_iter2_reg;
                tmp_1_reg_1229_pp0_iter4_reg <= tmp_1_reg_1229_pp0_iter3_reg;
                tmp_1_reg_1229_pp0_iter5_reg <= tmp_1_reg_1229_pp0_iter4_reg;
                tmp_1_reg_1229_pp0_iter6_reg <= tmp_1_reg_1229_pp0_iter5_reg;
                tmp_1_reg_1229_pp0_iter7_reg <= tmp_1_reg_1229_pp0_iter6_reg;
                tmp_1_reg_1229_pp0_iter8_reg <= tmp_1_reg_1229_pp0_iter7_reg;
                tmp_1_reg_1229_pp0_iter9_reg <= tmp_1_reg_1229_pp0_iter8_reg;
                tmp_20_reg_1362_pp0_iter2_reg <= tmp_20_reg_1362;
                tmp_21_reg_1435 <= accumulator_phases_V_q0(87 downto 66);
                tmp_22_reg_1367_pp0_iter2_reg <= tmp_22_reg_1367;
                tmp_23_reg_1372_pp0_iter2_reg <= tmp_23_reg_1372;
                tmp_24_reg_1441 <= accumulator_phases_V_q0(109 downto 88);
                tmp_25_reg_1377_pp0_iter2_reg <= tmp_25_reg_1377;
                tmp_26_reg_1382_pp0_iter2_reg <= tmp_26_reg_1382;
                tmp_27_reg_1447 <= accumulator_phases_V_q0(131 downto 110);
                tmp_28_reg_1387_pp0_iter2_reg <= tmp_28_reg_1387;
                tmp_29_reg_1392_pp0_iter2_reg <= tmp_29_reg_1392;
                tmp_2_reg_1234_pp0_iter10_reg <= tmp_2_reg_1234_pp0_iter9_reg;
                tmp_2_reg_1234_pp0_iter11_reg <= tmp_2_reg_1234_pp0_iter10_reg;
                tmp_2_reg_1234_pp0_iter12_reg <= tmp_2_reg_1234_pp0_iter11_reg;
                tmp_2_reg_1234_pp0_iter13_reg <= tmp_2_reg_1234_pp0_iter12_reg;
                tmp_2_reg_1234_pp0_iter14_reg <= tmp_2_reg_1234_pp0_iter13_reg;
                tmp_2_reg_1234_pp0_iter15_reg <= tmp_2_reg_1234_pp0_iter14_reg;
                tmp_2_reg_1234_pp0_iter16_reg <= tmp_2_reg_1234_pp0_iter15_reg;
                tmp_2_reg_1234_pp0_iter17_reg <= tmp_2_reg_1234_pp0_iter16_reg;
                tmp_2_reg_1234_pp0_iter2_reg <= tmp_2_reg_1234_pp0_iter1_reg;
                tmp_2_reg_1234_pp0_iter3_reg <= tmp_2_reg_1234_pp0_iter2_reg;
                tmp_2_reg_1234_pp0_iter4_reg <= tmp_2_reg_1234_pp0_iter3_reg;
                tmp_2_reg_1234_pp0_iter5_reg <= tmp_2_reg_1234_pp0_iter4_reg;
                tmp_2_reg_1234_pp0_iter6_reg <= tmp_2_reg_1234_pp0_iter5_reg;
                tmp_2_reg_1234_pp0_iter7_reg <= tmp_2_reg_1234_pp0_iter6_reg;
                tmp_2_reg_1234_pp0_iter8_reg <= tmp_2_reg_1234_pp0_iter7_reg;
                tmp_2_reg_1234_pp0_iter9_reg <= tmp_2_reg_1234_pp0_iter8_reg;
                tmp_30_reg_1453 <= accumulator_phases_V_q0(153 downto 132);
                tmp_31_reg_1397_pp0_iter2_reg <= tmp_31_reg_1397;
                tmp_32_reg_1402_pp0_iter2_reg <= tmp_32_reg_1402;
                tmp_33_reg_1459 <= accumulator_phases_V_q0(175 downto 154);
                tmp_34_reg_1407_pp0_iter2_reg <= tmp_34_reg_1407;
                tmp_35_reg_1412_pp0_iter2_reg <= tmp_35_reg_1412;
                tmp_3_reg_1239_pp0_iter10_reg <= tmp_3_reg_1239_pp0_iter9_reg;
                tmp_3_reg_1239_pp0_iter11_reg <= tmp_3_reg_1239_pp0_iter10_reg;
                tmp_3_reg_1239_pp0_iter12_reg <= tmp_3_reg_1239_pp0_iter11_reg;
                tmp_3_reg_1239_pp0_iter13_reg <= tmp_3_reg_1239_pp0_iter12_reg;
                tmp_3_reg_1239_pp0_iter14_reg <= tmp_3_reg_1239_pp0_iter13_reg;
                tmp_3_reg_1239_pp0_iter15_reg <= tmp_3_reg_1239_pp0_iter14_reg;
                tmp_3_reg_1239_pp0_iter16_reg <= tmp_3_reg_1239_pp0_iter15_reg;
                tmp_3_reg_1239_pp0_iter17_reg <= tmp_3_reg_1239_pp0_iter16_reg;
                tmp_3_reg_1239_pp0_iter2_reg <= tmp_3_reg_1239_pp0_iter1_reg;
                tmp_3_reg_1239_pp0_iter3_reg <= tmp_3_reg_1239_pp0_iter2_reg;
                tmp_3_reg_1239_pp0_iter4_reg <= tmp_3_reg_1239_pp0_iter3_reg;
                tmp_3_reg_1239_pp0_iter5_reg <= tmp_3_reg_1239_pp0_iter4_reg;
                tmp_3_reg_1239_pp0_iter6_reg <= tmp_3_reg_1239_pp0_iter5_reg;
                tmp_3_reg_1239_pp0_iter7_reg <= tmp_3_reg_1239_pp0_iter6_reg;
                tmp_3_reg_1239_pp0_iter8_reg <= tmp_3_reg_1239_pp0_iter7_reg;
                tmp_3_reg_1239_pp0_iter9_reg <= tmp_3_reg_1239_pp0_iter8_reg;
                tmp_4_reg_1244_pp0_iter10_reg <= tmp_4_reg_1244_pp0_iter9_reg;
                tmp_4_reg_1244_pp0_iter11_reg <= tmp_4_reg_1244_pp0_iter10_reg;
                tmp_4_reg_1244_pp0_iter12_reg <= tmp_4_reg_1244_pp0_iter11_reg;
                tmp_4_reg_1244_pp0_iter13_reg <= tmp_4_reg_1244_pp0_iter12_reg;
                tmp_4_reg_1244_pp0_iter14_reg <= tmp_4_reg_1244_pp0_iter13_reg;
                tmp_4_reg_1244_pp0_iter15_reg <= tmp_4_reg_1244_pp0_iter14_reg;
                tmp_4_reg_1244_pp0_iter16_reg <= tmp_4_reg_1244_pp0_iter15_reg;
                tmp_4_reg_1244_pp0_iter17_reg <= tmp_4_reg_1244_pp0_iter16_reg;
                tmp_4_reg_1244_pp0_iter2_reg <= tmp_4_reg_1244_pp0_iter1_reg;
                tmp_4_reg_1244_pp0_iter3_reg <= tmp_4_reg_1244_pp0_iter2_reg;
                tmp_4_reg_1244_pp0_iter4_reg <= tmp_4_reg_1244_pp0_iter3_reg;
                tmp_4_reg_1244_pp0_iter5_reg <= tmp_4_reg_1244_pp0_iter4_reg;
                tmp_4_reg_1244_pp0_iter6_reg <= tmp_4_reg_1244_pp0_iter5_reg;
                tmp_4_reg_1244_pp0_iter7_reg <= tmp_4_reg_1244_pp0_iter6_reg;
                tmp_4_reg_1244_pp0_iter8_reg <= tmp_4_reg_1244_pp0_iter7_reg;
                tmp_4_reg_1244_pp0_iter9_reg <= tmp_4_reg_1244_pp0_iter8_reg;
                tmp_5_reg_1249_pp0_iter10_reg <= tmp_5_reg_1249_pp0_iter9_reg;
                tmp_5_reg_1249_pp0_iter11_reg <= tmp_5_reg_1249_pp0_iter10_reg;
                tmp_5_reg_1249_pp0_iter12_reg <= tmp_5_reg_1249_pp0_iter11_reg;
                tmp_5_reg_1249_pp0_iter13_reg <= tmp_5_reg_1249_pp0_iter12_reg;
                tmp_5_reg_1249_pp0_iter14_reg <= tmp_5_reg_1249_pp0_iter13_reg;
                tmp_5_reg_1249_pp0_iter15_reg <= tmp_5_reg_1249_pp0_iter14_reg;
                tmp_5_reg_1249_pp0_iter16_reg <= tmp_5_reg_1249_pp0_iter15_reg;
                tmp_5_reg_1249_pp0_iter17_reg <= tmp_5_reg_1249_pp0_iter16_reg;
                tmp_5_reg_1249_pp0_iter2_reg <= tmp_5_reg_1249_pp0_iter1_reg;
                tmp_5_reg_1249_pp0_iter3_reg <= tmp_5_reg_1249_pp0_iter2_reg;
                tmp_5_reg_1249_pp0_iter4_reg <= tmp_5_reg_1249_pp0_iter3_reg;
                tmp_5_reg_1249_pp0_iter5_reg <= tmp_5_reg_1249_pp0_iter4_reg;
                tmp_5_reg_1249_pp0_iter6_reg <= tmp_5_reg_1249_pp0_iter5_reg;
                tmp_5_reg_1249_pp0_iter7_reg <= tmp_5_reg_1249_pp0_iter6_reg;
                tmp_5_reg_1249_pp0_iter8_reg <= tmp_5_reg_1249_pp0_iter7_reg;
                tmp_5_reg_1249_pp0_iter9_reg <= tmp_5_reg_1249_pp0_iter8_reg;
                tmp_6_reg_1254_pp0_iter10_reg <= tmp_6_reg_1254_pp0_iter9_reg;
                tmp_6_reg_1254_pp0_iter11_reg <= tmp_6_reg_1254_pp0_iter10_reg;
                tmp_6_reg_1254_pp0_iter12_reg <= tmp_6_reg_1254_pp0_iter11_reg;
                tmp_6_reg_1254_pp0_iter13_reg <= tmp_6_reg_1254_pp0_iter12_reg;
                tmp_6_reg_1254_pp0_iter14_reg <= tmp_6_reg_1254_pp0_iter13_reg;
                tmp_6_reg_1254_pp0_iter15_reg <= tmp_6_reg_1254_pp0_iter14_reg;
                tmp_6_reg_1254_pp0_iter16_reg <= tmp_6_reg_1254_pp0_iter15_reg;
                tmp_6_reg_1254_pp0_iter17_reg <= tmp_6_reg_1254_pp0_iter16_reg;
                tmp_6_reg_1254_pp0_iter2_reg <= tmp_6_reg_1254_pp0_iter1_reg;
                tmp_6_reg_1254_pp0_iter3_reg <= tmp_6_reg_1254_pp0_iter2_reg;
                tmp_6_reg_1254_pp0_iter4_reg <= tmp_6_reg_1254_pp0_iter3_reg;
                tmp_6_reg_1254_pp0_iter5_reg <= tmp_6_reg_1254_pp0_iter4_reg;
                tmp_6_reg_1254_pp0_iter6_reg <= tmp_6_reg_1254_pp0_iter5_reg;
                tmp_6_reg_1254_pp0_iter7_reg <= tmp_6_reg_1254_pp0_iter6_reg;
                tmp_6_reg_1254_pp0_iter8_reg <= tmp_6_reg_1254_pp0_iter7_reg;
                tmp_6_reg_1254_pp0_iter9_reg <= tmp_6_reg_1254_pp0_iter8_reg;
                tmp_7_reg_1259_pp0_iter10_reg <= tmp_7_reg_1259_pp0_iter9_reg;
                tmp_7_reg_1259_pp0_iter11_reg <= tmp_7_reg_1259_pp0_iter10_reg;
                tmp_7_reg_1259_pp0_iter12_reg <= tmp_7_reg_1259_pp0_iter11_reg;
                tmp_7_reg_1259_pp0_iter13_reg <= tmp_7_reg_1259_pp0_iter12_reg;
                tmp_7_reg_1259_pp0_iter14_reg <= tmp_7_reg_1259_pp0_iter13_reg;
                tmp_7_reg_1259_pp0_iter15_reg <= tmp_7_reg_1259_pp0_iter14_reg;
                tmp_7_reg_1259_pp0_iter16_reg <= tmp_7_reg_1259_pp0_iter15_reg;
                tmp_7_reg_1259_pp0_iter17_reg <= tmp_7_reg_1259_pp0_iter16_reg;
                tmp_7_reg_1259_pp0_iter2_reg <= tmp_7_reg_1259_pp0_iter1_reg;
                tmp_7_reg_1259_pp0_iter3_reg <= tmp_7_reg_1259_pp0_iter2_reg;
                tmp_7_reg_1259_pp0_iter4_reg <= tmp_7_reg_1259_pp0_iter3_reg;
                tmp_7_reg_1259_pp0_iter5_reg <= tmp_7_reg_1259_pp0_iter4_reg;
                tmp_7_reg_1259_pp0_iter6_reg <= tmp_7_reg_1259_pp0_iter5_reg;
                tmp_7_reg_1259_pp0_iter7_reg <= tmp_7_reg_1259_pp0_iter6_reg;
                tmp_7_reg_1259_pp0_iter8_reg <= tmp_7_reg_1259_pp0_iter7_reg;
                tmp_7_reg_1259_pp0_iter9_reg <= tmp_7_reg_1259_pp0_iter8_reg;
                tmp_8_reg_1264_pp0_iter10_reg <= tmp_8_reg_1264_pp0_iter9_reg;
                tmp_8_reg_1264_pp0_iter11_reg <= tmp_8_reg_1264_pp0_iter10_reg;
                tmp_8_reg_1264_pp0_iter12_reg <= tmp_8_reg_1264_pp0_iter11_reg;
                tmp_8_reg_1264_pp0_iter13_reg <= tmp_8_reg_1264_pp0_iter12_reg;
                tmp_8_reg_1264_pp0_iter14_reg <= tmp_8_reg_1264_pp0_iter13_reg;
                tmp_8_reg_1264_pp0_iter15_reg <= tmp_8_reg_1264_pp0_iter14_reg;
                tmp_8_reg_1264_pp0_iter16_reg <= tmp_8_reg_1264_pp0_iter15_reg;
                tmp_8_reg_1264_pp0_iter17_reg <= tmp_8_reg_1264_pp0_iter16_reg;
                tmp_8_reg_1264_pp0_iter2_reg <= tmp_8_reg_1264_pp0_iter1_reg;
                tmp_8_reg_1264_pp0_iter3_reg <= tmp_8_reg_1264_pp0_iter2_reg;
                tmp_8_reg_1264_pp0_iter4_reg <= tmp_8_reg_1264_pp0_iter3_reg;
                tmp_8_reg_1264_pp0_iter5_reg <= tmp_8_reg_1264_pp0_iter4_reg;
                tmp_8_reg_1264_pp0_iter6_reg <= tmp_8_reg_1264_pp0_iter5_reg;
                tmp_8_reg_1264_pp0_iter7_reg <= tmp_8_reg_1264_pp0_iter6_reg;
                tmp_8_reg_1264_pp0_iter8_reg <= tmp_8_reg_1264_pp0_iter7_reg;
                tmp_8_reg_1264_pp0_iter9_reg <= tmp_8_reg_1264_pp0_iter8_reg;
                tmp_9_reg_1269_pp0_iter10_reg <= tmp_9_reg_1269_pp0_iter9_reg;
                tmp_9_reg_1269_pp0_iter11_reg <= tmp_9_reg_1269_pp0_iter10_reg;
                tmp_9_reg_1269_pp0_iter12_reg <= tmp_9_reg_1269_pp0_iter11_reg;
                tmp_9_reg_1269_pp0_iter13_reg <= tmp_9_reg_1269_pp0_iter12_reg;
                tmp_9_reg_1269_pp0_iter14_reg <= tmp_9_reg_1269_pp0_iter13_reg;
                tmp_9_reg_1269_pp0_iter15_reg <= tmp_9_reg_1269_pp0_iter14_reg;
                tmp_9_reg_1269_pp0_iter16_reg <= tmp_9_reg_1269_pp0_iter15_reg;
                tmp_9_reg_1269_pp0_iter17_reg <= tmp_9_reg_1269_pp0_iter16_reg;
                tmp_9_reg_1269_pp0_iter2_reg <= tmp_9_reg_1269_pp0_iter1_reg;
                tmp_9_reg_1269_pp0_iter3_reg <= tmp_9_reg_1269_pp0_iter2_reg;
                tmp_9_reg_1269_pp0_iter4_reg <= tmp_9_reg_1269_pp0_iter3_reg;
                tmp_9_reg_1269_pp0_iter5_reg <= tmp_9_reg_1269_pp0_iter4_reg;
                tmp_9_reg_1269_pp0_iter6_reg <= tmp_9_reg_1269_pp0_iter5_reg;
                tmp_9_reg_1269_pp0_iter7_reg <= tmp_9_reg_1269_pp0_iter6_reg;
                tmp_9_reg_1269_pp0_iter8_reg <= tmp_9_reg_1269_pp0_iter7_reg;
                tmp_9_reg_1269_pp0_iter9_reg <= tmp_9_reg_1269_pp0_iter8_reg;
                tmp_s_reg_1274_pp0_iter10_reg <= tmp_s_reg_1274_pp0_iter9_reg;
                tmp_s_reg_1274_pp0_iter11_reg <= tmp_s_reg_1274_pp0_iter10_reg;
                tmp_s_reg_1274_pp0_iter12_reg <= tmp_s_reg_1274_pp0_iter11_reg;
                tmp_s_reg_1274_pp0_iter13_reg <= tmp_s_reg_1274_pp0_iter12_reg;
                tmp_s_reg_1274_pp0_iter14_reg <= tmp_s_reg_1274_pp0_iter13_reg;
                tmp_s_reg_1274_pp0_iter15_reg <= tmp_s_reg_1274_pp0_iter14_reg;
                tmp_s_reg_1274_pp0_iter16_reg <= tmp_s_reg_1274_pp0_iter15_reg;
                tmp_s_reg_1274_pp0_iter17_reg <= tmp_s_reg_1274_pp0_iter16_reg;
                tmp_s_reg_1274_pp0_iter2_reg <= tmp_s_reg_1274_pp0_iter1_reg;
                tmp_s_reg_1274_pp0_iter3_reg <= tmp_s_reg_1274_pp0_iter2_reg;
                tmp_s_reg_1274_pp0_iter4_reg <= tmp_s_reg_1274_pp0_iter3_reg;
                tmp_s_reg_1274_pp0_iter5_reg <= tmp_s_reg_1274_pp0_iter4_reg;
                tmp_s_reg_1274_pp0_iter6_reg <= tmp_s_reg_1274_pp0_iter5_reg;
                tmp_s_reg_1274_pp0_iter7_reg <= tmp_s_reg_1274_pp0_iter6_reg;
                tmp_s_reg_1274_pp0_iter8_reg <= tmp_s_reg_1274_pp0_iter7_reg;
                tmp_s_reg_1274_pp0_iter9_reg <= tmp_s_reg_1274_pp0_iter8_reg;
                trunc_ln1265_reg_1417 <= trunc_ln1265_fu_761_p1;
                trunc_ln203_reg_1224_pp0_iter10_reg <= trunc_ln203_reg_1224_pp0_iter9_reg;
                trunc_ln203_reg_1224_pp0_iter11_reg <= trunc_ln203_reg_1224_pp0_iter10_reg;
                trunc_ln203_reg_1224_pp0_iter12_reg <= trunc_ln203_reg_1224_pp0_iter11_reg;
                trunc_ln203_reg_1224_pp0_iter13_reg <= trunc_ln203_reg_1224_pp0_iter12_reg;
                trunc_ln203_reg_1224_pp0_iter14_reg <= trunc_ln203_reg_1224_pp0_iter13_reg;
                trunc_ln203_reg_1224_pp0_iter15_reg <= trunc_ln203_reg_1224_pp0_iter14_reg;
                trunc_ln203_reg_1224_pp0_iter16_reg <= trunc_ln203_reg_1224_pp0_iter15_reg;
                trunc_ln203_reg_1224_pp0_iter17_reg <= trunc_ln203_reg_1224_pp0_iter16_reg;
                trunc_ln203_reg_1224_pp0_iter2_reg <= trunc_ln203_reg_1224_pp0_iter1_reg;
                trunc_ln203_reg_1224_pp0_iter3_reg <= trunc_ln203_reg_1224_pp0_iter2_reg;
                trunc_ln203_reg_1224_pp0_iter4_reg <= trunc_ln203_reg_1224_pp0_iter3_reg;
                trunc_ln203_reg_1224_pp0_iter5_reg <= trunc_ln203_reg_1224_pp0_iter4_reg;
                trunc_ln203_reg_1224_pp0_iter6_reg <= trunc_ln203_reg_1224_pp0_iter5_reg;
                trunc_ln203_reg_1224_pp0_iter7_reg <= trunc_ln203_reg_1224_pp0_iter6_reg;
                trunc_ln203_reg_1224_pp0_iter8_reg <= trunc_ln203_reg_1224_pp0_iter7_reg;
                trunc_ln203_reg_1224_pp0_iter9_reg <= trunc_ln203_reg_1224_pp0_iter8_reg;
                trunc_ln703_1_reg_1342_pp0_iter2_reg <= trunc_ln703_1_reg_1342;
                trunc_ln703_reg_1337_pp0_iter2_reg <= trunc_ln703_reg_1337;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                group_V <= add_ln214_fu_741_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                out_of_sync_reg_1312 <= out_of_sync_fu_571_p2;
                out_of_sync_reg_1312_pp0_iter1_reg <= out_of_sync_reg_1312;
                outtemp_user_V_reg_1304 <= ap_sig_allocacmp_outtemp_user_V;
                outtemp_user_V_reg_1304_pp0_iter1_reg <= outtemp_user_V_reg_1304;
                ret_V_reg_1332 <= ret_V_fu_587_p2;
                tmp_10_reg_1279 <= res_in_TDATA_int(223 downto 208);
                tmp_10_reg_1279_pp0_iter1_reg <= tmp_10_reg_1279;
                tmp_11_reg_1284 <= res_in_TDATA_int(111 downto 96);
                tmp_11_reg_1284_pp0_iter1_reg <= tmp_11_reg_1284;
                tmp_12_reg_1289 <= res_in_TDATA_int(239 downto 224);
                tmp_12_reg_1289_pp0_iter1_reg <= tmp_12_reg_1289;
                tmp_13_reg_1294 <= res_in_TDATA_int(127 downto 112);
                tmp_13_reg_1294_pp0_iter1_reg <= tmp_13_reg_1294;
                tmp_14_reg_1299 <= res_in_TDATA_int(255 downto 240);
                tmp_14_reg_1299_pp0_iter1_reg <= tmp_14_reg_1299;
                tmp_16_reg_1347 <= phase0_V_q0(31 downto 16);
                tmp_17_reg_1352 <= toneinc_V_q0(31 downto 16);
                tmp_19_reg_1357 <= phase0_V_q0(47 downto 32);
                tmp_1_reg_1229 <= res_in_TDATA_int(143 downto 128);
                tmp_1_reg_1229_pp0_iter1_reg <= tmp_1_reg_1229;
                tmp_20_reg_1362 <= toneinc_V_q0(47 downto 32);
                tmp_22_reg_1367 <= phase0_V_q0(63 downto 48);
                tmp_23_reg_1372 <= toneinc_V_q0(63 downto 48);
                tmp_25_reg_1377 <= phase0_V_q0(79 downto 64);
                tmp_26_reg_1382 <= toneinc_V_q0(79 downto 64);
                tmp_28_reg_1387 <= phase0_V_q0(95 downto 80);
                tmp_29_reg_1392 <= toneinc_V_q0(95 downto 80);
                tmp_2_reg_1234 <= res_in_TDATA_int(31 downto 16);
                tmp_2_reg_1234_pp0_iter1_reg <= tmp_2_reg_1234;
                tmp_31_reg_1397 <= phase0_V_q0(111 downto 96);
                tmp_32_reg_1402 <= toneinc_V_q0(111 downto 96);
                tmp_34_reg_1407 <= phase0_V_q0(127 downto 112);
                tmp_35_reg_1412 <= toneinc_V_q0(127 downto 112);
                tmp_3_reg_1239 <= res_in_TDATA_int(159 downto 144);
                tmp_3_reg_1239_pp0_iter1_reg <= tmp_3_reg_1239;
                tmp_4_reg_1244 <= res_in_TDATA_int(47 downto 32);
                tmp_4_reg_1244_pp0_iter1_reg <= tmp_4_reg_1244;
                tmp_5_reg_1249 <= res_in_TDATA_int(175 downto 160);
                tmp_5_reg_1249_pp0_iter1_reg <= tmp_5_reg_1249;
                tmp_6_reg_1254 <= res_in_TDATA_int(63 downto 48);
                tmp_6_reg_1254_pp0_iter1_reg <= tmp_6_reg_1254;
                tmp_7_reg_1259 <= res_in_TDATA_int(191 downto 176);
                tmp_7_reg_1259_pp0_iter1_reg <= tmp_7_reg_1259;
                tmp_8_reg_1264 <= res_in_TDATA_int(79 downto 64);
                tmp_8_reg_1264_pp0_iter1_reg <= tmp_8_reg_1264;
                tmp_9_reg_1269 <= res_in_TDATA_int(207 downto 192);
                tmp_9_reg_1269_pp0_iter1_reg <= tmp_9_reg_1269;
                tmp_s_reg_1274 <= res_in_TDATA_int(95 downto 80);
                tmp_s_reg_1274_pp0_iter1_reg <= tmp_s_reg_1274;
                trunc_ln203_reg_1224 <= trunc_ln203_fu_413_p1;
                trunc_ln203_reg_1224_pp0_iter1_reg <= trunc_ln203_reg_1224;
                trunc_ln703_1_reg_1342 <= trunc_ln703_1_fu_597_p1;
                trunc_ln703_reg_1337 <= trunc_ln703_fu_593_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    accumulator_phases_V_address0 <= zext_ln544_fu_577_p1(8 - 1 downto 0);
    accumulator_phases_V_address1 <= sext_ln544_fu_752_p1(8 - 1 downto 0);

    accumulator_phases_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            accumulator_phases_V_ce0 <= ap_const_logic_1;
        else 
            accumulator_phases_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator_phases_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            accumulator_phases_V_ce1 <= ap_const_logic_1;
        else 
            accumulator_phases_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator_phases_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            accumulator_phases_V_we1 <= ap_const_logic_1;
        else 
            accumulator_phases_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln214_fu_741_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(outtemp_user_V_reg_1304));
    add_ln703_10_fu_962_p2 <= std_logic_vector(unsigned(shl_ln703_s_fu_955_p3) + unsigned(tmp_27_reg_1447));
    add_ln703_11_fu_974_p2 <= std_logic_vector(unsigned(shl_ln703_10_fu_967_p3) + unsigned(tmp_27_reg_1447));
    add_ln703_12_fu_986_p2 <= std_logic_vector(unsigned(shl_ln703_11_fu_979_p3) + unsigned(tmp_30_reg_1453));
    add_ln703_13_fu_998_p2 <= std_logic_vector(unsigned(shl_ln703_12_fu_991_p3) + unsigned(tmp_30_reg_1453));
    add_ln703_14_fu_1010_p2 <= std_logic_vector(unsigned(shl_ln703_13_fu_1003_p3) + unsigned(tmp_33_reg_1459));
    add_ln703_15_fu_1022_p2 <= std_logic_vector(unsigned(shl_ln703_14_fu_1015_p3) + unsigned(tmp_33_reg_1459));
    add_ln703_1_fu_854_p2 <= std_logic_vector(unsigned(shl_ln703_1_fu_847_p3) + unsigned(trunc_ln1265_reg_1417));
    add_ln703_2_fu_866_p2 <= std_logic_vector(unsigned(shl_ln703_2_fu_859_p3) + unsigned(tmp_15_reg_1423));
    add_ln703_3_fu_878_p2 <= std_logic_vector(unsigned(shl_ln703_3_fu_871_p3) + unsigned(tmp_15_reg_1423));
    add_ln703_4_fu_890_p2 <= std_logic_vector(unsigned(shl_ln703_4_fu_883_p3) + unsigned(tmp_18_reg_1429));
    add_ln703_5_fu_902_p2 <= std_logic_vector(unsigned(shl_ln703_5_fu_895_p3) + unsigned(tmp_18_reg_1429));
    add_ln703_6_fu_914_p2 <= std_logic_vector(unsigned(shl_ln703_6_fu_907_p3) + unsigned(tmp_21_reg_1435));
    add_ln703_7_fu_926_p2 <= std_logic_vector(unsigned(shl_ln703_7_fu_919_p3) + unsigned(tmp_21_reg_1435));
    add_ln703_8_fu_938_p2 <= std_logic_vector(unsigned(shl_ln703_8_fu_931_p3) + unsigned(tmp_24_reg_1441));
    add_ln703_9_fu_950_p2 <= std_logic_vector(unsigned(shl_ln703_9_fu_943_p3) + unsigned(tmp_24_reg_1441));
    add_ln703_fu_842_p2 <= std_logic_vector(unsigned(shl_ln_fu_835_p3) + unsigned(trunc_ln1265_reg_1417));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp127_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp127 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp128_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp128 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp129_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp129 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp130_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp130 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp131_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp131 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp132_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp132 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp133_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp133 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp134_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp134 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp255_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp255 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp256_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp256 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp257_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp257 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp258_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp258 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp259_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp259 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp260_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp260 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp261_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp261 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp262_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp262 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call100_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call100 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call110_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call110 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call113_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call113 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call123_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call123 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call126_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call126 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call136_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call136 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call139_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call139 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call149_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call149 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call152_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call152 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call58_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call58 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call61_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call61 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call71_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call71 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call74_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call74 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call84_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call84 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call87_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call87 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call97_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call97 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state28_pp0_stage0_iter27_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call100_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call100 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call110_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call110 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call113_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call113 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call123_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call123 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call126_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call126 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call136_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call136 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call139_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call139 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call149_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call149 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call152_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call152 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call58_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call58 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call61_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call61 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call71_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call71 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call74_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call74 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call84_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call84 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call87_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call87 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call97_assign_proc : process(regslice_forward_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call97 <= (regslice_forward_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call113 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call123 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call136 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call139 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call149 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call152 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_rst_n_s_axi_clk_inv_assign_proc : process(ap_rst_n_s_axi_clk)
    begin
                ap_rst_n_s_axi_clk_inv <= not(ap_rst_n_s_axi_clk);
    end process;


    ap_sig_allocacmp_acc_phases_V_load_assign_proc : process(acc_phases_V, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, tmp_36_fu_1027_p9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_acc_phases_V_load <= tmp_36_fu_1027_p9;
        else 
            ap_sig_allocacmp_acc_phases_V_load <= acc_phases_V;
        end if; 
    end process;


    ap_sig_allocacmp_outtemp_user_V_assign_proc : process(group_V, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, add_ln214_fu_741_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_outtemp_user_V <= add_ln214_fu_741_p2;
        else 
            ap_sig_allocacmp_outtemp_user_V <= group_V;
        end if; 
    end process;

    event_group_misalign <= out_of_sync_reg_1312_pp0_iter26_reg(0);

    grp_cmpy_fu_341_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp255)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp255))) then 
            grp_cmpy_fu_341_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_341_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_349_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp256)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp256))) then 
            grp_cmpy_fu_349_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_349_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_357_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp257)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp257))) then 
            grp_cmpy_fu_357_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_357_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_365_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp258)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp258))) then 
            grp_cmpy_fu_365_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_365_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_373_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp259)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp259))) then 
            grp_cmpy_fu_373_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_373_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_381_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp260)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp260))) then 
            grp_cmpy_fu_381_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_381_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_389_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp261)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp261))) then 
            grp_cmpy_fu_389_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_389_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_397_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp262)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp262))) then 
            grp_cmpy_fu_397_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_397_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_269_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp127)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp127))) then 
            grp_phase_to_sincos_fu_269_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_269_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_fu_269_ap_start <= grp_phase_to_sincos_fu_269_ap_start_reg;

    grp_phase_to_sincos_fu_278_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp128)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp128))) then 
            grp_phase_to_sincos_fu_278_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_278_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_fu_278_ap_start <= grp_phase_to_sincos_fu_278_ap_start_reg;

    grp_phase_to_sincos_fu_287_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp129)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp129))) then 
            grp_phase_to_sincos_fu_287_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_287_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_fu_287_ap_start <= grp_phase_to_sincos_fu_287_ap_start_reg;

    grp_phase_to_sincos_fu_296_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp130)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp130))) then 
            grp_phase_to_sincos_fu_296_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_296_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_fu_296_ap_start <= grp_phase_to_sincos_fu_296_ap_start_reg;

    grp_phase_to_sincos_fu_305_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp131)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp131))) then 
            grp_phase_to_sincos_fu_305_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_305_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_fu_305_ap_start <= grp_phase_to_sincos_fu_305_ap_start_reg;

    grp_phase_to_sincos_fu_314_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp132)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp132))) then 
            grp_phase_to_sincos_fu_314_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_314_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_fu_314_ap_start <= grp_phase_to_sincos_fu_314_ap_start_reg;

    grp_phase_to_sincos_fu_323_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp133)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp133))) then 
            grp_phase_to_sincos_fu_323_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_323_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_fu_323_ap_start <= grp_phase_to_sincos_fu_323_ap_start_reg;

    grp_phase_to_sincos_fu_332_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp134)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp134))) then 
            grp_phase_to_sincos_fu_332_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_332_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_fu_332_ap_start <= grp_phase_to_sincos_fu_332_ap_start_reg;
    out_of_sync_fu_571_p2 <= "0" when (ap_sig_allocacmp_outtemp_user_V = res_in_TUSER_int) else "1";
    phase0_V_address0 <= zext_ln544_fu_577_p1(8 - 1 downto 0);

    phase0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            phase0_V_ce0 <= ap_const_logic_1;
        else 
            phase0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    res_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, res_in_TVALID_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_in_TDATA_blk_n <= res_in_TVALID_int;
        else 
            res_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_in_TREADY_assign_proc : process(res_in_TVALID, regslice_reverse_res_in_data_iq_U_ack_in)
    begin
        if (((res_in_TVALID = ap_const_logic_1) and (regslice_reverse_res_in_data_iq_U_ack_in = ap_const_logic_1))) then 
            res_in_TREADY <= ap_const_logic_1;
        else 
            res_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    res_in_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_in_TREADY_int <= ap_const_logic_1;
        else 
            res_in_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    res_out_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, res_out_TREADY_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)))) then 
            res_out_TDATA_blk_n <= res_out_TREADY_int;
        else 
            res_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_out_TDATA_int <= (((((((((((((((grp_cmpy_fu_397_ap_return_1 & grp_cmpy_fu_389_ap_return_1) & grp_cmpy_fu_381_ap_return_1) & grp_cmpy_fu_373_ap_return_1) & grp_cmpy_fu_365_ap_return_1) & grp_cmpy_fu_357_ap_return_1) & grp_cmpy_fu_349_ap_return_1) & grp_cmpy_fu_341_ap_return_1) & grp_cmpy_fu_397_ap_return_0) & grp_cmpy_fu_389_ap_return_0) & grp_cmpy_fu_381_ap_return_0) & grp_cmpy_fu_373_ap_return_0) & grp_cmpy_fu_365_ap_return_0) & grp_cmpy_fu_357_ap_return_0) & grp_cmpy_fu_349_ap_return_0) & grp_cmpy_fu_341_ap_return_0);
    res_out_TLAST_int <= "1" when (outtemp_user_V_reg_1304_pp0_iter25_reg = ap_const_lv8_FF) else "0";
    res_out_TVALID <= regslice_forward_res_out_data_iq_U_vld_out;

    res_out_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_out_TVALID_int <= ap_const_logic_1;
        else 
            res_out_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_fu_587_p2 <= std_logic_vector(signed(ap_const_lv9_1FF) + signed(zext_ln215_fu_584_p1));
        sext_ln544_fu_752_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_reg_1332),64));

    shl_ln703_10_fu_967_p3 <= (tmp_29_reg_1392_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_11_fu_979_p3 <= (tmp_31_reg_1397_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_12_fu_991_p3 <= (tmp_32_reg_1402_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_13_fu_1003_p3 <= (tmp_34_reg_1407_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_14_fu_1015_p3 <= (tmp_35_reg_1412_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_1_fu_847_p3 <= (trunc_ln703_1_reg_1342_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_2_fu_859_p3 <= (tmp_16_reg_1347_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_3_fu_871_p3 <= (tmp_17_reg_1352_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_4_fu_883_p3 <= (tmp_19_reg_1357_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_5_fu_895_p3 <= (tmp_20_reg_1362_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_6_fu_907_p3 <= (tmp_22_reg_1367_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_7_fu_919_p3 <= (tmp_23_reg_1372_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_8_fu_931_p3 <= (tmp_25_reg_1377_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_9_fu_943_p3 <= (tmp_26_reg_1382_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln703_s_fu_955_p3 <= (tmp_28_reg_1387_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln_fu_835_p3 <= (trunc_ln703_reg_1337_pp0_iter2_reg & ap_const_lv6_0);
    tmp_36_fu_1027_p9 <= (((((((add_ln703_15_fu_1022_p2 & add_ln703_13_fu_998_p2) & add_ln703_11_fu_974_p2) & add_ln703_9_fu_950_p2) & add_ln703_7_fu_926_p2) & add_ln703_5_fu_902_p2) & add_ln703_3_fu_878_p2) & add_ln703_1_fu_854_p2);
    toneinc_V_address0 <= zext_ln544_fu_577_p1(8 - 1 downto 0);

    toneinc_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            toneinc_V_ce0 <= ap_const_logic_1;
        else 
            toneinc_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1265_fu_761_p1 <= accumulator_phases_V_q0(22 - 1 downto 0);
    trunc_ln203_fu_413_p1 <= res_in_TDATA_int(16 - 1 downto 0);
    trunc_ln703_1_fu_597_p1 <= toneinc_V_q0(16 - 1 downto 0);
    trunc_ln703_fu_593_p1 <= phase0_V_q0(16 - 1 downto 0);
    zext_ln215_fu_584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outtemp_user_V_reg_1304),9));
    zext_ln544_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_outtemp_user_V),64));
end behav;
