{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697480029665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697480029665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 13:13:49 2023 " "Processing started: Mon Oct 16 13:13:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697480029665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480029665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480029665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697480030120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697480030120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3-behavorial " "Found design unit 1: Lab3-behavorial" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480041009 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480041009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480041009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-Behavioral " "Found design unit 1: tristate-Behavioral" {  } { { "tristate.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/tristate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480041024 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480041024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480041024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697480041055 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ld Lab3.vhd(21) " "VHDL Process Statement warning at Lab3.vhd(21): signal \"Ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memin Lab3.vhd(22) " "VHDL Process Statement warning at Lab3.vhd(22): signal \"Memin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ReadAddr Lab3.vhd(39) " "VHDL Process Statement warning at Lab3.vhd(39): signal \"ReadAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem1 Lab3.vhd(40) " "VHDL Process Statement warning at Lab3.vhd(40): signal \"mem1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ReadAddr Lab3.vhd(41) " "VHDL Process Statement warning at Lab3.vhd(41): signal \"ReadAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2 Lab3.vhd(42) " "VHDL Process Statement warning at Lab3.vhd(42): signal \"mem2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ReadAddr Lab3.vhd(43) " "VHDL Process Statement warning at Lab3.vhd(43): signal \"ReadAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem3 Lab3.vhd(44) " "VHDL Process Statement warning at Lab3.vhd(44): signal \"mem3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ReadAddr Lab3.vhd(45) " "VHDL Process Statement warning at Lab3.vhd(45): signal \"ReadAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem4 Lab3.vhd(46) " "VHDL Process Statement warning at Lab3.vhd(46): signal \"mem4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "toload Lab3.vhd(19) " "VHDL Process Statement warning at Lab3.vhd(19): inferring latch(es) for signal or variable \"toload\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toload\[0\] Lab3.vhd(19) " "Inferred latch for \"toload\[0\]\" at Lab3.vhd(19)" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toload\[1\] Lab3.vhd(19) " "Inferred latch for \"toload\[1\]\" at Lab3.vhd(19)" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toload\[2\] Lab3.vhd(19) " "Inferred latch for \"toload\[2\]\" at Lab3.vhd(19)" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toload\[3\] Lab3.vhd(19) " "Inferred latch for \"toload\[3\]\" at Lab3.vhd(19)" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toload\[4\] Lab3.vhd(19) " "Inferred latch for \"toload\[4\]\" at Lab3.vhd(19)" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toload\[5\] Lab3.vhd(19) " "Inferred latch for \"toload\[5\]\" at Lab3.vhd(19)" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480041071 "|Lab3"}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Memout\[0\] Memout\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Memout\[0\]\" to the node \"Memout\[0\]\" into a wire" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697480041811 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Memout\[1\] Memout\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Memout\[1\]\" to the node \"Memout\[1\]\" into a wire" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697480041811 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Memout\[2\] Memout\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Memout\[2\]\" to the node \"Memout\[2\]\" into a wire" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697480041811 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Memout\[3\] Memout\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Memout\[3\]\" to the node \"Memout\[3\]\" into a wire" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697480041811 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Memout\[4\] Memout\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Memout\[4\]\" to the node \"Memout\[4\]\" into a wire" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697480041811 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Memout\[5\] Memout\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Memout\[5\]\" to the node \"Memout\[5\]\" into a wire" {  } { { "Lab3.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab3/Lab3.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697480041811 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1697480041811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697480041906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697480042425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480042425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697480042520 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697480042520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697480042520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697480042520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697480042520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 13:14:02 2023 " "Processing ended: Mon Oct 16 13:14:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697480042520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697480042520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697480042520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480042520 ""}
