# AI_Accelerator_Project
# ğŸš€ AI Chip Accelerator for Neural Network Processing

![License](https://img.shields.io/badge/license-MIT-green.svg)
![Vivado](https://img.shields.io/badge/tool-Xilinx%20Vivado-blue.svg)
![SystemVerilog](https://img.shields.io/badge/language-SystemVerilog-orange.svg)
![Python](https://img.shields.io/badge/language-Python-yellow.svg)
![FPGA](https://img.shields.io/badge/platform-FPGA-red.svg)

---

## ğŸ‘¤ Author

**Kudum Yashwanth**  
ğŸ“ Bengaluru, Karnataka, India  
ğŸ“§ [kudumyashwanth@gmail.com](mailto:kudumyashwanth@gmail.com)  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/yashwanthkudum)

---

## ğŸ“Œ **Project Overview**

This repository hosts the RTL implementation of an **AI Chip Accelerator** designed for neural network inference on FPGA platforms. It features a **pipelined convolution engine** and hardware modules for high-throughput CNN processing.

Developed as part of my **B.E ECE specialization in VLSI design and AI hardware**, this project demonstrates advanced skills in digital design, SoC protocols, and real-world AI acceleration.

---

## âœ¨ **Key Features**

- ğŸ”§ **Convolution Engine** with line buffers and parallel MAC units
- âš¡ **16x16 image processing** with **32 channels** optimized for CNN inference
- ğŸ”„ **AXI4-Stream interfaces** for DMA-based input/output transfer
- âœ… **Synthesizable RTL code** verified on Xilinx Vivado and GOWIN IDE
- ğŸ“ **Clean architecture**, modular design, and simulation testbenches

---

## ğŸ—ï¸ **Block Diagram**

[ Input Image ]
|
v
[ Line Buffer ] --> [ Convolution Engine ] --> [ Activation Function ] --> [ Output Feature Maps ]
|
v
[ MAC Units ]

yaml
Copy
Edit

---

## ğŸ–¼ï¸ **Vivado Implementation Snapshots**

| RTL Schematic View | Synthesized Design |
|---------------------|---------------------|
| *(Add RTL schematic image here)* | *(Add synthesized design image here)* |

---

## ğŸ—ï¸ **Project Architecture**

AI-Chip-Accelerator/
â”œâ”€â”€ src/ # SystemVerilog RTL modules
â”‚ â”œâ”€â”€ convolution_engine.sv
â”‚ â””â”€â”€ pooling_unit.sv
â”œâ”€â”€ tb/ # Testbenches for module verification
â”œâ”€â”€ reports/ # Synthesis and simulation reports
â””â”€â”€ README.md # Project documentation

markdown
Copy
Edit

---

## ğŸš€ **Getting Started**

### ğŸ”¨ **Prerequisites**

- **Vivado 2022.2** or **GOWIN IDE**
- Basic knowledge of **SystemVerilog**, **FPGA flows**, and **CNN architectures**

### ğŸ’» **Clone Repository**

```bash
git clone https://github.com/yashwathsara/AI-Chip-Accelerator-for-Neural-Network-Processing.git
cd AI-Chip-Accelerator-for-Neural-Network-Processing
â–¶ï¸ Run Simulation
Open Vivado and create a project.

Add RTL files from src/ and testbenches from tb/.

Compile and simulate to verify convolution outputs and pipeline behavior.

ğŸ­ Synthesize Design
Run synthesis on convolution_engine.sv.

Review area, timing, and power reports in /reports/.

Deploy on FPGA (e.g., Tang Primer 25K) for real-time testing.

ğŸ¯ Project Objective
Design an AI hardware accelerator IP core capable of processing convolution operations efficiently for neural networks, reducing inference latency and enabling on-chip intelligence in embedded or edge devices.

ğŸ”¬ Technical Highlights
âœ… Pipelined architecture with minimal stall cycles

âœ… Parallel MAC units for simultaneous channel processing

âœ… Memory-efficient line buffer implementation

âœ… Parameterizable kernel and image sizes

âœ… AXI4-Stream integration for high-speed data transfer

ğŸ“œ License
This repository is released under the MIT License.

ğŸ™ Acknowledgements
Maven Silicon for training in Verilog and AMBA protocols.

Sri Sairam College of Engineering, Bengaluru, for academic guidance.

ğŸ”¥ Connect with Me
I am actively seeking internship and graduate roles in VLSI, AI hardware, and chip design at companies like NVIDIA, Qualcomm, or Bengaluru-based startups. Letâ€™s collaborate to build disruptive semiconductor solutions!

â€œThink it already exists? Great. I built it better. Letâ€™s talk business.â€
