//! x64-specific implementation of page table management, including paging structures and address translation.
//!
//! ## License
//!
//! Copyright (c) Microsoft Corporation.
//!
//! SPDX-License-Identifier: Apache-2.0
//!
#[allow(unused_imports)]
use core::arch::asm;
use core::ptr;

mod structs;
#[cfg(test)]
#[cfg_attr(coverage, coverage(off))]
mod tests;

use structs::{CR3_PAGE_BASE_ADDRESS_MASK, MAX_VA_4_LEVEL, MAX_VA_5_LEVEL, ZERO_VA_4_LEVEL, ZERO_VA_5_LEVEL};

use crate::{
    MappedRegion, MemoryAttributes, PageTable, PagingType, PtError,
    arch::PageTableHal,
    page_allocator::PageAllocator,
    paging::PageTableInternal,
    structs::{PAGE_SIZE, PageLevel, SIZE_1GB, SIZE_2MB, SIZE_4KB, SIZE_512GB, VirtualAddress},
    x64::structs::*,
};

// Constants for page levels to conform to x64 standards.
pub const PML5: PageLevel = PageLevel::Level5;
pub const PML4: PageLevel = PageLevel::Level4;
pub const PDP: PageLevel = PageLevel::Level3;
pub const PD: PageLevel = PageLevel::Level2;
pub const PT: PageLevel = PageLevel::Level1;

// Maximum number of entries in a page table (512)
pub const MAX_ENTRIES: usize = (PAGE_SIZE / 8) as usize;

pub struct X64PageTable<P: PageAllocator> {
    arch: PageTableArchX64,
    internal: PageTableInternal<P, PageTableArchX64>,
}

impl<P: PageAllocator> X64PageTable<P> {
    pub fn new(page_allocator: P, paging_type: PagingType) -> Result<Self, PtError> {
        let arch = PageTableArchX64;
        let internal = PageTableInternal::new(page_allocator, &arch, paging_type)?;
        Ok(Self { arch, internal })
    }

    /// Create a page table from existing page table base. This can be used to
    /// parse or edit an existing identity mapped page table.
    ///
    /// # Safety
    ///
    /// This routine will return a struct that will parse memory addresses from
    /// PFNs in the provided base, so that caller is responsible for ensuring
    /// safety of that base.
    ///
    pub unsafe fn from_existing(base: u64, page_allocator: P, paging_type: PagingType) -> Result<Self, PtError> {
        let arch = PageTableArchX64;
        let internal = unsafe { PageTableInternal::from_existing(page_allocator, &arch, base, paging_type)? };
        Ok(Self { arch, internal })
    }

    /// Consumes the page table structure and returns the page table root.
    pub fn into_page_table_root(self) -> u64 {
        self.internal.into_page_table_root()
    }

    /// Returns an iterator over every present leaf mapping in the page table.
    ///
    /// The iterator performs a depth-first walk of the page table hierarchy,
    /// yielding one [`MappedRegion`] for each present leaf entry. Region
    /// attributes include any restrictions inherited from parent table entries.
    ///
    /// `start_address` controls where the walk begins. `None` walks the entire
    /// table from virtual address 0. `Some(addr)` skips ahead so the first
    /// reported region is the mapping that contains `addr` (or the next mapping
    /// after it), avoiding a walk of earlier portions of the table.
    ///
    /// The crate's reserved self-map and zero-VA root entries are skipped so the
    /// iterator only reports genuine mappings.
    pub fn iter_mapped_regions(&self, start_address: Option<u64>) -> impl Iterator<Item = MappedRegion> + '_ {
        self.internal.iter_mapped_regions(&self.arch, start_address)
    }

    /// Opens a page table manager for the currently active page tables.
    ///
    /// This reads the current CR3 register to determine the active page table
    /// root and reads CR4.LA57 to detect whether 4-level or 5-level paging is
    /// active.
    ///
    /// # Safety
    ///
    /// This is unsafe because it creates a second manager for the currently
    /// active page tables. The caller must ensure that no other code modifies
    /// the page tables while this manager is in use.
    #[cfg_attr(coverage, coverage(off))] // This requires hardware for meaningful testing.
    pub unsafe fn open_active(page_allocator: P) -> Result<Self, PtError> {
        let base = read_cr3() & CR3_PAGE_BASE_ADDRESS_MASK;
        let paging_type = detect_paging_type()?;
        // SAFETY: The caller guarantees that the base from CR3 is valid and
        // no concurrent modification will occur.
        unsafe { Self::from_existing(base, page_allocator, paging_type) }
    }
}

impl<P: PageAllocator> PageTable for X64PageTable<P> {
    fn map_memory_region(
        &mut self,
        address: u64,
        size: u64,
        attributes: crate::MemoryAttributes,
    ) -> Result<(), PtError> {
        check_canonical_range(address, size, self.internal.paging_type)?;
        self.internal.map_memory_region(&self.arch, address, size, attributes)
    }

    fn unmap_memory_region(&mut self, address: u64, size: u64) -> Result<(), PtError> {
        check_canonical_range(address, size, self.internal.paging_type)?;
        self.internal.unmap_memory_region(&self.arch, address, size)
    }

    fn install_page_table(&mut self) -> Result<(), PtError> {
        self.internal.install_page_table(&self.arch)
    }

    fn query_memory_region(&self, address: u64, size: u64) -> Result<crate::MemoryAttributes, PtError> {
        check_canonical_range(address, size, self.internal.paging_type)?;
        self.internal.query_memory_region(&self.arch, address, size)
    }

    fn dump_page_tables(&self, address: u64, size: u64) -> Result<(), PtError> {
        self.internal.dump_page_tables(&self.arch, address, size)
    }
}

pub(crate) fn invalidate_tlb(va: VirtualAddress) {
    let _va: u64 = va.into();
    // SAFETY: inline asm is inherently unsafe because Rust can't reason about it. In this case we are invalidating
    // the TLB, which is a safe operation.
    #[cfg(all(target_os = "uefi", target_arch = "x86_64"))]
    unsafe {
        core::arch::asm!("mfence", "invlpg [{0}]", in(reg) _va)
    };
}

/// Disables CPU write protection by clearing the `CR0.WP` bit and returns the previous value of `CR0`
/// so the caller can restore it via [`enable_write_protection`].
///
/// # Safety
///
/// Disabling write protection removes the CPU's enforcement of read-only page mappings for
/// supervisor-mode writes, relaxing a memory-safety guarantee for the whole processor. The caller
/// must ensure that:
///
/// - Execution is at a privilege level permitted to write `CR0` (ring 0).
/// - Interrupts are masked while write protection is disabled so that no other code executes while
///   the guarantee is relaxed.
/// - Write protection is restored via [`enable_write_protection`] with the returned value before any
///   code relies on the read-only protection of a page, keeping the unprotected window as narrow as
///   possible.
pub unsafe fn disable_write_protection() -> u64 {
    let mut _cr0 = 0u64;
    // SAFETY: This crate assumes privileged execution and interrupt masking while mutating page tables.
    // Reading CR0 relies on those table-stakes conditions.
    #[cfg(all(target_os = "uefi", target_arch = "x86_64"))]
    unsafe {
        asm!("mov {}, cr0", out(reg) _cr0);
    }

    // Clear the Write Protect bit (bit 16)
    let _new_cr0 = _cr0 & !(1 << 16);
    // SAFETY: Writing CR0 to disable WP relies on the same crate-level table-stakes assumptions above.
    #[cfg(all(target_os = "uefi", target_arch = "x86_64"))]
    unsafe {
        if _new_cr0 != _cr0 {
            asm!("mov cr0, {}", in(reg) _new_cr0);
        }
    }

    _cr0
}

/// Restores CPU write protection by setting the `CR0.WP` bit from the saved value previously
/// returned by [`disable_write_protection`].
///
/// # Safety
///
/// Writing `CR0` is a privileged operation that affects the whole processor's enforcement of
/// read-only page mappings. The caller must ensure that:
///
/// - Execution is at a privilege level permitted to write `CR0` (ring 0).
/// - The `cr0` value originates from a prior [`disable_write_protection`] call so the `CR0.WP` bit
///   is restored to its intended state rather than an arbitrary value.
pub unsafe fn enable_write_protection(cr0: u64) {
    let mut _current_cr0 = 0u64;
    // SAFETY: This crate assumes privileged execution and interrupt masking while mutating page tables.
    // Reading CR0 relies on those table-stakes conditions.
    #[cfg(all(target_os = "uefi", target_arch = "x86_64"))]
    unsafe {
        asm!("mov {}, cr0", out(reg) _current_cr0);
    }

    // Set the Write Protect bit (bit 16)
    let _new_cr0 = _current_cr0 | (cr0 & (1 << 16));

    // SAFETY: Writing CR0 to restore WP relies on the same crate-level table-stakes assumptions above.
    #[cfg(all(target_os = "uefi", target_arch = "x86_64"))]
    unsafe {
        if _new_cr0 != _current_cr0 {
            asm!("mov cr0, {}", in(reg) _new_cr0);
        }
    }
}

pub(crate) struct PageTableArchX64;

impl PageTableHal for PageTableArchX64 {
    type PTE = PageTableEntryX64;
    const DEFAULT_ATTRIBUTES: MemoryAttributes = MemoryAttributes::empty();
    const MAX_ENTRIES: usize = MAX_ENTRIES;

    /// Zero a page of memory
    ///
    /// # Safety
    /// This function is unsafe because it operates on raw pointers. It requires the caller to ensure the VA passed in
    /// is mapped.
    unsafe fn zero_page(&self, page: VirtualAddress) {
        // This cast must occur as a mutable pointer to a u8, as otherwise the compiler can optimize out the write,
        // which must not happen as that would violate break before make and have garbage in the page table.
        unsafe { ptr::write_bytes(Into::<u64>::into(page) as *mut u8, 0, PAGE_SIZE as usize) };
    }

    fn paging_type_supported(&self, paging_type: PagingType) -> Result<(), PtError> {
        match paging_type {
            PagingType::Paging5Level => Ok(()),
            PagingType::Paging4Level => Ok(()),
        }
    }

    fn get_zero_va(&self, paging_type: PagingType) -> Result<VirtualAddress, PtError> {
        match paging_type {
            PagingType::Paging5Level => Ok(ZERO_VA_5_LEVEL.into()),
            PagingType::Paging4Level => Ok(ZERO_VA_4_LEVEL.into()),
        }
    }

    fn invalidate_tlb(&self, va: VirtualAddress) {
        invalidate_tlb(va);
    }

    fn get_max_va(&self, paging_type: PagingType) -> Result<VirtualAddress, PtError> {
        match paging_type {
            PagingType::Paging5Level => Ok(MAX_VA_5_LEVEL.into()),
            PagingType::Paging4Level => Ok(MAX_VA_4_LEVEL.into()),
        }
    }

    fn is_table_active(&self, base: u64) -> bool {
        read_cr3() == (base & CR3_PAGE_BASE_ADDRESS_MASK)
    }

    /// SAFETY: This function is unsafe because it updates the HW page table registers to install a new page table.
    /// The caller must ensure that the base address is valid and points to a properly constructed page table.
    unsafe fn install_page_table(&self, base: u64, _paging_type: PagingType) -> Result<(), PtError> {
        // The implementation doesn't currently support switching page table types at runtime.
        // Skip this check in test builds since CR4 always reads as 0 (no hardware).
        #[cfg(target_os = "uefi")]
        if _paging_type != detect_paging_type()? {
            log::error!(
                "Cannot install page table with paging type {:?} because it does not match the currently active paging type",
                _paging_type
            );
            return Err(PtError::UnsupportedPagingType);
        }

        unsafe {
            write_cr3(base);
        }
        Ok(())
    }

    fn level_supports_pa_entry(&self, level: crate::structs::PageLevel) -> bool {
        matches!(level, PageLevel::Level3 | PageLevel::Level2 | PageLevel::Level1)
    }

    /// This function returns the base address of the self-mapped page table at the given level for this VA
    /// It is used in the get_entry function to determine the base address in the self map in which to apply
    /// the index within the page table to get the entry we are intending to operate on.
    /// Each index within the VA is multiplied by the memory size that each entry in the page table at that
    /// level covers in order to calculate the correct address. E.g., for a 4-level page table, each PML4 entry
    /// covers 512GB of memory, each PDP entry covers 1GB of memory, each PD entry covers 2MB of memory, and
    /// each PT entry covers 4KB of memory, but when we recurse in the self map to a given level, we shift what
    /// each entry covers to be the size of the next level down for each recursion into the self map we did.
    fn get_self_mapped_base(&self, level: PageLevel, va: VirtualAddress, paging_type: PagingType) -> u64 {
        match paging_type {
            PagingType::Paging4Level => match level {
                // PML5 is not used in 4-level paging, so we return an unimplemented error.
                PML5 => unimplemented!(),
                PML4 => FOUR_LEVEL_PML4_SELF_MAP_BASE,
                PDP => FOUR_LEVEL_PDP_SELF_MAP_BASE + (SIZE_4KB * va.get_index(PML4)),
                PD => FOUR_LEVEL_PD_SELF_MAP_BASE + (SIZE_2MB * va.get_index(PML4)) + (SIZE_4KB * va.get_index(PDP)),
                PT => {
                    FOUR_LEVEL_PT_SELF_MAP_BASE
                        + (SIZE_1GB * va.get_index(PML4))
                        + (SIZE_2MB * va.get_index(PDP))
                        + (SIZE_4KB * va.get_index(PD))
                }
            },
            PagingType::Paging5Level => match level {
                PML5 => FIVE_LEVEL_PML5_SELF_MAP_BASE,
                PML4 => FIVE_LEVEL_PML4_SELF_MAP_BASE + (SIZE_4KB * va.get_index(PML5)),
                PDP => FIVE_LEVEL_PDP_SELF_MAP_BASE + (SIZE_2MB * va.get_index(PML5)) + (SIZE_4KB * va.get_index(PML4)),
                PD => {
                    FIVE_LEVEL_PD_SELF_MAP_BASE
                        + (SIZE_1GB * va.get_index(PML5))
                        + (SIZE_2MB * va.get_index(PML4))
                        + (SIZE_4KB * va.get_index(PDP))
                }
                PT => {
                    FIVE_LEVEL_PT_SELF_MAP_BASE
                        + (SIZE_512GB * va.get_index(PML5))
                        + (SIZE_1GB * va.get_index(PML4))
                        + (SIZE_2MB * va.get_index(PDP))
                        + (SIZE_4KB * va.get_index(PD))
                }
            },
        }
    }

    fn invalidate_tlb_all(&self) {
        // SAFETY: The CR3 is not being changed, but re-written to flush the TLB.
        unsafe { write_cr3(read_cr3()) };
    }
}

/// Write CR3 register. Also invalidates TLB.
///
/// # Safety
/// This function is unsafe because it updates the HW page table registers to install a new page table. The
/// caller must ensure that the base address is valid and points to a properly constructed page table.
unsafe fn write_cr3(_value: u64) {
    #[cfg(all(target_os = "uefi", target_arch = "x86_64"))]
    {
        unsafe {
            asm!("mov cr3, {}", in(reg) _value, options(nostack, preserves_flags));
        }
    }
}

/// Read CR3 register.
fn read_cr3() -> u64 {
    let mut _value = 0u64;

    #[cfg(all(target_os = "uefi", target_arch = "x86_64"))]
    {
        // SAFETY: inline asm is inherently unsafe because Rust can't reason about it.
        // In this case we are reading the CR3 register, which is a safe operation.
        unsafe {
            asm!("mov {}, cr3", out(reg) _value, options(nostack, preserves_flags));
        }
    }

    _value
}

/// CR4.LA57 (bit 12) indicates 5-level paging is enabled.
const CR4_LA57: u64 = 1 << 12;

/// Read CR4 register.
#[cfg_attr(coverage, coverage(off))] // This requires hardware for meaningful testing.
fn read_cr4() -> u64 {
    let mut _value = 0u64;

    #[cfg(all(target_os = "uefi", target_arch = "x86_64"))]
    {
        // SAFETY: inline asm is inherently unsafe because Rust can't reason about it.
        // In this case we are reading the CR4 register, which is a safe operation.
        unsafe {
            asm!("mov {}, cr4", out(reg) _value, options(nostack, preserves_flags));
        }
    }

    _value
}

/// Detect whether 4-level or 5-level paging is active by reading CR4.LA57.
#[cfg_attr(coverage, coverage(off))] // This requires hardware for meaningful testing.
fn detect_paging_type() -> Result<PagingType, PtError> {
    if read_cr4() & CR4_LA57 != 0 { Ok(PagingType::Paging5Level) } else { Ok(PagingType::Paging4Level) }
}

/// Checks if the given address is canonical.
fn check_canonical_range(address: u64, size: u64, paging_type: PagingType) -> Result<(), PtError> {
    // For a canonical address, the bits 63 though the max bit supported by the
    // paging type must be all 0s or all 1s. Get the mask for this range.
    let max_bit = paging_type.linear_address_bits() - 1;
    let mask = u64::MAX << max_bit;

    if (address & mask) != 0 && (address & mask) != mask {
        return Err(crate::PtError::InvalidParameter);
    }

    // Check that the end address is also canonical without spanning non-canonical addresses.
    let size = size.checked_sub(1).ok_or(crate::PtError::InvalidMemoryRange)?;
    let end_address = address.checked_add(size).ok_or(crate::PtError::InvalidMemoryRange)?;
    if (end_address & mask) != (address & mask) {
        return Err(crate::PtError::InvalidMemoryRange);
    }

    Ok(())
}

#[cfg(test)]
mod unittests {
    use super::*;
    use crate::structs::VirtualAddress;

    #[test]
    fn test_zero_page_zeros_entire_page() {
        // Allocate a page-sized Vec<u8> and fill it with non-zero values
        let mut page = vec![0xAAu8; PAGE_SIZE as usize];
        let va = VirtualAddress::new(page.as_mut_ptr() as u64);

        // SAFETY: We have exclusive access to the page buffer
        unsafe {
            let arch = PageTableArchX64;
            arch.zero_page(va);
        }

        // Assert all bytes are zero
        assert!(page.iter().all(|&b| b == 0), "Not all bytes were zeroed");
    }

    #[test]
    fn test_check_canonical_range_4_level() {
        let paging_type = PagingType::Paging4Level;

        // Check the full lower address range.
        assert!(check_canonical_range(0x0000_0000_0000_0000, 1 << 47, paging_type).is_ok());

        // Check the full upper address range.
        assert!(check_canonical_range(0xFFFF_8000_0000_0000, 1 << 47, paging_type).is_ok());

        // Check going into the non-canonical range.
        assert!(check_canonical_range(0x0000_7FFF_FFFF_F000, 2 * PAGE_SIZE, paging_type).is_err());

        // Check fully non-canonical range.
        assert!(check_canonical_range(0x8d48_0000_0000_0000, PAGE_SIZE, paging_type).is_err());

        // Checking coming out of the non-canonical range.
        assert!(check_canonical_range(0xFFFF_0000_0000_0000, 0x8F00_0000_0000, paging_type).is_err());

        // Check spanning non-canonical addresses.
        assert!(check_canonical_range(0x0000_0000_0000_0000, 0xFFFF_FFFF_FFFF_F000, paging_type).is_err());
    }

    #[test]
    fn test_check_canonical_range_5_level() {
        let paging_type = PagingType::Paging5Level;

        // Check the full lower address range.
        assert!(check_canonical_range(0x0000_0000_0000_0000, 1 << 56, paging_type).is_ok());

        // Check the full upper address range.
        assert!(check_canonical_range(0xFF00_0000_0000_0000, 1 << 56, paging_type).is_ok());

        // Check going into the non-canonical range.
        assert!(check_canonical_range(0x00FF_FFFF_FFFF_F000, 2 * PAGE_SIZE, paging_type).is_err());

        // Check fully non-canonical range.
        assert!(check_canonical_range(0x8d48_0000_0000_0000, PAGE_SIZE, paging_type).is_err());

        // Checking coming out of the non-canonical range.
        assert!(check_canonical_range(0xFE00_0000_0000_0000, 0x1_FF00_0000_0000, paging_type).is_err());

        // Check spanning non-canonical addresses.
        assert!(check_canonical_range(0x0000_0000_0000_0000, 0xFFFF_FFFF_FFFF_F000, paging_type).is_err());
    }
}
