Altera SOPC Builder Version 12.10 Build 177
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2019.06.30 17:07:19 (*) mk_custom_sdk starting
# 2019.06.30 17:07:19 (*) Reading project C:/Users/danie/Desktop/rs_vhdl/HostBridge.ptf.

# 2019.06.30 17:07:19 (*) Finding all CPUs
# 2019.06.30 17:07:19 (*) Finding all available components
# 2019.06.30 17:07:19 (*) Reading C:/Users/danie/Desktop/rs_vhdl/.sopc_builder/install.ptf

# 2019.06.30 17:07:19 (*) Found 63 components

# 2019.06.30 17:07:19 (*) Finding all peripherals

# 2019.06.30 17:07:19 (*) Finding software components

# 2019.06.30 17:07:19 (*) (Legacy SDK Generation Skipped)
# 2019.06.30 17:07:19 (*) (All TCL Script Generation Skipped)
# 2019.06.30 17:07:19 (*) (No Libraries Built)
# 2019.06.30 17:07:19 (*) (Contents Generation Skipped)
# 2019.06.30 17:07:19 (*) mk_custom_sdk finishing

# 2019.06.30 17:07:19 (*) Starting generation for system: HostBridge.

.
.
..
..

# 2019.06.30 17:07:20 (*) Running Generator Program for cpu_0

# 2019.06.30 17:07:21 (*) Starting Nios II generation
# 2019.06.30 17:07:21 (*)   Checking for plaintext license.
# 2019.06.30 17:07:22 (*)   Couldn't query license setup in Quartus directory c:/altera/12.1/quartus
# 2019.06.30 17:07:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2019.06.30 17:07:22 (*)   LM_LICENSE_FILE environment variable is empty
# 2019.06.30 17:07:22 (*)   Plaintext license not found.
# 2019.06.30 17:07:22 (*)   No license required to generate encrypted Nios II/e.

# 2019.06.30 17:07:22 (*)   Getting CPU configuration settings
# 2019.06.30 17:07:22 (*)   Elaborating CPU configuration settings
# 2019.06.30 17:07:22 (*)   Creating all objects for CPU
# 2019.06.30 17:07:23 (*)   Generating HDL from CPU objects
# 2019.06.30 17:07:23 (*)   Creating plain-text HDL
# 2019.06.30 17:07:26 (*) Done Nios II generation

# 2019.06.30 17:07:26 (*) Running Generator Program for onchip_memory2_0

# 2019.06.30 17:07:26 (*) Running Generator Program for rs_out_symbol

# 2019.06.30 17:07:27 (*) Running Generator Program for rs_in_symbol

# 2019.06.30 17:07:27 (*) Running Generator Program for jtag_uart_0

# 2019.06.30 17:07:28 (*) Running Generator Program for symbol_ack


# 2019.06.30 17:07:28 (*) Making arbitration and system (top) modules.

# 2019.06.30 17:07:30 (*) Generating Quartus symbol for top level: HostBridge

# 2019.06.30 17:07:30 (*) Generating Symbol C:/Users/danie/Desktop/rs_vhdl/HostBridge.bsf

# 2019.06.30 17:07:30 (*) Creating command-line system-generation script: C:/Users/danie/Desktop/rs_vhdl/HostBridge_generation_script

# 2019.06.30 17:07:30 (*) Running setup for HDL simulator: modelsim


# 2019.06.30 17:07:30 (*) Completed generation for system: HostBridge.
# 2019.06.30 17:07:30 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/Users/danie/Desktop/rs_vhdl/HostBridge.ptf 
  System HDL Model : C:/Users/danie/Desktop/rs_vhdl/HostBridge.vhd 
  System Generation Script : C:/Users/danie/Desktop/rs_vhdl/HostBridge_generation_script 

# 2019.06.30 17:07:30 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
