{
  "id": "EUVD-2022-37595",
  "description": "RISCV ISA Sim commit ac466a21df442c59962589ba296c702631e041b5 implements the incorrect exception priotrity when accessing memory.",
  "datePublished": "Jul 18, 2022, 10:45:54 PM",
  "dateUpdated": "Aug 3, 2024, 9:15:15 AM",
  "baseScore": 5.5,
  "baseScoreVersion": "3.1",
  "baseScoreVector": "CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:N/I:N/A:H",
  "references": [
    "https://github.com/riscv-software-src/riscv-isa-sim/issues/971"
  ],
  "aliases": [
    "CVE-2022-34643",
    "GSD-2022-34643"
  ],
  "assigner": "mitre",
  "epss": 0.03,
  "enisaIdProduct": [
    {
      "id": "7da91af8-3c2d-3003-ae3c-f313dd73bedc",
      "product": {
        "name": "n/a"
      },
      "product_version": "n/a"
    }
  ],
  "enisaIdVendor": [
    {
      "id": "0e8e24e6-5cf2-35eb-bfcf-40ffa9f0c812",
      "vendor": {
        "name": "n/a"
      }
    }
  ],
  "cve": "CVE-2022-34643"
}