static void\r\nF_1 ( unsigned long V_1 )\r\n{\r\n}\r\nstatic int F_2 ( struct V_2 * V_3 )\r\n{\r\nunsigned long V_4 ;\r\nunsigned long V_5 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_8 T_1 V_9 ;\r\n#ifdef F_3\r\nif ( F_4 () >= V_10 ) {\r\nF_5 ( V_11 L_1 ) ;\r\nreturn 1 ;\r\n}\r\n#else\r\nif ( V_12 . V_13 > 0 ) {\r\nF_5 ( V_11 L_2 ) ;\r\nreturn 1 ;\r\n}\r\n#endif\r\nV_5 = V_12 . V_13 ;\r\nV_4 = V_3 -> V_14 . V_15 ;\r\n#ifdef F_6\r\nif ( F_7 () ) {\r\nT_2 V_16 ;\r\nunsigned long V_17 ;\r\nT_3 * V_18 ;\r\nV_18 = F_8 ( sizeof ( * V_18 ) , V_19 ) ;\r\nif ( ! V_18 )\r\nF_9 ( L_3 ) ;\r\nV_16 = F_10 ( & V_17 , V_3 -> V_20 ,\r\nV_3 -> V_21 , V_22 , V_18 ) ;\r\nF_11 ( V_23 != V_16 ) ;\r\nF_11 ( V_3 -> V_24 != V_18 -> V_24 ) ;\r\nF_11 ( V_3 -> V_25 != V_18 -> V_26 ) ;\r\nV_4 = V_18 -> V_27 [ 0 ] ;\r\nF_12 ( V_18 ) ;\r\nV_16 = F_13 ( & T_1 , V_3 -> V_14 . V_15 ) ;\r\nF_11 ( V_23 != V_16 ) ;\r\nF_14 ( L_4\r\nL_5 ,\r\nV_5 , T_1 . V_28 , T_1 . V_29 ,\r\n& V_3 -> V_14 . V_15 ) ;\r\n#undef V_30\r\n#ifdef V_30\r\nif ( T_1 . V_28 >= V_31 ) {\r\nF_5 ( V_32 L_6\r\nL_7\r\nL_8 ,\r\n& V_3 -> V_14 . V_15 , T_1 . V_28 , V_31 ) ;\r\nV_12 . V_13 -- ;\r\nreturn 1 ;\r\n} else {\r\nV_5 = T_1 . V_28 ;\r\n}\r\n#endif\r\n}\r\n#endif\r\nV_7 = & F_15 ( V_33 , V_5 ) ;\r\nV_12 . V_13 ++ ;\r\nif ( V_5 )\r\nmemset ( V_7 , 0 , sizeof( struct V_6 ) ) ;\r\nV_7 -> V_34 = V_34 ;\r\nV_7 -> V_3 = V_3 ;\r\nV_7 -> V_14 = V_3 -> V_14 . V_15 ;\r\nV_7 -> V_5 = V_5 ;\r\nV_7 -> V_4 = V_4 ;\r\n#ifdef F_3\r\nF_1 ( V_5 ) ;\r\n#endif\r\n#if 0\r\nif (cpuid) {\r\nstruct irqaction actions[];\r\nactions = kmalloc(sizeof(struct irqaction)*MAX_CPU_IRQ, GFP_ATOMIC);\r\nif (!actions) {\r\nactions = cpu_irq_actions[0];\r\n}\r\ncpu_irq_actions[cpuid] = actions;\r\n}\r\n#endif\r\n#ifdef F_3\r\nif ( V_5 ) {\r\nF_16 ( V_5 , true ) ;\r\nF_17 ( V_5 ) ;\r\n}\r\n#endif\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_18 ( void )\r\n{\r\nmemset ( & V_12 , 0 , sizeof( V_12 ) ) ;\r\nV_12 . V_35 = 100 * V_36 -> V_37 ;\r\n#define V_7 ((unsigned long *)&boot_cpu_data.pdc.model)\r\nif ( F_19 ( & V_12 . V_38 . V_39 ) == V_23 )\r\nF_5 ( V_11\r\nL_9 ,\r\nV_7 [ 0 ] , V_7 [ 1 ] , V_7 [ 2 ] , V_7 [ 3 ] , V_7 [ 4 ] , V_7 [ 5 ] , V_7 [ 6 ] , V_7 [ 7 ] , V_7 [ 8 ] ) ;\r\n#undef V_7\r\nif ( F_20 ( & V_12 . V_38 . V_40 , 0 ) == V_23 )\r\nF_5 ( V_11 L_10 ,\r\nV_12 . V_38 . V_40 ) ;\r\nif ( F_21 ( & V_12 . V_38 . V_5 ) == V_23 )\r\nF_5 ( V_11 L_11 ,\r\n( V_12 . V_38 . V_5 >> 5 ) & 127 ,\r\nV_12 . V_38 . V_5 & 31 ,\r\nV_12 . V_38 . V_5 ) ;\r\nif ( F_22 ( & V_12 . V_38 . V_41 ) == V_23 )\r\nF_5 ( V_11 L_12 ,\r\nV_12 . V_38 . V_41 ) ;\r\nif ( F_23 ( V_12 . V_38 . V_42 ) == V_23 )\r\nF_5 ( V_11 L_13 ,\r\nV_12 . V_38 . V_42 ) ;\r\nV_12 . V_43 = V_12 . V_38 . V_39 . V_43 ;\r\nV_12 . V_44 = V_12 . V_38 . V_39 . V_44 ;\r\nV_12 . V_45 = F_24 ( V_12 . V_43 ) ;\r\nV_12 . V_46 = V_47 [ V_12 . V_45 ] [ 0 ] ;\r\nV_12 . V_48 = V_47 [ V_12 . V_45 ] [ 1 ] ;\r\n#ifdef F_25\r\nV_49 = ( V_12 . V_45 == V_50 ) ||\r\n( V_12 . V_45 == V_51 ) ;\r\n#endif\r\n}\r\nint F_26 ( int V_1 )\r\n{\r\nint V_52 ;\r\nstruct V_53 V_54 ;\r\nF_27 () ;\r\nV_52 = V_53 ( & V_54 ) ;\r\nif( V_52 >= 0 && V_54 . V_55 ) {\r\nF_28 ( V_54 . V_55 , 10 ) ;\r\nF_15 ( V_33 , V_1 ) . V_56 = V_54 . V_57 ;\r\nF_15 ( V_33 , V_1 ) . V_58 = V_54 . V_39 ;\r\nif ( V_1 == 0 )\r\nF_5 ( V_11 L_14 ,\r\nV_1 , V_54 . V_57 , V_54 . V_39 ) ;\r\nasm volatile ("fstd %fr0,8(%sp)");\r\n} else {\r\nF_5 ( V_32 L_15\r\nL_16\r\n#ifdef F_6\r\nL_17\r\n#endif\r\n, V_54 . V_55 ) ;\r\n#ifdef F_6\r\nF_29 ( 100 ) ;\r\nF_9 ( L_18 ) ;\r\n#endif\r\n}\r\nF_1 ( V_1 ) ;\r\nreturn V_52 ;\r\n}\r\nint\r\nF_30 ( struct V_59 * V_60 , void * V_61 )\r\n{\r\nunsigned long V_62 ;\r\nF_31 (cpu) {\r\nconst struct V_6 * V_63 = & F_15 ( V_33 , V_62 ) ;\r\n#ifdef F_3\r\nif ( 0 == V_63 -> V_14 )\r\ncontinue;\r\n#endif\r\nF_32 ( V_60 , L_19\r\nL_20 ,\r\nV_62 , V_12 . V_48 ) ;\r\nF_32 ( V_60 , L_21 , V_12 . V_46 ) ;\r\nF_32 ( V_60 , L_22 ,\r\nV_12 . V_35 / 1000000 ,\r\nV_12 . V_35 % 1000000 ) ;\r\nF_32 ( V_60 , L_23 ) ;\r\nif ( V_12 . V_38 . V_41 & V_64 )\r\nF_33 ( V_60 , L_24 ) ;\r\nif ( V_12 . V_38 . V_41 & V_65 )\r\nF_33 ( V_60 , L_25 ) ;\r\nif ( V_12 . V_38 . V_41 & V_66 )\r\nF_33 ( V_60 , L_26 ) ;\r\nswitch ( V_12 . V_38 . V_41 & V_67 ) {\r\ncase V_68 :\r\nF_33 ( V_60 , L_27 ) ;\r\nbreak;\r\ncase V_69 :\r\nF_33 ( V_60 , L_28 ) ;\r\nbreak;\r\ncase V_70 :\r\nF_33 ( V_60 , L_29 ) ;\r\nbreak;\r\n}\r\nF_32 ( V_60 , L_30 , V_12 . V_38 . V_41 ) ;\r\nF_32 ( V_60 , L_31\r\nL_32 ,\r\nV_12 . V_38 . V_42 ,\r\nV_63 -> V_3 ?\r\nV_63 -> V_3 -> V_71 : L_33 ) ;\r\nF_32 ( V_60 , L_34\r\nL_35 ,\r\nV_12 . V_43 ,\r\nV_12 . V_44 ) ;\r\nF_34 ( V_60 ) ;\r\nF_32 ( V_60 , L_36 ,\r\nV_63 -> V_34 / ( 500000 / V_72 ) ,\r\n( V_63 -> V_34 / ( 5000 / V_72 ) ) % 100 ) ;\r\nF_32 ( V_60 , L_37 ,\r\nV_12 . V_38 . V_39 . V_73 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_35 ( void )\r\n{\r\nF_36 ( & V_74 ) ;\r\n}
