

================================================================
== Vivado HLS Report for 'store64'
================================================================
* Date:           Sat Apr 10 23:12:35 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       solution4
* Product family: virtex7
* Target device:  xc7vx980tffg1930-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.624|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|        0|     105|
|FIFO             |        -|      -|        -|       -|
|Instance         |        -|      -|        -|       -|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     135|
|Register         |        -|      -|       60|       -|
+-----------------+---------+-------+---------+--------+
|Total            |        0|      0|       60|     240|
+-----------------+---------+-------+---------+--------+
|Available        |     3000|   3600|  1224000|  612000|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |sum_1_fu_166_p2  |     +    |      0|  0|  15|           1|           8|
    |sum_2_fu_237_p2  |     +    |      0|  0|  15|           2|           8|
    |sum_3_fu_247_p2  |     +    |      0|  0|  15|           2|           8|
    |sum_4_fu_257_p2  |     +    |      0|  0|  15|           3|           8|
    |sum_5_fu_267_p2  |     +    |      0|  0|  15|           3|           8|
    |sum_6_fu_277_p2  |     +    |      0|  0|  15|           3|           8|
    |sum_7_fu_287_p2  |     +    |      0|  0|  15|           3|           8|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 105|          17|          56|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |x_address0  |  27|          5|    8|         40|
    |x_address1  |  27|          5|    8|         40|
    |x_d0        |  27|          5|    8|         40|
    |x_d1        |  27|          5|    8|         40|
    +------------+----+-----------+-----+-----------+
    |Total       | 135|         25|   33|        165|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  4|   0|    4|          0|
    |tmp_1_reg_297    |  8|   0|    8|          0|
    |tmp_4_2_reg_307  |  8|   0|    8|          0|
    |tmp_4_3_reg_312  |  8|   0|    8|          0|
    |tmp_4_4_reg_317  |  8|   0|    8|          0|
    |tmp_4_5_reg_322  |  8|   0|    8|          0|
    |tmp_4_6_reg_327  |  8|   0|    8|          0|
    |tmp_4_7_reg_332  |  8|   0|    8|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 60|   0|   60|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    store64   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    store64   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    store64   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    store64   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    store64   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    store64   | return value |
|ap_ce       |  in |    1| ap_ctrl_hs |    store64   | return value |
|x_address0  | out |    8|  ap_memory |       x      |     array    |
|x_ce0       | out |    1|  ap_memory |       x      |     array    |
|x_we0       | out |    1|  ap_memory |       x      |     array    |
|x_d0        | out |    8|  ap_memory |       x      |     array    |
|x_address1  | out |    8|  ap_memory |       x      |     array    |
|x_ce1       | out |    1|  ap_memory |       x      |     array    |
|x_we1       | out |    1|  ap_memory |       x      |     array    |
|x_d1        | out |    8|  ap_memory |       x      |     array    |
|x_offset    |  in |    9|   ap_none  |   x_offset   |    scalar    |
|u           |  in |   64|   ap_none  |       u      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.62>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%u_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %u)"   --->   Operation 5 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_offset_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %x_offset)"   --->   Operation 6 'read' 'x_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_offset_cast1 = zext i9 %x_offset_read to i64"   --->   Operation 7 'zext' 'x_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %u_read to i8" [fips202.c:45]   --->   Operation 8 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [136 x i8]* %x, i64 0, i64 %x_offset_cast1" [fips202.c:45]   --->   Operation 9 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.26ns)   --->   "store i8 %tmp, i8* %x_addr, align 1" [fips202.c:45]   --->   Operation 10 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_4_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %u_read, i32 8, i32 15)" [fips202.c:45]   --->   Operation 11 'partselect' 'tmp_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i9 %x_offset_read to i8" [fips202.c:45]   --->   Operation 12 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "%sum_1 = add i8 1, %tmp_1" [fips202.c:45]   --->   Operation 13 'add' 'sum_1' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sum_1_cast = zext i8 %sum_1 to i64" [fips202.c:45]   --->   Operation 14 'zext' 'sum_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [136 x i8]* %x, i64 0, i64 %sum_1_cast" [fips202.c:45]   --->   Operation 15 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.26ns)   --->   "store i8 %tmp_4_1, i8* %x_addr_1, align 1" [fips202.c:45]   --->   Operation 16 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_4_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %u_read, i32 16, i32 23)" [fips202.c:45]   --->   Operation 17 'partselect' 'tmp_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_4_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %u_read, i32 24, i32 31)" [fips202.c:45]   --->   Operation 18 'partselect' 'tmp_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %u_read, i32 32, i32 39)" [fips202.c:45]   --->   Operation 19 'partselect' 'tmp_4_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %u_read, i32 40, i32 47)" [fips202.c:45]   --->   Operation 20 'partselect' 'tmp_4_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %u_read, i32 48, i32 55)" [fips202.c:45]   --->   Operation 21 'partselect' 'tmp_4_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_4_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %u_read, i32 56, i32 63)" [fips202.c:45]   --->   Operation 22 'partselect' 'tmp_4_7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "%sum_2 = add i8 2, %tmp_1" [fips202.c:45]   --->   Operation 23 'add' 'sum_2' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sum_2_cast = zext i8 %sum_2 to i64" [fips202.c:45]   --->   Operation 24 'zext' 'sum_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr [136 x i8]* %x, i64 0, i64 %sum_2_cast" [fips202.c:45]   --->   Operation 25 'getelementptr' 'x_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.26ns)   --->   "store i8 %tmp_4_2, i8* %x_addr_2, align 1" [fips202.c:45]   --->   Operation 26 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "%sum_3 = add i8 3, %tmp_1" [fips202.c:45]   --->   Operation 27 'add' 'sum_3' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sum_3_cast = zext i8 %sum_3 to i64" [fips202.c:45]   --->   Operation 28 'zext' 'sum_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr [136 x i8]* %x, i64 0, i64 %sum_3_cast" [fips202.c:45]   --->   Operation 29 'getelementptr' 'x_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.26ns)   --->   "store i8 %tmp_4_3, i8* %x_addr_3, align 1" [fips202.c:45]   --->   Operation 30 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 31 [1/1] (1.35ns)   --->   "%sum_4 = add i8 4, %tmp_1" [fips202.c:45]   --->   Operation 31 'add' 'sum_4' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sum_4_cast = zext i8 %sum_4 to i64" [fips202.c:45]   --->   Operation 32 'zext' 'sum_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr [136 x i8]* %x, i64 0, i64 %sum_4_cast" [fips202.c:45]   --->   Operation 33 'getelementptr' 'x_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.26ns)   --->   "store i8 %tmp_4_4, i8* %x_addr_4, align 1" [fips202.c:45]   --->   Operation 34 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_3 : Operation 35 [1/1] (1.35ns)   --->   "%sum_5 = add i8 5, %tmp_1" [fips202.c:45]   --->   Operation 35 'add' 'sum_5' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sum_5_cast = zext i8 %sum_5 to i64" [fips202.c:45]   --->   Operation 36 'zext' 'sum_5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr [136 x i8]* %x, i64 0, i64 %sum_5_cast" [fips202.c:45]   --->   Operation 37 'getelementptr' 'x_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.26ns)   --->   "store i8 %tmp_4_5, i8* %x_addr_5, align 1" [fips202.c:45]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 39 [1/1] (1.35ns)   --->   "%sum_6 = add i8 6, %tmp_1" [fips202.c:45]   --->   Operation 39 'add' 'sum_6' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sum_6_cast = zext i8 %sum_6 to i64" [fips202.c:45]   --->   Operation 40 'zext' 'sum_6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%x_addr_6 = getelementptr [136 x i8]* %x, i64 0, i64 %sum_6_cast" [fips202.c:45]   --->   Operation 41 'getelementptr' 'x_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.26ns)   --->   "store i8 %tmp_4_6, i8* %x_addr_6, align 1" [fips202.c:45]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_4 : Operation 43 [1/1] (1.35ns)   --->   "%sum_7 = add i8 7, %tmp_1" [fips202.c:45]   --->   Operation 43 'add' 'sum_7' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sum_7_cast = zext i8 %sum_7 to i64" [fips202.c:45]   --->   Operation 44 'zext' 'sum_7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr [136 x i8]* %x, i64 0, i64 %sum_7_cast" [fips202.c:45]   --->   Operation 45 'getelementptr' 'x_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.26ns)   --->   "store i8 %tmp_4_7, i8* %x_addr_7, align 1" [fips202.c:45]   --->   Operation 46 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [fips202.c:46]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ x_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u_read         (read         ) [ 00000]
x_offset_read  (read         ) [ 00000]
x_offset_cast1 (zext         ) [ 00000]
tmp            (trunc        ) [ 00000]
x_addr         (getelementptr) [ 00000]
StgValue_10    (store        ) [ 00000]
tmp_4_1        (partselect   ) [ 00000]
tmp_1          (trunc        ) [ 00111]
sum_1          (add          ) [ 00000]
sum_1_cast     (zext         ) [ 00000]
x_addr_1       (getelementptr) [ 00000]
StgValue_16    (store        ) [ 00000]
tmp_4_2        (partselect   ) [ 00100]
tmp_4_3        (partselect   ) [ 00100]
tmp_4_4        (partselect   ) [ 00110]
tmp_4_5        (partselect   ) [ 00110]
tmp_4_6        (partselect   ) [ 00111]
tmp_4_7        (partselect   ) [ 00111]
sum_2          (add          ) [ 00000]
sum_2_cast     (zext         ) [ 00000]
x_addr_2       (getelementptr) [ 00000]
StgValue_26    (store        ) [ 00000]
sum_3          (add          ) [ 00000]
sum_3_cast     (zext         ) [ 00000]
x_addr_3       (getelementptr) [ 00000]
StgValue_30    (store        ) [ 00000]
sum_4          (add          ) [ 00000]
sum_4_cast     (zext         ) [ 00000]
x_addr_4       (getelementptr) [ 00000]
StgValue_34    (store        ) [ 00000]
sum_5          (add          ) [ 00000]
sum_5_cast     (zext         ) [ 00000]
x_addr_5       (getelementptr) [ 00000]
StgValue_38    (store        ) [ 00000]
sum_6          (add          ) [ 00000]
sum_6_cast     (zext         ) [ 00000]
x_addr_6       (getelementptr) [ 00000]
StgValue_42    (store        ) [ 00000]
sum_7          (add          ) [ 00000]
sum_7_cast     (zext         ) [ 00000]
x_addr_7       (getelementptr) [ 00000]
StgValue_46    (store        ) [ 00000]
StgValue_47    (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="u_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_offset_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="9" slack="0"/>
<pin id="65" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_offset_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="8" slack="0"/>
<pin id="89" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="91" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 StgValue_16/1 StgValue_26/2 StgValue_30/2 StgValue_34/3 StgValue_38/3 StgValue_42/4 StgValue_46/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="x_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="x_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="0"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="x_addr_3_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_3/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="x_addr_4_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_4/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="x_addr_5_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_5/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="x_addr_6_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_6/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="x_addr_7_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_7/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="x_offset_cast1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_offset_cast1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_4_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="0" index="3" bw="5" slack="0"/>
<pin id="156" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sum_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sum_1_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_1_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_4_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="0" index="3" bw="6" slack="0"/>
<pin id="182" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_2/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_4_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_3/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_4_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="0" index="2" bw="7" slack="0"/>
<pin id="201" dir="0" index="3" bw="7" slack="0"/>
<pin id="202" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_4/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_4_5_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="0" index="3" bw="7" slack="0"/>
<pin id="212" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_5/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_4_6_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="0" index="3" bw="7" slack="0"/>
<pin id="222" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_6/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_4_7_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_7/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sum_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="1"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sum_2_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_2_cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sum_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="1"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_3/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sum_3_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_3_cast/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sum_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="2"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sum_4_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_4_cast/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sum_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="2"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_5/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sum_5_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_5_cast/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sum_6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="3"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_6/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sum_6_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_6_cast/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sum_7_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="3"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_7/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sum_7_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_7_cast/4 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_4_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_4_3_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_3 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_4_4_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="2"/>
<pin id="319" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_4 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_4_5_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="2"/>
<pin id="324" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_5 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_4_6_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="3"/>
<pin id="329" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4_6 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_4_7_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="3"/>
<pin id="334" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="81" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="144"><net_src comp="62" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="149"><net_src comp="56" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="56" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="161"><net_src comp="151" pin="4"/><net_sink comp="75" pin=4"/></net>

<net id="165"><net_src comp="62" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="56" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="56" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="56" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="56" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="56" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="56" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="300"><net_src comp="162" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="310"><net_src comp="177" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="315"><net_src comp="187" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="320"><net_src comp="197" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="325"><net_src comp="207" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="330"><net_src comp="217" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="335"><net_src comp="227" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="75" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {1 2 3 4 }
	Port: u | {}
 - Input state : 
	Port: store64 : x | {}
	Port: store64 : x_offset | {1 }
	Port: store64 : u | {1 }
  - Chain level:
	State 1
		x_addr : 1
		StgValue_10 : 2
		sum_1 : 1
		sum_1_cast : 2
		x_addr_1 : 3
		StgValue_16 : 4
	State 2
		sum_2_cast : 1
		x_addr_2 : 2
		StgValue_26 : 3
		sum_3_cast : 1
		x_addr_3 : 2
		StgValue_30 : 3
	State 3
		sum_4_cast : 1
		x_addr_4 : 2
		StgValue_34 : 3
		sum_5_cast : 1
		x_addr_5 : 2
		StgValue_38 : 3
	State 4
		sum_6_cast : 1
		x_addr_6 : 2
		StgValue_42 : 3
		sum_7_cast : 1
		x_addr_7 : 2
		StgValue_46 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       sum_1_fu_166       |    0    |    15   |
|          |       sum_2_fu_237       |    0    |    15   |
|          |       sum_3_fu_247       |    0    |    15   |
|    add   |       sum_4_fu_257       |    0    |    15   |
|          |       sum_5_fu_267       |    0    |    15   |
|          |       sum_6_fu_277       |    0    |    15   |
|          |       sum_7_fu_287       |    0    |    15   |
|----------|--------------------------|---------|---------|
|   read   |     u_read_read_fu_56    |    0    |    0    |
|          | x_offset_read_read_fu_62 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   x_offset_cast1_fu_141  |    0    |    0    |
|          |     sum_1_cast_fu_172    |    0    |    0    |
|          |     sum_2_cast_fu_242    |    0    |    0    |
|   zext   |     sum_3_cast_fu_252    |    0    |    0    |
|          |     sum_4_cast_fu_262    |    0    |    0    |
|          |     sum_5_cast_fu_272    |    0    |    0    |
|          |     sum_6_cast_fu_282    |    0    |    0    |
|          |     sum_7_cast_fu_292    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |        tmp_fu_146        |    0    |    0    |
|          |       tmp_1_fu_162       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      tmp_4_1_fu_151      |    0    |    0    |
|          |      tmp_4_2_fu_177      |    0    |    0    |
|          |      tmp_4_3_fu_187      |    0    |    0    |
|partselect|      tmp_4_4_fu_197      |    0    |    0    |
|          |      tmp_4_5_fu_207      |    0    |    0    |
|          |      tmp_4_6_fu_217      |    0    |    0    |
|          |      tmp_4_7_fu_227      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   105   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| tmp_1_reg_297 |    8   |
|tmp_4_2_reg_307|    8   |
|tmp_4_3_reg_312|    8   |
|tmp_4_4_reg_317|    8   |
|tmp_4_5_reg_322|    8   |
|tmp_4_6_reg_327|    8   |
|tmp_4_7_reg_332|    8   |
+---------------+--------+
|     Total     |   56   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_75 |  p1  |   4  |   8  |   32   ||    21   |
| grp_access_fu_75 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_75 |  p4  |   4  |   8  |   32   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   96   ||  4.012  ||    84   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   105  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   84   |
|  Register |    -   |   56   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   56   |   189  |
+-----------+--------+--------+--------+
