
uTenux/app/usermain/src/inittask_def.c,44
EXPORT const T_CTSK knl_c_init_task 27,642

uTenux/app/usermain/src/inittask_def.h,220
#define _INITTASK_DEF_21,562
#define INITTASK_EXINF	30,687
#define INITTASK_TSKATR	31,717
#define INITTASK_ITSKPRI	32,762
#define INITTASK_STKSZ	33,803
#define INITTASK_DSNAME	34,833
#define INITTASK_STACK	35,868

uTenux/app/usermain/src/usermain.c,29
EXPORT	INT	usermain(36,1057

uTenux/autosar/comstack/CanIf/CanIf.c,172
void CanIf_ControllerWakeup(46,2152
void CanIf_Arc_Error(49,2202
void CanIf_ControllerBusOff(52,2266
void CanIf_TxConfirmation(55,2316
void CanIf_RxIndication(58,2368

uTenux/autosar/comstack/CanIf/CanIf.h,25
#define CANIF_H_44,2099

uTenux/autosar/comstack/CanIf/CanIf_Cbk.h,29
#define CANIF_CBK_H_44,2103

uTenux/autosar/comstack/CanIf/CanIf_Types.h,1924
#define CANIF_TYPES_H_44,2105
#define CANIF_E_PARAM_CANID	51,2223
#define CANIF_E_PARAM_DLC	52,2261
#define CANIF_E_PARAM_HRH	53,2298
#define CANIF_E_PARAM_CHANNEL	54,2335
#define CANIF_E_PARAM_CONTROLLER	55,2373
#define CANIF_E_PARAM_WAKEUPSOURCE	56,2411
#define CANIF_E_PARAM_HTH 58,2450
#define CANIF_E_PARAM_LPDU 59,2491
#define CANIF_E_PARAM_CONTROLLER_MODE 60,2532
#define CANIF_E_PARAM_POINTER 62,2574
#define CANIF_E_UNINIT 63,2612
#define CANIF_E_NOK_NOSUPPORT	64,2650
#define CANIF_TRCV_E_TRCV_NOT_STANDBY	65,2689
#define CANIF_TRCV_E_TRCV_NOT_NORMAL	66,2730
#define CANIF_E_INVALID_TXPDUID	67,2770
#define CANIF_E_INVALID_RXPDUID 68,2810
	CANIF_CS_UNINIT 74,2996
	CANIF_CS_STOPPED,79,3163
	CANIF_CS_STARTED,84,3324
	CANIF_CS_SLEEP91,3584
} CanIf_ControllerModeType;92,3600
	CANIF_SET_OFFLINE 101,3982
	CANIF_SET_RX_OFFLINE,105,4080
	CANIF_SET_RX_ONLINE,109,4176
	CANIF_SET_TX_OFFLINE,113,4273
	CANIF_SET_TX_ONLINE,117,4370
	CANIF_SET_ONLINE,121,4465
	CANIF_SET_TX_OFFLINE_ACTIVE127,4657
} CanIf_ChannelSetModeType;128,4686
  CANIF_GET_OFFLINE 133,4803
  CANIF_GET_RX_ONLINE,136,4926
  CANIF_GET_TX_ONLINE,139,5047
  CANIF_GET_ONLINE,141,5133
  CANIF_GET_OFFLINE_ACTIVE,145,5347
  CANIF_GET_OFFLINE_ACTIVE_RX_ONLINE149,5574
} CanIf_ChannelGetModeType;151,5612
	CANIF_NO_NOTIFICATION 156,5732
	CANIF_TX_RX_NOTIFICATION159,5845
} CanIf_NotifStatusType;161,5872
  CANIF_TRCV_MODE_NORMAL 165,5945
  CANIF_TRCV_MODE_STANDBY,167,6009
  CANIF_TRCV_MODE_SLEEP169,6068
} CanIf_TransceiverModeType;170,6092
	CANIF_TRCV_WU_ERROR 176,6278
	CANIF_TRCV_WU_NOT_SUPPORTED,179,6389
	CANIF_TRCV_WU_BY_BUS,182,6513
	CANIF_TRCV_WU_INTERNALLY,185,6639
	CANIF_TRCV_WU_RESET,188,6751
	CANIF_TRCV_WU_POWER_ON191,6874
} CanIf_TrcvWakeupReasonType;192,6898
	CANIF_TRCV_WU_ENABLE 197,7031
	CANIF_TRCV_WU_DISABLE,200,7144
	CANIF_TRCV_WU_CLEAR202,7234
} CanIf_TrcvWakeupModeType;203,7255

uTenux/autosar/diag/Dem/Dem.h,23
#define DEM_H_44,2097

uTenux/autosar/diag/Dem/Dem_IntErrId.h,32
#define DEM_INTERRID_H_44,2106

uTenux/autosar/diag/Det/Det.c,30
void Det_ReportError(46,2126

uTenux/autosar/diag/Det/Det.h,349
#define DET_H_44,2097
#define DET_MODULE_ID 45,2112
#define DET_VENDOR_ID 46,2159
#define DET_SW_MAJOR_VERSION 49,2224
#define DET_SW_MINOR_VERSION 50,2259
#define DET_SW_PATCH_VERSION 51,2294
#define DET_AR_MAJOR_VERSION 54,2375
#define DET_AR_MINOR_VERSION 55,2410
#define DET_AR_PATCH_VERSION 56,2445
#define Det_GetVersionInfo(62,2631

uTenux/autosar/ecual/EcuM/EcuM.h,24
#define ECUM_H_44,2098

uTenux/autosar/ecual/EcuM/EcuM_Cbk.h,28
#define ECUM_CBK_H_44,2102

uTenux/autosar/ecual/EcuM/EcuM_Types.h,76
#define ECUM_TYPES_H_44,2104
typedef uint32 EcuM_WakeupSourceType;47,2150

uTenux/autosar/include/ComStack_Types.h,1176
#define COMSTACK_TYPES_H_45,2124
#define ECUC_SW_MAJOR_VERSION 47,2151
#define ECUC_SW_MINOR_VERSION 48,2185
#define ECUC_SW_PATCH_VERSION 49,2219
typedef uint16 PduIdType;68,2951
typedef uint16 PduLengthType;69,2977
	uint8 *SduDataPtr;SduDataPtr71,3024
	PduLengthType SduLength;72,3061
} PduInfoType;73,3108
	TP_DATACONF,76,3139
	TP_DATARETRY,77,3153
	TP_CONFPENDING,78,3168
	TP_NORETRY,79,3185
} TpDataStateType;80,3198
	TpDataStateType TpDataState;83,3235
	PduLengthType TxTpDataCnt;84,3265
} RetryInfoType;85,3293
	BUFREQ_OK=88,3326
	BUFREQ_NOT_OK,89,3340
	BUFREQ_BUSY,90,3356
	BUFREQ_OVFL91,3370
} BufReq_ReturnType;92,3383
typedef uint8 NotifResultType;98,3522
#define NTFRSLT_OK	100,3554
#define NTFRSLT_E_NOT_OK	101,3583
#define NTFRSLT_E_CANCELATION_NOT_OK	102,3616
#define NTFRSLT_E_WRONG_SN 103,3658
#define NTFRSLT_E_NO_BUFFER 104,3694
typedef uint8 BusTrcvErrorType;109,3750
#define BUSTRCV_NO_ERROR	112,3784
#define BUSBUSTRCV_E_ERROR	113,3814
#define COMSTACKTYPE_AR_MINOR_VERSION	116,3848
#define COMSTACKTYPE_AR_MAJOR_VERSION	117,3889
#define COMSTACKTYPE_AR_PATCH_VERSION	118,3930
typedef uint8 NetworkHandleType;120,3972

uTenux/autosar/include/Modules.h,1899
#define MODULES_H_45,2102
#define MODULE_ID_OS 49,2146
#define MODULE_ID_ECUM 51,2184
#define MODULE_ID_FIM 52,2236
#define MODULE_ID_COMM 53,2298
#define MODULE_ID_WDGM 54,2354
#define MODULE_ID_DET 56,2406
#define MODULE_ID_NVM 58,2466
#define MODULE_ID_FEE 59,2514
#define MODULE_ID_MEMIF 60,2571
#define MODULE_ID_NM 61,2634
#define MODULE_ID_CANNM 63,2696
#define MODULE_ID_FRNM 64,2753
#define MODULE_ID_CANTP 65,2814
#define MODULE_ID_FRTP 66,2868
#define MODULE_ID_J1939TP 67,2929
#define MODULE_ID_EA 68,3000
#define MODULE_ID_WDGIF 70,3054
#define MODULE_ID_COM 72,3108
#define MODULE_ID_PDUR 73,3154
#define MODULE_ID_IPDUM 74,3199
#define MODULE_ID_DCM 75,3250
#define MODULE_ID_DEM 76,3317
#define MODULE_ID_SOAD 77,3376
#define MODULE_ID_CANIF 79,3426
#define MODULE_ID_FRIF 80,3474
#define MODULE_ID_LINIF 81,3526
#define MODULE_ID_LINNM 82,3574
#define MODULE_ID_CANTRCV 84,3632
#define MODULE_ID_FRTRCV 85,3688
#define MODULE_ID_CAN 87,3749
#define MODULE_ID_FR 88,3794
#define MODULE_ID_LIN 89,3843
#define MODULE_ID_SPI 90,3888
#define MODULE_ID_EEP 92,3942
#define MODULE_ID_FLS 93,3990
#define MODULE_ID_RAMTST 94,4037
#define MODULE_ID_GPT 96,4081
#define MODULE_ID_MCU 97,4126
#define MODULE_ID_WDG 98,4171
#define MODULE_ID_DIO 100,4222
#define MODULE_ID_PWM 101,4267
#define MODULE_ID_ICU 102,4312
#define MODULE_ID_ADC 103,4357
#define MODULE_ID_PORT 104,4402
#define MODULE_ID_SCHM 106,4449
#define MODULE_ID_CANSM 108,4505
#define MODULE_ID_LINSM 109,4557
#define MODULE_ID_FRSM 110,4609
#define MODULE_ID_CRC 112,4666
#define MODULE_ID_C2CAN 114,4714
#define MODULE_ID_C2COM 115,4752
#define MODULE_ID_C2DIAG 116,4799
#define MODULE_ID_C2FW 117,4844
#define MODULE_ID_C2FR 118,4891
#define MODULE_ID_C2LIN 119,4933
#define MODULE_ID_C2MMGT 120,4971
#define MODULE_ID_IO 122,5022
#define MODULE_ID_CPLX 123,5080

uTenux/autosar/include/Std_Types.h,743
#define _STD_TYPES_H_45,2120
#define FALSE	52,2259
#define TRUE	55,2305
#define	NULL	60,2401
#define MIN(64,2436
#define MAX(67,2504
	uint16 vendorID;72,2599
	uint16 moduleID;73,2617
	uint8  instanceID;74,2635
	uint8 sw_major_version;76,2656
	uint8 sw_minor_version;77,2707
	uint8 sw_patch_version;78,2758
	uint8 ar_major_version;80,2810
	uint8 ar_minor_version;81,2868
	uint8 ar_patch_version;82,2926
} Std_VersionInfoType;83,2984
#define STD_GET_VERSION 86,3069
#define STD_GET_VERSION_INFO(91,3260
typedef INT Std_ReturnType;104,3808
#define E_NOT_OK 107,3945
#define STD_HIGH	109,3990
#define STD_LOW	110,4013
#define STD_ACTIVE	112,4037
#define STD_IDLE	113,4062
#define STD_ON	115,4086
#define STD_OFF	116,4108

uTenux/autosar/include/sysdepend/app_mc9s12/Platform_Types0.h,896
#define _PLATFORM_TYPES0_H_44,2110
#define CPU_TYPE 46,2139
#define CPU_BIT_ORDER 47,2179
#define CPU_BYTE_ORDER 48,2218
typedef unsigned int        boolean;50,2263
typedef signed char         sint8;51,2300
typedef unsigned char       uint8;52,2343
typedef char				char_t;53,2378
typedef signed short        sint16;54,2402
typedef unsigned short      uint16;55,2445
typedef signed long         sint32;56,2488
typedef unsigned long       uint32;57,2531
typedef unsigned long long  uint64;58,2567
typedef unsigned int        uint8_least;59,2660
typedef unsigned int        uint16_least;60,2703
typedef unsigned long       uint32_least;61,2746
typedef signed int          sint8_least;62,2789
typedef signed int          sint16_least;63,2832
typedef signed long         sint32_least;64,2875
typedef float               float32;65,2918
typedef double              float64;66,2956

uTenux/autosar/include/sysdepend/Platform_Types.h,240
#define _PLATFORM_TYPES_H_45,2125
#define CPU_TYPE_16	47,2153
#define CPU_TYPE_32	48,2178
#define CPU_TYPE_64	49,2203
#define MSB_FIRST 51,2229
#define MSB_LAST 52,2249
#define HIGH_BYTE_FIRST 54,2270
#define HIGH_BYTE_LAST 55,2296

uTenux/autosar/mcal/config/Can/sysdepend/app_mc9s12/chip_mc9s12dp512/Can_Cfg.h,791
#define CAN_CFG_H_44,2102
#define CAN_DEV_ERROR_DETECT 47,2174
#define CAN_VERSION_INFO_API 48,2211
#define CAN_HW_TRANSMIT_CANCELLATION 49,2248
#define CAN_IDENTICAL_ID_CANCELLATION 50,2295
#define CAN_MULTIPLEXED_TRANSMISSION 51,2342
#define CanMainFunctionBusoffPeriod 54,2407
#define CanMainFunctionModePeriod 55,2447
#define CanMainFunctionReadPeriod 56,2487
#define CanMainFunctionWakeupPeriod 57,2527
#define CanMainFunctionWritePeriod 58,2567
#define CAN_TIMEOUT_DURATION 59,2607
#define cfgCAN_EXTEND 60,2647
	CAN0_HTH,63,2701
	CAN1_HTH,64,2712
	NUM_OF_HTHS65,2723
} Can_HTHType;66,2736
	CAN0_HRH,69,2767
	CAN1_HRH,70,2778
	NUM_OF_HRHS71,2789
} Can_HRHType;72,2802
#define CAN_CTRL_CONFIG_CNT	75,2853
IMPORT EXPORT const Can_ConfigType Can_ConfigData;76,2884

uTenux/autosar/mcal/config/Can/sysdepend/app_mc9s12/chip_mc9s12dp512/Can_PBCfg.c,441
LOCAL const Can_FilterMaskType  Can_FilterMaskCfgData[Can_FilterMaskCfgData47,2122
LOCAL const Can_HardwareObjectType Can0_HOHCfgDate[Can0_HOHCfgDate55,2304
LOCAL const Can_HardwareObjectType Can1_HOHCfgDate[Can1_HOHCfgDate79,2810
LOCAL const Can_ControllerConfigType   Can_ControllerCfgData[Can_ControllerCfgData102,3315
LOCAL const Can_ConfigSetType Can_ConfigSetData 132,4016
EXPORT const Can_ConfigType Can_ConfigData 136,4100

uTenux/autosar/mcal/driver/Can/Can.c,630
IMPORT Can_GlobalType Can_Global;51,2268
EXPORT void Can_Init(59,2762
EXPORT void Can_GetVersionInfo(118,4293
EXPORT void Can_InitController(124,4411
EXPORT Can_ReturnType Can_SetControllerMode(160,5338
EXPORT void Can_DisableControllerInterrupts(176,5847
EXPORT void Can_EnableControllerInterrupts(193,6312
EXPORT Can_ReturnType Can_CheckWakeup(205,6618
EXPORT Can_ReturnType Can_Write(216,6871
EXPORT void Can_MainFunction_Write(243,7562
EXPORT void Can_MainFunction_Read(253,7791
EXPORT void Can_MainFunction_BusOff(263,8018
EXPORT void Can_MainFunction_WakeUp(273,8249
EXPORT void Can_MainFunction_Mode(283,8480

uTenux/autosar/mcal/driver/Can/Can.h,1917
#define _CAN_H_H44,2114
#define CAN_VENDOR_ID	45,2131
#define CAN_MODULE_ID	46,2161
#define CAN_AR_MAJOR_VERSION 47,2203
#define CAN_AR_MINOR_VERSION 48,2235
#define CAN_AR_PATCH_VERSION	49,2267
#define CAN_SW_MAJOR_VERSION	51,2299
#define CAN_SW_MINOR_VERSION 52,2330
#define CAN_SW_PATCH_VERSION	53,2362
  CanIf_ControllerModeType state;63,2739
  UINT		lock_cnt;64,2773
  Can_StatisticsType stats;67,2811
  PduIdType swPduHandle;70,2898
} Can_UnitType;71,2923
typedef struct Can_ObjectHOHMapStruct74,2983
  Can_ControllerIdType CanControllerRef;76,3023
  const Can_HardwareObjectType* CanHOHRef;77,3094
} Can_ObjectHOHMapType;78,3164
	Can_DriverStateType driverState;81,3205
	const Can_ConfigType* config;82,3239
	Can_UnitType canUnit[canUnit83,3270
	UINT  configured;88,3444
	uint8   channelMap[channelMap90,3517
	Can_ObjectHOHMapType CanHTHMap[CanHTHMap94,3710
}Can_GlobalType;Can_GlobalType95,3756
#define CAN_E_PARAM_POINTER 99,3852
#define CAN_E_PARAM_HANDLE 100,3889
#define CAN_E_PARAM_DLC 101,3926
#define CAN_E_PARAM_CONTROLLER 102,3960
#define CAN_E_UNINIT 104,4043
#define CAN_E_TRANSITION 106,4119
#define CAN_E_DATALOST 108,4157
#define CAN_INIT_SERVICE_ID 111,4247
#define CAN_MAINFUNCTION_WRITE_SERVICE_ID 112,4304
#define CAN_INITCONTROLLER_SERVICE_ID 113,4361
#define CAN_SETCONTROLLERMODE_SERVICE_ID 114,4418
#define CAN_DISABLECONTROLLERINTERRUPTS_SERVICE_ID 115,4475
#define CAN_ENABLECONTROLLERINTERRUPTS_SERVICE_ID 116,4532
#define CAN_WRITE_SERVICE_ID 117,4589
#define CAN_GETVERSIONINFO_SERVICE_ID 118,4646
#define CAN_MAINFUNCTION_READ_SERVICE_ID 119,4703
#define CAN_MAINFUNCTION_BUSOFF_SERVICE_ID 120,4760
#define CAN_MAINFUNCTION_WAKEUP_SERVICE_ID 121,4817
#define CAN_CBK_CHECKWAKEUP_SERVICE_ID 122,4874
#define CAN_MAINFUNCTION_MODE_SERVICE_ID 123,4931
#define CAN_GET_CONTROLLER_CONFIG(125,5052
#define CAN_GET_PRIVATE_DATA(128,5178

uTenux/autosar/mcal/driver/Can/Can_Types.h,1865
#define CAN_TYPES_H_44,2103
    CAN_UNINIT 50,2279
    CAN_READY51,2299
} Can_DriverStateType;52,2313
typedef uint32 Can_IdType;57,2433
typedef uint16 Can_HwHandleType;65,2651
typedef struct Can_PduType_s 67,2685
	Can_IdType 	id;69,2749
	uint8		length;71,2794
	uint8 		*sdu;sdu73,2827
	PduIdType   swPduHandle;75,2903
} Can_PduType;76,2929
	CAN_T_START,79,2960
	CAN_T_STOP,80,2974
	CAN_T_SLEEP,81,2987
	CAN_T_WAKEUP82,3001
} Can_StateTransitionType;83,3015
	uint32 txSuccessCnt;86,3060
	uint32 rxSuccessCnt;87,3082
	uint32 txErrorCnt;88,3104
	uint32 rxErrorCnt;89,3124
	uint32 boffCnt;90,3144
	uint32 fifoOverflow;91,3161
	uint32 fifoWarning;92,3183
} Can_StatisticsType;93,3204
	CAN_OK,96,3242
	CAN_NOT_OK,97,3251
	CAN_BUSY98,3264
} Can_ReturnType;99,3274
	CAN_PROCESS_TYPE_INTERRUPT,103,3308
	CAN_PROCESS_TYPE_POLLING104,3337
}Can_ProcessType;Can_ProcessType105,3363
	CAN_HANDLE_BASIC,109,3456
	CAN_HANDLE_FULL111,3549
}Can_HandleType;Can_HandleType112,3566
	CAN_ID_TYPE_EXTENDED 116,3656
	CAN_ID_TYPE_EXTENDED = 0x1,x1116,3656
	CAN_ID_TYPE_STANDARD 118,3743
	CAN_ID_TYPE_STANDARD = 0x2,x2118,3743
	CAN_ID_TYPE_MIXED 120,3832
	CAN_ID_TYPE_MIXED    = 0x3x3120,3832
}Can_IdTypeType;Can_IdTypeType121,3860
	CAN_OBJECT_TYPE_RECEIVE,124,3893
	CAN_OBJECT_TYPE_TRANSMIT125,3919
} Can_ObjectTypeType;126,3945
     volatile uint32 R;129,4016
    	 volatile uint32:uint32131,4054
         volatile uint32 BIT1ERR:BIT1ERR132,4080
         volatile uint32 BIT0ERR:BIT0ERR133,4116
         volatile uint32 ACKERR:ACKERR134,4152
         volatile uint32 CRCERR:CRCERR135,4187
         volatile uint32 FRMERR:FRMERR136,4222
         volatile uint32 STFERR:STFERR137,4257
         volatile uint32 TXWRN:TXWRN138,4292
         volatile uint32 RXWRN:RXWRN139,4326
     } B;140,4360
 } Can_ErrorType;141,4370

uTenux/autosar/mcal/driver/Can/sysdepend/app_mc9s12/chip_mc9s12dp512/Can_Hw.c,5213
EXPORT Can_GlobalType Can_Global 50,2262
#define BM_INITRQ	66,2621
#define BM_SLPRQ	67,2644
#define BM_WUPE 68,2666
#define BM_INITAK	71,2710
#define BM_SLPAK	72,2733
#define BM_WUPM 73,2755
#define BM_LISTEN	74,2777
#define BM_LOOPB	75,2800
#define BM_CLKSRC	76,2822
#define BM_CANE	77,2845
#define BM_WUPI	81,2910
#define BM_CSCI	82,2932
#define BM_RSTAT1	83,2954
#define BM_RSTAT0	84,2977
#define BM_TSTAT1	85,3000
#define BM_TSTAT0	86,3023
#define BM_OVRI 87,3046
#define BM_RXF	88,3068
#define BM_TX2	92,3133
#define BM_TX1	93,3154
#define BM_TX0	94,3175
	volatile uint8   idr0;97,3213
	volatile uint8   idr1;98,3262
	volatile uint8   idr2;99,3286
	volatile uint8   idr3;100,3310
	volatile uint8   ds0;101,3334
	volatile uint8   ds1;102,3384
	volatile uint8   ds2;103,3407
	volatile uint8   ds3;104,3430
	volatile uint8   ds4;105,3453
	volatile uint8   ds5;106,3476
	volatile uint8   ds6;107,3499
	volatile uint8   ds7;108,3522
	volatile uint8   dlr;109,3545
	volatile uint8   tbpr;110,3593
	volatile uint8   tsr_hb;111,3654
	volatile uint8   tsr_lb;112,3715
} RxTxBuf_t;113,3775
	volatile uint8 R[R122,4005
		volatile uint8 id28to21;124,4040
		volatile uint8 id20to18:id20to18125,4067
		volatile uint8 SRR:SRR126,4096
		volatile uint8 IDE:IDE127,4120
		volatile uint8 id17to15:id17to15128,4144
		volatile uint8 id14to7;129,4173
		volatile uint8 id6to0:id6to0130,4199
		volatile uint8 RTR:RTR131,4226
    } Bit;132,4250
} IdrType;133,4261
	volatile uint8   CTL0;137,4290
	volatile uint8   CTL1;138,4341
	volatile uint8   BTR0;139,4392
	volatile uint8   BTR1;140,4446
	volatile uint8   RFLG;141,4500
	volatile uint8   RIER;142,4555
	volatile uint8   TFLG;143,4610
	volatile uint8   TIER;144,4663
	volatile uint8   TARQ;145,4719
	volatile uint8   TAAK;146,4777
	volatile uint8   TBSEL;147,4839
	volatile uint8   IDAC;148,4898
	volatile uint8   NOTUSED1;149,4952
	volatile uint8   NOTUSED2;150,4980
	volatile uint8   RXERR;151,5008
	volatile uint8   TXERR;152,5063
	volatile uint8   IDAR0;153,5119
	volatile uint8   IDAR1;154,5172
	volatile uint8   IDAR2;155,5225
	volatile uint8   IDAR3;156,5278
	volatile uint8   IDMR0;157,5331
	volatile uint8   IDMR1;158,5383
	volatile uint8   IDMR2;159,5435
	volatile uint8   IDMR3;160,5487
	volatile uint8   IDAR4;161,5539
	volatile uint8   IDAR5;162,5592
	volatile uint8   IDAR6;163,5645
	volatile uint8   IDAR7;164,5698
	volatile uint8   IDMR4;165,5751
	volatile uint8   IDMR5;166,5803
	volatile uint8   IDMR6;167,5855
	volatile uint8   IDMR7;168,5907
	volatile RxTxBuf_t   RXFG;169,5959
	volatile RxTxBuf_t   TXFG;170,6010
} CAN_HW_t;171,6062
#define Can_Hw_GetController(173,6139
#define VALIDATE_DEM_NO_RV(177,6254
#define VALIDATE_DEM_NO_RV(183,6530
#define VALIDATE(187,6616
#define VALIDATE_NO_RV(192,6838
#define VALIDATE(198,7066
#define VALIDATE_NO_RV(199,7100
LOCAL void Can_Hw_AbortTx(203,7267
LOCAL const Can_HardwareObjectType * Can_FindHoh(237,8042
LOCAL IdrType Can_Hw_ConstructIdBytes(266,8978
LOCAL uint32 McuE_GetSystemClock(292,9667
EXPORT void Can_Hw_Init(298,9827
EXPORT Std_ReturnType Can_Hw_InitController(304,9926
EXPORT Can_ReturnType Can_Hw_SetControllerMode(384,13005
EXPORT void Can_Hw_DisableControllerInterrupts(431,14542
EXPORT void Can_Hw_EnableControllerInterrupts(462,15233
EXPORT Can_ReturnType Can_Hw_Write(504,16320
LOCAL void Can_Hw_WakeIsr(567,18108
LOCAL void Can_Hw_ErrIsr(580,18358
LOCAL void Can_Hw_RxIsr(625,19428
LOCAL void Can_Hw_TxIsr(672,21065
#define ISR_Vcan4tx 696,21883
#define ISR_Vcan4rx 697,21917
#define ISR_Vcan4err 698,21951
#define ISR_Vcan4wkup 699,21985
#define ISR_Vcan3tx 700,22019
#define ISR_Vcan3rx 701,22053
#define ISR_Vcan3err 702,22087
#define ISR_Vcan3wkup 703,22121
#define ISR_Vcan2tx 704,22155
#define ISR_Vcan2rx 705,22189
#define ISR_Vcan2err 706,22223
#define ISR_Vcan2wkup 707,22257
#define ISR_Vcan1tx 708,22291
#define ISR_Vcan1rx 709,22325
#define ISR_Vcan1err 710,22359
#define ISR_Vcan1wkup 711,22393
#define ISR_Vcan0tx 712,22427
#define ISR_Vcan0rx 713,22461
#define ISR_Vcan0err 714,22495
#define ISR_Vcan0wkup 715,22529
interrupt ISR_Vcan0rx void Can_0_RxIsr(717,22564
interrupt ISR_Vcan1rx void Can_1_RxIsr(718,22642
interrupt ISR_Vcan2rx void Can_2_RxIsr(719,22720
interrupt ISR_Vcan3rx void Can_3_RxIsr(720,22798
interrupt ISR_Vcan4rx void Can_4_RxIsr(721,22876
interrupt ISR_Vcan0tx void Can_0_TxIsr(723,22955
interrupt ISR_Vcan1tx void Can_1_TxIsr(724,23033
interrupt ISR_Vcan2tx void Can_2_TxIsr(725,23111
interrupt ISR_Vcan3tx void Can_3_TxIsr(726,23189
interrupt ISR_Vcan4tx void Can_4_TxIsr(727,23267
interrupt ISR_Vcan0err void Can_0_ErrIsr(729,23346
interrupt ISR_Vcan1err void Can_1_ErrIsr(730,23427
interrupt ISR_Vcan2err void Can_2_ErrIsr(731,23508
interrupt ISR_Vcan3err void Can_3_ErrIsr(732,23589
interrupt ISR_Vcan4err void Can_4_ErrIsr(733,23670
interrupt ISR_Vcan0wkup void Can_0_WakeIsr(735,23752
interrupt ISR_Vcan1wkup void Can_1_WakeIsr(736,23836
interrupt ISR_Vcan2wkup void Can_2_WakeIsr(737,23920
interrupt ISR_Vcan3wkup void Can_3_WakeIsr(738,24004
interrupt ISR_Vcan4wkup void Can_4_WakeIsr(739,24088

uTenux/autosar/mcal/driver/Can/sysdepend/app_mc9s12/chip_mc9s12dp512/Can_Hw.h,3055
#define CAN_HW_H_44,2100
	CAN_CTRL_0 47,2156
	CAN_CTRL_1 48,2173
	CAN_CTRL_2 49,2190
	CAN_CTRL_3 50,2207
	CAN_CTRL_4 51,2224
	CAN_CONTROLLER_CNT 52,2241
}Can_ControllerIdType;Can_ControllerIdType53,2265
  CAN_IDAM_2_32BIT 57,2331
  CAN_IDAM_4_16BIT 58,2355
  CAN_IDAM_8_8BIT 59,2379
  CAN_IDAM_FILTER_CLOSED 60,2403
} Can_IDAMType;61,2433
	uint8 idmr[idmr65,2467
	uint8 idar[idar66,2568
	Can_IDAMType idam;67,2620
} Can_FilterMaskType;68,2640
typedef struct Can_HardwareObjectStruct 70,2663
	Can_HandleType CanHandleType;72,2777
	Can_IdTypeType CanIdType;76,2946
	uint32 CanIdValue;80,3079
	uint16 CanObjectId;86,3370
	Can_ObjectTypeType CanObjectType;89,3472
	Can_FilterMaskType *CanFilterMaskRef;CanFilterMaskRef93,3613
	uint32 Can_MbMask;97,3796
	boolean Can_EOL;100,3889
} Can_HardwareObjectType;101,3907
	Can_ControllerIdType  CanControllerId;113,4368
	Can_ProcessType CanRxProcessing;116,4515
	Can_ProcessType CanTxProcessing;119,4661
	Can_ProcessType CanWakeupProcessing;122,4797
	Can_ProcessType CanBusOffProcessing;123,4835
	uint16          CanControllerBaudRate;134,5380
	uint16          CanControllerPropSeg;136,5478
	uint16          CanControllerSeg1;138,5574
	uint16          CanControllerSeg2;140,5666
	const Can_HardwareObjectType  *Can_Hoh;Can_Hoh145,5896
	boolean Can_Loopback;146,5937
}Can_ControllerConfigType;Can_ControllerConfigType147,5960
	const Can_ControllerConfigType *CanController;CanController150,6005
} Can_ConfigSetType;151,6053
	const Can_ConfigSetType	 *CanConfigSet;CanConfigSet163,6500
}Can_ConfigType;Can_ConfigType164,6541
#define CAN_REG_BASE	167,6636
#define CAN_REG_OFFSET 168,6664
#define CAN_CTL0 169,6691
#define CAN_CTL1 170,6745
#define CAN_BTR0 171,6799
#define CAN_BTR1 172,6856
#define CAN_RFLG 173,6913
#define CAN_RIER 174,6971
#define CAN_TFLG 175,7029
#define CAN_TIER 176,7085
#define CAN_TARQ 177,7144
#define CAN_TAAK 178,7205
#define CAN_TBSEL 179,7270
#define CAN_IDAC 180,7331
#define CAN_RESERVED1	181,7388
#define CAN_RESERVED2	182,7413
#define CAN_RXERR 183,7438
#define CAN_TXERR 184,7495
#define CAN_IDAR0 185,7553
#define CAN_IDAR1 186,7608
#define CAN_IDAR2 187,7663
#define CAN_IDAR3 188,7718
#define CAN_IDMR0 189,7773
#define CAN_IDMR1 190,7827
#define CAN_IDMR2 191,7881
#define CAN_IDMR3 192,7935
#define CAN_IDAR4 193,7989
#define CAN_IDAR5 194,8044
#define CAN_IDAR6 195,8099
#define CAN_IDAR7 196,8154
#define CAN_IDMR4 197,8209
#define CAN_IDMR5 198,8263
#define CAN_IDMR6 199,8317
#define CAN_IDMR7 200,8371
#define CAN_RXFG 201,8425
#define CAN_TXFG 203,8503
#define CAN_IDR0	206,8626
#define CAN_IDR1	207,8674
#define CAN_IDR2	208,8722
#define CAN_IDR3	209,8770
#define CAN_DSR0	210,8818
#define CAN_DSR1	211,8868
#define CAN_DSR2	212,8918
#define CAN_DSR3	213,8968
#define CAN_DSR4	214,9018
#define CAN_DSR5	215,9068
#define CAN_DSR6	216,9118
#define CAN_DSR7	217,9169
#define CAN_DLCR	218,9220
#define CAN_TBPR	219,9268
#define CAN_TSRH 220,9329
#define CAN_TSRL 221,9394

uTenux/bin/app_mc9s12/chip_mc9s12dp512/Sources/datapage.c,1984
#define PPAGE_ADDR 32,1197
#define __PPAGE__34,1299
#define PPAGE_ADDR 38,1460
#define __PPAGE__40,1562
#define __DPAGE__49,1769
#define __EPAGE__50,1787
#define __PPAGE__51,1805
#define EPAGE_LOW_BOUND 56,1896
#define EPAGE_HIGH_BOUND 57,1929
#define DPAGE_LOW_BOUND 59,1963
#define DPAGE_HIGH_BOUND 60,1997
#define PPAGE_LOW_BOUND 62,2032
#define PPAGE_HIGH_BOUND 63,2079
#define REGISTER_BASE 65,2114
#define DPAGE_ADDR 67,2165
#define EPAGE_ADDR 70,2239
#define PPAGE_ADDR 73,2313
#define USE_SEVERAL_PAGES 101,3824
#define USE_SEVERAL_PAGES 104,4029
#define USE_SEVERAL_PAGES 107,4064
#define PAGE_ADDR 110,4150
#define PAGE_ADDR 112,4204
#define PAGE_ADDR 114,4258
static void NEAR _GET_PAGE_REG(154,5332
static void NEAR _GET_PAGE_REG(211,6854
static void NEAR _GET_PAGE_REG(253,8078
void NEAR _SET_PAGE(299,9596
void NEAR _LOAD_FAR_8(339,10715
void NEAR _LOAD_FAR_16(392,12565
void NEAR _LOAD_FAR_24(444,14427
void NEAR _LOAD_FAR_32(502,16622
void NEAR _STORE_FAR_8(557,18561
void NEAR _STORE_FAR_16(611,20439
void NEAR _STORE_FAR_24(666,22314
void NEAR _STORE_FAR_32(725,24470
void NEAR _FAR_COPY_RC(811,27408
void NEAR _FAR_COPY(888,30824
#define __HCS12XE_RAMHM_SET__1102,41552
void NEAR _CONV_GLOBAL_TO_LOGICAL(1132,42337
#define _REUSE_CONV_GLOBAL_TO_LOGICAL 1270,46324
void NEAR _CONV_GLOBAL_TO_NEAR(1276,46416
void NEAR _CONV_NEAR_TO_GLOBAL(1390,50089
void NEAR _CONV_STACK_NEAR_TO_GLOBAL(1513,53588
void NEAR _CONV_LOGICAL_TO_GLOBAL(1575,55248
void NEAR _FAR_COPY_GLOBAL_GLOBAL_RC(1730,60416
void NEAR _SET_PAGE_REG_HCS12X(1760,61106
void NEAR _FAR_COPY_GLOBAL_LOGICAL_RC(1796,61982
void NEAR _FAR_COPY_LOGICAL_GLOBAL_RC(1831,63121
void NEAR _FAR_COPY_LOGICAL_LOGICAL_RC(1865,64167
void NEAR _FAR_COPY_NEAR_GLOBAL_RC(1881,64437
void NEAR _FAR_COPY_NEAR_LOGICAL_RC(1895,64646
void NEAR _FAR_COPY_GLOBAL_NEAR_RC(1911,64910
void NEAR _FAR_COPY_LOGICAL_NEAR_RC(1925,65235
void NEAR _FAR_COPY_LOGICAL_GLOBAL(1947,65693

uTenux/bin/app_mc9s12/chip_mc9s12dp512/Sources/derivative.h,0

uTenux/bin/app_mc9s12/chip_mc9s12dp512/Sources/hidef.h,1112
#define _H_HIDEF_10,349
#define __MEDIUM__22,519
#define HALT 34,749
#define HALTX(35,802
#define HALT 37,895
#define HALTX(38,947
#define HALT_AND_QUIT 41,1058
#define EnableInterrupts 42,1096
#define DisableInterrupts 43,1136
#define __XGFUN_MANG2(44,1176
#define __XGFUN_MANG(45,1273
#define HALT 49,1466
#define HALTX(50,1507
#define HALT_AND_QUIT 51,1636
#define EnableInterrupts 52,1674
#define DisableInterrupts 53,1745
#undef FAR 55,1817
#undef NEAR 56,1838
#undef _FAR 57,1859
#undef _NEAR 58,1880
#define FAR 59,1901
#define NEAR 60,1922
#define _FAR 61,1943
#define _NEAR 62,1964
#define __XGFUN_MANG(64,1986
#define __GPAGE_SEG 78,2962
#define _COPCTL_ADR 88,3460
#define _COP_RST_ADR 89,3493
#define _COPCTL_ADR 91,3545
#define _COP_RST_ADR 92,3571
#define _ENABLE_COP(96,3638
#define _ENABLE_COP_X(97,3784
#define _DISABLE_COP(98,3849
#define _FEED_COP(99,3927
  #define far103,4128
  #define near104,4142
#define INIT_SP_FROM_STARTUP_DESC(111,4267
#define __PIC_JSR(127,4709
#define __PIC_JMP(128,4746
#define __PIC_JSR(130,4789
#define __PIC_JMP(131,4822

uTenux/bin/app_mc9s12/chip_mc9s12dp512/Sources/main.c,17
void main(6,126

uTenux/bin/app_mc9s12/chip_mc9s12dp512/Sources/Start12.c,1075
#define __NO_FLAGS_OFFSET 14,752
#define __NO_MAIN_OFFSET 15,852
#define __NO_STACKOFFSET_OFFSET 16,951
#define __EXTERN_C 62,4034
#define __EXTERN_C64,4071
struct _tagStartup _startupData;73,4402
#define WINDEF 95,5357
#define __ENABLE_PPAGE__ 97,5475
#define __ENABLE_PPAGE__ 99,5511
#define __ENABLE_DPAGE__ 102,5570
#define __ENABLE_DPAGE__ 104,5606
#define __ENABLE_EPAGE__ 107,5665
#define __ENABLE_EPAGE__ 109,5701
#define ___INITRM 116,5932
#define ___INITRG 117,5992
#define ___INITEE 118,6052
#define __FEED_COP_IN_HLI(122,6147
#define __FEED_COP_IN_HLI(124,6256
static void __far Init(129,6459
static void __far Fini(331,16581
__EXTERN_C void __interrupt 0 _Startup(395,19261
#define __DO_SET_MMCTL1__430,20686
#define _MMCTL1_ADR 439,21088
#define _MMCTL1_BIT_TGMRAMON 440,21121
#define _MMCTL1_BIT_EEEIFRON 441,21222
#define _MMCTL1_BIT_PGMIFRON 442,21323
#define _MMCTL1_BIT_RAMHM 443,21424
#define _MMCTL1_BIT_EROMON 444,21525
#define _MMCTL1_BIT_ROMHM 445,21626
#define _MMCTL1_BIT_ROMON 446,21727
#define _MMCTL1_SET(448,21829

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/Exceptions.c,834
__declspec 26,1053
void EXCEP_MachineCheckHandler(35,1356
void EXCEP_DataStorageHandler(39,1407
void EXCEP_InstructionStorageHandler(43,1457
void EXCEP_ExternalInputHandler(47,1514
void EXCEP_AlignmentHandler(51,1566
void EXCEP_ProgramHandler(55,1614
void EXCEP_FloatingPointUnavailableHandler(59,1660
void EXCEP_AuxiliaryProcessorHandler(63,1723
void EXCEP_FixedIntervalTimerHandler(67,1780
void EXCEP_WatchDogTimerHandler(71,1837
void EXCEP_DataTlbErrorHandler(75,1889
void EXCEP_InstructionTlbErrorHandler(79,1940
void EXCEP_DebugHandler(83,1998
void EXCEP_SPE_APU_UnavailableHandler(87,2042
void EXCEP_SPEFloatingPointDataHandler(91,2100
void EXCEP_SPEFloatingPointRoundHandler(95,2159
void EXCEP_SystemCallHandler(99,2219
void EXCEP_DecrementerHandler(103,2268
__asm void EXCEP_InitExceptionHandlers(110,2356

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/Exceptions.h,49
#define _EXCEPTIONS_H_12,250
__declspec 27,665

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/IntcInterrupts.c,270
#define INTC_NESTED_INTERRUPT 17,676
#define MAKE_HLI_ADDRESS(33,1434
MAKE_HLI_ADDRESS(36,1631
#define INTC_INTERRUPTS_REQUEST_VECTOR_TABLE_SIZE 48,2199
__declspec(81,3302
void INTC_InstallINTCInterruptHandler(190,7166
__asm void INTC_InitINTCInterrupts(203,7707

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/IntcInterrupts.h,108
#define _INTCINTERRUPTS_H_12,297
typedef void(*INTCInterruptFn)INTCInterruptFn19,622
__declspec 54,1960

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/main.c,15
int main(6,33

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/MPC55xx_init.c,469
#define INIT_DERIVATIVE_INTERNAL_SETUP 20,640
#define INIT_EXTERNAL_BUS_INTERFACE_SETUP 21,681
__asm void usr_init(47,1312
typedef void (*resetfuncptr)resetfuncptr77,2346
#define RCHW_WTE 85,2586
#define RCHW_VLE 86,2640
#define RCHW_PS0_32BITS 87,2709
#define RCHW_PS0_16BITS 88,2797
#define RCHW_BOOTIDENTIFIER 89,2885
#define RCHW_VALUE 93,3008
#define RCHW_VALUE 95,3078
const unsigned long bam_rchw 98,3142
const resetfuncptr bam_resetvector 99,3208

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/MPC55xx_init_debug.c,126
#define INIT_DERIVATIVE_INTERNAL_SETUP 20,608
#define INIT_EXTERNAL_BUS_INTERFACE_SETUP 21,649
__asm void usr_init(47,1280

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/MPC5634M_MLQB80.h,132534
#define _MPC563M_H_108,8136
        struct FMPLL_tag 127,8560
            vuint32_t R;129,8603
                vuint32_t:vuint32_t131,8649
                vuint32_t PREDIV:PREDIV132,8678
                vuint32_t MFD:MFD133,8714
                  vuint32_t:vuint32_t134,8747
                vuint32_t RFD:RFD135,8778
                vuint32_t LOCEN:LOCEN136,8811
                vuint32_t LOLRE:LOLRE137,8846
                vuint32_t LOCRE:LOCRE138,8881
                  vuint32_t:vuint32_t139,8916
                vuint32_t LOLIRQ:LOLIRQ144,9117
                vuint32_t LOCIRQ:LOCIRQ145,9153
                  vuint32_t:vuint32_t146,9189
            } B;155,9501
        } SYNCR;156,9518
            vuint32_t R;158,9551
                vuint32_t:vuint32_t160,9597
                vuint32_t LOLF:LOLF161,9627
                vuint32_t LOC:LOC162,9661
                vuint32_t MODE:MODE163,9694
                vuint32_t PLLSEL:PLLSEL164,9728
                vuint32_t PLLREF:PLLREF165,9764
                vuint32_t LOCKS:LOCKS166,9800
                vuint32_t LOCK:LOCK167,9835
                vuint32_t LOCF:LOCF168,9869
                  vuint32_t:vuint32_t169,9903
            } B;176,10161
        } SYNSR;177,10178
            vuint32_t R;179,10211
                vuint32_t EMODE:EMODE181,10257
                vuint32_t CLKCFG:CLKCFG182,10292
                  vuint32_t:vuint32_t183,10328
                vuint32_t EPREDIV:EPREDIV184,10359
                  vuint32_t:vuint32_t185,10396
                vuint32_t EMFD:EMFD186,10427
            } B;187,10461
        } ESYNCR1;188,10478
            vuint32_t R;190,10614
                vuint32_t:vuint32_t192,10660
                vuint32_t LOCEN:LOCEN193,10689
                vuint32_t LOLRE:LOLRE194,10724
                vuint32_t LOCRE:LOCRE195,10759
                vuint32_t LOLIRQ:LOLIRQ196,10794
                vuint32_t LOCIRQ:LOCIRQ197,10830
                  vuint32_t:vuint32_t198,10866
                vuint32_t ERFD:ERFD199,10898
            } B;200,10932
        } ESYNCR2;201,10949
        int32_t FMPLL_reserved0[FMPLL_reserved0202,11069
            vuint32_t R;204,11121
                vuint32_t BSY:BSY206,11167
                vuint32_t MODEN:MODEN207,11200
                vuint32_t MODSEL:MODSEL208,11235
                vuint32_t MODPERIOD:MODPERIOD209,11271
                  vuint32_t:vuint32_t210,11311
                vuint32_t INCSTEP:INCSTEP211,11342
            } B;212,11380
        } SYNFMMR;213,11397
    struct CS_tag 218,11753
            vuint32_t R;220,11789
                vuint32_t BA:BA222,11835
                  vuint32_t:vuint32_t223,11882
                vuint32_t PS:PS224,11921
                  vuint32_t:vuint32_t225,11960
                vuint32_t AD_MUX:AD_MUX226,11999
                vuint32_t BL:BL227,12061
                vuint32_t WEBS:WEBS228,12100
                vuint32_t TBDIP:TBDIP229,12147
                  vuint32_t:vuint32_t230,12194
                vuint32_t SETA:SETA231,12233
                vuint32_t BI:BI232,12295
                vuint32_t V:V233,12334
            } B;234,12373
        } BR;235,12390
            vuint32_t R;237,12463
                vuint32_t AM:AM239,12509
                  vuint32_t:vuint32_t240,12556
                vuint32_t SCY:SCY241,12595
                  vuint32_t:vuint32_t242,12642
                vuint32_t BSCY:BSCY243,12681
                  vuint32_t:vuint32_t244,12728
            } B;245,12767
        } OR;246,12784
    struct CAL_CS_tag 248,12847
            vuint32_t R;250,12887
                vuint32_t BA:BA252,12933
                  vuint32_t:vuint32_t253,12980
                vuint32_t PS:PS254,13019
                  vuint32_t:vuint32_t255,13058
                vuint32_t AD_MUX:AD_MUX256,13097
                vuint32_t BL:BL257,13159
                vuint32_t WEBS:WEBS258,13198
                vuint32_t TBDIP:TBDIP259,13245
                  vuint32_t:vuint32_t260,13292
                vuint32_t SETA:SETA261,13331
                vuint32_t BI:BI262,13393
                vuint32_t V:V263,13432
            } B;264,13471
        } BR;265,13488
            vuint32_t R;268,13565
                vuint32_t AM:AM270,13611
                  vuint32_t:vuint32_t271,13658
                vuint32_t SCY:SCY272,13697
                  vuint32_t:vuint32_t273,13744
                vuint32_t BSCY:BSCY274,13783
                  vuint32_t:vuint32_t275,13830
            } B;276,13869
        } OR;277,13886
    struct EBI_tag 281,13955
            vuint32_t R;283,13992
                vuint32_t:vuint32_t285,14038
                vuint32_t SIZEEN:SIZEEN286,14077
                vuint32_t SIZE:SIZE287,14140
                  vuint32_t:vuint32_t288,14187
                vuint32_t ACGE:ACGE289,14226
                vuint32_t EXTM:EXTM290,14273
                vuint32_t EARB:EARB291,14320
                vuint32_t EARP:EARP292,14367
                  vuint32_t:vuint32_t293,14414
                vuint32_t MDIS:MDIS294,14453
                  vuint32_t:vuint32_t295,14500
                vuint32_t D16_31:D16_31296,14539
                vuint32_t AD_MUX:AD_MUX297,14601
                vuint32_t DBM:DBM298,14663
            } B;299,14710
        } MCR;300,14727
        uint32_t EBI_reserved1[EBI_reserved1302,14845
            vuint32_t R;305,14897
                vuint32_t:vuint32_t307,14943
                vuint32_t TEAF:TEAF308,14982
                vuint32_t BMTF:BMTF309,15029
            } B;310,15076
        } TESR;311,15093
            vuint32_t R;314,15230
                vuint32_t:vuint32_t316,15276
                vuint32_t BMT:BMT317,15315
                vuint32_t BME:BME318,15362
                  vuint32_t:vuint32_t319,15409
            } B;320,15448
        } BMCR;321,15465
        struct CS_tag CS[CS323,15544
        uint32_t EBI_reserved2[EBI_reserved2325,15574
        struct CAL_CS_tag CAL_CS[CAL_CS328,15646
    struct FLASH_tag 339,16371
            vuint32_t R;341,16487
                vuint32_t EDC:EDC343,16533
                  vuint32_t:vuint32_t344,16612
                vuint32_t SIZE:SIZE345,16659
                  vuint32_t:vuint32_t346,16728
                vuint32_t LAS:LAS347,16775
                  vuint32_t:vuint32_t348,16851
                vuint32_t MAS:MAS349,16898
                vuint32_t EER:EER350,16974
                vuint32_t RWE:RWE351,17087
                  vuint32_t:vuint32_t352,17175
                vuint32_t PEAS:PEAS353,17222
                vuint32_t DONE:DONE354,17307
                vuint32_t PEG:PEG355,17372
                  vuint32_t:vuint32_t356,17449
                vuint32_t PGM:PGM357,17538
                vuint32_t PSUS:PSUS358,17605
                vuint32_t ERS:ERS359,17680
                vuint32_t ESUS:ESUS360,17745
                vuint32_t EHV:EHV361,17818
            } B;362,17897
        } MCR;363,17914
            vuint32_t R;366,18038
                vuint32_t LME:LME368,18084
                  vuint32_t:vuint32_t369,18177
                vuint32_t SLOCK:SLOCK370,18224
                  vuint32_t:vuint32_t371,18334
                vuint32_t MLOCK:MLOCK372,18381
                  vuint32_t:vuint32_t373,18488
                vuint32_t LLOCK:LLOCK374,18535
            } B;375,18642
        } LMLR;376,18659
            vuint32_t R;379,18820
                vuint32_t HBE:HBE381,18866
                  vuint32_t:vuint32_t382,18956
                vuint32_t HBLOCK:HBLOCK383,19003
            } B;384,19092
        } HLR;385,19109
            vuint32_t R;388,19280
                vuint32_t SLE:SLE390,19326
                  vuint32_t:vuint32_t391,19429
                vuint32_t SSLOCK:SSLOCK392,19476
                  vuint32_t:vuint32_t393,19597
                vuint32_t SMLOCK:SMLOCK394,19644
                  vuint32_t:vuint32_t395,19761
                vuint32_t SLLOCK:SLLOCK396,19808
            } B;397,19925
        } SLMLR;398,19942
            vuint32_t R;401,20102
                vuint32_t:vuint32_t403,20148
                vuint32_t MSEL:MSEL404,20195
                  vuint32_t:vuint32_t405,20304
                vuint32_t LSEL:LSEL406,20351
            } B;407,20460
        } LMSR;408,20477
            vuint32_t R;411,20645
                vuint32_t:vuint32_t413,20691
                vuint32_t HBSEL:HBSEL414,20738
            } B;415,20848
        } HSR;416,20865
            vuint32_t R;419,20998
                vuint32_t SAD:SAD421,21044
                  vuint32_t:vuint32_t422,21117
                vuint32_t ADDR:ADDR423,21164
                  vuint32_t:vuint32_t424,21253
            } B;425,21300
        } AR;426,21317
            vuint32_t R;429,21428
                vuint32_t:vuint32_t431,21474
                vuint32_t GCE:GCE432,21521
                  vuint32_t:vuint32_t433,21608
                vuint32_t M3PFE:M3PFE434,21655
                vuint32_t M2PFE:M2PFE435,21739
                vuint32_t M1PFE:M1PFE436,21823
                vuint32_t M0PFE:M0PFE437,21907
                vuint32_t APC:APC438,21991
                vuint32_t WWSC:WWSC439,22077
                vuint32_t RWSC:RWSC440,22161
                  vuint32_t:vuint32_t441,22244
                vuint32_t DPFEN:DPFEN442,22291
                  vuint32_t:vuint32_t443,22391
                vuint32_t IPFEN:IPFEN444,22438
                  vuint32_t:vuint32_t445,22545
                vuint32_t PFLIM:PFLIM446,22592
                vuint32_t BFEN:BFEN447,22666
            } B;448,22758
        } BIUCR;449,22775
            vuint32_t R;452,22888
                vuint32_t:vuint32_t454,22934
                vuint32_t M3AP:M3AP455,22981
                vuint32_t M2AP:M2AP456,23067
                vuint32_t M1AP:M1AP457,23153
                vuint32_t M0AP:M0AP458,23239
            } B;459,23325
        } BIUAPR;460,23342
            vuint32_t R;463,23455
                vuint32_t LBCFG:LBCFG465,23501
                  vuint32_t:vuint32_t466,23586
            } B;467,23633
        } BIUCR2;468,23650
            vuint32_t R;471,23727
                vuint32_t:vuint32_t473,23773
                vuint32_t B1_DPFE:B1_DPFE474,23820
                  vuint32_t:vuint32_t475,23906
                vuint32_t B1_IPFE:B1_IPFE476,23953
                  vuint32_t:vuint32_t477,24046
                vuint32_t B1_PFLIM:B1_PFLIM478,24093
                vuint32_t B1_BFE:B1_BFE479,24173
            } B;480,24252
        } PFCR3;481,24269
        int32_t FLASH_reserverd_89[FLASH_reserverd_89483,24287
            vuint32_t R;486,24411
                vuint32_t UTE:UTE488,24457
                vuint32_t SBCE:SBCE489,24533
                  vuint32_t:vuint32_t490,24621
                vuint32_t DSI:DSI491,24668
                  vuint32_t:vuint32_t492,24747
                  vuint32_t:vuint32_t493,24794
                vuint32_t MRE:MRE494,24854
                vuint32_t MRV:MRV495,24932
                vuint32_t EIE:EIE496,25009
                vuint32_t AIS:AIS497,25090
                vuint32_t AIE:AIE498,25174
                vuint32_t AID:AID499,25256
            } B;500,25335
        } UT0;501,25352
            vuint32_t R;504,25452
                vuint32_t DAI:DAI506,25498
            } B;507,25574
        } UT1;508,25591
            vuint32_t R;511,25691
                vuint32_t DAI:DAI513,25737
            } B;514,25813
        } UT2;515,25830
            vuint32_t R;518,25957
                vuint32_t MS:MS520,26003
            } B;521,26087
        } UMISR[UMISR522,26104
    struct SIU_tag 528,26414
            vuint32_t R;530,26451
                vuint32_t S_F:S_F532,26497
                vuint32_t FLASH_SIZE_1:FLASH_SIZE_1533,26586
                vuint32_t FLASH_SIZE_2:FLASH_SIZE_2534,26724
                vuint32_t TEMP_RANGE:TEMP_RANGE535,26875
                  vuint32_t:vuint32_t536,26974
                vuint32_t MAX_FREQ:MAX_FREQ537,27045
                  vuint32_t:vuint32_t538,27139
                vuint32_t SUPPLY:SUPPLY539,27210
                vuint32_t PART_NUMBER:PART_NUMBER540,27306
                vuint32_t TBD:TBD541,27460
                  vuint32_t:vuint32_t542,27584
                vuint32_t EE:EE543,27655
                  vuint32_t:vuint32_t544,27728
                vuint32_t FR:FR545,27799
            } B;546,27874
        } MIDR2;547,27891
            vuint32_t R;550,28005
                vuint32_t PARTNUM:PARTNUM552,28051
                vuint32_t CSP:CSP553,28124
                vuint32_t PKG:PKG554,28206
                  vuint32_t:vuint32_t555,28315
                vuint32_t MASKNUM:MASKNUM556,28362
            } B;557,28524
        } MIDR;558,28541
            vuint32_t R;561,28658
        } TST;562,28683
            vuint32_t R;565,28804
                vuint32_t PORS:PORS567,28850
                vuint32_t ERS:ERS568,28919
                vuint32_t LLRS:LLRS569,28988
                vuint32_t LCRS:LCRS570,29061
                vuint32_t WDRS:WDRS571,29135
                vuint32_t CRS:CRS572,29216
                vuint32_t SWTRS:SWTRS573,29286
                  vuint32_t:vuint32_t574,29388
                vuint32_t SSRS:SSRS575,29427
                vuint32_t SERF:SERF576,29503
                vuint32_t WKPCFG:WKPCFG577,29579
                  vuint32_t:vuint32_t578,29661
                vuint32_t ABR:ABR579,29700
                vuint32_t BOOTCFG:BOOTCFG580,29780
                vuint32_t RGF:RGF581,29859
            } B;582,29924
        } RSR;583,29941
            vuint32_t R;586,30067
                vuint32_t SSR:SSR588,30113
                vuint32_t SER:SER589,30182
                  vuint32_t:vuint32_t590,30253
                vuint32_t CRE:CRE591,30292
                  vuint32_t:vuint32_t592,30362
            } B;593,30401
        } SRCR;594,30418
            vuint32_t R;597,30550
                vuint32_t NMI:NMI599,30596
                  vuint32_t:vuint32_t600,30688
                vuint32_t SWT:SWT601,30727
                  vuint32_t:vuint32_t602,30846
                vuint32_t EIF15:EIF15603,30885
                vuint32_t EIF14:EIF14604,30965
                vuint32_t EIF13:EIF13605,31045
                vuint32_t EIF12:EIF12606,31125
                vuint32_t EIF11:EIF11607,31205
                vuint32_t EIF10:EIF10608,31285
                vuint32_t EIF9:EIF9609,31365
                vuint32_t EIF8:EIF8610,31445
                  vuint32_t:vuint32_t611,31525
                vuint32_t EIF4:EIF4612,31586
                vuint32_t EIF3:EIF3613,31666
                  vuint32_t:vuint32_t614,31746
                vuint32_t EIF0:EIF0615,31807
            } B;616,31887
        } EISR;617,31904
            vuint32_t R;620,32045
                vuint32_t NMI_SEL:NMI_SEL622,32091
                  vuint32_t:vuint32_t623,32194
                vuint32_t SWT_SEL:SWT_SEL624,32233
                  vuint32_t:vuint32_t625,32270
                vuint32_t EIRE15:EIRE15626,32301
                vuint32_t EIRE14:EIRE14627,32387
                vuint32_t EIRE13:EIRE13628,32473
                vuint32_t EIRE12:EIRE12629,32559
                vuint32_t EIRE11:EIRE11630,32645
                vuint32_t EIRE10:EIRE10631,32731
                vuint32_t EIRE9:EIRE9632,32817
                vuint32_t EIRE8:EIRE8633,32903
                vuint32_t EIRE7:EIRE7634,32989
                vuint32_t EIRE6:EIRE6635,33075
                vuint32_t EIRE5:EIRE5636,33161
                vuint32_t EIRE4:EIRE4637,33247
                vuint32_t EIRE3:EIRE3638,33333
                vuint32_t EIRE2:EIRE2639,33419
                vuint32_t EIRE1:EIRE1640,33505
                vuint32_t EIRE0:EIRE0641,33591
            } B;642,33677
        } DIRER;643,33694
            vuint32_t R;646,33836
                vuint32_t:vuint32_t648,33882
                vuint32_t DIRS3:DIRS3649,33921
                  vuint32_t:vuint32_t650,33998
                vuint32_t DIRS0:DIRS0651,34057
            } B;652,34134
        } DIRSR;653,34151
            vuint32_t R;656,34293
                vuint32_t:vuint32_t658,34339
                vuint32_t OVF15:OVF15659,34378
                vuint32_t OVF14:OVF14660,34439
                vuint32_t OVF13:OVF13661,34500
                vuint32_t OVF12:OVF12662,34561
                vuint32_t OVF11:OVF11663,34622
                vuint32_t OVF10:OVF10664,34683
                vuint32_t OVF9:OVF9665,34744
                vuint32_t OVF8:OVF8666,34805
                  vuint32_t:vuint32_t667,34866
                vuint32_t OVF4:OVF4668,34925
                vuint32_t OVF3:OVF3669,34986
                  vuint32_t:vuint32_t670,35047
                vuint32_t OVF0:OVF0671,35106
            } B;672,35167
        } OSR;673,35184
            vuint32_t R;676,35308
                vuint32_t:vuint32_t678,35354
                vuint32_t ORE15:ORE15679,35393
                vuint32_t ORE14:ORE14680,35464
                vuint32_t ORE13:ORE13681,35535
                vuint32_t ORE12:ORE12682,35606
                vuint32_t ORE11:ORE11683,35677
                vuint32_t ORE10:ORE10684,35748
                vuint32_t ORE9:ORE9685,35819
                vuint32_t ORE8:ORE8686,35890
                  vuint32_t:vuint32_t687,35961
                vuint32_t ORE4:ORE4688,36020
                vuint32_t ORE3:ORE3689,36091
                  vuint32_t:vuint32_t690,36162
                vuint32_t ORE0:ORE0691,36221
            } B;692,36292
        } ORER;693,36309
            vuint32_t R;696,36443
                vuint32_t NMIRE:NMIRE698,36489
                  vuint32_t:vuint32_t699,36584
                vuint32_t IREE15:IREE15700,36643
                vuint32_t IREE14:IREE14701,36720
                vuint32_t IREE13:IREE13702,36797
                vuint32_t IREE12:IREE12703,36874
                vuint32_t IREE11:IREE11704,36951
                vuint32_t IREE10:IREE10705,37028
                vuint32_t IREE9:IREE9706,37105
                vuint32_t IREE8:IREE8707,37182
                  vuint32_t:vuint32_t708,37259
                vuint32_t IREE4:IREE4709,37318
                vuint32_t IREE3:IREE3710,37395
                  vuint32_t:vuint32_t711,37472
                vuint32_t IREE0:IREE0712,37531
            } B;713,37608
        } IREER;714,37625
            vuint32_t R;717,37776
                vuint32_t NMIFE:NMIFE719,37822
                vuint32_t Reserverd:Reserverd720,37918
                vuint32_t IFEE15:IFEE15721,37965
                vuint32_t IFEE14:IFEE14722,38043
                vuint32_t IFEE13:IFEE13723,38121
                vuint32_t IFEE12:IFEE12724,38199
                vuint32_t IFEE11:IFEE11725,38277
                vuint32_t IFEE10:IFEE10726,38355
                vuint32_t IFEE9:IFEE9727,38433
                vuint32_t IFEE8:IFEE8728,38511
                  vuint32_t:vuint32_t729,38589
                vuint32_t IFEE4:IFEE4730,38648
                vuint32_t IFEE3:IFEE3731,38726
                  vuint32_t:vuint32_t732,38804
                vuint32_t IFEE0:IFEE0733,38863
            } B;734,38941
        } IFEER;735,38958
            vuint32_t R;738,39106
                vuint32_t:vuint32_t740,39152
                vuint32_t DFL:DFL741,39191
            } B;742,39259
        } IDFR;743,39276
        int32_t SIU_reserverd_153[SIU_reserverd_153745,39399
            vuint16_t R;748,39454
                vuint16_t:vuint16_t750,39500
                vuint16_t PA:PA751,39539
                vuint16_t OBE:OBE752,39578
                vuint16_t IBE:IBE753,39625
                vuint16_t DSC:DSC754,39672
                vuint16_t ODE:ODE755,39719
                vuint16_t HYS:HYS756,39766
                vuint16_t SRC:SRC757,39813
                vuint16_t WPE:WPE758,39860
                vuint16_t WPS:WPS759,39907
            } B;760,39954
        } PCR[PCR761,39971
        int32_t SIU_reserverd_164[SIU_reserverd_164763,40084
            vuint8_t R;766,40141
                vuint8_t:vuint8_t768,40186
                vuint8_t PDO:PDO769,40225
            } B;770,40264
        } GPDO[GPDO771,40281
            vuint8_t R;774,40414
                vuint8_t:vuint8_t776,40459
                vuint8_t PDI:PDI777,40498
            } B;778,40537
        } GPDI[GPDI779,40554
            vuint32_t R;782,40686
                vuint32_t TSEL5:TSEL5784,40732
                vuint32_t TSEL4:TSEL4785,40800
                vuint32_t TSEL3:TSEL3786,40868
                vuint32_t TSEL2:TSEL2787,40936
                vuint32_t TSEL1:TSEL1788,41004
                vuint32_t TSEL0:TSEL0789,41072
                  vuint32_t:vuint32_t790,41140
            } B;791,41179
        } ETISR;792,41196
            vuint32_t R;795,41337
                vuint32_t ESEL15:ESEL15797,41383
                vuint32_t ESEL14:ESEL14798,41457
                vuint32_t ESEL13:ESEL13799,41531
                vuint32_t ESEL12:ESEL12800,41605
                vuint32_t ESEL11:ESEL11801,41679
                vuint32_t ESEL10:ESEL10802,41753
                vuint32_t ESEL9:ESEL9803,41827
                vuint32_t ESEL8:ESEL8804,41901
                vuint32_t ESEL7:ESEL7805,41975
                vuint32_t ESEL6:ESEL6806,42049
                vuint32_t ESEL5:ESEL5807,42123
                vuint32_t ESEL4:ESEL4808,42197
                vuint32_t ESEL3:ESEL3809,42271
                vuint32_t ESEL2:ESEL2810,42345
                vuint32_t ESEL1:ESEL1811,42419
                vuint32_t ESEL0:ESEL0812,42493
            } B;813,42567
        } EIISR;814,42584
            vuint32_t R;817,42724
                vuint32_t:vuint32_t819,42770
                vuint32_t SINSELB:SINSELB820,42829
                vuint32_t SSSELB:SSSELB821,42920
                vuint32_t SCKSELB:SCKSELB822,43018
                vuint32_t TRIGSELB:TRIGSELB823,43110
                vuint32_t SINSELC:SINSELC824,43205
                vuint32_t SSSELC:SSSELC825,43296
                vuint32_t SCKSELC:SCKSELC826,43393
                vuint32_t TRIGSELC:TRIGSELC827,43485
                  vuint32_t:vuint32_t828,43580
            } B;829,43639
        } DISR;830,43656
            vuint32_t R;833,43786
                vuint32_t:vuint32_t835,43832
                vuint32_t ETSEL5:ETSEL5836,43871
                vuint32_t ETSEL4:ETSEL4837,43976
                vuint32_t ETSEL3:ETSEL3838,44081
                vuint32_t ETSEL2:ETSEL2839,44186
                vuint32_t ETSEL1:ETSEL1840,44291
                vuint32_t ETSEL0:ETSEL0841,44396
            } B;842,44501
        } ISEL3;843,44518
        int32_t SIU_reserverd_214[SIU_reserverd_214845,44647
            vuint32_t R;848,44702
                vuint32_t:vuint32_t850,44748
                vuint32_t ESEL5:ESEL5851,44787
                  vuint32_t:vuint32_t852,44850
                vuint32_t ESEL4:ESEL4853,44889
                  vuint32_t:vuint32_t854,44952
                vuint32_t ESEL3:ESEL3855,44991
                  vuint32_t:vuint32_t856,45054
                vuint32_t ESEL2:ESEL2857,45093
                  vuint32_t:vuint32_t858,45156
                vuint32_t ESEL1:ESEL1859,45195
                  vuint32_t:vuint32_t860,45258
                vuint32_t ESEL0:ESEL0861,45297
            } B;862,45360
        } ISEL8;863,45377
            vuint32_t R;866,45522
                vuint32_t:vuint32_t868,45568
                vuint32_t ETSEL0A:ETSEL0A869,45607
            } B;870,45672
        } ISEL9;871,45689
        int32_t SIU_reserverd_230[SIU_reserverd_230873,45799
            vuint32_t R;876,45855
                vuint32_t:vuint32_t878,45901
                vuint32_t MATCH:MATCH879,45940
                vuint32_t DISNEX:DISNEX880,46010
                  vuint32_t:vuint32_t881,46071
                vuint32_t CRSE:CRSE882,46110
                  vuint32_t:vuint32_t883,46217
            } B;884,46256
        } CCR;885,46273
            vuint32_t R;888,46402
                vuint32_t:vuint32_t890,46448
                vuint32_t EBTS:EBTS891,46525
                  vuint32_t:vuint32_t892,46595
                vuint32_t EBDF:EBDF893,46634
            } B;894,46709
        } ECCR;895,46726
            vuint32_t R;898,46861
        } CARH;899,46886
            vuint32_t R;902,47014
        } CARL;903,47039
            vuint32_t R;906,47166
        } CBRH;907,47191
            vuint32_t R;910,47319
        } CBRL;911,47344
        int32_t SIU_reserverd_250[SIU_reserverd_250913,47456
            vuint32_t R;916,47511
                vuint32_t:vuint32_t918,47557
                vuint32_t BYPASS:BYPASS919,47604
                vuint32_t SYSCLKDIV:SYSCLKDIV920,47680
                  vuint32_t:vuint32_t921,47768
            } B;922,47815
        } SYSDIV;923,47832
            vuint32_t R;926,47980
                vuint32_t CPUSTP:CPUSTP928,48026
                  vuint32_t:vuint32_t929,48154
                vuint32_t SWTSTP:SWTSTP930,48201
                  vuint32_t:vuint32_t931,48328
                vuint32_t TPUSTP:TPUSTP932,48375
                vuint32_t NPCSTP:NPCSTP933,48498
                vuint32_t EBISTP:EBISTP934,48627
                vuint32_t ADCSTP:ADCSTP935,48749
                  vuint32_t:vuint32_t936,48874
                vuint32_t MIOSSTP:MIOSSTP937,48921
                vuint32_t DFILSTP:DFILSTP938,48985
                  vuint32_t:vuint32_t939,49108
                vuint32_t PITSTP:PITSTP940,49155
                  vuint32_t:vuint32_t941,49284
                vuint32_t CNCSTP:CNCSTP942,49331
                  vuint32_t:vuint32_t943,49456
                vuint32_t CNASTP:CNASTP944,49503
                  vuint32_t:vuint32_t945,49628
                vuint32_t SPICSTP:SPICSTP946,49675
                vuint32_t SPIBSTP:SPIBSTP947,49795
                  vuint32_t:vuint32_t948,49915
                vuint32_t SCIBSTP:SCIBSTP949,49962
                vuint32_t SCIASTP:SCIASTP950,50089
            } B;951,50215
        } HLT;952,50232
            vuint32_t R;955,50365
                vuint32_t CPUACK:CPUACK957,50411
                  vuint32_t:vuint32_t958,50532
                vuint32_t SWTACK:SWTACK959,50579
                  vuint32_t:vuint32_t960,50700
                vuint32_t TPUACK:TPUACK961,50747
                vuint32_t NPCACK:NPCACK962,50869
                vuint32_t EBIACK:EBIACK963,50992
                vuint32_t ADCACK:ADCACK964,51113
                  vuint32_t:vuint32_t965,51236
                vuint32_t MIOSACK:MIOSACK966,51283
                vuint32_t DFILACK:DFILACK967,51406
                  vuint32_t:vuint32_t968,51525
                vuint32_t PITACK:PITACK969,51572
                  vuint32_t:vuint32_t970,51693
                vuint32_t CNCACK:CNCACK971,51740
                  vuint32_t:vuint32_t972,51863
                vuint32_t CNAACK:CNAACK973,51910
                  vuint32_t:vuint32_t974,52033
                vuint32_t SPICACK:SPICACK975,52080
                vuint32_t SPIBACK:SPIBACK976,52204
                  vuint32_t:vuint32_t977,52328
                vuint32_t SCIBACK:SCIBACK978,52375
                vuint32_t SCIAACK:SCIAACK979,52445
            } B;980,52516
        } HLTACK;981,52533
        int32_t SIU_reserved3[SIU_reserved3983,52668
    struct EMIOS_tag 989,52993
            vuint32_t R;991,53032
                vuint32_t DOZEEN:DOZEEN993,53078
                vuint32_t MDIS:MDIS994,53140
                vuint32_t FRZ:FRZ995,53174
                vuint32_t GTBE:GTBE996,53207
                vuint32_t ETB:ETB997,53241
                vuint32_t GPREN:GPREN998,53274
                  vuint32_t:vuint32_t999,53309
                vuint32_t SRV:SRV1000,53340
                vuint32_t GPRE:GPRE1001,53373
                  vuint32_t:vuint32_t1002,53407
            } B;1003,53438
        } MCR;1004,53455
            vuint32_t R;1007,53560
                vuint32_t:vuint32_t1009,53606
                vuint32_t F23:F231010,53635
                vuint32_t F22:F221011,53668
                vuint32_t F21:F211012,53701
                vuint32_t F20:F201013,53734
                vuint32_t F19:F191014,53767
                vuint32_t F18:F181015,53800
                vuint32_t F17:F171016,53833
                vuint32_t F16:F161017,53866
                vuint32_t F15:F151018,53899
                vuint32_t F14:F141019,53932
                vuint32_t F13:F131020,53965
                vuint32_t F12:F121021,53998
                vuint32_t F11:F111022,54031
                vuint32_t F10:F101023,54064
                vuint32_t F9:F91024,54097
                vuint32_t F8:F81025,54129
                vuint32_t F7:F71026,54161
                vuint32_t F6:F61027,54193
                vuint32_t F5:F51028,54225
                vuint32_t F4:F41029,54257
                vuint32_t F3:F31030,54289
                vuint32_t F2:F21031,54321
                vuint32_t F1:F11032,54353
                vuint32_t F0:F01033,54385
            } B;1034,54417
        } GFR;1035,54434
            vuint32_t R;1038,54533
                vuint32_t:vuint32_t1040,54579
                vuint32_t OU23:OU231041,54608
                vuint32_t OU22:OU221042,54642
                vuint32_t OU21:OU211043,54676
                vuint32_t OU20:OU201044,54710
                vuint32_t OU19:OU191045,54744
                vuint32_t OU18:OU181046,54778
                vuint32_t OU17:OU171047,54812
                vuint32_t OU16:OU161048,54846
                vuint32_t OU15:OU151049,54880
                vuint32_t OU14:OU141050,54914
                vuint32_t OU13:OU131051,54948
                vuint32_t OU12:OU121052,54982
                vuint32_t OU11:OU111053,55016
                vuint32_t OU10:OU101054,55050
                vuint32_t OU9:OU91055,55084
                vuint32_t OU8:OU81056,55117
                vuint32_t OU7:OU71057,55150
                vuint32_t OU6:OU61058,55183
                vuint32_t OU5:OU51059,55216
                vuint32_t OU4:OU41060,55249
                vuint32_t OU3:OU31061,55282
                vuint32_t OU2:OU21062,55315
                vuint32_t OU1:OU11063,55348
                vuint32_t OU0:OU01064,55381
            } B;1065,55414
        } OUDR;1066,55431
            vuint32_t R;1069,55540
                vuint32_t:vuint32_t1071,55586
                vuint32_t CHDIS23:CHDIS231072,55625
                vuint32_t CHDIS22:CHDIS221073,55694
                vuint32_t CHDIS21:CHDIS211074,55763
                vuint32_t CHDIS20:CHDIS201075,55832
                vuint32_t CHDIS19:CHDIS191076,55901
                vuint32_t CHDIS18:CHDIS181077,55970
                vuint32_t CHDIS17:CHDIS171078,56039
                vuint32_t CHDIS16:CHDIS161079,56108
                vuint32_t CHDIS15:CHDIS151080,56177
                vuint32_t CHDIS14:CHDIS141081,56246
                vuint32_t CHDIS13:CHDIS131082,56315
                vuint32_t CHDIS12:CHDIS121083,56384
                vuint32_t CHDIS11:CHDIS111084,56453
                vuint32_t CHDIS10:CHDIS101085,56522
                vuint32_t CHDIS9:CHDIS91086,56591
                vuint32_t CHDIS8:CHDIS81087,56660
                vuint32_t CHDIS7:CHDIS71088,56729
                vuint32_t CHDIS6:CHDIS61089,56798
                vuint32_t CHDIS5:CHDIS51090,56867
                vuint32_t CHDIS4:CHDIS41091,56936
                vuint32_t CHDIS3:CHDIS31092,57005
                vuint32_t CHDIS2:CHDIS21093,57074
                vuint32_t CHDIS1:CHDIS11094,57143
                vuint32_t CHDIS0:CHDIS01095,57212
            } B;1096,57281
        } UCDIS;1097,57298
        int32_t EMIOS_reserverd_30[EMIOS_reserverd_301099,57426
                vuint32_t R;1103,57503
            } CADR;1104,57565
                vuint32_t R;1107,57642
            } CBDR;1108,57704
                vuint32_t R;1111,57781
            } CCNTR;1112,57844
                vuint32_t R;1115,57923
                    vuint32_t FREN:FREN1117,57977
                    vuint32_t ODIS:ODIS1118,58015
                    vuint32_t ODISSL:ODISSL1119,58053
                    vuint32_t UCPRE:UCPRE1120,58093
                    vuint32_t UCPREN:UCPREN1121,58132
                    vuint32_t DMA:DMA1122,58172
                      vuint32_t:vuint32_t1123,58209
                    vuint32_t IF:IF1124,58244
                    vuint32_t FCK:FCK1125,58280
                    vuint32_t FEN:FEN1126,58317
                      vuint32_t:vuint32_t1127,58354
                    vuint32_t FORCMA:FORCMA1128,58389
                    vuint32_t FORCMB:FORCMB1129,58429
                      vuint32_t:vuint32_t1130,58469
                    vuint32_t BSL:BSL1131,58504
                    vuint32_t EDSEL:EDSEL1132,58541
                    vuint32_t EDPOL:EDPOL1133,58580
                    vuint32_t MODE:MODE1134,58619
                } B;1135,58657
            } CCR;1136,58678
                vuint32_t R;1139,58781
                    vuint32_t OVR:OVR1141,58835
                      vuint32_t:vuint32_t1142,58872
                    vuint32_t OVFL:OVFL1143,58908
                      vuint32_t:vuint32_t1144,58946
                    vuint32_t UCIN:UCIN1145,58982
                    vuint32_t UCOUT:UCOUT1146,59020
                    vuint32_t FLAG:FLAG1147,59059
                } B;1148,59097
            } CSR;1149,59118
                vuint32_t R;1152,59219
            } ALTA;1153,59291
            uint32_t emios_channel_reserved[emios_channel_reserved1155,59367
        } CH[CH1157,59416
    struct ETPU_tag 1163,59725
            vuint32_t R;1165,59869
                vuint32_t GEC:GEC1167,59915
                vuint32_t SDMERR:SDMERR1168,59986
                vuint32_t WDTOA:WDTOA1169,60033
                vuint32_t WDTOB:WDTOB1170,60080
                vuint32_t MGE1:MGE11171,60127
                vuint32_t MGE2:MGE21172,60189
                vuint32_t ILF1:ILF11173,60251
                vuint32_t ILF2:ILF21174,60347
                vuint32_t SCMERR:SCMERR1175,60443
                  vuint32_t:vuint32_t1176,60491
                vuint32_t SCMSIZE:SCMSIZE1177,60530
                  vuint32_t:vuint32_t1178,60602
                vuint32_t SCMMISC:SCMMISC1179,60641
                vuint32_t SCMMISF:SCMMISF1180,60703
                vuint32_t SCMMISEN:SCMMISEN1181,60765
                  vuint32_t:vuint32_t1182,60829
                vuint32_t VIS:VIS1183,60868
                  vuint32_t:vuint32_t1184,60931
                vuint32_t GTBE:GTBE1185,60970
            } B;1186,61042
        } MCR;1187,61059
            vuint32_t R;1191,61252
                vuint32_t STS:STS1193,61298
                vuint32_t CTBASE:CTBASE1194,61363
                vuint32_t PBASE:PBASE1195,61433
                vuint32_t PWIDTH:PWIDTH1196,61529
                vuint32_t PARAM0:PARAM01197,61593
                vuint32_t WR:WR1198,61678
                vuint32_t PARAM1:PARAM11199,61717
            } B;1200,61802
        } CDCR;1201,61819
        vuint32_t ETPU_reserved_0;1203,61878
            vuint32_t R;1207,62026
                vuint32_t ETPUMISCCMP:ETPUMISCCMP1209,62072
            } B;1210,62215
        } MISCCMPR 1211,62232
            vuint32_t R;1215,62402
                vuint32_t ETPUSCMOFFDATA:ETPUSCMOFFDATA1217,62448
            } B;1218,62533
        } SCMOFFDATAR;1219,62550
            vuint32_t R;1223,62748
                vuint32_t FEND:FEND1225,62794
                vuint32_t MDIS:MDIS1226,62852
                  vuint32_t:vuint32_t1227,62915
                vuint32_t STF:STF1228,62954
                  vuint32_t:vuint32_t1229,63012
                vuint32_t HLTF:HLTF1230,63051
                  vuint32_t:vuint32_t1231,63114
                vuint32_t FCSS:FCSS1232,63153
                vuint32_t FPSCK:FPSCK1233,63187
                vuint32_t CDFC:CDFC1234,63266
                  vuint32_t:vuint32_t1235,63313
                vuint32_t ERBA:ERBA1236,63352
                vuint32_t SPPDIS:SPPDIS1237,63399
                  vuint32_t:vuint32_t1238,63446
                vuint32_t ETB:ETB1239,63485
            } B;1240,63550
        } ECR_A;1241,63567
        vuint32_t ETPU_reserved_1[ETPU_reserved_11243,63625
            vuint32_t R;1247,63799
                vuint32_t TCR2CTL:TCR2CTL1249,63845
                vuint32_t TCRCF:TCRCF1250,63917
                vuint32_t AM:AM1251,63994
                  vuint32_t:vuint32_t1252,64045
                vuint32_t TCR2P:TCR2P1253,64084
                vuint32_t TCR1CTL:TCR1CTL1254,64155
                vuint32_t TCR1CS:TCR1CS1255,64227
                  vuint32_t:vuint32_t1256,64274
                vuint32_t TCR1P:TCR1P1257,64313
            } B;1258,64384
        } TBCR_A;1259,64401
            vuint32_t R;1263,64601
                vuint32_t:vuint32_t1265,64647
                vuint32_t TCR1:TCR11266,64686
            } B;1267,64827
        } TB1R_A;1268,64844
            vuint32_t R;1272,65044
                vuint32_t:vuint32_t1274,65090
                vuint32_t TCR2:TCR21275,65129
            } B;1276,65273
        } TB2R_A;1277,65290
            vuint32_t R;1281,65480
                vuint32_t REN1:REN11283,65526
                vuint32_t RSC1:RSC11284,65595
                  vuint32_t:vuint32_t1285,65665
                vuint32_t SERVER_ID1:SERVER_ID11286,65704
                  vuint32_t:vuint32_t1287,65751
                vuint32_t SRV1:SRV11288,65790
                vuint32_t REN2:REN21289,65859
                vuint32_t RSC2:RSC21290,65928
                  vuint32_t:vuint32_t1291,65998
                vuint32_t SERVER_ID2:SERVER_ID21292,66037
                  vuint32_t:vuint32_t1293,66084
                vuint32_t SRV2:SRV21294,66123
            } B;1295,66192
        } REDCR_A;1296,66209
        vuint32_t ETPU_reserved_2[ETPU_reserved_21298,66269
            vuint32_t R;1302,66395
                vuint32_t WDM:WDM1304,66441
                  vuint32_t:vuint32_t1305,66474
                vuint32_t WDCNT:WDCNT1306,66506
            } B;1307,66542
        } WDTR_A;1308,66559
        vuint32_t ETPU1_reserved_3;1310,66578
            vuint32_t R;1314,66701
                vuint32_t IDLE_CNT:IDLE_CNT1316,66747
                vuint32_t ICLR:ICLR1317,66786
            } B;1318,66820
        } IDLE_A;1319,66837
        vuint32_t ETPU_reserved_4[ETPU_reserved_41321,66856
            vuint32_t R;1325,67034
                vuint32_t CIS31:CIS311327,67080
                vuint32_t CIS30:CIS301328,67155
                vuint32_t CIS29:CIS291329,67230
                vuint32_t CIS28:CIS281330,67305
                vuint32_t CIS27:CIS271331,67380
                vuint32_t CIS26:CIS261332,67455
                vuint32_t CIS25:CIS251333,67530
                vuint32_t CIS24:CIS241334,67605
                vuint32_t CIS23:CIS231335,67680
                vuint32_t CIS22:CIS221336,67755
                vuint32_t CIS21:CIS211337,67830
                vuint32_t CIS20:CIS201338,67905
                vuint32_t CIS19:CIS191339,67980
                vuint32_t CIS18:CIS181340,68055
                vuint32_t CIS17:CIS171341,68130
                vuint32_t CIS16:CIS161342,68205
                vuint32_t CIS15:CIS151343,68280
                vuint32_t CIS14:CIS141344,68355
                vuint32_t CIS13:CIS131345,68430
                vuint32_t CIS12:CIS121346,68505
                vuint32_t CIS11:CIS111347,68580
                vuint32_t CIS10:CIS101348,68655
                vuint32_t CIS9:CIS91349,68730
                vuint32_t CIS8:CIS81350,68804
                vuint32_t CIS7:CIS71351,68878
                vuint32_t CIS6:CIS61352,68952
                vuint32_t CIS5:CIS51353,69026
                vuint32_t CIS4:CIS41354,69100
                vuint32_t CIS3:CIS31355,69174
                vuint32_t CIS2:CIS21356,69248
                vuint32_t CIS1:CIS11357,69322
                vuint32_t CIS0:CIS01358,69396
            } B;1359,69470
        } CISR_A;1360,69487
        int32_t ETPU_reserved_5[ETPU_reserved_51362,69547
            vuint32_t R;1366,69671
                vuint32_t DTRS31:DTRS311368,69717
                vuint32_t DTRS30:DTRS301369,69805
                vuint32_t DTRS29:DTRS291370,69893
                vuint32_t DTRS28:DTRS281371,69981
                vuint32_t DTRS27:DTRS271372,70069
                vuint32_t DTRS26:DTRS261373,70157
                vuint32_t DTRS25:DTRS251374,70245
                vuint32_t DTRS24:DTRS241375,70333
                vuint32_t DTRS23:DTRS231376,70421
                vuint32_t DTRS22:DTRS221377,70509
                vuint32_t DTRS21:DTRS211378,70597
                vuint32_t DTRS20:DTRS201379,70685
                vuint32_t DTRS19:DTRS191380,70773
                vuint32_t DTRS18:DTRS181381,70861
                vuint32_t DTRS17:DTRS171382,70949
                vuint32_t DTRS16:DTRS161383,71037
                vuint32_t DTRS15:DTRS151384,71125
                vuint32_t DTRS14:DTRS141385,71213
                vuint32_t DTRS13:DTRS131386,71301
                vuint32_t DTRS12:DTRS121387,71389
                vuint32_t DTRS11:DTRS111388,71477
                vuint32_t DTRS10:DTRS101389,71565
                vuint32_t DTRS9:DTRS91390,71653
                vuint32_t DTRS8:DTRS81391,71740
                vuint32_t DTRS7:DTRS71392,71827
                vuint32_t DTRS6:DTRS61393,71914
                vuint32_t DTRS5:DTRS51394,72001
                vuint32_t DTRS4:DTRS41395,72088
                vuint32_t DTRS3:DTRS31396,72175
                vuint32_t DTRS2:DTRS21397,72262
                vuint32_t DTRS1:DTRS11398,72349
                vuint32_t DTRS0:DTRS01399,72436
            } B;1400,72523
        } CDTRSR_A;1401,72540
        int32_t ETPU_reserved_6[ETPU_reserved_61403,72602
            vuint32_t R;1407,72786
                vuint32_t CIOS31:CIOS311409,72832
                vuint32_t CIOS30:CIOS301410,72918
                vuint32_t CIOS29:CIOS291411,73004
                vuint32_t CIOS28:CIOS281412,73090
                vuint32_t CIOS27:CIOS271413,73176
                vuint32_t CIOS26:CIOS261414,73262
                vuint32_t CIOS25:CIOS251415,73348
                vuint32_t CIOS24:CIOS241416,73434
                vuint32_t CIOS23:CIOS231417,73520
                vuint32_t CIOS22:CIOS221418,73606
                vuint32_t CIOS21:CIOS211419,73692
                vuint32_t CIOS20:CIOS201420,73778
                vuint32_t CIOS19:CIOS191421,73864
                vuint32_t CIOS18:CIOS181422,73950
                vuint32_t CIOS17:CIOS171423,74036
                vuint32_t CIOS16:CIOS161424,74122
                vuint32_t CIOS15:CIOS151425,74208
                vuint32_t CIOS14:CIOS141426,74294
                vuint32_t CIOS13:CIOS131427,74380
                vuint32_t CIOS12:CIOS121428,74466
                vuint32_t CIOS11:CIOS111429,74552
                vuint32_t CIOS10:CIOS101430,74638
                vuint32_t CIOS9:CIOS91431,74724
                vuint32_t CIOS8:CIOS81432,74809
                vuint32_t CIOS7:CIOS71433,74894
                vuint32_t CIOS6:CIOS61434,74979
                vuint32_t CIOS5:CIOS51435,75064
                vuint32_t CIOS4:CIOS41436,75149
                vuint32_t CIOS3:CIOS31437,75234
                vuint32_t CIOS2:CIOS21438,75319
                vuint32_t CIOS1:CIOS11439,75404
                vuint32_t CIOS0:CIOS01440,75489
            } B;1441,75574
        } CIOSR_A;1442,75591
        int32_t ETPU_reserved_7[ETPU_reserved_71444,75652
            vuint32_t R;1448,75835
                vuint32_t DTROS31:DTROS311450,75881
                vuint32_t DTROS30:DTROS301451,75970
                vuint32_t DTROS29:DTROS291452,76059
                vuint32_t DTROS28:DTROS281453,76148
                vuint32_t DTROS27:DTROS271454,76237
                vuint32_t DTROS26:DTROS261455,76326
                vuint32_t DTROS25:DTROS251456,76415
                vuint32_t DTROS24:DTROS241457,76504
                vuint32_t DTROS23:DTROS231458,76593
                vuint32_t DTROS22:DTROS221459,76682
                vuint32_t DTROS21:DTROS211460,76771
                vuint32_t DTROS20:DTROS201461,76860
                vuint32_t DTROS19:DTROS191462,76949
                vuint32_t DTROS18:DTROS181463,77038
                vuint32_t DTROS17:DTROS171464,77127
                vuint32_t DTROS16:DTROS161465,77216
                vuint32_t DTROS15:DTROS151466,77305
                vuint32_t DTROS14:DTROS141467,77394
                vuint32_t DTROS13:DTROS131468,77483
                vuint32_t DTROS12:DTROS121469,77572
                vuint32_t DTROS11:DTROS111470,77661
                vuint32_t DTROS10:DTROS101471,77750
                vuint32_t DTROS9:DTROS91472,77839
                vuint32_t DTROS8:DTROS81473,77927
                vuint32_t DTROS7:DTROS71474,78015
                vuint32_t DTROS6:DTROS61475,78103
                vuint32_t DTROS5:DTROS51476,78191
                vuint32_t DTROS4:DTROS41477,78279
                vuint32_t DTROS3:DTROS31478,78367
                vuint32_t DTROS2:DTROS21479,78455
                vuint32_t DTROS1:DTROS11480,78543
                vuint32_t DTROS0:DTROS01481,78631
            } B;1482,78719
        } CDTROSR_A;1483,78736
        int32_t ETPU_reserved_8[ETPU_reserved_81485,78799
            vuint32_t R;1489,78973
                vuint32_t CIE31:CIE311491,79019
                vuint32_t CIE30:CIE301492,79096
                vuint32_t CIE29:CIE291493,79173
                vuint32_t CIE28:CIE281494,79250
                vuint32_t CIE27:CIE271495,79327
                vuint32_t CIE26:CIE261496,79404
                vuint32_t CIE25:CIE251497,79481
                vuint32_t CIE24:CIE241498,79558
                vuint32_t CIE23:CIE231499,79635
                vuint32_t CIE22:CIE221500,79712
                vuint32_t CIE21:CIE211501,79789
                vuint32_t CIE20:CIE201502,79866
                vuint32_t CIE19:CIE191503,79943
                vuint32_t CIE18:CIE181504,80020
                vuint32_t CIE17:CIE171505,80097
                vuint32_t CIE16:CIE161506,80174
                vuint32_t CIE15:CIE151507,80251
                vuint32_t CIE14:CIE141508,80328
                vuint32_t CIE13:CIE131509,80405
                vuint32_t CIE12:CIE121510,80482
                vuint32_t CIE11:CIE111511,80559
                vuint32_t CIE10:CIE101512,80636
                vuint32_t CIE9:CIE91513,80713
                vuint32_t CIE8:CIE81514,80789
                vuint32_t CIE7:CIE71515,80865
                vuint32_t CIE6:CIE61516,80941
                vuint32_t CIE5:CIE51517,81017
                vuint32_t CIE4:CIE41518,81093
                vuint32_t CIE3:CIE31519,81169
                vuint32_t CIE2:CIE21520,81245
                vuint32_t CIE1:CIE11521,81321
                vuint32_t CIE0:CIE01522,81397
            } B;1523,81473
        } CIER_A;1524,81490
        int32_t ETPU_reserved_9[ETPU_reserved_91526,81550
            vuint32_t R;1530,81738
                vuint32_t DTRE31:DTRE311532,81784
                vuint32_t DTRE30:DTRE301533,81872
                vuint32_t DTRE29:DTRE291534,81960
                vuint32_t DTRE28:DTRE281535,82048
                vuint32_t DTRE27:DTRE271536,82136
                vuint32_t DTRE26:DTRE261537,82224
                vuint32_t DTRE25:DTRE251538,82312
                vuint32_t DTRE24:DTRE241539,82400
                vuint32_t DTRE23:DTRE231540,82488
                vuint32_t DTRE22:DTRE221541,82576
                vuint32_t DTRE21:DTRE211542,82664
                vuint32_t DTRE20:DTRE201543,82752
                vuint32_t DTRE19:DTRE191544,82840
                vuint32_t DTRE18:DTRE181545,82928
                vuint32_t DTRE17:DTRE171546,83016
                vuint32_t DTRE16:DTRE161547,83104
                vuint32_t DTRE15:DTRE151548,83192
                vuint32_t DTRE14:DTRE141549,83280
                vuint32_t DTRE13:DTRE131550,83368
                vuint32_t DTRE12:DTRE121551,83456
                vuint32_t DTRE11:DTRE111552,83544
                vuint32_t DTRE10:DTRE101553,83632
                vuint32_t DTRE9:DTRE91554,83720
                vuint32_t DTRE8:DTRE81555,83807
                vuint32_t DTRE7:DTRE71556,83894
                vuint32_t DTRE6:DTRE61557,83981
                vuint32_t DTRE5:DTRE51558,84068
                vuint32_t DTRE4:DTRE41559,84155
                vuint32_t DTRE3:DTRE31560,84242
                vuint32_t DTRE2:DTRE21561,84329
                vuint32_t DTRE1:DTRE11562,84416
                vuint32_t DTRE0:DTRE01563,84503
            } B;1564,84590
        } CDTRER_A;1565,84607
        int32_t ETPU_reserved_10[ETPU_reserved_101567,84669
            vuint32_t R;1571,84814
                vuint32_t WDS31:WDS311573,84860
                vuint32_t WDS30:WDS301574,84948
                vuint32_t WDS29:WDS291575,85036
                vuint32_t WDS28:WDS281576,85124
                vuint32_t WDS27:WDS271577,85212
                vuint32_t WDS26:WDS261578,85300
                vuint32_t WDS25:WDS251579,85388
                vuint32_t WDS24:WDS241580,85476
                vuint32_t WDS23:WDS231581,85564
                vuint32_t WDS22:WDS221582,85652
                vuint32_t WDS21:WDS211583,85740
                vuint32_t WDS20:WDS201584,85828
                vuint32_t WDS19:WDS191585,85916
                vuint32_t WDS18:WDS181586,86004
                vuint32_t WDS17:WDS171587,86092
                vuint32_t WDS16:WDS161588,86180
                vuint32_t WDS15:WDS151589,86268
                vuint32_t WDS14:WDS141590,86356
                vuint32_t WDS13:WDS131591,86444
                vuint32_t WDS12:WDS121592,86532
                vuint32_t WDS11:WDS111593,86620
                vuint32_t WDS10:WDS101594,86708
                vuint32_t WDS9:WDS91595,86796
                vuint32_t WDS8:WDS81596,86883
                vuint32_t WDS7:WDS71597,86970
                vuint32_t WDS6:WDS61598,87057
                vuint32_t WDS5:WDS51599,87144
                vuint32_t WDS4:WDS41600,87231
                vuint32_t WDS3:WDS31601,87318
                vuint32_t WDS2:WDS21602,87405
                vuint32_t WDS1:WDS11603,87492
                vuint32_t WDS0:WDS01604,87579
            } B;1605,87666
        } WDSR_A;1606,87683
        int32_t ETPU_reserved_11[ETPU_reserved_111608,87702
            vuint32_t R;1612,87863
                vuint32_t SR31:SR311614,87909
                vuint32_t SR30:SR301615,87997
                vuint32_t SR29:SR291616,88085
                vuint32_t SR28:SR281617,88173
                vuint32_t SR27:SR271618,88261
                vuint32_t SR26:SR261619,88349
                vuint32_t SR25:SR251620,88437
                vuint32_t SR24:SR241621,88525
                vuint32_t SR23:SR231622,88613
                vuint32_t SR22:SR221623,88701
                vuint32_t SR21:SR211624,88789
                vuint32_t SR20:SR201625,88877
                vuint32_t SR19:SR191626,88965
                vuint32_t SR18:SR181627,89053
                vuint32_t SR17:SR171628,89141
                vuint32_t SR16:SR161629,89229
                vuint32_t SR15:SR151630,89317
                vuint32_t SR14:SR141631,89405
                vuint32_t SR13:SR131632,89493
                vuint32_t SR12:SR121633,89581
                vuint32_t SR11:SR111634,89669
                vuint32_t SR10:SR101635,89757
                vuint32_t SR9:SR91636,89845
                vuint32_t SR8:SR81637,89932
                vuint32_t SR7:SR71638,90019
                vuint32_t SR6:SR61639,90106
                vuint32_t SR5:SR51640,90193
                vuint32_t SR4:SR41641,90280
                vuint32_t SR3:SR31642,90367
                vuint32_t SR2:SR21643,90454
                vuint32_t SR1:SR11644,90541
                vuint32_t SR0:SR01645,90628
            } B;1646,90715
        } CPSSR_A;1647,90732
        int32_t ETPU_reserved_12[ETPU_reserved_121649,90793
            vuint32_t R;1653,90945
                vuint32_t SS31:SS311655,90991
                vuint32_t SS30:SS301656,91079
                vuint32_t SS29:SS291657,91167
                vuint32_t SS28:SS281658,91255
                vuint32_t SS27:SS271659,91343
                vuint32_t SS26:SS261660,91431
                vuint32_t SS25:SS251661,91519
                vuint32_t SS24:SS241662,91607
                vuint32_t SS23:SS231663,91695
                vuint32_t SS22:SS221664,91783
                vuint32_t SS21:SS211665,91871
                vuint32_t SS20:SS201666,91959
                vuint32_t SS19:SS191667,92047
                vuint32_t SS18:SS181668,92135
                vuint32_t SS17:SS171669,92223
                vuint32_t SS16:SS161670,92311
                vuint32_t SS15:SS151671,92399
                vuint32_t SS14:SS141672,92487
                vuint32_t SS13:SS131673,92575
                vuint32_t SS12:SS121674,92663
                vuint32_t SS11:SS111675,92751
                vuint32_t SS10:SS101676,92839
                vuint32_t SS9:SS91677,92927
                vuint32_t SS8:SS81678,93014
                vuint32_t SS7:SS71679,93101
                vuint32_t SS6:SS61680,93188
                vuint32_t SS5:SS51681,93275
                vuint32_t SS4:SS41682,93362
                vuint32_t SS3:SS31683,93449
                vuint32_t SS2:SS21684,93536
                vuint32_t SS1:SS11685,93623
                vuint32_t SS0:SS01686,93710
            } B;1687,93797
        } CSSR_A;1688,93814
        int32_t ETPU_reserved_13[ETPU_reserved_131690,93874
        int32_t ETPU_reserved_14[ETPU_reserved_141691,93911
                vuint32_t R;1702,94520
                    vuint32_t CIE:CIE1704,94574
                    vuint32_t DTRE:DTRE1705,94648
                    vuint32_t CPR:CPR1706,94725
                      vuint32_t:vuint32_t1707,94790
                    vuint32_t ETPD:ETPD1708,94837
                    vuint32_t ETCS:ETCS1709,94977
                      vuint32_t:vuint32_t1710,95054
                    vuint32_t CFS:CFS1711,95101
                    vuint32_t ODIS:ODIS1712,95173
                    vuint32_t OPOL:OPOL1713,95236
                      vuint32_t:vuint32_t1714,95300
                    vuint32_t CPBA:CPBA1715,95347
                } B;1716,95426
            } CR;1717,95447
                vuint32_t R;1720,95617
                    vuint32_t CIS:CIS1722,95671
                    vuint32_t CIOS:CIOS1723,95745
                      vuint32_t:vuint32_t1724,95828
                    vuint32_t DTRS:DTRS1725,95875
                    vuint32_t DTROS:DTROS1726,95944
                      vuint32_t:vuint32_t1727,96022
                    vuint32_t IPS:IPS1728,96069
                    vuint32_t OPS:OPS1729,96133
                    vuint32_t OBE:OBE1730,96198
                      vuint32_t:vuint32_t1731,96263
                    vuint32_t FM1:FM11732,96310
                    vuint32_t FM0:FM01733,96370
                } B;1734,96430
            } SCR;1735,96451
                vuint32_t R;1738,96627
                    vuint32_t:vuint32_t1740,96681
                    vuint32_t HSR:HSR1741,96750
                } B;1742,96797
            } HSRR;1743,96818
            int32_t ETPU_reserved_18;1744,96879
        } CHAN[CHAN1746,96918
    struct XBAR_tag 1752,97333
            vuint32_t R;1754,97371
                vuint32_t:vuint32_t1756,97417
                vuint32_t:vuint32_t1757,97491
                vuint32_t:vuint32_t1758,97565
                vuint32_t:vuint32_t1759,97639
                vuint32_t MSTR4:MSTR41760,97678
                  vuint32_t:vuint32_t1761,97773
                  vuint32_t:vuint32_t1762,97847
                vuint32_t MSTR2:MSTR21763,97886
                  vuint32_t:vuint32_t1764,97983
                vuint32_t MSTR1:MSTR11765,98022
                  vuint32_t:vuint32_t1766,98093
                vuint32_t MSTR0:MSTR01767,98132
            } B;1768,98224
        } MPR0;1769,98241
        int32_t XBAR_reserverd_35[XBAR_reserverd_351771,98351
            vuint32_t R;1774,98406
                vuint32_t RO:RO1776,98452
                vuint32_t HLP:HLP1777,98500
                  vuint32_t:vuint32_t1778,98582
                  vuint32_t:vuint32_t1779,98668
                  vuint32_t:vuint32_t1780,98763
                  vuint32_t:vuint32_t1781,98858
                vuint32_t HPE4:HPE41782,98953
                  vuint32_t:vuint32_t1783,99038
                vuint32_t HPE2:HPE21784,99133
                vuint32_t HPE1:HPE11785,99218
                vuint32_t HPE0:HPE01786,99303
                  vuint32_t:vuint32_t1787,99388
                vuint32_t ARB:ARB1788,99427
                  vuint32_t:vuint32_t1789,99490
                vuint32_t PCTL:PCTL1790,99529
                  vuint32_t:vuint32_t1791,99591
                vuint32_t PARK:PARK1792,99630
            } B;1793,99681
        } SGPCR0;1794,99698
        int32_t XBAR_reserverd_71[XBAR_reserverd_711796,99798
            vuint32_t R;1799,99854
                vuint32_t:vuint32_t1801,99900
                vuint32_t:vuint32_t1802,99974
                vuint32_t:vuint32_t1803,100048
                vuint32_t:vuint32_t1804,100122
                vuint32_t MSTR4:MSTR41805,100161
                  vuint32_t:vuint32_t1806,100256
                  vuint32_t:vuint32_t1807,100330
                vuint32_t MSTR2:MSTR21808,100369
                  vuint32_t:vuint32_t1809,100466
                vuint32_t MSTR1:MSTR11810,100505
                  vuint32_t:vuint32_t1811,100576
                vuint32_t MSTR0:MSTR01812,100615
            } B;1813,100707
        } MPR1;1814,100724
        int32_t XBAR_reserverd_105[XBAR_reserverd_1051816,100826
            vuint32_t R;1819,100882
                vuint32_t RO:RO1821,100928
                vuint32_t HLP:HLP1822,100976
                  vuint32_t:vuint32_t1823,101058
                  vuint32_t:vuint32_t1824,101144
                  vuint32_t:vuint32_t1825,101239
                  vuint32_t:vuint32_t1826,101334
                vuint32_t HPE4:HPE41827,101429
                  vuint32_t:vuint32_t1828,101514
                vuint32_t HPE2:HPE21829,101609
                vuint32_t HPE1:HPE11830,101694
                vuint32_t HPE0:HPE01831,101779
                  vuint32_t:vuint32_t1832,101864
                vuint32_t ARB:ARB1833,101903
                  vuint32_t:vuint32_t1834,101966
                vuint32_t PCTL:PCTL1835,102005
                  vuint32_t:vuint32_t1836,102067
                vuint32_t PARK:PARK1837,102106
            } B;1838,102157
        } SGPCR1;1839,102174
        int32_t XBAR_reserverd_141[XBAR_reserverd_1411841,102275
        int32_t XBAR_reserverd_211[XBAR_reserverd_2111845,102404
            vuint32_t R;1848,102461
                vuint32_t:vuint32_t1850,102507
                vuint32_t:vuint32_t1851,102581
                vuint32_t:vuint32_t1852,102655
                vuint32_t:vuint32_t1853,102729
                vuint32_t MSTR4:MSTR41854,102768
                  vuint32_t:vuint32_t1855,102863
                  vuint32_t:vuint32_t1856,102937
                vuint32_t MSTR2:MSTR21857,102976
                  vuint32_t:vuint32_t1858,103073
                vuint32_t MSTR1:MSTR11859,103112
                  vuint32_t:vuint32_t1860,103183
                vuint32_t MSTR0:MSTR01861,103222
            } B;1862,103314
        } MPR3;1863,103331
        int32_t XBAR_reserverd_245[XBAR_reserverd_2451865,103433
            vuint32_t R;1868,103489
                vuint32_t RO:RO1870,103535
                vuint32_t HLP:HLP1871,103583
                  vuint32_t:vuint32_t1872,103665
                  vuint32_t:vuint32_t1873,103751
                  vuint32_t:vuint32_t1874,103846
                  vuint32_t:vuint32_t1875,103941
                vuint32_t HPE4:HPE41876,104036
                  vuint32_t:vuint32_t1877,104121
                vuint32_t HPE2:HPE21878,104216
                vuint32_t HPE1:HPE11879,104301
                vuint32_t HPE0:HPE01880,104386
                  vuint32_t:vuint32_t1881,104471
                vuint32_t ARB:ARB1882,104510
                  vuint32_t:vuint32_t1883,104573
                vuint32_t PCTL:PCTL1884,104612
                  vuint32_t:vuint32_t1885,104674
                vuint32_t PARK:PARK1886,104713
            } B;1887,104764
        } SGPCR3;1888,104781
        int32_t XBAR_reserverd_281[XBAR_reserverd_2811890,104882
        int32_t XBAR_reserverd_351[XBAR_reserverd_3511894,105018
        int32_t XBAR_reserverd_421[XBAR_reserverd_4211898,105129
        int32_t XBAR_reserverd_491[XBAR_reserverd_4911902,105235
            vuint32_t R;1905,105292
                vuint32_t:vuint32_t1907,105338
                vuint32_t:vuint32_t1908,105412
                vuint32_t:vuint32_t1909,105486
                vuint32_t:vuint32_t1910,105560
                vuint32_t MSTR4:MSTR41911,105599
                  vuint32_t:vuint32_t1912,105694
                  vuint32_t:vuint32_t1913,105768
                vuint32_t MSTR2:MSTR21914,105807
                  vuint32_t:vuint32_t1915,105904
                vuint32_t MSTR1:MSTR11916,105943
                  vuint32_t:vuint32_t1917,106014
                vuint32_t MSTR0:MSTR01918,106053
            } B;1919,106145
        } MPR7;1920,106162
        int32_t XBAR_reserverd_525[XBAR_reserverd_5251922,106264
            vuint32_t R;1925,106320
                vuint32_t RO:RO1927,106366
                vuint32_t HLP:HLP1928,106414
                  vuint32_t:vuint32_t1929,106496
                  vuint32_t:vuint32_t1930,106582
                  vuint32_t:vuint32_t1931,106677
                  vuint32_t:vuint32_t1932,106772
                vuint32_t HPE4:HPE41933,106867
                  vuint32_t:vuint32_t1934,106952
                vuint32_t HPE2:HPE21935,107047
                vuint32_t HPE1:HPE11936,107132
                vuint32_t HPE0:HPE01937,107217
                  vuint32_t:vuint32_t1938,107302
                vuint32_t ARB:ARB1939,107341
                  vuint32_t:vuint32_t1940,107404
                vuint32_t PCTL:PCTL1941,107443
                  vuint32_t:vuint32_t1942,107505
                vuint32_t PARK:PARK1943,107544
            } B;1944,107595
        } SGPCR7;1945,107612
        int32_t XBAR_reserverd_561[XBAR_reserverd_5611947,107713
            vuint32_t R;1950,107770
                vuint32_t:vuint32_t1952,107816
                vuint32_t AULB:AULB1953,107855
            } B;1954,107938
        } MGPCR0;1955,107955
        int32_t XBAR_reserverd_564[XBAR_reserverd_5641957,108057
            vuint32_t R;1960,108114
                vuint32_t:vuint32_t1962,108160
                vuint32_t AULB:AULB1963,108199
            } B;1964,108282
        } MGPCR1;1965,108299
        int32_t XBAR_reserverd_567[XBAR_reserverd_5671967,108401
            vuint32_t R;1970,108458
                vuint32_t:vuint32_t1972,108504
                vuint32_t AULB:AULB1973,108543
            } B;1974,108626
        } MGPCR2;1975,108643
        int32_t XBAR_reserverd_570[XBAR_reserverd_5701977,108745
        int32_t XBAR_reserverd_573[XBAR_reserverd_5731981,108880
            vuint32_t R;1984,108937
                vuint32_t:vuint32_t1986,108983
                vuint32_t AULB:AULB1987,109022
            } B;1988,109105
        } MGPCR4;1989,109122
        int32_t XBAR_reserverd_576[XBAR_reserverd_5761991,109224
        int32_t XBAR_reserverd_579[XBAR_reserverd_5791995,109359
        int32_t XBAR_reserverd_582[XBAR_reserverd_5821999,109494
    struct ECSM_tag 2007,109919
        uint32_t ecsm_reserved1[ecsm_reserved12009,110002
        uint8_t ecsm_reserved3[ecsm_reserved32011,110040
            vuint8_t R;2014,110115
                vuint8_t:vuint8_t2016,110160
                vuint8_t ERNCR:ERNCR2017,110188
                vuint8_t EFNCR:EFNCR2018,110252
            } B;2019,110316
        } ECR;2020,110333
        uint8_t ecsm_reserved4[ecsm_reserved42022,110399
            vuint8_t R;2025,110474
                vuint8_t:vuint8_t2027,110519
                vuint8_t RNCE:RNCE2028,110547
                vuint8_t FNCE:FNCE2029,110610
            } B;2030,110673
        } ESR;2031,110690
        uint32_t ecsm_reserved4a[ecsm_reserved4a2034,110792
            vuint32_t R;2037,110846
                vuint32_t FEAR:FEAR2039,110892
            } B;2040,110955
        } FEAR;2041,110972
        uint16_t ecsm_reserved4b;2043,111062
            vuint8_t R;2046,111113
                vuint8_t:vuint8_t2048,111158
                vuint8_t FEMR:FEMR2049,111186
            } B;2050,111249
        } FEMR;2051,111266
            vuint8_t R;2054,111364
                vuint8_t WRITE:WRITE2056,111409
                vuint8_t SIZE:SIZE2057,111443
                vuint8_t PROT0:PROT02058,111476
                vuint8_t PROT1:PROT12059,111544
                vuint8_t PROT2:PROT22060,111612
                vuint8_t PROT3:PROT32061,111680
            } B;2062,111748
        } FEAT;2063,111765
            vuint32_t R;2066,111867
                vuint32_t FEDH:FEDH2068,111913
            } B;2069,111976
        } FEDRH;2070,111993
            vuint32_t R;2073,112095
                vuint32_t FEDL:FEDL2075,112141
            } B;2076,112204
        } FEDRL;2077,112221
            vuint32_t R;2080,112322
                vuint32_t REAR:REAR2082,112368
            } B;2083,112431
        } REAR;2084,112448
        uint8_t ecsm_reserved5;2086,112520
            vuint8_t R;2089,112569
                vuint8_t PRESR:PRESR2091,112614
            } B;2092,112648
        } PRESR;2093,112665
            vuint8_t R;2096,112755
                vuint8_t:vuint8_t2098,112800
                vuint8_t REMR:REMR2099,112828
            } B;2100,112891
        } REMR;2101,112908
            vuint8_t R;2104,112995
                vuint8_t WRITE:WRITE2106,113040
                vuint8_t SIZE:SIZE2107,113074
                vuint8_t PROT0:PROT02108,113107
                vuint8_t PROT1:PROT12109,113175
                vuint8_t PROT2:PROT22110,113243
                vuint8_t PROT3:PROT32111,113311
            } B;2112,113379
        } REAT;2113,113396
            vuint32_t R;2116,113497
                vuint32_t REDH:REDH2118,113543
            } B;2119,113606
        } REDRH;2120,113623
            vuint32_t R;2123,113723
                vuint32_t REDL:REDL2125,113769
            } B;2126,113832
        } REDRL;2127,113849
    struct EDMA_tag 2133,114173
            vuint32_t R;2135,114211
                vuint32_t:vuint32_t2137,114257
                vuint32_t CX:CX2138,114304
                vuint32_t ECX:ECX2139,114376
                vuint32_t GRP3PRI:GRP3PRI2140,114462
                vuint32_t GRP2PRI:GRP2PRI2141,114551
                vuint32_t GRP1PRI:GRP1PRI2142,114640
                vuint32_t GRP0PRI:GRP0PRI2143,114711
                vuint32_t EMLM:EMLM2144,114782
                vuint32_t CLM:CLM2145,114872
                vuint32_t HALT:HALT2146,114957
                vuint32_t HOE:HOE2147,115041
                vuint32_t ERGA:ERGA2148,115119
                vuint32_t ERCA:ERCA2149,115202
                vuint32_t EDBG:EDBG2150,115287
                vuint32_t EBW:EBW2151,115346
            } B;2152,115415
        } CR;2153,115432
            vuint32_t R;2156,115544
                vuint32_t VLD:VLD2158,115590
                  vuint32_t:vuint32_t2160,115663
                vuint32_t ECX:ECX2161,115710
                vuint32_t GPE:GPE2162,115774
                vuint32_t CPE:CPE2163,115841
                vuint32_t ERRCHN:ERRCHN2164,115911
                vuint32_t SAE:SAE2165,116039
                vuint32_t SOE:SOE2166,116109
                vuint32_t DAE:DAE2167,116175
                vuint32_t DOE:DOE2168,116247
                vuint32_t NCE:NCE2169,116318
                vuint32_t SGE:SGE2170,116397
                vuint32_t SBE:SBE2171,116478
                vuint32_t DBE:DBE2172,116541
            } B;2174,116611
        } ESR;2175,116628
        uint32_t edma_reserved_erqrh;2177,116706
            vuint32_t R;2180,116761
                vuint32_t ERQ31:ERQ312182,116807
                vuint32_t ERQ30:ERQ302183,116842
                vuint32_t ERQ29:ERQ292184,116877
                vuint32_t ERQ28:ERQ282185,116912
                vuint32_t ERQ27:ERQ272186,116947
                vuint32_t ERQ26:ERQ262187,116982
                vuint32_t ERQ25:ERQ252188,117017
                vuint32_t ERQ24:ERQ242189,117052
                vuint32_t ERQ23:ERQ232190,117087
                vuint32_t ERQ22:ERQ222191,117122
                vuint32_t ERQ21:ERQ212192,117157
                vuint32_t ERQ20:ERQ202193,117192
                vuint32_t ERQ19:ERQ192194,117227
                vuint32_t ERQ18:ERQ182195,117262
                vuint32_t ERQ17:ERQ172196,117297
                vuint32_t ERQ16:ERQ162197,117332
                vuint32_t ERQ15:ERQ152198,117367
                vuint32_t ERQ14:ERQ142199,117402
                vuint32_t ERQ13:ERQ132200,117437
                vuint32_t ERQ12:ERQ122201,117472
                vuint32_t ERQ11:ERQ112202,117507
                vuint32_t ERQ10:ERQ102203,117542
                vuint32_t ERQ09:ERQ092204,117577
                vuint32_t ERQ08:ERQ082205,117612
                vuint32_t ERQ07:ERQ072206,117647
                vuint32_t ERQ06:ERQ062207,117682
                vuint32_t ERQ05:ERQ052208,117717
                vuint32_t ERQ04:ERQ042209,117752
                vuint32_t ERQ03:ERQ032210,117787
                vuint32_t ERQ02:ERQ022211,117822
                vuint32_t ERQ01:ERQ012212,117857
                vuint32_t ERQ00:ERQ002213,117892
            } B;2214,117927
        } ERQRL;2215,117944
        uint32_t edma_reserved_eeirh;2217,118035
            vuint32_t R;2220,118090
                vuint32_t EEI31:EEI312222,118136
                vuint32_t EEI30:EEI302223,118171
                vuint32_t EEI29:EEI292224,118206
                vuint32_t EEI28:EEI282225,118241
                vuint32_t EEI27:EEI272226,118276
                vuint32_t EEI26:EEI262227,118311
                vuint32_t EEI25:EEI252228,118346
                vuint32_t EEI24:EEI242229,118381
                vuint32_t EEI23:EEI232230,118416
                vuint32_t EEI22:EEI222231,118451
                vuint32_t EEI21:EEI212232,118486
                vuint32_t EEI20:EEI202233,118521
                vuint32_t EEI19:EEI192234,118556
                vuint32_t EEI18:EEI182235,118591
                vuint32_t EEI17:EEI172236,118626
                vuint32_t EEI16:EEI162237,118661
                vuint32_t EEI15:EEI152238,118696
                vuint32_t EEI14:EEI142239,118731
                vuint32_t EEI13:EEI132240,118766
                vuint32_t EEI12:EEI122241,118801
                vuint32_t EEI11:EEI112242,118836
                vuint32_t EEI10:EEI102243,118871
                vuint32_t EEI09:EEI092244,118906
                vuint32_t EEI08:EEI082245,118941
                vuint32_t EEI07:EEI072246,118976
                vuint32_t EEI06:EEI062247,119011
                vuint32_t EEI05:EEI052248,119046
                vuint32_t EEI04:EEI042249,119081
                vuint32_t EEI03:EEI032250,119116
                vuint32_t EEI02:EEI022251,119151
                vuint32_t EEI01:EEI012252,119186
                vuint32_t EEI00:EEI002253,119221
            } B;2254,119256
        } EEIRL;2255,119273
            vuint8_t R;2258,119389
            vuint8_t B;2259,119413
        } SERQR;2260,119475
            vuint8_t R;2263,119583
            vuint8_t B;2264,119607
        } CERQR;2265,119669
            vuint8_t R;2268,119779
            vuint8_t B;2269,119803
        } SEEIR;2270,119865
            vuint8_t R;2273,119981
            vuint8_t B;2274,120005
        } CEEIR;2275,120067
            vuint8_t R;2278,120185
            vuint8_t B;2279,120209
        } CIRQR;2280,120271
            vuint8_t R;2283,120384
            vuint8_t B;2284,120408
        } CER;2285,120470
            vuint8_t R;2288,120571
            vuint8_t B;2289,120595
        } SSBR;2290,120657
            vuint8_t R;2293,120756
            vuint8_t B;2294,120780
        } CDSBR;2295,120842
        uint32_t edma_reserved_irqrh;2297,120933
            vuint32_t R;2300,120988
                vuint32_t INT31:INT312302,121034
                vuint32_t INT30:INT302303,121069
                vuint32_t INT29:INT292304,121104
                vuint32_t INT28:INT282305,121139
                vuint32_t INT27:INT272306,121174
                vuint32_t INT26:INT262307,121209
                vuint32_t INT25:INT252308,121244
                vuint32_t INT24:INT242309,121279
                vuint32_t INT23:INT232310,121314
                vuint32_t INT22:INT222311,121349
                vuint32_t INT21:INT212312,121384
                vuint32_t INT20:INT202313,121419
                vuint32_t INT19:INT192314,121454
                vuint32_t INT18:INT182315,121489
                vuint32_t INT17:INT172316,121524
                vuint32_t INT16:INT162317,121559
                vuint32_t INT15:INT152318,121594
                vuint32_t INT14:INT142319,121629
                vuint32_t INT13:INT132320,121664
                vuint32_t INT12:INT122321,121699
                vuint32_t INT11:INT112322,121734
                vuint32_t INT10:INT102323,121769
                vuint32_t INT09:INT092324,121804
                vuint32_t INT08:INT082325,121839
                vuint32_t INT07:INT072326,121874
                vuint32_t INT06:INT062327,121909
                vuint32_t INT05:INT052328,121944
                vuint32_t INT04:INT042329,121979
                vuint32_t INT03:INT032330,122014
                vuint32_t INT02:INT022331,122049
                vuint32_t INT01:INT012332,122084
                vuint32_t INT00:INT002333,122119
            } B;2334,122154
        } IRQRL;2335,122171
        uint32_t edma_reserved_erh;2337,122257
            vuint32_t R;2340,122310
                vuint32_t ERR31:ERR312342,122356
                vuint32_t ERR30:ERR302343,122391
                vuint32_t ERR29:ERR292344,122426
                vuint32_t ERR28:ERR282345,122461
                vuint32_t ERR27:ERR272346,122496
                vuint32_t ERR26:ERR262347,122531
                vuint32_t ERR25:ERR252348,122566
                vuint32_t ERR24:ERR242349,122601
                vuint32_t ERR23:ERR232350,122636
                vuint32_t ERR22:ERR222351,122671
                vuint32_t ERR21:ERR212352,122706
                vuint32_t ERR20:ERR202353,122741
                vuint32_t ERR19:ERR192354,122776
                vuint32_t ERR18:ERR182355,122811
                vuint32_t ERR17:ERR172356,122846
                vuint32_t ERR16:ERR162357,122881
                vuint32_t ERR15:ERR152358,122916
                vuint32_t ERR14:ERR142359,122951
                vuint32_t ERR13:ERR132360,122986
                vuint32_t ERR12:ERR122361,123021
                vuint32_t ERR11:ERR112362,123056
                vuint32_t ERR10:ERR102363,123091
                vuint32_t ERR09:ERR092364,123126
                vuint32_t ERR08:ERR082365,123161
                vuint32_t ERR07:ERR072366,123196
                vuint32_t ERR06:ERR062367,123231
                vuint32_t ERR05:ERR052368,123266
                vuint32_t ERR04:ERR042369,123301
                vuint32_t ERR03:ERR032370,123336
                vuint32_t ERR02:ERR022371,123371
                vuint32_t ERR01:ERR012372,123406
                vuint32_t ERR00:ERR002373,123441
            } B;2374,123476
        } ERL;2375,123493
        int32_t edma_reserverd_hrsh[edma_reserverd_hrsh2377,123567
        int32_t edma_reserverd_hrsl[edma_reserverd_hrsl2379,123608
        int32_t edma_reserverd_gpor[edma_reserverd_gpor2381,123649
        int32_t EDMA_reserverd_223[EDMA_reserverd_2232383,123690
            vuint8_t R;2386,123747
                vuint8_t ECP:ECP2388,123792
                vuint8_t DPA:DPA2389,123824
                vuint8_t GRPPRI:GRPPRI2390,123856
                vuint8_t CHPRI:CHPRI2391,123891
            } B;2392,123925
        } CPR[CPR2393,123942
        uint32_t edma_reserved2[edma_reserved22395,124025
        struct tcd_t 2401,124302
            vuint32_t SADDR;2402,124430
            vuint16_t SMOD:SMOD2404,124484
            vuint16_t SSIZE:SSIZE2405,124544
            vuint16_t DMOD:DMOD2406,124603
            vuint16_t DSIZE:DSIZE2407,124668
            vint16_t SOFF;2408,124732
            vuint32_t NBYTES;2409,124799
            vint32_t SLAST;2410,124864
            vuint32_t DADDR;2413,125015
            vuint16_t CITERE_LINK:CITERE_LINK2414,125073
            vuint16_t CITER:CITER2415,125110
            vint16_t DOFF;2416,125142
            vint32_t DLAST_SGA;2417,125214
            vuint16_t BITERE_LINK:BITERE_LINK2418,125246
            vuint16_t BITER:BITER2419,125328
            vuint16_t BWC:BWC2420,125360
            vuint16_t MAJORLINKCH:MAJORLINKCH2421,125416
            vuint16_t DONE:DONE2422,125493
            vuint16_t ACTIVE:ACTIVE2423,125544
            vuint16_t MAJORE_LINK:MAJORE_LINK2424,125597
            vuint16_t E_SG:E_SG2425,125674
            vuint16_t D_REQ:D_REQ2426,125745
            vuint16_t INT_HALF:INT_HALF2427,125809
            vuint16_t INT_MAJ:INT_MAJ2428,125889
            vuint16_t START:START2429,125970
        } TCD[TCD2430,126031
    struct EDMA_TCD_alt1_tag 2433,126127
        struct tcd_alt1_t 2435,126240
            vuint32_t SADDR;2436,126268
            vuint16_t SMOD:SMOD2438,126322
            vuint16_t SSIZE:SSIZE2439,126382
            vuint16_t DMOD:DMOD2440,126441
            vuint16_t DSIZE:DSIZE2441,126506
            vint16_t SOFF;2442,126570
            vuint32_t NBYTES;2443,126637
            vint32_t SLAST;2444,126702
            vuint32_t DADDR;2447,126853
            vuint16_t CITERE_LINK:CITERE_LINK2448,126911
            vuint16_t CITERLINKCH:CITERLINKCH2449,126948
            vuint16_t CITER:CITER2450,126985
            vint16_t DOFF;2451,127016
            vint32_t DLAST_SGA;2452,127088
            vuint16_t BITERE_LINK:BITERE_LINK2453,127120
            vuint16_t BITERLINKCH:BITERLINKCH2454,127202
            vuint16_t BITER:BITER2455,127239
            vuint16_t BWC:BWC2456,127270
            vuint16_t MAJORLINKCH:MAJORLINKCH2457,127326
            vuint16_t DONE:DONE2458,127403
            vuint16_t ACTIVE:ACTIVE2459,127454
            vuint16_t MAJORE_LINK:MAJORE_LINK2460,127507
            vuint16_t E_SG:E_SG2461,127584
            vuint16_t D_REQ:D_REQ2462,127655
            vuint16_t INT_HALF:INT_HALF2463,127719
            vuint16_t INT_MAJ:INT_MAJ2464,127799
            vuint16_t START:START2465,127880
        } TCD[TCD2466,127941
    struct INTC_tag 2472,128272
            vuint32_t R;2474,128310
                vuint32_t:vuint32_t2476,128356
                vuint32_t VTES_PRC1:VTES_PRC12477,128403
                  vuint32_t:vuint32_t2478,128500
                vuint32_t HVEN_PRC1:HVEN_PRC12479,128547
                  vuint32_t:vuint32_t2480,128643
                vuint32_t VTES:VTES2481,128690
                  vuint32_t:vuint32_t2482,128790
                vuint32_t HVEN:HVEN2483,128837
            } B;2484,128936
        } MCR;2485,128953
        int32_t INTC_reserverd_10[INTC_reserverd_102486,129072
            vuint32_t R;2489,129127
                vuint32_t:vuint32_t2491,129173
                vuint32_t PRI:PRI2492,129220
            } B;2493,129275
        } CPR;2494,129292
        int32_t INTC_reserved_1;2496,129429
            vuint32_t R;2499,129606
                vuint32_t VTBA:VTBA2501,129652
                vuint32_t INTVEC:INTVEC2502,129745
                  vuint32_t:vuint32_t2503,129831
            } B;2504,129878
        } IACKR;2505,129895
        int32_t INTC_reserverd_2;2507,130041
            vuint32_t R;2510,130229
        } EOIR;2511,130254
        int32_t INTC_reserverd_3;2513,130393
            vuint8_t R;2516,130574
                vuint8_t:vuint8_t2518,130619
                vuint8_t SET:SET2519,130666
                vuint8_t CLR:CLR2520,130718
            } B;2521,130772
        } SSCIR[SSCIR2522,130789
        int32_t INTC_reserverd_32[INTC_reserverd_322524,130923
            vuint8_t R;2527,130978
                vuint8_t PRC_SEL:PRC_SEL2529,131023
                  vuint8_t:vuint8_t2530,131104
                vuint8_t PRI:PRI2531,131151
            } B;2532,131205
        } PSR[PSR2533,131222
    struct EQADC_tag 2539,131629
            vuint32_t R;2541,131668
                vuint32_t:vuint32_t2543,131714
                vuint32_t ICEA0:ICEA02544,131744
                vuint32_t ICEA1:ICEA12545,131779
                  vuint32_t:vuint32_t2546,131814
                vuint32_t ESSIE:ESSIE2547,131845
                  vuint32_t:vuint32_t2548,131880
                vuint32_t DBG:DBG2549,131911
            } B;2550,131944
        } MCR;2551,131961
        int32_t EQADC_reserved00;2553,132051
            vuint32_t R;2556,132102
                vuint32_t:vuint32_t2558,132148
                vuint32_t NMF:NMF2559,132177
            } B;2560,132211
        } NMSFR;2561,132228
            vuint32_t R;2564,132340
                vuint32_t:vuint32_t2566,132386
                vuint32_t DFL:DFL2567,132416
            } B;2568,132449
        } ETDFR;2569,132466
            vuint32_t R;2572,132586
                vuint32_t CFPUSH:CFPUSH2574,132632
            } B;2575,132697
        } CFPR[CFPR2576,132714
        uint32_t eqadc_reserved1;2578,132796
        uint32_t eqadc_reserved2;2580,132831
            vuint32_t R;2583,132882
                vuint32_t:vuint32_t2585,132928
                vuint32_t RFPOP:RFPOP2586,132958
            } B;2587,133022
        } RFPR[RFPR2588,133039
        uint32_t eqadc_reserved3;2590,133126
        uint32_t eqadc_reserved4;2592,133161
            vuint16_t R;2595,133212
                vuint16_t:vuint16_t2597,133258
                vuint16_t CFEE0:CFEE02598,133287
                vuint16_t STRME0:STRME02599,133322
                vuint16_t SSE:SSE2600,133358
                vuint16_t CFINV:CFINV2601,133391
                  vuint16_t:vuint16_t2602,133426
                vuint16_t MODE:MODE2603,133457
                vuint16_t AMODE0:AMODE02604,133491
            } B;2605,133549
        } CFCR[CFCR2606,133566
        uint32_t eqadc_reserved5;2608,133651
            vuint16_t R;2611,133702
                vuint16_t NCIE:NCIE2613,133748
                vuint16_t TORIE:TORIE2614,133782
                vuint16_t PIE:PIE2615,133817
                vuint16_t EOQIE:EOQIE2616,133850
                vuint16_t CFUIE:CFUIE2617,133885
                  vuint16_t:vuint16_t2618,133920
                vuint16_t CFFE:CFFE2619,133951
                vuint16_t CFFS:CFFS2620,133985
                  vuint16_t:vuint16_t2621,134019
                vuint16_t RFOIE:RFOIE2622,134050
                  vuint16_t:vuint16_t2623,134085
                vuint16_t RFDE:RFDE2624,134116
                vuint16_t RFDS:RFDS2625,134150
            } B;2626,134184
        } IDCR[IDCR2627,134201
        uint32_t eqadc_reserved6;2629,134298
            vuint32_t R;2632,134349
                vuint32_t NCF:NCF2634,134395
                vuint32_t TORF:TORF2635,134428
                vuint32_t PF:PF2636,134462
                vuint32_t EOQF:EOQF2637,134494
                vuint32_t CFUF:CFUF2638,134528
                vuint32_t SSS:SSS2639,134562
                vuint32_t CFFF:CFFF2640,134595
                  vuint32_t:vuint32_t2641,134629
                vuint32_t RFOF:RFOF2642,134660
                  vuint32_t:vuint32_t2643,134694
                vuint32_t RFDF:RFDF2644,134725
                  vuint32_t:vuint32_t2645,134759
                vuint32_t CFCTR:CFCTR2646,134790
                vuint32_t TNXTPTR:TNXTPTR2647,134825
                vuint32_t RFCTR:RFCTR2648,134862
                vuint32_t POPNXTPTR:POPNXTPTR2649,134897
            } B;2650,134936
        } FISR[FISR2651,134953
        uint32_t eqadc_reserved7;2653,135050
        uint32_t eqadc_reserved8;2655,135085
            vuint16_t R;2658,135136
                vuint16_t:vuint16_t2660,135182
                vuint16_t TCCF:TCCF2661,135211
            } B;2662,135274
        } CFTCR[CFTCR2663,135291
        uint32_t eqadc_reserved9;2665,135386
            vuint32_t R;2668,135437
                vuint32_t CFS0:CFS02670,135483
                vuint32_t CFS1:CFS12671,135550
                vuint32_t CFS2:CFS22672,135617
                vuint32_t CFS3:CFS32673,135684
                vuint32_t CFS4:CFS42674,135751
                vuint32_t CFS5:CFS52675,135818
                  vuint32_t:vuint32_t2676,135885
                vuint32_t LCFTCB0:LCFTCB02677,135916
                vuint32_t TC_LCFTCB0:TC_LCFTCB02678,135953
            } B;2679,135994
        } CFSSR0;2680,136011
            vuint32_t R;2683,136114
                vuint32_t CFS0:CFS02685,136160
                vuint32_t CFS1:CFS12686,136227
                vuint32_t CFS2:CFS22687,136294
                vuint32_t CFS3:CFS32688,136361
                vuint32_t CFS4:CFS42689,136428
                vuint32_t CFS5:CFS52690,136495
                  vuint32_t:vuint32_t2691,136562
                vuint32_t LCFTCB1:LCFTCB12692,136593
                vuint32_t TC_LCFTCB1:TC_LCFTCB12693,136630
            } B;2694,136671
        } CFSSR1;2695,136688
            vuint32_t R;2698,136791
                vuint32_t CFS0:CFS02700,136837
                vuint32_t CFS1:CFS12701,136904
                vuint32_t CFS2:CFS22702,136971
                vuint32_t CFS3:CFS32703,137038
                vuint32_t CFS4:CFS42704,137105
                vuint32_t CFS5:CFS52705,137172
                  vuint32_t:vuint32_t2706,137239
                vuint32_t ECBNI:ECBNI2707,137270
                vuint32_t LCFTSSI:LCFTSSI2708,137305
                vuint32_t TC_LCFTSSI:TC_LCFTSSI2709,137342
            } B;2710,137383
        } CFSSR2;2711,137400
            vuint32_t R;2714,137503
                vuint32_t CFS0:CFS02716,137549
                vuint32_t CFS1:CFS12717,137583
                vuint32_t CFS2:CFS22718,137617
                vuint32_t CFS3:CFS32719,137651
                vuint32_t CFS4:CFS42720,137685
                vuint32_t CFS5:CFS52721,137719
                  vuint32_t:vuint32_t2722,137753
            } B;2723,137785
        } CFSR;2724,137802
        uint32_t eqadc_reserved11;2726,137863
            vuint32_t R;2729,137915
                vuint32_t:vuint32_t2731,137961
                vuint32_t MDT:MDT2732,137991
                  vuint32_t:vuint32_t2733,138024
                vuint32_t BR:BR2734,138055
            } B;2735,138087
        } SSICR;2736,138104
            vuint32_t R;2739,138203
                vuint32_t RDV:RDV2741,138249
                  vuint32_t:vuint32_t2742,138282
                vuint32_t RDATA:RDATA2743,138313
            } B;2744,138349
        } SSIRDR;2745,138366
        uint32_t eqadc_reserved11b[eqadc_reserved11b2747,138476
        uint32_t eqadc_reserved15;2749,138516
        uint32_t eqadc_reserved12[eqadc_reserved122752,138687
                vuint32_t R;2756,138764
            } R[R2760,138842
                vuint32_t R;2763,138922
            } EDATA[EDATA2765,138999
            uint32_t eqadc_reserved13[eqadc_reserved132767,139079
        } CF[CF2769,139122
        uint32_t eqadc_reserved14[eqadc_reserved142771,139140
                vuint32_t R;2775,139217
            } R[R2777,139291
            uint32_t eqadc_reserved15[eqadc_reserved152779,139352
        } RF[RF2781,139396
    struct DSPI_tag 2787,139662
            vuint32_t R;2789,139700
                vuint32_t MSTR:MSTR2791,139746
                vuint32_t CONT_SCKE:CONT_SCKE2792,139780
                vuint32_t DCONF:DCONF2793,139819
                vuint32_t FRZ:FRZ2794,139854
                vuint32_t MTFE:MTFE2795,139887
                vuint32_t PCSSE:PCSSE2796,139921
                vuint32_t ROOE:ROOE2797,139956
                vuint32_t PCSIS7:PCSIS72798,139990
                vuint32_t PCSIS6:PCSIS62799,140052
                vuint32_t PCSIS5:PCSIS52800,140114
                vuint32_t PCSIS4:PCSIS42801,140150
                vuint32_t PCSIS3:PCSIS32802,140186
                vuint32_t PCSIS2:PCSIS22803,140222
                vuint32_t PCSIS1:PCSIS12804,140258
                vuint32_t PCSIS0:PCSIS02805,140294
                vuint32_t DOZE:DOZE2806,140330
                vuint32_t MDIS:MDIS2807,140364
                vuint32_t DIS_TXF:DIS_TXF2808,140398
                vuint32_t DIS_RXF:DIS_RXF2809,140435
                vuint32_t CLR_TXF:CLR_TXF2810,140472
                vuint32_t CLR_RXF:CLR_RXF2811,140509
                vuint32_t SMPL_PT:SMPL_PT2812,140546
                  vuint32_t:vuint32_t2813,140583
                vuint32_t HALT:HALT2814,140614
            } B;2815,140648
        } MCR;2816,140665
        uint32_t dspi_reserved1;2818,140774
            vuint32_t R;2821,140824
                vuint32_t TCNT:TCNT2823,140870
                  vuint32_t:vuint32_t2824,140936
            } B;2825,140968
        } TCR;2826,140985
            vuint32_t R;2829,141110
                vuint32_t DBR:DBR2831,141156
                vuint32_t FMSZ:FMSZ2832,141189
                vuint32_t CPOL:CPOL2833,141223
                vuint32_t CPHA:CPHA2834,141257
                vuint32_t LSBFE:LSBFE2835,141291
                vuint32_t PCSSCK:PCSSCK2836,141326
                vuint32_t PASC:PASC2837,141362
                vuint32_t PDT:PDT2838,141396
                vuint32_t PBR:PBR2839,141429
                vuint32_t CSSCK:CSSCK2840,141462
                vuint32_t ASC:ASC2841,141497
                vuint32_t DT:DT2842,141530
                vuint32_t BR:BR2843,141562
            } B;2844,141594
        } CTAR[CTAR2845,141611
            vuint32_t R;2848,141755
                vuint32_t TCF:TCF2850,141801
                vuint32_t TXRXS:TXRXS2851,141834
                  vuint32_t:vuint32_t2852,141869
                vuint32_t EOQF:EOQF2853,141900
                vuint32_t TFUF:TFUF2854,141934
                  vuint32_t:vuint32_t2855,141968
                vuint32_t TFFF:TFFF2856,141999
                  vuint32_t:vuint32_t2857,142033
                vuint32_t RFOF:RFOF2858,142064
                  vuint32_t:vuint32_t2859,142098
                vuint32_t RFDF:RFDF2860,142129
                  vuint32_t:vuint32_t2861,142163
                vuint32_t TXCTR:TXCTR2862,142194
                vuint32_t TXNXTPTR:TXNXTPTR2863,142229
                vuint32_t RXCTR:RXCTR2864,142267
                vuint32_t POPNXTPTR:POPNXTPTR2865,142302
            } B;2866,142341
        } SR;2867,142358
            vuint32_t R;2870,142468
                vuint32_t TCFRE:TCFRE2872,142514
                  vuint32_t:vuint32_t2873,142577
                vuint32_t EOQFRE:EOQFRE2874,142608
                vuint32_t TFUFRE:TFUFRE2875,142672
                  vuint32_t:vuint32_t2876,142736
                vuint32_t TFFFRE:TFFFRE2877,142767
                vuint32_t TFFFDIRS:TFFFDIRS2878,142831
                  vuint32_t:vuint32_t2879,142897
                vuint32_t RFOFRE:RFOFRE2880,142928
                  vuint32_t:vuint32_t2881,142992
                vuint32_t RFDFRE:RFDFRE2882,143023
                vuint32_t RFDFDIRS:RFDFDIRS2883,143087
                  vuint32_t:vuint32_t2884,143153
            } B;2885,143185
        } RSER;2886,143202
            vuint32_t R;2889,143347
                vuint32_t CONT:CONT2891,143393
                vuint32_t CTAS:CTAS2892,143427
                vuint32_t EOQ:EOQ2893,143461
                vuint32_t CTCNT:CTCNT2894,143494
                  vuint32_t:vuint32_t2895,143529
                vuint32_t PCS7:PCS72896,143560
                vuint32_t PCS6:PCS62897,143622
                vuint32_t PCS5:PCS52898,143684
                vuint32_t PCS4:PCS42899,143718
                vuint32_t PCS3:PCS32900,143752
                vuint32_t PCS2:PCS22901,143786
                vuint32_t PCS1:PCS12902,143820
                vuint32_t PCS0:PCS02903,143854
                vuint32_t TXDATA:TXDATA2904,143888
            } B;2905,143925
        } PUSHR;2906,143942
            vuint32_t R;2909,144061
                vuint32_t:vuint32_t2911,144107
                vuint32_t RXDATA:RXDATA2912,144137
            } B;2913,144174
        } POPR;2914,144191
            vuint32_t R;2917,144308
                vuint32_t TXCMD:TXCMD2919,144354
                vuint32_t TXDATA:TXDATA2920,144390
            } B;2921,144427
        } TXFR[TXFR2922,144444
        vuint32_t DSPI_reserved_txf[DSPI_reserved_txf2924,144556
            vuint32_t R;2927,144614
                vuint32_t:vuint32_t2929,144660
                vuint32_t RXDATA:RXDATA2930,144690
            } B;2931,144727
        } RXFR[RXFR2932,144744
        vuint32_t DSPI_reserved_rxf[DSPI_reserved_rxf2934,144856
            vuint32_t R;2937,144914
                vuint32_t MTOE:MTOE2939,144960
                  vuint32_t:vuint32_t2940,144994
                vuint32_t MTOCNT:MTOCNT2941,145025
                  vuint32_t:vuint32_t2942,145061
                vuint32_t TSBC:TSBC2943,145092
                vuint32_t TXSS:TXSS2944,145126
                vuint32_t TPOL:TPOL2945,145160
                vuint32_t TRRE:TRRE2946,145194
                vuint32_t CID:CID2947,145228
                vuint32_t DCONT:DCONT2948,145261
                vuint32_t DSICTAS:DSICTAS2949,145296
                  vuint32_t:vuint32_t2950,145333
                vuint32_t DPCS7:DPCS72951,145364
                vuint32_t DPCS6:DPCS62952,145399
                vuint32_t DPCS5:DPCS52953,145434
                vuint32_t DPCS4:DPCS42954,145469
                vuint32_t DPCS3:DPCS32955,145504
                vuint32_t DPCS2:DPCS22956,145539
                vuint32_t DPCS1:DPCS12957,145574
                vuint32_t DPCS0:DPCS02958,145609
            } B;2959,145644
        } DSICR;2960,145661
            vuint32_t R;2963,145785
                vuint32_t SER_DATA:SER_DATA2965,145831
            } B;2966,145909
        } SDR;2967,145926
            vuint32_t R;2970,146053
                vuint32_t ASER_DATA:ASER_DATA2972,146099
            } B;2973,146177
        } ASDR;2974,146194
            vuint32_t R;2977,146332
                vuint32_t COMP_DATA:COMP_DATA2979,146378
            } B;2980,146456
        } COMPR;2981,146473
            vuint32_t R;2984,146603
                vuint32_t DESER_DATA:DESER_DATA2986,146649
            } B;2987,146735
        } DDR;2988,146752
            vuint32_t R;2991,146881
                vuint32_t:vuint32_t2993,146927
                vuint32_t TSBCNT:TSBCNT2994,146956
                  vuint32_t:vuint32_t2995,146992
                vuint32_t DPCS1_7:DPCS1_72996,147024
                vuint32_t DPCS1_6:DPCS1_62997,147061
                vuint32_t DPCS1_5:DPCS1_52998,147098
                vuint32_t DPCS1_4:DPCS1_42999,147135
                vuint32_t DPCS1_3:DPCS1_33000,147172
                vuint32_t DPCS1_2:DPCS1_23001,147209
                vuint32_t DPCS1_1:DPCS1_13002,147246
                vuint32_t DPCS1_0:DPCS1_03003,147283
            } B;3004,147320
        } DSICR1;3005,147337
    struct ESCI_tag 3011,147692
            vuint32_t R;3013,147730
                vuint32_t:vuint32_t3015,147776
                vuint32_t SBR:SBR3016,147805
                vuint32_t LOOPS:LOOPS3017,147839
                  vuint32_t:vuint32_t3018,147874
                vuint32_t RSRC:RSRC3019,147933
                vuint32_t M:M3020,147967
                vuint32_t WAKE:WAKE3021,147998
                vuint32_t ILT:ILT3022,148032
                vuint32_t PE:PE3023,148065
                vuint32_t PT:PT3024,148097
                vuint32_t TIE:TIE3025,148129
                vuint32_t TCIE:TCIE3026,148162
                vuint32_t RIE:RIE3027,148196
                vuint32_t ILIE:ILIE3028,148229
                vuint32_t TE:TE3029,148263
                vuint32_t RE:RE3030,148295
                vuint32_t RWU:RWU3031,148327
                vuint32_t SBK:SBK3032,148360
            } B;3033,148393
        } CR1;3034,148410
            vuint16_t R;3037,148546
                vuint16_t MDIS:MDIS3039,148592
                vuint16_t FBR:FBR3040,148626
                vuint16_t BSTP:BSTP3041,148659
                vuint16_t IEBERR:IEBERR3042,148693
                vuint16_t RXDMA:RXDMA3043,148756
                vuint16_t TXDMA:TXDMA3044,148791
                vuint16_t BRK13:BRK133045,148826
                vuint16_t TXDIR:TXDIR3046,148888
                vuint16_t BESM13:BESM133047,148923
                vuint16_t SBSTP:SBSTP3048,148985
                vuint16_t RXPOL:RXPOL3049,149048
                vuint16_t PMSK:PMSK3050,149083
                vuint16_t ORIE:ORIE3051,149117
                vuint16_t NFIE:NFIE3052,149151
                vuint16_t FEIE:FEIE3053,149185
                vuint16_t PFIE:PFIE3054,149219
            } B;3055,149253
        } CR2;3056,149270
            vuint16_t R;3059,149391
                vuint16_t R8:R83061,149437
                vuint16_t T8:T83062,149489
                vuint16_t ERR:ERR3063,149541
                  vuint16_t:vuint16_t3064,149574
                vuint16_t R:R3065,149605
                vuint8_t D;3066,149636
            } B;3067,149664
        } DR;3068,149681
            vuint32_t R;3071,149797
                vuint32_t TDRE:TDRE3073,149843
                vuint32_t TC:TC3074,149877
                vuint32_t RDRF:RDRF3075,149909
                vuint32_t IDLE:IDLE3076,149943
                vuint32_t OR:OR3077,149977
                vuint32_t NF:NF3078,150009
                vuint32_t FE:FE3079,150041
                vuint32_t PF:PF3080,150073
                  vuint32_t:vuint32_t3081,150105
                vuint32_t BERR:BERR3082,150136
                  vuint32_t:vuint32_t3083,150170
                vuint32_t TACT:TACT3084,150201
                vuint32_t RAF:RAF3085,150235
                vuint32_t RXRDY:RXRDY3086,150297
                vuint32_t TXRDY:TXRDY3087,150332
                vuint32_t LWAKE:LWAKE3088,150367
                vuint32_t STO:STO3089,150402
                vuint32_t PBERR:PBERR3090,150435
                vuint32_t CERR:CERR3091,150470
                vuint32_t CKERR:CKERR3092,150504
                vuint32_t FRC:FRC3093,150539
                  vuint32_t:vuint32_t3094,150572
                vuint32_t UREQ:UREQ3095,150603
                vuint32_t OVFL:OVFL3096,150637
            } B;3097,150671
        } SR;3098,150688
            vuint32_t R;3101,150828
                vuint32_t LRES:LRES3103,150874
                vuint32_t WU:WU3104,150908
                vuint32_t WUD0:WUD03105,150940
                vuint32_t WUD1:WUD13106,150974
                  vuint32_t:vuint32_t3107,151008
                vuint32_t PRTY:PRTY3108,151090
                vuint32_t LIN:LIN3109,151124
                vuint32_t RXIE:RXIE3110,151157
                vuint32_t TXIE:TXIE3111,151191
                vuint32_t WUIE:WUIE3112,151225
                vuint32_t STIE:STIE3113,151259
                vuint32_t PBIE:PBIE3114,151293
                vuint32_t CIE:CIE3115,151327
                vuint32_t CKIE:CKIE3116,151360
                vuint32_t FCIE:FCIE3117,151394
                  vuint32_t:vuint32_t3118,151428
                vuint32_t UQIE:UQIE3119,151459
                vuint32_t OFIE:OFIE3120,151493
                  vuint32_t:vuint32_t3121,151527
            } B;3122,151558
        } LCR;3123,151575
            vuint32_t R;3126,151714
        } LTR;3127,151739
            vuint32_t R;3130,151854
        } LRR;3131,151879
            vuint32_t R;3134,151993
                vuint32_t P:P3136,152039
                  vuint32_t:vuint32_t3137,152071
                vuint32_t SYNM:SYNM3138,152102
                vuint32_t EROE:EROE3139,152136
                vuint32_t ERFE:ERFE3140,152170
                vuint32_t ERPE:ERPE3141,152204
                vuint32_t M2:M23142,152238
                  vuint32_t:vuint32_t3143,152270
            } B;3144,152301
        } LPR;3145,152318
    struct ESCI_12_13_bit_tag 3151,152686
            vuint16_t R;3153,152734
                vuint16_t R8:R83155,152780
                vuint16_t T8:T83156,152812
                vuint16_t ERR:ERR3157,152844
                  vuint16_t:vuint16_t3158,152877
                vuint16_t D:D3159,152908
            } B;3160,152940
        } DR;3161,152957
    struct FLEXCAN_BUF_t 3166,153253
            vuint32_t R;3168,153296
                vuint32_t:vuint32_t3170,153342
                vuint32_t CODE:CODE3171,153371
                  vuint32_t:vuint32_t3172,153405
                vuint32_t SRR:SRR3173,153436
                vuint32_t IDE:IDE3174,153469
                vuint32_t RTR:RTR3175,153502
                vuint32_t LENGTH:LENGTH3176,153535
                vuint32_t TIMESTAMP:TIMESTAMP3177,153571
            } B;3178,153611
        } CS;3179,153628
            vuint32_t R;3182,153659
                vuint32_t PRIO:PRIO3184,153705
                vuint32_t STD_ID:STD_ID3185,153739
                vuint32_t EXT_ID:EXT_ID3186,153776
            } B;3187,153813
        } ID;3188,153830
            vuint32_t W[W3193,154055
        } DATA;3195,154219
    struct FLEXCAN_RXFIFO_t 3199,154296
            vuint32_t R;3201,154342
                vuint32_t:vuint32_t3203,154388
                vuint32_t SRR:SRR3204,154417
                vuint32_t IDE:IDE3205,154450
                vuint32_t RTR:RTR3206,154483
                vuint32_t LENGTH:LENGTH3207,154516
                vuint32_t TIMESTAMP:TIMESTAMP3208,154552
            } B;3209,154592
        } CS;3210,154609
            vuint32_t R;3213,154640
                vuint32_t:vuint32_t3215,154686
                vuint32_t STD_ID:STD_ID3216,154715
                vuint32_t EXT_ID:EXT_ID3217,154752
            } B;3218,154789
        } ID;3219,154806
            vuint32_t W[W3224,155031
        } DATA;3226,155195
        uint32_t FLEXCAN_RXFIFO_reserved[FLEXCAN_RXFIFO_reserved3228,155212
            vuint32_t R;3231,155310
        } IDTABLE[IDTABLE3232,155335
    struct FLEXCAN2_tag 3236,155421
            vuint32_t R;3238,155463
                vuint32_t MDIS:MDIS3240,155509
                vuint32_t FRZ:FRZ3241,155543
                vuint32_t FEN:FEN3242,155576
                vuint32_t HALT:HALT3243,155638
                vuint32_t NOTRDY:NOTRDY3244,155672
                vuint32_t WAK_MSK:WAK_MSK3245,155737
                vuint32_t SOFTRST:SOFTRST3246,155799
                vuint32_t FRZACK:FRZACK3247,155865
                vuint32_t SUPV:SUPV3248,155930
                vuint32_t SLF_WAK:SLF_WAK3249,155992
                vuint32_t WRNEN:WRNEN3251,156055
                vuint32_t MDISACK:MDISACK3253,156120
                vuint32_t WAK_SRC:WAK_SRC3254,156185
                vuint32_t DOZE:DOZE3255,156247
                vuint32_t SRXDIS:SRXDIS3257,156310
                vuint32_t MBFEN:MBFEN3258,156375
                  vuint32_t:vuint32_t3259,156436
                vuint32_t LPRIO_EN:LPRIO_EN3261,156468
                vuint32_t AEN:AEN3262,156530
                  vuint32_t:vuint32_t3263,156592
                vuint32_t IDAM:IDAM3264,156623
                  vuint32_t:vuint32_t3265,156685
                vuint32_t MAXMB:MAXMB3267,156717
            } B;3268,156752
        } MCR;3269,156769
            vuint32_t R;3272,156854
                vuint32_t PRESDIV:PRESDIV3274,156900
                vuint32_t RJW:RJW3275,156937
                vuint32_t PSEG1:PSEG13276,156970
                vuint32_t PSEG2:PSEG23277,157005
                vuint32_t BOFFMSK:BOFFMSK3278,157040
                vuint32_t ERRMSK:ERRMSK3279,157106
                vuint32_t CLKSRC:CLKSRC3280,157171
                vuint32_t LPB:LPB3281,157236
                vuint32_t TWRNMSK:TWRNMSK3282,157269
                vuint32_t RWRNMSK:RWRNMSK3283,157335
                  vuint32_t:vuint32_t3284,157401
                vuint32_t SMP:SMP3285,157432
                vuint32_t BOFFREC:BOFFREC3286,157465
                vuint32_t TSYN:TSYN3287,157531
                vuint32_t LBUF:LBUF3288,157565
                vuint32_t LOM:LOM3289,157599
                vuint32_t PROPSEG:PROPSEG3290,157632
            } B;3291,157669
        } CR;3292,157724
            vuint32_t R;3295,157795
        } TIMER;3296,157820
        int32_t FLEXCAN_reserved00;3298,157878
            vuint32_t R;3301,157931
                vuint32_t:vuint32_t3303,157977
                vuint32_t MI:MI3304,158006
            } B;3305,158039
        } RXGMASK;3306,158056
            vuint32_t R;3309,158126
                vuint32_t:vuint32_t3311,158172
                vuint32_t MI:MI3312,158201
            } B;3313,158234
        } RX14MASK;3314,158251
            vuint32_t R;3317,158317
                vuint32_t:vuint32_t3319,158363
                vuint32_t MI:MI3320,158392
            } B;3321,158425
        } RX15MASK;3322,158442
            vuint32_t R;3325,158508
                vuint32_t:vuint32_t3327,158554
                vuint32_t RXECNT:RXECNT3328,158584
                vuint32_t TXECNT:TXECNT3329,158620
            } B;3330,158656
        } ECR;3331,158673
            vuint32_t R;3334,158751
                vuint32_t:vuint32_t3336,158797
                vuint32_t TWRNINT:TWRNINT3337,158827
                vuint32_t RWRNINT:RWRNINT3338,158893
                vuint32_t BIT1ERR:BIT1ERR3339,158959
                vuint32_t BIT0ERR:BIT0ERR3340,159025
                vuint32_t ACKERR:ACKERR3341,159091
                vuint32_t CRCERR:CRCERR3342,159156
                vuint32_t FRMERR:FRMERR3343,159221
                vuint32_t STFERR:STFERR3344,159286
                vuint32_t TXWRN:TXWRN3345,159351
                vuint32_t RXWRN:RXWRN3346,159415
                vuint32_t IDLE:IDLE3347,159479
                vuint32_t TXRX:TXRX3348,159513
                vuint32_t FLTCONF:FLTCONF3349,159547
                  vuint32_t:vuint32_t3350,159613
                vuint32_t BOFFINT:BOFFINT3351,159644
                vuint32_t ERRINT:ERRINT3352,159710
                vuint32_t WAK_INT:WAK_INT3353,159775
            } B;3354,159837
        } ESR;3355,159854
            vuint32_t R;3358,159935
                vuint32_t BUF63M:BUF63M3360,159981
                vuint32_t BUF62M:BUF62M3361,160017
                vuint32_t BUF61M:BUF61M3362,160053
                vuint32_t BUF60M:BUF60M3363,160089
                vuint32_t BUF59M:BUF59M3364,160125
                vuint32_t BUF58M:BUF58M3365,160161
                vuint32_t BUF57M:BUF57M3366,160197
                vuint32_t BUF56M:BUF56M3367,160233
                vuint32_t BUF55M:BUF55M3368,160269
                vuint32_t BUF54M:BUF54M3369,160305
                vuint32_t BUF53M:BUF53M3370,160341
                vuint32_t BUF52M:BUF52M3371,160377
                vuint32_t BUF51M:BUF51M3372,160413
                vuint32_t BUF50M:BUF50M3373,160449
                vuint32_t BUF49M:BUF49M3374,160485
                vuint32_t BUF48M:BUF48M3375,160521
                vuint32_t BUF47M:BUF47M3376,160557
                vuint32_t BUF46M:BUF46M3377,160593
                vuint32_t BUF45M:BUF45M3378,160629
                vuint32_t BUF44M:BUF44M3379,160665
                vuint32_t BUF43M:BUF43M3380,160701
                vuint32_t BUF42M:BUF42M3381,160737
                vuint32_t BUF41M:BUF41M3382,160773
                vuint32_t BUF40M:BUF40M3383,160809
                vuint32_t BUF39M:BUF39M3384,160845
                vuint32_t BUF38M:BUF38M3385,160881
                vuint32_t BUF37M:BUF37M3386,160917
                vuint32_t BUF36M:BUF36M3387,160953
                vuint32_t BUF35M:BUF35M3388,160989
                vuint32_t BUF34M:BUF34M3389,161025
                vuint32_t BUF33M:BUF33M3390,161061
                vuint32_t BUF32M:BUF32M3391,161097
            } B;3392,161133
        } IMRH;3393,161197
            vuint32_t R;3396,161270
                vuint32_t BUF31M:BUF31M3398,161316
                vuint32_t BUF30M:BUF30M3399,161352
                vuint32_t BUF29M:BUF29M3400,161388
                vuint32_t BUF28M:BUF28M3401,161424
                vuint32_t BUF27M:BUF27M3402,161460
                vuint32_t BUF26M:BUF26M3403,161496
                vuint32_t BUF25M:BUF25M3404,161532
                vuint32_t BUF24M:BUF24M3405,161568
                vuint32_t BUF23M:BUF23M3406,161604
                vuint32_t BUF22M:BUF22M3407,161640
                vuint32_t BUF21M:BUF21M3408,161676
                vuint32_t BUF20M:BUF20M3409,161712
                vuint32_t BUF19M:BUF19M3410,161748
                vuint32_t BUF18M:BUF18M3411,161784
                vuint32_t BUF17M:BUF17M3412,161820
                vuint32_t BUF16M:BUF16M3413,161856
                vuint32_t BUF15M:BUF15M3414,161892
                vuint32_t BUF14M:BUF14M3415,161928
                vuint32_t BUF13M:BUF13M3416,161964
                vuint32_t BUF12M:BUF12M3417,162000
                vuint32_t BUF11M:BUF11M3418,162036
                vuint32_t BUF10M:BUF10M3419,162072
                vuint32_t BUF09M:BUF09M3420,162108
                vuint32_t BUF08M:BUF08M3421,162144
                vuint32_t BUF07M:BUF07M3422,162180
                vuint32_t BUF06M:BUF06M3423,162216
                vuint32_t BUF05M:BUF05M3424,162252
                vuint32_t BUF04M:BUF04M3425,162288
                vuint32_t BUF03M:BUF03M3426,162324
                vuint32_t BUF02M:BUF02M3427,162360
                vuint32_t BUF01M:BUF01M3428,162396
                vuint32_t BUF00M:BUF00M3429,162432
            } B;3430,162468
        } IMRL;3431,162532
            vuint32_t R;3434,162605
                vuint32_t BUF63I:BUF63I3436,162651
                vuint32_t BUF62I:BUF62I3437,162687
                vuint32_t BUF61I:BUF61I3438,162723
                vuint32_t BUF60I:BUF60I3439,162759
                vuint32_t BUF59I:BUF59I3440,162795
                vuint32_t BUF58I:BUF58I3441,162831
                vuint32_t BUF57I:BUF57I3442,162867
                vuint32_t BUF56I:BUF56I3443,162903
                vuint32_t BUF55I:BUF55I3444,162939
                vuint32_t BUF54I:BUF54I3445,162975
                vuint32_t BUF53I:BUF53I3446,163011
                vuint32_t BUF52I:BUF52I3447,163047
                vuint32_t BUF51I:BUF51I3448,163083
                vuint32_t BUF50I:BUF50I3449,163119
                vuint32_t BUF49I:BUF49I3450,163155
                vuint32_t BUF48I:BUF48I3451,163191
                vuint32_t BUF47I:BUF47I3452,163227
                vuint32_t BUF46I:BUF46I3453,163263
                vuint32_t BUF45I:BUF45I3454,163299
                vuint32_t BUF44I:BUF44I3455,163335
                vuint32_t BUF43I:BUF43I3456,163371
                vuint32_t BUF42I:BUF42I3457,163407
                vuint32_t BUF41I:BUF41I3458,163443
                vuint32_t BUF40I:BUF40I3459,163479
                vuint32_t BUF39I:BUF39I3460,163515
                vuint32_t BUF38I:BUF38I3461,163551
                vuint32_t BUF37I:BUF37I3462,163587
                vuint32_t BUF36I:BUF36I3463,163623
                vuint32_t BUF35I:BUF35I3464,163659
                vuint32_t BUF34I:BUF34I3465,163695
                vuint32_t BUF33I:BUF33I3466,163731
                vuint32_t BUF32I:BUF32I3467,163767
            } B;3468,163803
        } IFRH;3469,163866
            vuint32_t R;3472,163939
                vuint32_t BUF31I:BUF31I3474,163985
                vuint32_t BUF30I:BUF30I3475,164021
                vuint32_t BUF29I:BUF29I3476,164057
                vuint32_t BUF28I:BUF28I3477,164093
                vuint32_t BUF27I:BUF27I3478,164129
                vuint32_t BUF26I:BUF26I3479,164165
                vuint32_t BUF25I:BUF25I3480,164201
                vuint32_t BUF24I:BUF24I3481,164237
                vuint32_t BUF23I:BUF23I3482,164273
                vuint32_t BUF22I:BUF22I3483,164309
                vuint32_t BUF21I:BUF21I3484,164345
                vuint32_t BUF20I:BUF20I3485,164381
                vuint32_t BUF19I:BUF19I3486,164417
                vuint32_t BUF18I:BUF18I3487,164453
                vuint32_t BUF17I:BUF17I3488,164489
                vuint32_t BUF16I:BUF16I3489,164525
                vuint32_t BUF15I:BUF15I3490,164561
                vuint32_t BUF14I:BUF14I3491,164597
                vuint32_t BUF13I:BUF13I3492,164633
                vuint32_t BUF12I:BUF12I3493,164669
                vuint32_t BUF11I:BUF11I3494,164705
                vuint32_t BUF10I:BUF10I3495,164741
                vuint32_t BUF09I:BUF09I3496,164777
                vuint32_t BUF08I:BUF08I3497,164813
                vuint32_t BUF07I:BUF07I3498,164849
                vuint32_t BUF06I:BUF06I3499,164885
                vuint32_t BUF05I:BUF05I3500,164921
                vuint32_t BUF04I:BUF04I3501,164957
                vuint32_t BUF03I:BUF03I3502,164993
                vuint32_t BUF02I:BUF02I3503,165029
                vuint32_t BUF01I:BUF01I3504,165065
                vuint32_t BUF00I:BUF00I3505,165101
            } B;3506,165137
        } IFRL;3507,165200
        uint32_t flexcan2_reserved2[flexcan2_reserved23509,165257
        struct FLEXCAN_BUF_t BUF[BUF3515,165576
        uint32_t FLEXCAN_reserved3[FLEXCAN_reserved33522,165857
            vuint32_t R;3525,166001
                vuint32_t MI:MI3527,166047
            } B;3528,166080
        } RXIMR[RXIMR3529,166147
    struct DECFIL_tag 3535,166520
            vuint32_t R;3537,166560
                vuint32_t MDIS:MDIS3539,166606
                vuint32_t FREN:FREN3540,166640
                  vuint32_t:vuint32_t3541,166674
                vuint32_t FRZ:FRZ3542,166705
                vuint32_t SRES:SRES3543,166738
                  vuint32_t:vuint32_t3544,166772
                vuint32_t IDEN:IDEN3545,166842
                vuint32_t ODEN:ODEN3546,166876
                vuint32_t ERREN:ERREN3547,166910
                  vuint32_t:vuint32_t3548,166945
                vuint32_t FTYPE:FTYPE3549,166976
                  vuint32_t:vuint32_t3550,167011
                vuint32_t SCAL:SCAL3551,167042
                  vuint32_t:vuint32_t3552,167076
                vuint32_t SAT:SAT3553,167107
                vuint32_t ISEL:ISEL3554,167140
                  vuint32_t:vuint32_t3555,167174
                vuint32_t DEC_RATE:DEC_RATE3556,167267
                  vuint32_t:vuint32_t3557,167305
                vuint32_t DSEL:DSEL3558,167374
                vuint32_t IBIE:IBIE3559,167408
                vuint32_t OBIE:OBIE3560,167442
                vuint32_t EDME:EDME3561,167476
                vuint32_t TORE:TORE3562,167510
                vuint32_t TMODE:TMODE3563,167544
            } B;3564,167635
        } MCR;3565,167652
            vuint32_t R;3568,167775
                vuint32_t BSY:BSY3570,167821
                  vuint32_t:vuint32_t3571,167854
                vuint32_t DEC_COUNTER:DEC_COUNTER3572,167885
                vuint32_t IDFC:IDFC3573,167926
                vuint32_t ODFC:ODFC3574,167960
                vuint32_t SDFC:SDFC3575,167994
                vuint32_t IBIC:IBIC3576,168071
                vuint32_t OBIC:OBIC3577,168105
                vuint32_t SVRC:SVRC3578,168139
                vuint32_t DIVRC:DIVRC3579,168216
                vuint32_t OVFC:OVFC3580,168251
                vuint32_t OVRC:OVRC3581,168285
                vuint32_t IVRC:IVRC3582,168319
                  vuint32_t:vuint32_t3583,168353
                vuint32_t IDF:IDF3584,168384
                vuint32_t ODF:ODF3585,168417
                vuint32_t SDF:SDF3586,168450
                vuint32_t IBIF:IBIF3587,168526
                vuint32_t OBIF:OBIF3588,168560
                vuint32_t SVR:SVR3589,168594
                vuint32_t DIVR:DIVR3590,168670
                vuint32_t OVF:OVF3591,168704
                vuint32_t OVR:OVR3592,168737
                vuint32_t IVR:IVR3593,168770
            } B;3594,168803
        } MSR;3595,168820
        uint32_t decfil_reserved1[decfil_reserved13599,169047
            vuint32_t R;3602,169102
                vuint32_t:vuint32_t3604,169148
                vuint32_t INTAG:INTAG3605,169177
                  vuint32_t:vuint32_t3606,169212
                vuint32_t PREFILL:PREFILL3607,169243
                vuint32_t FLUSH:FLUSH3608,169280
                vuint32_t INPBUF:INPBUF3609,169315
            } B;3610,169352
        } IB;3611,169369
            vuint32_t R;3614,169492
                vuint32_t:vuint32_t3616,169538
                vuint32_t OUTTAG:OUTTAG3617,169568
                vuint32_t OUTBUF:OUTBUF3618,169604
            } B;3619,169641
        } OB;3620,169658
        uint32_t decfil_reserved2[decfil_reserved23622,169766
            vuint32_t R;3625,169821
                vuint32_t:vuint32_t3627,169867
                vuint32_t COEF:COEF3628,169896
            } B;3629,169931
        } COEF[COEF3630,169948
        uint32_t decfil_reserved3[decfil_reserved33632,170071
            vuint32_t R;3635,170127
                vuint32_t:vuint32_t3637,170173
                vuint32_t TAP:TAP3638,170202
            } B;3639,170236
        } TAP[TAP3640,170253
        uint32_t decfil_reserved4[decfil_reserved43642,170366
            vuint16_t R;3646,170442
                vuint32_t:vuint32_t3648,170488
                vuint32_t SAMP_DATA:SAMP_DATA3649,170518
            } B;3650,170558
        } EDID;3651,170575
        uint32_t decfil_reserved5[decfil_reserved53653,170682
        uint32_t decfil_reserved6;3656,170741
        uint32_t decfil_reserved7;3660,170913
        uint32_t decfil_reserved8;3664,171085
        uint32_t decfil_reserved9;3668,171257
    struct PIT_tag 3675,171653
            vuint32_t R;3678,171691
                vuint32_t:vuint32_t3680,171737
                vuint32_t MDIS_RTI:MDIS_RTI3681,171767
                vuint32_t MDIS:MDIS3682,171805
                vuint32_t FRZ:FRZ3683,171839
            } B;3684,171872
        } PITMCR;3685,171889
        uint32_t pit_reserved1[pit_reserved13687,171956
                vuint32_t R;3691,172030
            } LDVAL;3692,172084
                vuint32_t R;3695,172169
            } CVAL;3696,172223
                vuint32_t R;3699,172311
                    vuint32_t:vuint32_t3701,172365
                    vuint32_t TIE:TIE3702,172399
                    vuint32_t TEN:TEN3703,172436
                } B;3704,172473
            } TCTRL;3705,172494
                vuint32_t R;3708,172576
                    vuint32_t:vuint32_t3710,172630
                    vuint32_t TIF:TIF3711,172664
                } B;3712,172701
            } TFLG;3713,172722
        } RTI;3714,172780
                vuint32_t R;3718,172868
            } LDVAL;3719,172897
                vuint32_t R;3722,172982
            } CVAL;3723,173011
                vuint32_t R;3726,173099
                    vuint32_t:vuint32_t3728,173153
                    vuint32_t TIE:TIE3729,173187
                    vuint32_t TEN:TEN3730,173224
                } B;3731,173261
            } TCTRL;3732,173282
                vuint32_t R;3735,173364
                    vuint32_t:vuint32_t3737,173418
                    vuint32_t TIF:TIF3738,173452
                } B;3739,173489
            } TFLG;3740,173510
        } TIMER[TIMER3741,173568
    struct STM_tag 3747,173866
            vuint32_t R;3749,173903
                vuint32_t:vuint32_t3751,173949
                vuint32_t CPS:CPS3752,173979
                  vuint32_t:vuint32_t3753,174012
                vuint32_t FRZ:FRZ3754,174043
                vuint32_t TEN:TEN3755,174076
            } B;3756,174109
        } CR;3757,174126
            vuint32_t R;3760,174252
        } CNT;3761,174277
        uint32_t stm_reserved1[stm_reserved13763,174393
            vuint32_t R;3766,174504
                vuint32_t:vuint32_t3768,174550
                vuint32_t CEN:CEN3769,174580
            } B;3770,174613
        } CCR0;3771,174630
            vuint32_t R;3774,174766
                vuint32_t:vuint32_t3776,174812
                vuint32_t CIF:CIF3777,174842
            } B;3778,174875
        } CIR0;3779,174892
            vuint32_t R;3782,175030
        } CMP0;3783,175055
        uint32_t stm_reserved2;3785,175182
            vuint32_t R;3788,175285
                vuint32_t:vuint32_t3790,175331
                vuint32_t CEN:CEN3791,175361
            } B;3792,175394
        } CCR1;3793,175411
            vuint32_t R;3796,175547
                vuint32_t:vuint32_t3798,175593
                vuint32_t CIF:CIF3799,175623
            } B;3800,175656
        } CIR1;3801,175673
            vuint32_t R;3804,175811
        } CMP1;3805,175836
        uint32_t stm_reserved3;3807,175963
            vuint32_t R;3810,176066
                vuint32_t:vuint32_t3812,176112
                vuint32_t CEN:CEN3813,176142
            } B;3814,176175
        } CCR2;3815,176192
            vuint32_t R;3818,176328
                vuint32_t:vuint32_t3820,176374
                vuint32_t CIF:CIF3821,176404
            } B;3822,176437
        } CIR2;3823,176454
            vuint32_t R;3826,176592
        } CMP2;3827,176617
        uint32_t stm_reserved4;3829,176744
            vuint32_t R;3832,176847
                vuint32_t:vuint32_t3834,176893
                vuint32_t CEN:CEN3835,176923
            } B;3836,176956
        } CCR3;3837,176973
            vuint32_t R;3840,177109
                vuint32_t:vuint32_t3842,177155
                vuint32_t CIF:CIF3843,177185
            } B;3844,177218
        } CIR3;3845,177235
            vuint32_t R;3848,177373
        } CMP3;3849,177398
        uint32_t stm_reserved5;3851,177525
    struct SWT_tag 3858,177857
            vuint32_t R;3860,177894
                vuint32_t MAP0:MAP03862,177940
                vuint32_t MAP1:MAP13863,177974
                vuint32_t MAP2:MAP23864,178008
                vuint32_t MAP3:MAP33865,178042
                vuint32_t MAP4:MAP43866,178076
                vuint32_t MAP5:MAP53867,178110
                vuint32_t MAP6:MAP63868,178144
                vuint32_t MAP7:MAP73869,178178
                  vuint32_t:vuint32_t3870,178212
                vuint32_t KEY:KEY3871,178244
                vuint32_t RIA:RIA3872,178277
                vuint32_t WND:WND3873,178310
                vuint32_t ITR:ITR3874,178343
                vuint32_t HLK:HLK3875,178376
                vuint32_t SLK:SLK3876,178409
                vuint32_t CSL:CSL3877,178442
                vuint32_t STP:STP3878,178475
                vuint32_t FRZ:FRZ3879,178508
                vuint32_t WEN:WEN3880,178541
            } B;3881,178574
        } MCR;3882,178591
            vuint32_t R;3885,178698
                vuint32_t:vuint32_t3887,178744
                vuint32_t TIF:TIF3888,178774
            } B;3889,178807
        } IR;3890,178824
            vuint32_t R;3893,178916
                vuint32_t WTO:WTO3895,178962
            } B;3896,178996
        } TO;3897,179013
            vuint32_t R;3900,179103
                vuint32_t WST:WST3902,179149
            } B;3904,179184
        } WN;3905,179201
            vuint32_t R;3908,179290
                vuint32_t:vuint32_t3910,179336
                vuint32_t WSC:WSC3911,179366
            } B;3912,179400
        } SR;3913,179417
            vuint32_t R;3916,179507
                vuint32_t CNT:CNT3918,179553
            } B;3919,179587
        } CO;3920,179604
            vuint32_t R;3923,179701
                vuint32_t:vuint32_t3925,179747
                vuint32_t SK:SK3926,179777
            } B;3927,179810
        } SK;3928,179827
    struct PMC_tag 3933,180148
            vuint32_t R;3935,180185
                vuint32_t LVRER:LVRER3937,180231
                vuint32_t LVREH:LVREH3938,180296
                vuint32_t LVRE50:LVRE503939,180361
                vuint32_t LVRE33:LVRE333940,180426
                vuint32_t LVREC:LVREC3941,180491
                  vuint32_t:vuint32_t3942,180556
                vuint32_t LVIER:LVIER3943,180587
                vuint32_t LVIEH:LVIEH3944,180652
                vuint32_t LVIE50:LVIE503945,180717
                vuint32_t LVIE33:LVIE333946,180782
                vuint32_t LVIC:LVIC3947,180847
                  vuint32_t:vuint32_t3948,180912
                vuint32_t TLK:TLK3949,180943
                  vuint32_t:vuint32_t3950,180976
            } B;3951,181008
        } MCR;3952,181025
            vuint32_t R;3955,181128
                vuint32_t:vuint32_t3957,181174
                vuint32_t LVDREGTRIM:LVDREGTRIM3958,181204
                vuint32_t VDD33TRIM:VDD33TRIM3959,181273
                vuint32_t LVD33TRIM:LVD33TRIM3960,181341
                vuint32_t VDDCTRIM:VDDCTRIM3961,181410
                vuint32_t LVDCTRIM:LVDCTRIM3962,181477
            } B;3963,181546
        } TRIMR;3964,181563
            vuint32_t R;3967,181636
                vuint32_t:vuint32_t3969,181682
                vuint32_t LVFVSTBY:LVFVSTBY3970,181711
                vuint32_t BGRDY:BGRDY3971,181749
                vuint32_t BGTS:BGTS3972,181813
                  vuint32_t:vuint32_t3973,181877
                vuint32_t LVFCSTBY:LVFCSTBY3974,181908
                  vuint32_t:vuint32_t3975,181946
                vuint32_t V33DIS:V33DIS3976,181977
                vuint32_t LVFCR:LVFCR3977,182064
                vuint32_t LVFCH:LVFCH3978,182140
                vuint32_t LVFC50:LVFC503979,182216
                vuint32_t LVFC33:LVFC333980,182291
                vuint32_t LVFCC:LVFCC3981,182366
                  vuint32_t:vuint32_t3982,182441
                vuint32_t LVFR:LVFR3983,182472
                vuint32_t LVFH:LVFH3984,182567
                vuint32_t LVF50:LVF503985,182662
                vuint32_t LVF33:LVF333986,182754
                vuint32_t LVFC:LVFC3987,182848
                  vuint32_t:vuint32_t3988,182942
            } B;3990,182974
        } SR;3991,182991
    struct TSENS_tag 3997,183290
            vuint32_t R;4000,183330
                vuint32_t TSCV2:TSCV24002,183376
                vuint32_t TSCV1:TSCV14003,183412
            } B;4004,183448
        } TCCR0;4005,183465
            vuint32_t R;4008,183573
                vuint32_t:vuint32_t4010,183619
                vuint32_t TSCV3:TSCV34011,183649
            } B;4012,183685
        } TCCR1;4013,183702
        uint32_t TSENS_reserved0008[TSENS_reserved00084015,183794
#define SRAM_START 4022,183965
#define SRAM_SIZE 4025,184116
#define SRAM_END 4028,184286
#define FLASH_START 4030,184344
#define FLASH_SIZE 4032,184431
#define FLASH_END 4034,184546
#define FLASH_SHADOW_START 4037,184648
#define FLASH_SHADOW_SIZE 4038,184688
#define FLASH_SHADOW_END 4039,184722
#define FMPLL 4042,184799
#define EBI 4043,184866
#define CFLASH0 4044,184933
#define CFLASH1 4045,185000
#define CFLASH2 4046,185067
#define SIU 4047,185134
#define EMIOS 4049,185207
#define PMC 4050,185274
#define ETPU 4051,185341
#define ETPU_DATA_RAM 4052,185408
#define ETPU_DATA_RAM_EXT 4053,185475
#define ETPU_DATA_RAM_END 4054,185542
#define CODE_RAM 4055,185595
#define ETPU_CODE_RAM 4056,185662
#define PIT 4057,185729
#define XBAR 4059,185802
#define SWT 4060,185869
#define STM 4061,185936
#define ECSM 4062,186003
#define EDMA 4063,186070
#define INTC 4064,186137
#define EQADC 4066,186210
#define DECFIL 4067,186277
#define DSPI_B 4069,186350
#define DSPI_C 4070,186417
#define ESCI_A 4072,186490
#define ESCI_A_12_13 4073,186557
#define ESCI_B 4074,186640
#define ESCI_B_12_13 4075,186707
#define CAN_A 4077,186796
#define CAN_C 4078,186863
#define TSENS 4080,186936

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/MPC5634M_MLQB80_HWInit.c,322
__asm void INIT_Derivative(36,1234
#define MAKE_HLI_COMPATIBLE(60,2068
__asm void INIT_ExternalBusAndMemory(85,3058
__asm void InitPCRs(122,4410
__asm void __initSIUExtBusInterface(136,4828
__asm void __initEBIChipSelects(212,7445
__asm void WriteMMUTableEntry(250,8649
__asm void __initMMUExternalMemory(269,9097

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/MPC5634M_MLQB80_HWInit.h,1134
#define _MPC5634M_MLQB80_HWINIT_H_15,451
#define NO_EXTERNAL_MEMORY 40,1441
#define MPC5633DEMO_AXM_0321 41,1481
#define INIT_USED_BOARD 44,1539
#define MAS0_VALUE(69,2511
#define MAS1_VALUE(80,2923
#define V_INVALID 84,3099
#define V_VALID 85,3119
#define IPROT_NOTPROTECTED 88,3180
#define IPROT_PROTECTED 89,3209
#define TID_GLOBAL 92,3316
#define TSIZE_4KB 95,3371
#define TSIZE_16KB 96,3401
#define TSIZE_64KB 97,3431
#define TSIZE_256KB 98,3461
#define TSIZE_1MB 99,3491
#define TSIZE_4MB 100,3521
#define TSIZE_16MB 101,3551
#define TSIZE_64MB 102,3581
#define TSIZE_256MB 103,3611
#define MAS2_FLAGS(117,4020
#define SHARED_CACHE_STATE_NOT_USED 121,4227
#define SHARED_CACHE_STATE_USED 123,4342
#define WRITE_BACK 126,4429
#define WRITE_THROUGH 128,4526
#define CACHEABLE 131,4606
#define CACHE_INHIBIT 133,4680
#define MEM_COHERENCE_NREQ 136,4760
#define MEM_COHENRECE_REQ 138,4835
#define NOT_GUARDED 141,4912
#define GUARDED 143,5013
#define BIG_ENDIAN 146,5097
#define LITTLE_ENDIAN 148,5183
#define MAS3_FLAGS(158,5446
#define READ_WRITE_EXECUTE 161,5568
#define READ_EXECUTE 163,5652

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/typedefs.h,1163
#define _TYPEDEFS_H_35,1674
    typedef volatile int8_t vint8_t;41,1837
    typedef volatile uint8_t vuint8_t;42,1874
    typedef volatile int16_t vint16_t;44,1914
    typedef volatile uint16_t vuint16_t;45,1953
    typedef volatile int32_t vint32_t;47,1995
    typedef volatile uint32_t vuint32_t;48,2034
    typedef volatile int8_t vint8_t;55,2209
    typedef volatile uint8_t vuint8_t;56,2246
    typedef volatile int16_t vint16_t;58,2286
    typedef volatile uint16_t vuint16_t;59,2325
    typedef volatile int32_t vint32_t;61,2367
    typedef volatile uint32_t vuint32_t;62,2406
    typedef signed char int8_t;68,2524
    typedef unsigned char uint8_t;69,2556
    typedef volatile signed char vint8_t;70,2591
    typedef volatile unsigned char vuint8_t;71,2633
    typedef signed short int16_t;73,2679
    typedef unsigned short uint16_t;74,2713
    typedef volatile signed short vint16_t;75,2750
    typedef volatile unsigned short vuint16_t;76,2794
    typedef signed int int32_t;78,2842
    typedef unsigned int uint32_t;79,2874
    typedef volatile signed int vint32_t;80,2909
    typedef volatile unsigned int vuint32_t;81,2951

uTenux/bin/app_mpc56xx/chip_mpc5634m_mlqb80/src/__ppc_eabi_init.c,670
#define ALLOC_ADDITIONAL_HEAPS 99,3522
#define FLASH_REG 101,3584
#define FLASH_DATA 102,3618
typedef void (*voidfunctionptr)voidfunctionptr125,4254
__declspec(126,4331
static void AllocMoreHeaps(208,6486
void FlashConfig(221,6889
typedef void (*mem_write_code_ptr_t)mem_write_code_ptr_t239,7580
static void __init_cpp(284,8715
static void __fini_cpp(296,8901
extern void abort(309,9081
extern void exit(314,9127
static asm int __get_runtime_linktime_delta(576,20053
static asm void __mwerks_fixup_relocations(602,21100
extern void __init_data(730,25384
extern void __exception_info_constants(804,27601
extern int __find_exception_addresses(832,28403

uTenux/bin/app_xc23xx/chip_xc2365b_40f/cstart.c,106
static char argcv[argcv51,2564
void __interrupt(74,3404
#define BANK 505,15406
#define IEN 548,16630

uTenux/bin/app_xc23xx/chip_xc2365b_40f/cstart.h,7653
#define CSTART_H 22,1478
#define __ENABLE_INTERRUPTS 32,1648
#define __EXECUTE_EINIT 33,1712
#define __USE_ARGC_ARGV 34,1784
#define __ARGCV_BUFSIZE 35,1865
#define __SET_VECSEG 39,2019
#define __SET_SPSEG 40,2127
# define __INIT_USER_STACK1 41,2234
# define __INIT_USER_STACK2 42,2334
#define __ADC_EVS_INIT 68,3359
#define __ADC_EVS_VALUE 69,3393
#define __ADDRSEL1_INIT 71,3433
#define __ADDRSEL1_VALUE 72,3467
#define __ADDRSEL2_INIT 73,3506
#define __ADDRSEL2_VALUE 74,3540
#define __ADDRSEL3_INIT 75,3579
#define __ADDRSEL3_VALUE 76,3613
#define __ADDRSEL4_INIT 77,3652
#define __ADDRSEL4_VALUE 78,3686
#define __ADDRSEL5_INIT 79,3725
#define __ADDRSEL5_VALUE 80,3759
#define __ADDRSEL6_INIT 81,3798
#define __ADDRSEL6_VALUE 82,3832
#define __ADDRSEL7_INIT 83,3871
#define __ADDRSEL7_VALUE 84,3905
#define __BUSCON0_INIT 86,3945
#define __BUSCON0_DO_MASK 87,3979
#define __BUSCON0_VALUE 88,4013
#define __BUSCON1_INIT 89,4052
#define __BUSCON1_VALUE 90,4086
#define __BUSCON2_INIT 91,4125
#define __BUSCON2_VALUE 92,4159
#define __BUSCON3_INIT 93,4198
#define __BUSCON3_VALUE 94,4232
#define __BUSCON4_INIT 95,4271
#define __BUSCON4_VALUE 96,4305
#define __CAPCOM_EVS_INIT 98,4345
#define __CAPCOM_EVS_VALUE 99,4379
#define __CLK_CONF_INIT 101,4419
#define __CLK_CONF_VALUE 102,4453
#define __CMCTR_INIT 104,4493
#define __CMCTR_VALUE 105,4527
#define __CPUCON1_INIT 107,4567
#define __CPUCON1_VALUE 108,4601
#define __CPUCON2_INIT 110,4641
#define __CPUCON2_VALUE 111,4675
#define __EBCCSEN_INIT 113,4715
#define __EBCCSEN_VALUE 114,4749
#define __EBCMOD0_INIT 116,4789
#define __EBCMOD0_DO_MASK 117,4823
#define __EBCMOD0_VALUE 118,4857
#define __EBCMOD1_INIT 119,4896
#define __EBCMOD1_VALUE 120,4930
#define __EMUPCON_INIT 122,4970
#define __EMUPCON_VALUE 123,5004
#define __EMU_XPCON_INIT 125,5044
#define __EMU_XPCON_VALUE 126,5078
#define __EXICON_INIT 128,5118
#define __EXICON_VALUE 129,5152
#define __EXISEL0_INIT 130,5191
#define __EXISEL0_VALUE 131,5225
#define __EXISEL1_INIT 132,5264
#define __EXISEL1_VALUE 133,5298
#define __EXISEL_INIT 134,5337
#define __EXISEL_VALUE 135,5371
#define __FCONCS0_INIT 137,5411
#define __FCONCS0_DO_MASK 138,5445
#define __FCONCS0_VALUE 139,5479
#define __FCONCS1_INIT 140,5518
#define __FCONCS1_VALUE 141,5552
#define __FCONCS2_INIT 142,5591
#define __FCONCS2_VALUE 143,5625
#define __FCONCS3_INIT 144,5664
#define __FCONCS3_VALUE 145,5698
#define __FCONCS4_INIT 146,5737
#define __FCONCS4_VALUE 147,5771
#define __FCONCS5_INIT 148,5810
#define __FCONCS5_VALUE 149,5844
#define __FCONCS6_INIT 150,5883
#define __FCONCS6_VALUE 151,5917
#define __FCONCS7_INIT 152,5956
#define __FCONCS7_VALUE 153,5990
#define __FOCON_INIT 155,6030
#define __FOCON_VALUE 156,6064
#define __GPT_EVS_INIT 158,6104
#define __GPT_EVS_VALUE 159,6138
#define __IMBCTR_INIT 161,6178
#define __IMBCTR_VALUE 162,6212
#define __IMB_IMBCTRL_INIT 163,6251
#define __IMB_IMBCTRL_VALUE 164,6285
#define __IMB_IMBCTRH_INIT 165,6324
#define __IMB_IMBCTRH_VALUE 166,6358
#define __OPSEN_INIT 168,6398
#define __OPSEN_VALUE 169,6432
#define __PLLCON_INIT 171,6472
#define __PLLCON_VALUE 172,6506
#define __PLL_CONF_INIT 173,6545
#define __PLL_CONF_VALUE 174,6579
#define __RSTCON_INIT 176,6619
#define __RSTCON_DO_MASK 177,6653
#define __RSTCON_VALUE 178,6687
#define __SYSCON0_INIT 180,6727
#define __SYSCON0_VALUE 181,6761
#define __SYSCON1_INIT 182,6800
#define __SYSCON1_VALUE 183,6834
#define __SYSCON2_INIT 184,6873
#define __SYSCON2_VALUE 185,6907
#define __SYSCON3_INIT 186,6946
#define __SYSCON3_VALUE 187,6980
#define __SYSCON_INIT 189,7020
#define __SYSCON_DO_MASK 190,7054
#define __SYSCON_VALUE 191,7088
#define __SYS_MEM_INIT 193,7128
#define __SYS_MEM_VALUE 194,7162
#define __SYS_PALT_INIT 196,7202
#define __SYS_PALT_VALUE 197,7236
#define __TCONBURSTCS0_INIT 199,7276
#define __TCONBURSTCS0_VALUE 200,7310
#define __TCONBURSTCS1_INIT 201,7349
#define __TCONBURSTCS1_VALUE 202,7383
#define __TCONBURSTCS2_INIT 203,7422
#define __TCONBURSTCS2_VALUE 204,7456
#define __TCONBURSTCS3_INIT 205,7495
#define __TCONBURSTCS3_VALUE 206,7529
#define __TCONBURSTCS4_INIT 207,7568
#define __TCONBURSTCS4_VALUE 208,7602
#define __TCONBURSTCS5_INIT 209,7641
#define __TCONBURSTCS5_VALUE 210,7675
#define __TCONBURSTCS6_INIT 211,7714
#define __TCONBURSTCS6_VALUE 212,7748
#define __TCONBURSTCS7_INIT 213,7787
#define __TCONBURSTCS7_VALUE 214,7821
#define __TCONCS0_INIT 216,7861
#define __TCONCS0_VALUE 217,7895
#define __TCONCS1_INIT 218,7934
#define __TCONCS1_VALUE 219,7968
#define __TCONCS2_INIT 220,8007
#define __TCONCS2_VALUE 221,8041
#define __TCONCS3_INIT 222,8080
#define __TCONCS3_VALUE 223,8114
#define __TCONCS4_INIT 224,8153
#define __TCONCS4_VALUE 225,8187
#define __TCONCS5_INIT 226,8226
#define __TCONCS5_VALUE 227,8260
#define __TCONCS6_INIT 228,8299
#define __TCONCS6_VALUE 229,8333
#define __TCONCS7_INIT 230,8372
#define __TCONCS7_VALUE 231,8406
#define __TCONCSMM_INIT 232,8445
#define __TCONCSMM_VALUE 233,8479
#define __TCONCSSM_INIT 234,8518
#define __TCONCSSM_VALUE 235,8552
#define __VREG_CONF_INIT 237,8592
#define __VREG_CONF_VALUE 238,8626
#define __WDTCON_INIT 240,8666
#define __WDTCON_VALUE 241,8700
#define __WDTREL_INIT 242,8739
#define __WDTREL_VALUE 243,8773
#define __WDTCS_INIT 244,8812
#define __WDTCS_VALUE 245,8846
#define __WDTCS_MASK 246,8885
#define __XADRS1_INIT 248,8925
#define __XADRS1_VALUE 249,8959
#define __XADRS2_INIT 250,8998
#define __XADRS2_VALUE 251,9032
#define __XADRS3_INIT 252,9071
#define __XADRS3_VALUE 253,9105
#define __XADRS4_INIT 254,9144
#define __XADRS4_VALUE 255,9178
#define __XADRS5_INIT 256,9217
#define __XADRS5_VALUE 257,9251
#define __XADRS6_INIT 258,9290
#define __XADRS6_VALUE 259,9324
#define __XBCON1_INIT 261,9364
#define __XBCON1_VALUE 262,9398
#define __XBCON2_INIT 263,9437
#define __XBCON2_VALUE 264,9471
#define __XBCON3_INIT 265,9510
#define __XBCON3_VALUE 266,9544
#define __XBCON4_INIT 267,9583
#define __XBCON4_VALUE 268,9617
#define __XBCON5_INIT 269,9656
#define __XBCON5_VALUE 270,9690
#define __XBCON6_INIT 271,9729
#define __XBCON6_VALUE 272,9763
#define __XPERCONC_INIT 274,9803
#define __XPERCONC_VALUE 275,9837
#define __XPERCONS_INIT 276,9876
#define __XPERCONS_VALUE 277,9910
#define __XPERCON_INIT 279,9950
#define __XPERCON_VALUE 280,9984
#define __RTC_KSCCFG_INIT 282,10024
#define __RTC_KSCCFG_VALUE 283,10058
#define __GPT12E_KSCCFG_INIT 284,10097
#define __GPT12E_KSCCFG_VALUE 285,10131
#define __CC2_KSCCFG_INIT 286,10170
#define __CC2_KSCCFG_VALUE 287,10204
#define __MEM_KSCCFG_INIT 288,10243
#define __MEM_KSCCFG_VALUE 289,10277
#define __FL_KSCCFG_INIT 290,10316
#define __FL_KSCCFG_VALUE 291,10350
#define __MCAN_KSCCFG_INIT 292,10389
#define __MCAN_KSCCFG_VALUE 293,10423
#define __ICACHE_CTRL_INIT 295,10463
#define __ICACHE_CTRL_VALUE 296,10497
#define __ICACHE_CTRL_MASK 297,10536
#define __ICACHE_CTRL_DO_MASK 298,10575
#define __ICACHE_EDCON_INIT 299,10609
#define __ICACHE_EDCON_VALUE 300,10643
#define __ICACHE_DACON_INIT 301,10682
#define __ICACHE_DACON_VALUE 302,10716
#define __ICACHE_DACON_MASK 303,10755
#define __ICACHE_DACON_DO_MASK 304,10794
# define __SYSCON_MASK 315,10998
# define __BUSCON0_MASK 316,11037
# define __EBCMOD0_MASK 322,11178
# define __FCONCS0_MASK 323,11217
#define __RSTCON_MASK 327,11265
#  define __WDT_ENABLED 335,11379
#  define __WDT_ENABLED 337,11412
#   define __WDT_ENABLED 342,11487
#   define __WDT_ENABLED 344,11522
#  define __WDT_ENABLED 347,11565

uTenux/config/config.h,2279
#define _CONFIG_21,558
#define cfgOSEK 22,575
#define MIN_TSKID	25,656
#define MAX_TSKID	26,678
#define NUM_TSKID	27,712
#define CHK_TSKID(28,742
#define INDEX_TSK(29,809
#define ID_TSK(30,850
#define MIN_SEMID	33,925
#define MAX_SEMID	34,947
#define NUM_SEMID	35,981
#define CHK_SEMID(36,1011
#define INDEX_SEM(37,1078
#define ID_SEM(38,1119
#define MIN_FLGID	41,1195
#define MAX_FLGID	42,1217
#define NUM_FLGID	43,1251
#define CHK_FLGID(44,1281
#define INDEX_FLG(45,1348
#define ID_FLG(46,1389
#define MIN_MBXID	49,1462
#define MAX_MBXID	50,1484
#define NUM_MBXID	51,1518
#define CHK_MBXID(52,1548
#define INDEX_MBX(53,1615
#define ID_MBX(54,1656
#define MIN_MTXID	57,1727
#define MAX_MTXID	58,1749
#define NUM_MTXID	59,1783
#define CHK_MTXID(60,1813
#define INDEX_MTX(61,1880
#define ID_MTX(62,1921
#define MIN_MBFID	65,2001
#define MAX_MBFID	66,2023
#define NUM_MBFID	67,2057
#define CHK_MBFID(68,2087
#define INDEX_MBF(69,2154
#define ID_MBF(70,2195
#define MIN_PORID	73,2271
#define MAX_PORID	74,2293
#define NUM_PORID	75,2327
#define CHK_PORID(76,2357
#define INDEX_POR(77,2424
#define ID_POR(78,2465
#define MIN_MPLID	81,2542
#define MAX_MPLID	82,2564
#define NUM_MPLID	83,2598
#define CHK_MPLID(84,2628
#define INDEX_MPL(85,2695
#define ID_MPL(86,2736
#define MIN_MPFID	89,2824
#define MAX_MPFID	90,2846
#define NUM_MPFID	91,2880
#define CHK_MPFID(92,2910
#define INDEX_MPF(93,2977
#define ID_MPF(94,3018
#define MIN_CYCID	97,3098
#define MAX_CYCID	98,3120
#define NUM_CYCID	99,3154
#define CHK_CYCID(100,3184
#define INDEX_CYC(101,3251
#define ID_CYC(102,3292
#define MIN_ALMID	105,3371
#define MAX_ALMID	106,3393
#define NUM_ALMID	107,3427
#define CHK_ALMID(108,3457
#define INDEX_ALM(109,3524
#define ID_ALM(110,3565
#define MIN_PRI	113,3644
#define MAX_PRI	114,3718
#define NUM_PRI	115,3788
#define CHK_PRI(116,3842
#define CHK_NOSPT	123,3988
#define CHK_RSATR	124,4053
#define CHK_PAR	125,4125
#define CHK_ID	126,4176
#define CHK_OACV	127,4231
#define CHK_CTX	128,4297
#define CHK_CTX1	129,4379
#define CHK_CTX2	130,4434
#define CHK_SELF	131,4489
#define USE_DBGSPT	138,4626
#define USE_OBJECT_NAME	141,4717
#define OBJECT_NAME_LENGTH	143,4820
#define USE_KERNEL_MESSAGE	150,5006

uTenux/config/sysdepend/app_at91sam3/chip_at91sam3s4c/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1360
#define SYSTEMAREA_END	35,1427
#define RI_USERAREA_TOP	39,1518
#define RI_USERINIT	40,1587
#define CFN_TIMER_PERIOD	43,1669
#define CFN_MAX_TSKID	44,1697
#define CFN_MAX_SEMID	45,1723
#define CFN_MAX_FLGID	46,1748
#define CFN_MAX_MBXID	47,1774
#define CFN_MAX_MTXID	48,1799
#define CFN_MAX_MBFID	49,1825
#define CFN_MAX_PORID	50,1850
#define CFN_MAX_MPLID	51,1875
#define CFN_MAX_MPFID	52,1900
#define CFN_MAX_CYCID	53,1925
#define CFN_MAX_ALMID	54,1951
#define CFN_VER_MAKER	56,1978
#define CFN_VER_PRID	57,2003
#define CFN_VER_SPVER	58,2027
#define CFN_VER_PRVER	59,2057
#define CFN_VER_PRNO1	60,2087
#define CFN_VER_PRNO2	61,2112
#define CFN_VER_PRNO3	62,2137
#define CFN_VER_PRNO4	63,2162
#define CFN_REALMEMEND	65,2188
#define INIT_TASK_PRI	70,2263
#define USE_NOINIT	75,2335
#define MAIN_STACK_SIZE 80,2394
#define PROCESS_STACK_SIZE 81,2442
#define STACK_TOP 82,2490
#define USE_IMALLOC	87,2594
#define USE_HOOK_TRACE	92,2679
#define USE_CLEANUP	97,2739
#define USE_HLL_INTHDR	103,2828
#define USER_BOOT_MESSAGE 108,2892

uTenux/config/sysdepend/app_at91sam3/utk_config_depend.h,0

uTenux/config/sysdepend/app_at91sam4/chip_at91sam4s16c/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1360
#define SYSTEMAREA_END	35,1427
#define RI_USERAREA_TOP	39,1518
#define RI_USERINIT	40,1587
#define CFN_TIMER_PERIOD	43,1669
#define CFN_MAX_TSKID	44,1697
#define CFN_MAX_SEMID	45,1723
#define CFN_MAX_FLGID	46,1748
#define CFN_MAX_MBXID	47,1773
#define CFN_MAX_MTXID	48,1798
#define CFN_MAX_MBFID	49,1823
#define CFN_MAX_PORID	50,1848
#define CFN_MAX_MPLID	51,1873
#define CFN_MAX_MPFID	52,1898
#define CFN_MAX_CYCID	53,1923
#define CFN_MAX_ALMID	54,1948
#define CFN_VER_MAKER	56,1974
#define CFN_VER_PRID	57,1999
#define CFN_VER_SPVER	58,2023
#define CFN_VER_PRVER	59,2053
#define CFN_VER_PRNO1	60,2083
#define CFN_VER_PRNO2	61,2108
#define CFN_VER_PRNO3	62,2133
#define CFN_VER_PRNO4	63,2158
#define CFN_REALMEMEND	65,2184
#define INIT_TASK_PRI	70,2259
#define USE_NOINIT	75,2331
#define MAIN_STACK_SIZE 80,2390
#define PROCESS_STACK_SIZE 81,2438
#define STACK_TOP 82,2486
#define USE_IMALLOC	87,2590
#define USE_HOOK_TRACE	92,2675
#define USE_CLEANUP	97,2735
#define USE_HLL_INTHDR	103,2824
#define USER_BOOT_MESSAGE 108,2888

uTenux/config/sysdepend/app_at91sam4/utk_config_depend.h,0

uTenux/config/sysdepend/app_at91sam7/chip_at91sam7s256/utk_config_depend.h,1196
#define SYSTEMAREA_TOP	34,1352
#define SYSTEMAREA_END	35,1412
#define RI_USERAREA_TOP	39,1496
#define RI_USERINIT	40,1555
#define CFN_TIMER_PERIOD	44,1638
#define CFN_MAX_TSKID	45,1666
#define CFN_MAX_SEMID	46,1692
#define CFN_MAX_FLGID	47,1717
#define CFN_MAX_MBXID	48,1742
#define CFN_MAX_MTXID	49,1767
#define CFN_MAX_MBFID	50,1792
#define CFN_MAX_PORID	51,1817
#define CFN_MAX_MPLID	52,1842
#define CFN_MAX_MPFID	53,1867
#define CFN_MAX_CYCID	54,1892
#define CFN_MAX_ALMID	55,1917
#define CFN_VER_MAKER	57,1943
#define CFN_VER_PRID	58,1968
#define CFN_VER_SPVER	59,1992
#define CFN_VER_PRVER	60,2022
#define CFN_VER_PRNO1	61,2052
#define CFN_VER_PRNO2	62,2077
#define CFN_VER_PRNO3	63,2102
#define CFN_VER_PRNO4	64,2127
#define CFN_REALMEMEND	66,2153
#define INIT_TASK_PRI	72,2229
#define USE_NOINIT	77,2301
#define IRQ_STACK_SIZE 82,2364
#define FIQ_STACK_SIZE 83,2393
#define ABT_STACK_SIZE 84,2436
#define UND_STACK_SIZE 85,2478
#define USR_STACK_SIZE 86,2520
#define EXCEPTION_STACK_TOP 87,2564
#define USE_IMALLOC	93,2653
#define USE_HOOK_TRACE	98,2741
#define USE_CLEANUP	103,2801
#define USE_HLL_INTHDR	109,2893
#define USER_BOOT_MESSAGE 115,2958

uTenux/config/sysdepend/app_at91sam7/utk_config_depend.h,0

uTenux/config/sysdepend/app_efm32g/chip_efm32g890f128/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1360
#define SYSTEMAREA_END	35,1427
#define RI_USERAREA_TOP	39,1518
#define RI_USERINIT	40,1587
#define CFN_TIMER_PERIOD	43,1669
#define CFN_MAX_TSKID	44,1697
#define CFN_MAX_SEMID	45,1723
#define CFN_MAX_FLGID	46,1748
#define CFN_MAX_MBXID	47,1773
#define CFN_MAX_MTXID	48,1798
#define CFN_MAX_MBFID	49,1823
#define CFN_MAX_PORID	50,1848
#define CFN_MAX_MPLID	51,1873
#define CFN_MAX_MPFID	52,1898
#define CFN_MAX_CYCID	53,1923
#define CFN_MAX_ALMID	54,1948
#define CFN_VER_MAKER	56,1974
#define CFN_VER_PRID	57,1999
#define CFN_VER_SPVER	58,2023
#define CFN_VER_PRVER	59,2053
#define CFN_VER_PRNO1	60,2083
#define CFN_VER_PRNO2	61,2108
#define CFN_VER_PRNO3	62,2133
#define CFN_VER_PRNO4	63,2158
#define CFN_REALMEMEND	65,2184
#define INIT_TASK_PRI	70,2259
#define USE_NOINIT	75,2331
#define MAIN_STACK_SIZE 80,2390
#define PROCESS_STACK_SIZE 81,2438
#define STACK_TOP 82,2486
#define USE_IMALLOC	87,2590
#define USE_HOOK_TRACE	92,2675
#define USE_CLEANUP	97,2735
#define USE_HLL_INTHDR	103,2824
#define USER_BOOT_MESSAGE 108,2888

uTenux/config/sysdepend/app_efm32g/utk_config_depend.h,0

uTenux/config/sysdepend/app_lm3s/chip_lm3s9b96/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1355
#define SYSTEMAREA_END	35,1422
#define RI_USERAREA_TOP	38,1512
#define RI_USERINIT	39,1581
#define CFN_TIMER_PERIOD	42,1663
#define CFN_MAX_TSKID	43,1691
#define CFN_MAX_SEMID	44,1717
#define CFN_MAX_FLGID	45,1742
#define CFN_MAX_MBXID	46,1767
#define CFN_MAX_MTXID	47,1792
#define CFN_MAX_MBFID	48,1817
#define CFN_MAX_PORID	49,1842
#define CFN_MAX_MPLID	50,1867
#define CFN_MAX_MPFID	51,1892
#define CFN_MAX_CYCID	52,1917
#define CFN_MAX_ALMID	53,1942
#define CFN_VER_MAKER	55,1968
#define CFN_VER_PRID	56,1993
#define CFN_VER_SPVER	57,2017
#define CFN_VER_PRVER	58,2047
#define CFN_VER_PRNO1	59,2077
#define CFN_VER_PRNO2	60,2102
#define CFN_VER_PRNO3	61,2127
#define CFN_VER_PRNO4	62,2152
#define CFN_REALMEMEND	64,2178
#define INIT_TASK_PRI	69,2253
#define USE_NOINIT	74,2325
#define MAIN_STACK_SIZE 79,2384
#define PROCESS_STACK_SIZE 80,2432
#define STACK_TOP 81,2480
#define USE_IMALLOC	86,2581
#define USE_HOOK_TRACE	91,2666
#define USE_CLEANUP	96,2726
#define USE_HLL_INTHDR	102,2815
#define USER_BOOT_MESSAGE 107,2879

uTenux/config/sysdepend/app_lm3s/utk_config_depend.h,0

uTenux/config/sysdepend/app_lm4f/chip_lm4f232h5qd/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1358
#define SYSTEMAREA_END	35,1425
#define RI_USERAREA_TOP	39,1516
#define RI_USERINIT	40,1585
#define CFN_TIMER_PERIOD	43,1667
#define CFN_MAX_TSKID	44,1695
#define CFN_MAX_SEMID	45,1721
#define CFN_MAX_FLGID	46,1746
#define CFN_MAX_MBXID	47,1771
#define CFN_MAX_MTXID	48,1796
#define CFN_MAX_MBFID	49,1821
#define CFN_MAX_PORID	50,1846
#define CFN_MAX_MPLID	51,1871
#define CFN_MAX_MPFID	52,1896
#define CFN_MAX_CYCID	53,1921
#define CFN_MAX_ALMID	54,1946
#define CFN_VER_MAKER	56,1972
#define CFN_VER_PRID	57,1997
#define CFN_VER_SPVER	58,2021
#define CFN_VER_PRVER	59,2051
#define CFN_VER_PRNO1	60,2081
#define CFN_VER_PRNO2	61,2106
#define CFN_VER_PRNO3	62,2131
#define CFN_VER_PRNO4	63,2156
#define CFN_REALMEMEND	65,2182
#define INIT_TASK_PRI	70,2257
#define USE_NOINIT	75,2329
#define MAIN_STACK_SIZE 80,2388
#define PROCESS_STACK_SIZE 81,2436
#define STACK_TOP 82,2484
#define USE_IMALLOC	87,2588
#define USE_HOOK_TRACE	92,2673
#define USE_CLEANUP	97,2733
#define USE_HLL_INTHDR	103,2822
#define USER_BOOT_MESSAGE 108,2886

uTenux/config/sysdepend/app_lm4f/utk_config_depend.h,0

uTenux/config/sysdepend/app_lpc17/chip_lpc1766/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1358
#define SYSTEMAREA_END	35,1425
#define RI_USERAREA_TOP	39,1516
#define RI_USERINIT	40,1585
#define CFN_TIMER_PERIOD	43,1667
#define CFN_MAX_TSKID	44,1695
#define CFN_MAX_SEMID	45,1721
#define CFN_MAX_FLGID	46,1746
#define CFN_MAX_MBXID	47,1771
#define CFN_MAX_MTXID	48,1796
#define CFN_MAX_MBFID	49,1821
#define CFN_MAX_PORID	50,1846
#define CFN_MAX_MPLID	51,1871
#define CFN_MAX_MPFID	52,1896
#define CFN_MAX_CYCID	53,1921
#define CFN_MAX_ALMID	54,1946
#define CFN_VER_MAKER	56,1972
#define CFN_VER_PRID	57,1997
#define CFN_VER_SPVER	58,2021
#define CFN_VER_PRVER	59,2051
#define CFN_VER_PRNO1	60,2081
#define CFN_VER_PRNO2	61,2106
#define CFN_VER_PRNO3	62,2131
#define CFN_VER_PRNO4	63,2156
#define CFN_REALMEMEND	65,2182
#define INIT_TASK_PRI	70,2257
#define USE_NOINIT	75,2329
#define MAIN_STACK_SIZE 80,2388
#define PROCESS_STACK_SIZE 81,2436
#define STACK_TOP 82,2484
#define USE_IMALLOC	87,2588
#define USE_HOOK_TRACE	92,2673
#define USE_CLEANUP	97,2733
#define USE_HLL_INTHDR	103,2822
#define USER_BOOT_MESSAGE 108,2886

uTenux/config/sysdepend/app_lpc17/chip_lpc1788/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1355
#define SYSTEMAREA_END	35,1422
#define RI_USERAREA_TOP	39,1513
#define RI_USERINIT	40,1582
#define CFN_TIMER_PERIOD	43,1664
#define CFN_MAX_TSKID	44,1692
#define CFN_MAX_SEMID	45,1718
#define CFN_MAX_FLGID	46,1743
#define CFN_MAX_MBXID	47,1768
#define CFN_MAX_MTXID	48,1793
#define CFN_MAX_MBFID	49,1818
#define CFN_MAX_PORID	50,1843
#define CFN_MAX_MPLID	51,1868
#define CFN_MAX_MPFID	52,1893
#define CFN_MAX_CYCID	53,1918
#define CFN_MAX_ALMID	54,1943
#define CFN_VER_MAKER	56,1969
#define CFN_VER_PRID	57,1994
#define CFN_VER_SPVER	58,2018
#define CFN_VER_PRVER	59,2048
#define CFN_VER_PRNO1	60,2078
#define CFN_VER_PRNO2	61,2103
#define CFN_VER_PRNO3	62,2128
#define CFN_VER_PRNO4	63,2153
#define CFN_REALMEMEND	65,2179
#define INIT_TASK_PRI	70,2254
#define USE_NOINIT	75,2326
#define MAIN_STACK_SIZE 80,2385
#define PROCESS_STACK_SIZE 81,2433
#define STACK_TOP 82,2481
#define USE_IMALLOC	87,2585
#define USE_HOOK_TRACE	92,2670
#define USE_CLEANUP	97,2730
#define USE_HLL_INTHDR	103,2819
#define USER_BOOT_MESSAGE 108,2883

uTenux/config/sysdepend/app_lpc17/utk_config_depend.h,0

uTenux/config/sysdepend/app_mb9bf5/chip_mb9bf506r/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1357
#define SYSTEMAREA_END	35,1424
#define RI_USERAREA_TOP	39,1515
#define RI_USERINIT	40,1584
#define CFN_TIMER_PERIOD	43,1666
#define CFN_MAX_TSKID	44,1694
#define CFN_MAX_SEMID	45,1720
#define CFN_MAX_FLGID	46,1745
#define CFN_MAX_MBXID	47,1770
#define CFN_MAX_MTXID	48,1795
#define CFN_MAX_MBFID	49,1820
#define CFN_MAX_PORID	50,1845
#define CFN_MAX_MPLID	51,1870
#define CFN_MAX_MPFID	52,1895
#define CFN_MAX_CYCID	53,1920
#define CFN_MAX_ALMID	54,1945
#define CFN_VER_MAKER	56,1971
#define CFN_VER_PRID	57,1996
#define CFN_VER_SPVER	58,2020
#define CFN_VER_PRVER	59,2050
#define CFN_VER_PRNO1	60,2080
#define CFN_VER_PRNO2	61,2105
#define CFN_VER_PRNO3	62,2130
#define CFN_VER_PRNO4	63,2155
#define CFN_REALMEMEND	65,2181
#define INIT_TASK_PRI	70,2256
#define USE_NOINIT	75,2328
#define MAIN_STACK_SIZE 80,2387
#define PROCESS_STACK_SIZE 81,2435
#define STACK_TOP 82,2483
#define USE_IMALLOC	87,2584
#define USE_HOOK_TRACE	92,2669
#define USE_CLEANUP	97,2729
#define USE_HLL_INTHDR	103,2818
#define USER_BOOT_MESSAGE 108,2882

uTenux/config/sysdepend/app_mb9bf5/utk_config_depend.h,0

uTenux/config/sysdepend/app_mc9s12/chip_mc9s12dp512/utk_config_depend.h,871
#define CFN_TIMER_PERIOD	34,1360
#define CFN_MAX_TSKID	35,1387
#define CFN_MAX_SEMID	36,1413
#define CFN_MAX_FLGID	37,1438
#define CFN_MAX_MBXID	38,1464
#define CFN_MAX_MTXID	39,1489
#define CFN_MAX_MBFID	40,1515
#define CFN_MAX_PORID	41,1540
#define CFN_MAX_MPLID	42,1565
#define CFN_MAX_MPFID	43,1590
#define CFN_MAX_CYCID	44,1615
#define CFN_MAX_ALMID	45,1641
#define CFN_VER_MAKER	47,1668
#define CFN_VER_PRID	48,1693
#define CFN_VER_SPVER	49,1717
#define CFN_VER_PRVER	50,1747
#define CFN_VER_PRNO1	51,1777
#define CFN_VER_PRNO2	52,1802
#define CFN_VER_PRNO3	53,1827
#define CFN_VER_PRNO4	54,1852
#define INIT_TASK_PRI	60,1911
#define MAIN_STACK_SIZE 65,1981
#define PROCESS_STACK_SIZE 66,2029
#define STACK_TOP 67,2077
#define USE_IMALLOC	72,2181
#define USE_HOOK_TRACE	77,2266
#define USE_CLEANUP	82,2326
#define USE_HLL_INTHDR	88,2415

uTenux/config/sysdepend/app_mc9s12/utk_config_depend.h,0

uTenux/config/sysdepend/app_mk60/chip_mk60n512vmd100/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1363
#define SYSTEMAREA_END	35,1430
#define RI_USERAREA_TOP	39,1521
#define RI_USERINIT	40,1590
#define CFN_TIMER_PERIOD	43,1672
#define CFN_MAX_TSKID	44,1700
#define CFN_MAX_SEMID	45,1726
#define CFN_MAX_FLGID	46,1751
#define CFN_MAX_MBXID	47,1776
#define CFN_MAX_MTXID	48,1801
#define CFN_MAX_MBFID	49,1826
#define CFN_MAX_PORID	50,1851
#define CFN_MAX_MPLID	51,1876
#define CFN_MAX_MPFID	52,1901
#define CFN_MAX_CYCID	53,1926
#define CFN_MAX_ALMID	54,1951
#define CFN_VER_MAKER	56,1977
#define CFN_VER_PRID	57,2002
#define CFN_VER_SPVER	58,2026
#define CFN_VER_PRVER	59,2056
#define CFN_VER_PRNO1	60,2086
#define CFN_VER_PRNO2	61,2111
#define CFN_VER_PRNO3	62,2136
#define CFN_VER_PRNO4	63,2161
#define CFN_REALMEMEND	65,2187
#define INIT_TASK_PRI	70,2262
#define USE_NOINIT	75,2334
#define MAIN_STACK_SIZE 80,2393
#define PROCESS_STACK_SIZE 81,2448
#define STACK_TOP 82,2503
#define USE_IMALLOC	87,2608
#define USE_HOOK_TRACE	92,2693
#define USE_CLEANUP	97,2753
#define USE_HLL_INTHDR	103,2842
#define USER_BOOT_MESSAGE 108,2906

uTenux/config/sysdepend/app_mk60/utk_config_depend.h,0

uTenux/config/sysdepend/app_mpc56xx/chip_mpc5634m_mlqb80/utk_config_depend.h,871
#define CFN_TIMER_PERIOD	34,1370
#define CFN_MAX_TSKID	35,1398
#define CFN_MAX_SEMID	36,1424
#define CFN_MAX_FLGID	37,1449
#define CFN_MAX_MBXID	38,1475
#define CFN_MAX_MTXID	39,1500
#define CFN_MAX_MBFID	40,1526
#define CFN_MAX_PORID	41,1551
#define CFN_MAX_MPLID	42,1576
#define CFN_MAX_MPFID	43,1601
#define CFN_MAX_CYCID	44,1626
#define CFN_MAX_ALMID	45,1652
#define CFN_VER_MAKER	47,1679
#define CFN_VER_PRID	48,1704
#define CFN_VER_SPVER	49,1728
#define CFN_VER_PRVER	50,1758
#define CFN_VER_PRNO1	51,1788
#define CFN_VER_PRNO2	52,1813
#define CFN_VER_PRNO3	53,1838
#define CFN_VER_PRNO4	54,1863
#define INIT_TASK_PRI	60,1922
#define MAIN_STACK_SIZE 65,1992
#define PROCESS_STACK_SIZE 66,2040
#define STACK_TOP 67,2088
#define USE_IMALLOC	72,2192
#define USE_HOOK_TRACE	77,2277
#define USE_CLEANUP	82,2337
#define USE_HLL_INTHDR	88,2426

uTenux/config/sysdepend/app_mpc56xx/utk_config_depend.h,0

uTenux/config/sysdepend/app_sim3/chip_sim3x16x/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1356
#define SYSTEMAREA_END	35,1423
#define RI_USERAREA_TOP	39,1514
#define RI_USERINIT	40,1583
#define CFN_TIMER_PERIOD	43,1665
#define CFN_MAX_TSKID	44,1693
#define CFN_MAX_SEMID	45,1719
#define CFN_MAX_FLGID	46,1744
#define CFN_MAX_MBXID	47,1769
#define CFN_MAX_MTXID	48,1794
#define CFN_MAX_MBFID	49,1819
#define CFN_MAX_PORID	50,1844
#define CFN_MAX_MPLID	51,1869
#define CFN_MAX_MPFID	52,1894
#define CFN_MAX_CYCID	53,1919
#define CFN_MAX_ALMID	54,1944
#define CFN_VER_MAKER	56,1970
#define CFN_VER_PRID	57,1995
#define CFN_VER_SPVER	58,2019
#define CFN_VER_PRVER	59,2049
#define CFN_VER_PRNO1	60,2079
#define CFN_VER_PRNO2	61,2104
#define CFN_VER_PRNO3	62,2129
#define CFN_VER_PRNO4	63,2154
#define CFN_REALMEMEND	65,2180
#define INIT_TASK_PRI	70,2255
#define USE_NOINIT	75,2327
#define MAIN_STACK_SIZE 80,2386
#define PROCESS_STACK_SIZE 81,2434
#define STACK_TOP 82,2482
#define USE_IMALLOC	87,2586
#define USE_HOOK_TRACE	92,2671
#define USE_CLEANUP	97,2731
#define USE_HLL_INTHDR	103,2820
#define USER_BOOT_MESSAGE 108,2884

uTenux/config/sysdepend/app_sim3/utk_config_depend.h,0

uTenux/config/sysdepend/app_stm32f1/chip_stm32f103ve/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1359
#define SYSTEMAREA_END	35,1420
#define RI_USERAREA_TOP	39,1505
#define RI_USERINIT	40,1568
#define CFN_TIMER_PERIOD	43,1650
#define CFN_MAX_TSKID	44,1678
#define CFN_MAX_SEMID	45,1704
#define CFN_MAX_FLGID	46,1729
#define CFN_MAX_MBXID	47,1754
#define CFN_MAX_MTXID	48,1779
#define CFN_MAX_MBFID	49,1804
#define CFN_MAX_PORID	50,1829
#define CFN_MAX_MPLID	51,1854
#define CFN_MAX_MPFID	52,1879
#define CFN_MAX_CYCID	53,1904
#define CFN_MAX_ALMID	54,1929
#define CFN_VER_MAKER	56,1955
#define CFN_VER_PRID	57,1980
#define CFN_VER_SPVER	58,2004
#define CFN_VER_PRVER	59,2034
#define CFN_VER_PRNO1	60,2064
#define CFN_VER_PRNO2	61,2089
#define CFN_VER_PRNO3	62,2114
#define CFN_VER_PRNO4	63,2139
#define CFN_REALMEMEND	65,2165
#define INIT_TASK_PRI	70,2240
#define USE_NOINIT	75,2312
#define MAIN_STACK_SIZE 80,2371
#define PROCESS_STACK_SIZE 81,2419
#define STACK_TOP 82,2467
#define USE_IMALLOC	87,2568
#define USE_HOOK_TRACE	92,2653
#define USE_CLEANUP	97,2713
#define USE_HLL_INTHDR	103,2802
#define USER_BOOT_MESSAGE 108,2866

uTenux/config/sysdepend/app_stm32f1/chip_stm32f103ze/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1358
#define SYSTEMAREA_END	35,1419
#define RI_USERAREA_TOP	39,1504
#define RI_USERINIT	40,1567
#define CFN_TIMER_PERIOD	43,1649
#define CFN_MAX_TSKID	44,1677
#define CFN_MAX_SEMID	45,1703
#define CFN_MAX_FLGID	46,1728
#define CFN_MAX_MBXID	47,1753
#define CFN_MAX_MTXID	48,1778
#define CFN_MAX_MBFID	49,1803
#define CFN_MAX_PORID	50,1828
#define CFN_MAX_MPLID	51,1853
#define CFN_MAX_MPFID	52,1878
#define CFN_MAX_CYCID	53,1903
#define CFN_MAX_ALMID	54,1928
#define CFN_VER_MAKER	56,1954
#define CFN_VER_PRID	57,1979
#define CFN_VER_SPVER	58,2003
#define CFN_VER_PRVER	59,2033
#define CFN_VER_PRNO1	60,2063
#define CFN_VER_PRNO2	61,2088
#define CFN_VER_PRNO3	62,2113
#define CFN_VER_PRNO4	63,2138
#define CFN_REALMEMEND	65,2164
#define INIT_TASK_PRI	70,2239
#define USE_NOINIT	75,2311
#define MAIN_STACK_SIZE 80,2370
#define PROCESS_STACK_SIZE 81,2418
#define STACK_TOP 82,2466
#define USE_IMALLOC	87,2567
#define USE_HOOK_TRACE	92,2652
#define USE_CLEANUP	97,2712
#define USE_HLL_INTHDR	103,2801
#define USER_BOOT_MESSAGE 108,2865

uTenux/config/sysdepend/app_stm32f1/chip_stm32f107vc/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1358
#define SYSTEMAREA_END	35,1419
#define RI_USERAREA_TOP	39,1504
#define RI_USERINIT	40,1567
#define CFN_TIMER_PERIOD	43,1649
#define CFN_MAX_TSKID	44,1677
#define CFN_MAX_SEMID	45,1703
#define CFN_MAX_FLGID	46,1728
#define CFN_MAX_MBXID	47,1753
#define CFN_MAX_MTXID	48,1778
#define CFN_MAX_MBFID	49,1803
#define CFN_MAX_PORID	50,1828
#define CFN_MAX_MPLID	51,1853
#define CFN_MAX_MPFID	52,1878
#define CFN_MAX_CYCID	53,1903
#define CFN_MAX_ALMID	54,1928
#define CFN_VER_MAKER	56,1954
#define CFN_VER_PRID	57,1979
#define CFN_VER_SPVER	58,2003
#define CFN_VER_PRVER	59,2033
#define CFN_VER_PRNO1	60,2063
#define CFN_VER_PRNO2	61,2088
#define CFN_VER_PRNO3	62,2113
#define CFN_VER_PRNO4	63,2138
#define CFN_REALMEMEND	65,2164
#define INIT_TASK_PRI	70,2239
#define USE_NOINIT	75,2311
#define MAIN_STACK_SIZE 80,2370
#define PROCESS_STACK_SIZE 81,2418
#define STACK_TOP 82,2466
#define USE_IMALLOC	87,2567
#define USE_HOOK_TRACE	92,2652
#define USE_CLEANUP	97,2712
#define USE_HLL_INTHDR	103,2801
#define USER_BOOT_MESSAGE 108,2865

uTenux/config/sysdepend/app_stm32f1/utk_config_depend.h,0

uTenux/config/sysdepend/app_stm32f4/chip_stm32f407ig/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1360
#define SYSTEMAREA_END	35,1421
#define RI_USERAREA_TOP	39,1506
#define RI_USERINIT	40,1569
#define CFN_TIMER_PERIOD	43,1651
#define CFN_MAX_TSKID	44,1679
#define CFN_MAX_SEMID	45,1705
#define CFN_MAX_FLGID	46,1730
#define CFN_MAX_MBXID	47,1755
#define CFN_MAX_MTXID	48,1780
#define CFN_MAX_MBFID	49,1805
#define CFN_MAX_PORID	50,1830
#define CFN_MAX_MPLID	51,1855
#define CFN_MAX_MPFID	52,1880
#define CFN_MAX_CYCID	53,1905
#define CFN_MAX_ALMID	54,1930
#define CFN_VER_MAKER	56,1956
#define CFN_VER_PRID	57,1981
#define CFN_VER_SPVER	58,2005
#define CFN_VER_PRVER	59,2035
#define CFN_VER_PRNO1	60,2065
#define CFN_VER_PRNO2	61,2090
#define CFN_VER_PRNO3	62,2115
#define CFN_VER_PRNO4	63,2140
#define CFN_REALMEMEND	65,2166
#define INIT_TASK_PRI	70,2241
#define USE_NOINIT	75,2313
#define MAIN_STACK_SIZE 80,2372
#define PROCESS_STACK_SIZE 81,2420
#define STACK_TOP 82,2468
#define USE_IMALLOC	87,2569
#define USE_HOOK_TRACE	92,2654
#define USE_CLEANUP	97,2714
#define USE_HLL_INTHDR	103,2803
#define USER_BOOT_MESSAGE 108,2867

uTenux/config/sysdepend/app_stm32f4/utk_config_depend.h,0

uTenux/config/sysdepend/app_xc23xx/chip_xc2365b_40f/utk_config_depend.h,871
#define CFN_TIMER_PERIOD	34,1360
#define CFN_MAX_TSKID	35,1387
#define CFN_MAX_SEMID	36,1413
#define CFN_MAX_FLGID	37,1438
#define CFN_MAX_MBXID	38,1464
#define CFN_MAX_MTXID	39,1489
#define CFN_MAX_MBFID	40,1515
#define CFN_MAX_PORID	41,1540
#define CFN_MAX_MPLID	42,1565
#define CFN_MAX_MPFID	43,1590
#define CFN_MAX_CYCID	44,1615
#define CFN_MAX_ALMID	45,1641
#define CFN_VER_MAKER	47,1668
#define CFN_VER_PRID	48,1693
#define CFN_VER_SPVER	49,1717
#define CFN_VER_PRVER	50,1747
#define CFN_VER_PRNO1	51,1777
#define CFN_VER_PRNO2	52,1802
#define CFN_VER_PRNO3	53,1827
#define CFN_VER_PRNO4	54,1852
#define INIT_TASK_PRI	60,1911
#define MAIN_STACK_SIZE 65,1981
#define PROCESS_STACK_SIZE 66,2029
#define STACK_TOP 67,2077
#define USE_IMALLOC	72,2181
#define USE_HOOK_TRACE	77,2266
#define USE_CLEANUP	82,2326
#define USE_HLL_INTHDR	88,2415

uTenux/config/sysdepend/app_xc23xx/utk_config_depend.h,0

uTenux/config/sysdepend/app_xmc4000/chip_xmc4500x144x1024/utk_config_depend.h,1094
#define SYSTEMAREA_TOP	34,1363
#define SYSTEMAREA_END	35,1430
#define RI_USERAREA_TOP	39,1521
#define RI_USERINIT	40,1590
#define CFN_TIMER_PERIOD	43,1672
#define CFN_MAX_TSKID	44,1700
#define CFN_MAX_SEMID	45,1726
#define CFN_MAX_FLGID	46,1751
#define CFN_MAX_MBXID	47,1776
#define CFN_MAX_MTXID	48,1801
#define CFN_MAX_MBFID	49,1826
#define CFN_MAX_PORID	50,1851
#define CFN_MAX_MPLID	51,1876
#define CFN_MAX_MPFID	52,1901
#define CFN_MAX_CYCID	53,1926
#define CFN_MAX_ALMID	54,1951
#define CFN_VER_MAKER	56,1977
#define CFN_VER_PRID	57,2002
#define CFN_VER_SPVER	58,2026
#define CFN_VER_PRVER	59,2056
#define CFN_VER_PRNO1	60,2086
#define CFN_VER_PRNO2	61,2111
#define CFN_VER_PRNO3	62,2136
#define CFN_VER_PRNO4	63,2161
#define CFN_REALMEMEND	65,2187
#define INIT_TASK_PRI	70,2262
#define USE_NOINIT	75,2334
#define MAIN_STACK_SIZE 80,2393
#define PROCESS_STACK_SIZE 81,2441
#define STACK_TOP 82,2489
#define USE_IMALLOC	87,2593
#define USE_HOOK_TRACE	92,2678
#define USE_CLEANUP	97,2738
#define USE_HLL_INTHDR	103,2827
#define USER_BOOT_MESSAGE 108,2891

uTenux/config/sysdepend/app_xmc4000/utk_config_depend.h,0

uTenux/config/tdsvcproxy.h,1447
#define td_lst_tsk_impl	20,562
#define td_lst_sem_impl	21,597
#define td_lst_flg_impl	22,632
#define td_lst_mbx_impl	23,667
#define td_lst_mtx_impl	24,702
#define td_lst_mbf_impl	25,737
#define td_lst_por_impl	26,772
#define td_lst_mpf_impl	27,807
#define td_lst_mpl_impl	28,842
#define td_lst_cyc_impl	29,877
#define td_lst_alm_impl	30,912
#define td_ref_sem_impl	31,947
#define td_ref_flg_impl	32,982
#define td_ref_mbx_impl	33,1017
#define td_ref_mtx_impl	34,1052
#define td_ref_mbf_impl	35,1087
#define td_ref_por_impl	36,1122
#define td_ref_mpf_impl	37,1157
#define td_ref_mpl_impl	38,1192
#define td_ref_cyc_impl	39,1227
#define td_ref_alm_impl	40,1262
#define td_ref_tsk_impl	41,1297
#define td_inf_tsk_impl	42,1332
#define td_get_reg_impl	43,1367
#define td_set_reg_impl	44,1402
#define td_ref_sys_impl	45,1437
#define td_get_tim_impl	46,1472
#define td_get_otm_impl	47,1507
#define td_rdy_que_impl	48,1542
#define td_sem_que_impl	49,1577
#define td_flg_que_impl	50,1612
#define td_mbx_que_impl	51,1647
#define td_mtx_que_impl	52,1682
#define td_smbf_que_impl	53,1717
#define td_rmbf_que_impl	54,1754
#define td_cal_que_impl	55,1791
#define td_acp_que_impl	56,1826
#define td_mpf_que_impl	57,1861
#define td_mpl_que_impl	58,1896
#define td_hok_svc_impl	59,1931
#define td_hok_dsp_impl	60,1966
#define td_hok_int_impl	61,2001
#define td_ref_dsname_impl	62,2036
#define td_set_dsname_impl	63,2077

uTenux/config/tksvcproxy.h,2696
#define tk_cre_tsk_impl	20,562
#define tk_del_tsk_impl	21,598
#define tk_sta_tsk_impl	22,634
#define tk_ext_tsk_impl	23,670
#define tk_exd_tsk_impl	24,706
#define tk_ter_tsk_impl	25,742
#define tk_dis_dsp_impl	26,778
#define tk_ena_dsp_impl	27,814
#define tk_chg_pri_impl	28,850
#define tk_rot_rdq_impl	29,886
#define tk_rel_wai_impl	30,922
#define tk_get_tid_impl	31,958
#define tk_get_reg_impl	32,994
#define tk_set_reg_impl	33,1030
#define tk_ref_tsk_impl	34,1066
#define tk_sus_tsk_impl	35,1102
#define tk_rsm_tsk_impl	36,1138
#define tk_frsm_tsk_impl	37,1174
#define tk_slp_tsk_impl	38,1211
#define tk_wup_tsk_impl	39,1247
#define tk_can_wup_impl	40,1283
#define tk_cre_sem_impl	41,1319
#define tk_del_sem_impl	42,1355
#define tk_sig_sem_impl	43,1391
#define tk_wai_sem_impl	44,1427
#define tk_ref_sem_impl	45,1463
#define tk_cre_mtx_impl	46,1499
#define tk_del_mtx_impl	47,1535
#define tk_loc_mtx_impl	48,1571
#define tk_unl_mtx_impl	49,1607
#define tk_ref_mtx_impl	50,1643
#define tk_cre_flg_impl	51,1679
#define tk_del_flg_impl	52,1715
#define tk_set_flg_impl	53,1751
#define tk_clr_flg_impl	54,1787
#define tk_wai_flg_impl	55,1823
#define tk_ref_flg_impl	56,1859
#define tk_cre_mbx_impl	57,1895
#define tk_del_mbx_impl	58,1931
#define tk_snd_mbx_impl	59,1967
#define tk_rcv_mbx_impl	60,2003
#define tk_ref_mbx_impl	61,2039
#define tk_cre_mbf_impl	62,2075
#define tk_del_mbf_impl	63,2111
#define tk_snd_mbf_impl	64,2147
#define tk_rcv_mbf_impl	65,2183
#define tk_ref_mbf_impl	66,2219
#define tk_cre_por_impl	67,2255
#define tk_del_por_impl	68,2291
#define tk_cal_por_impl	69,2327
#define tk_acp_por_impl	70,2363
#define tk_fwd_por_impl	71,2399
#define tk_rpl_rdv_impl	72,2435
#define tk_ref_por_impl	73,2471
#define tk_def_int_impl	74,2507
#define tk_ret_int_impl	75,2543
#define tk_cre_mpl_impl	76,2579
#define tk_del_mpl_impl	77,2615
#define tk_get_mpl_impl	78,2651
#define tk_rel_mpl_impl	79,2687
#define tk_ref_mpl_impl	80,2723
#define tk_cre_mpf_impl	81,2759
#define tk_del_mpf_impl	82,2795
#define tk_get_mpf_impl	83,2831
#define tk_rel_mpf_impl	84,2867
#define tk_ref_mpf_impl	85,2903
#define tk_set_tim_impl	86,2939
#define tk_get_tim_impl	87,2975
#define tk_get_otm_impl	88,3011
#define tk_dly_tsk_impl	89,3047
#define tk_cre_cyc_impl	90,3083
#define tk_del_cyc_impl	91,3119
#define tk_sta_cyc_impl	92,3155
#define tk_stp_cyc_impl	93,3191
#define tk_ref_cyc_impl	94,3227
#define tk_cre_alm_impl	95,3263
#define tk_del_alm_impl	96,3299
#define tk_sta_alm_impl	97,3335
#define tk_stp_alm_impl	98,3371
#define tk_ref_alm_impl	99,3407
#define tk_ref_ver_impl	100,3443
#define tk_ref_sys_impl	101,3479

uTenux/config/utk_config.h,30
#define _UTK_CONFIG_H_21,568

uTenux/config/utk_config_func.h,8011
#define _UTK_CONFIG_FUNC_H_21,578
#define USE_FUNC_TK_CRE_TSK26,630
#define USE_FUNC_TK_DEL_TSK27,658
#define USE_FUNC_TK_STA_TSK28,686
#define USE_FUNC_TK_EXT_TSK29,714
#define USE_FUNC_TK_EXD_TSK30,742
#define USE_FUNC_TK_TER_TSK31,770
#define USE_FUNC_TK_DIS_DSP32,798
#define USE_FUNC_TK_ENA_DSP33,826
#define USE_FUNC_TK_CHG_PRI34,854
#define USE_FUNC_TK_ROT_RDQ35,882
#define USE_FUNC_TK_REL_WAI36,910
#define USE_FUNC_TK_GET_TID37,938
#define USE_FUNC_TK_REF_TSK40,1026
#define USE_FUNC_TK_SUS_TSK41,1054
#define USE_FUNC_TK_RSM_TSK42,1082
#define USE_FUNC_TK_FRSM_TSK43,1110
#define USE_FUNC_TK_SLP_TSK44,1139
#define USE_FUNC_TK_WUP_TSK45,1167
#define USE_FUNC_TK_CAN_WUP46,1195
#define USE_FUNC_TK_CRE_SEM49,1246
#define USE_FUNC_TK_DEL_SEM50,1274
#define USE_FUNC_TK_SIG_SEM51,1302
#define USE_FUNC_TK_WAI_SEM52,1330
#define USE_FUNC_TK_REF_SEM53,1358
#define USE_FUNC_SEMAPHORE_INITIALIZE54,1386
#define USE_FUNC_SEMCB_TABLE55,1424
#define USE_FUNC_TD_LST_SEM57,1468
#define USE_FUNC_TD_REF_SEM58,1496
#define USE_FUNC_TD_SEM_QUE59,1524
#define USE_FUNC_SEMAPHORE_GETNAME60,1552
#define USE_FUNC_TK_CRE_MTX65,1624
#define USE_FUNC_TK_DEL_MTX66,1652
#define USE_FUNC_TK_LOC_MTX67,1680
#define USE_FUNC_TK_UNL_MTX68,1708
#define USE_FUNC_TK_REF_MTX69,1736
#define USE_FUNC_MUTEX_INITIALIZE70,1764
#define USE_FUNC_MTXCB_TABLE71,1798
#define USE_FUNC_RELEASE_MUTEX72,1827
#define USE_FUNC_SIGNAL_ALL_MUTEX73,1858
#define USE_FUNC_CHG_PRI_MUTEX74,1892
#define USE_FUNC_TD_LST_MTX76,1938
#define USE_FUNC_TD_REF_MTX77,1966
#define USE_FUNC_TD_MTX_QUE78,1994
#define USE_FUNC_MUTEX_GETNAME79,2022
#define USE_FUNC_TK_CRE_FLG84,2090
#define USE_FUNC_TK_DEL_FLG85,2118
#define USE_FUNC_TK_SET_FLG86,2146
#define USE_FUNC_TK_CLR_FLG87,2174
#define USE_FUNC_TK_WAI_FLG88,2202
#define USE_FUNC_TK_REF_FLG89,2230
#define USE_FUNC_EVENTFLAG_INITIALIZE90,2258
#define USE_FUNC_FLGCB_TABLE91,2296
#define USE_FUNC_TD_LST_FLG93,2340
#define USE_FUNC_TD_REF_FLG94,2368
#define USE_FUNC_TD_FLG_QUE95,2396
#define USE_FUNC_EVENTFLAG_GETNAME96,2424
#define USE_FUNC_TK_CRE_MBX101,2496
#define USE_FUNC_TK_DEL_MBX102,2524
#define USE_FUNC_TK_SND_MBX103,2552
#define USE_FUNC_TK_RCV_MBX104,2580
#define USE_FUNC_TK_REF_MBX105,2608
#define USE_FUNC_MAILBOX_INITIALIZE106,2636
#define USE_FUNC_MBXCB_TABLE107,2672
#define USE_FUNC_TD_LST_MBX109,2716
#define USE_FUNC_TD_REF_MBX110,2744
#define USE_FUNC_TD_MBX_QUE111,2772
#define USE_FUNC_MAILBOX_GETNAME112,2800
#define USE_FUNC_TK_CRE_MBF117,2870
#define USE_FUNC_TK_DEL_MBF118,2898
#define USE_FUNC_TK_SND_MBF119,2926
#define USE_FUNC_TK_RCV_MBF120,2954
#define USE_FUNC_TK_REF_MBF121,2982
#define USE_FUNC_MESSAGEBUFFER_INITIALIZE122,3010
#define USE_FUNC_MBFCB_TABLE123,3052
#define USE_FUNC_MSG_TO_MBF124,3081
#define USE_FUNC_MBF_WAKEUP125,3109
#define USE_FUNC_TD_LST_MBF127,3152
#define USE_FUNC_TD_REF_MBF128,3180
#define USE_FUNC_TD_SMBF_QUE129,3208
#define USE_FUNC_TD_RMBF_QUE130,3237
#define USE_FUNC_MESSAGEBUFFER_GETNAME131,3266
#define USE_FUNC_TK_CRE_POR136,3342
#define USE_FUNC_TK_DEL_POR137,3370
#define USE_FUNC_TK_CAL_POR138,3398
#define USE_FUNC_TK_ACP_POR139,3426
#define USE_FUNC_TK_FWD_POR140,3454
#define USE_FUNC_TK_RPL_RDV141,3482
#define USE_FUNC_TK_REF_POR142,3510
#define USE_FUNC_RENDEZVOUS_INITIALIZE143,3538
#define USE_FUNC_PORCB_TABLE144,3577
#define USE_FUNC_WSPEC_CAL145,3606
#define USE_FUNC_WSPEC_RDV146,3633
#define USE_FUNC_TD_LST_POR148,3675
#define USE_FUNC_TD_REF_POR149,3703
#define USE_FUNC_TD_CAL_QUE150,3731
#define USE_FUNC_TD_ACP_QUE151,3759
#define USE_FUNC_RENDEZVOUS_GETNAME152,3787
#define USE_FUNC_HLL_INTHDR156,3838
#define USE_FUNC_TK_DEF_INT157,3866
#define USE_FUNC_TK_RET_INT158,3894
#define USE_FUNC_TK_CRE_MPL161,3945
#define USE_FUNC_TK_DEL_MPL162,3973
#define USE_FUNC_TK_GET_MPL163,4001
#define USE_FUNC_TK_REL_MPL164,4029
#define USE_FUNC_TK_REF_MPL165,4057
#define USE_FUNC_MEMORYPOOL_INITIALIZE166,4085
#define USE_FUNC_MPLCB_TABLE167,4124
#define USE_FUNC_MPL_WAKEUP168,4153
#define USE_FUNC_TD_LST_MPL170,4196
#define USE_FUNC_TD_REF_MPL171,4224
#define USE_FUNC_TD_MPL_QUE172,4252
#define USE_FUNC_MEMORYPOOL_GETNAME173,4280
#define USE_FUNC_TK_CRE_MPF178,4353
#define USE_FUNC_TK_DEL_MPF179,4381
#define USE_FUNC_TK_GET_MPF180,4409
#define USE_FUNC_TK_REL_MPF181,4437
#define USE_FUNC_TK_REF_MPF182,4465
#define USE_FUNC_FIX_MEMORYPOOL_INITIALIZE183,4493
#define USE_FUNC_MPFCB_TABLE184,4536
#define USE_FUNC_TD_LST_MPF186,4580
#define USE_FUNC_TD_REF_MPF187,4608
#define USE_FUNC_TD_MPF_QUE188,4636
#define USE_FUNC_FIX_MEMORYPOOL_GETNAME189,4664
#define USE_FUNC_TK_GET_OTM195,4779
#define USE_FUNC_TK_DLY_TSK196,4807
#define USE_FUNC_TK_CRE_CYC199,4858
#define USE_FUNC_TK_DEL_CYC200,4886
#define USE_FUNC_TK_STA_CYC201,4914
#define USE_FUNC_TK_STP_CYC202,4942
#define USE_FUNC_TK_REF_CYC203,4970
#define USE_FUNC_CYCLICHANDLER_INITIALIZE204,4998
#define USE_FUNC_CYCCB_TABLE205,5040
#define USE_FUNC_CALL_CYCHDR206,5069
#define USE_FUNC_TD_LST_CYC208,5113
#define USE_FUNC_TD_REF_CYC209,5141
#define USE_FUNC_CYCLICHANDLER_GETNAME210,5169
#define USE_FUNC_TK_CRE_ALM215,5245
#define USE_FUNC_TK_DEL_ALM216,5273
#define USE_FUNC_TK_STA_ALM217,5301
#define USE_FUNC_TK_STP_ALM218,5329
#define USE_FUNC_TK_REF_ALM219,5357
#define USE_FUNC_ALARMHANDLER_INITIALIZE220,5385
#define USE_FUNC_ALMCB_TABLE221,5426
#define USE_FUNC_CALL_ALMHDR222,5455
#define USE_FUNC_TD_LST_ALM224,5499
#define USE_FUNC_TD_REF_ALM225,5527
#define USE_FUNC_ALARMHANDLER_GETNAME226,5555
#define USE_FUNC_TK_REF_VER230,5608
#define USE_FUNC_TK_REF_SYS231,5636
#define USE_FUNC_LOWPOW_DISCNT232,5664
#define USE_FUNC_TD_LST_TSK236,5747
#define USE_FUNC_TD_REF_TSK237,5775
#define USE_FUNC_TD_INF_TSK238,5803
#define USE_FUNC_TD_GET_REG239,5831
#define USE_FUNC_TD_SET_REG240,5859
#define USE_FUNC_TASK_GETNAME241,5887
#define USE_FUNC_TD_REF_SYS244,5943
#define USE_FUNC_TD_GET_TIM245,5971
#define USE_FUNC_TD_GET_OTM246,5999
#define USE_FUNC_TD_RDY_QUE249,6052
#define USE_FUNC_TD_HOK_SVC253,6122
#define USE_FUNC_TD_HOK_DSP254,6150
#define USE_FUNC_TD_HOK_INT255,6178
#define USE_FUNC_HOOK_ENTERFN256,6206
#define USE_FUNC_HOOK_EXECFN257,6236
#define USE_FUNC_HOOK_IENTERFN258,6265
#define USE_FUNC_OBJECT_GETNAME262,6322
#define USE_FUNC_TD_REF_DSNAME263,6354
#define USE_FUNC_TD_SET_DSNAME264,6385
#define USE_FUNC_TSTDLIB_BITCLR273,6483
#define USE_FUNC_TSTDLIB_BITSET274,6515
#define USE_FUNC_TSTDLIB_BITSEARCH1275,6547
#define USE_FUNC_WSPEC_SLP279,6607
#define USE_FUNC_CTXTSK282,6657
#define USE_FUNC_TCB_TABLE283,6681
#define USE_FUNC_TASK_INITIALIZE284,6708
#define USE_FUNC_MAKE_DORMANT285,6741
#define USE_FUNC_MAKE_READY286,6771
#define USE_FUNC_MAKE_NON_READY287,6799
#define USE_FUNC_CHANGE_TASK_PRIORITY288,6831
#define USE_FUNC_ROTATE_READY_QUEUE289,6869
#define USE_FUNC_ROTATE_READY_QUEUE_RUN290,6905
#define USE_FUNC_DEL_TSK291,6945
#define USE_FUNC_TER_TSK292,6970
#define USE_FUNC_WAIT_RELEASE_OK295,7018
#define USE_FUNC_WAIT_RELEASE_OK_ERCD296,7051
#define USE_FUNC_WAIT_RELEASE_NG297,7089
#define USE_FUNC_WAIT_RELEASE_TMOUT298,7122
#define USE_FUNC_MAKE_WAIT299,7158
#define USE_FUNC_MAKE_WAIT_RELTIM300,7185
#define USE_FUNC_WAIT_DELETE301,7219
#define USE_FUNC_WAIT_TSKID302,7248
#define USE_FUNC_GCB_MAKE_WAIT303,7276
#define USE_FUNC_GCB_CHANGE_PRIORITY304,7307
#define USE_FUNC_GCB_TOP_OF_WAIT_QUEUE305,7344
#define USE_FUNC_APPENDFREEAREABOUND313,7471
#define USE_FUNC_GET_BLK314,7508
#define USE_FUNC_REL_BLK315,7533
#define USE_FUNC_SEARCHFREEAREA316,7558
#define USE_FUNC_APPENDFREEAREA317,7590
#define USE_FUNC_REMOVEFREEQUE318,7622
#define USE_FUNC_INSERTAREAQUE319,7653
#define USE_FUNC_REMOVEAREAQUE320,7684
#define USE_FUNC_IMACB323,7732
#define USE_FUNC_IMALLOC324,7755
#define USE_FUNC_ICALLOC325,7780
#define USE_FUNC_IFREE326,7805
#define USE_FUNC_INIT_IMALLOC327,7828

uTenux/include/basic.h,27
#define __BASIC_H__25,642

uTenux/include/libstr.h,162
#define __LIBSTR_H__23,573
typedef __size_t	size_t;32,673
#undef	__size_t33,698
typedef __wchar_t	wchar_t;37,739
#undef	__wchar_t38,766
#define NULL	40,790

uTenux/include/machine.h,191
#define __MACHINE_H__36,1152
#define Inline	46,1408
#define Inline	48,1437
#define Asm	55,1518
#define Csym(68,1747
#define Csym(70,1775
#define Noinit(78,1861
#define Noinit(80,1931

uTenux/include/stddef.h,218
#define __STDDEF_H__22,569
typedef int		ptrdiff_t;30,653
typedef __size_t	size_t;33,694
#undef	__size_t34,719
typedef __wchar_t	wchar_t;38,760
#undef	__wchar_t39,787
#define offsetof(42,812
#define NULL	43,878

uTenux/include/stdtype.h,80
#define __STDTYPE_H__22,565
#define __size_t	24,588
#define __wchar_t	27,640

uTenux/include/sys/debug.h,170
#define __SYS_DEBUG_H__22,559
#define DEBUG_MODULE	43,857
#define DEBUG_PRINT(55,1091
#define DO_DEBUG(56,1116
#define DEBUG_PRINT(60,1166
#define DO_DEBUG(61,1201

uTenux/include/sys/imalloc.h,33
#define __SYS_IMALLOC_H__25,671

uTenux/include/sys/queue.h,409
#define __SYS_QUEUE_H__22,563
typedef struct queue 33,683
	struct queue	*next;next34,706
	struct queue	*prev;prev35,727
} QUEUE;36,748
Inline void QueInit(41,806
#define QueInit(47,918
Inline BOOL isQueEmpty(58,1261
#define isQueEmpty(63,1351
Inline void QueInsert(70,1523
#define QueInsert(78,1691
Inline void QueRemove(94,2337
#define QueRemove(102,2521
Inline QUEUE* QueRemoveNext(118,3178

uTenux/include/sys/str_align.h,35
#define __SYS_STR_ALIGN_H__22,599

uTenux/include/sys/svc/tdfncd.h,1327
#define _TDFNCD_H_6,78
#define TDFN_LST_TSK	12,179
#define TDFN_LST_SEM	13,212
#define TDFN_LST_FLG	14,245
#define TDFN_LST_MBX	15,278
#define TDFN_LST_MTX	16,311
#define TDFN_LST_MBF	17,344
#define TDFN_LST_POR	18,377
#define TDFN_LST_MPF	19,410
#define TDFN_LST_MPL	20,443
#define TDFN_LST_CYC	21,476
#define TDFN_LST_ALM	22,509
#define TDFN_REF_SEM	23,542
#define TDFN_REF_FLG	24,575
#define TDFN_REF_MBX	25,608
#define TDFN_REF_MTX	26,641
#define TDFN_REF_MBF	27,674
#define TDFN_REF_POR	28,707
#define TDFN_REF_MPF	29,740
#define TDFN_REF_MPL	30,773
#define TDFN_REF_CYC	31,806
#define TDFN_REF_ALM	32,839
#define TDFN_REF_TSK	33,872
#define TDFN_INF_TSK	34,905
#define TDFN_GET_REG	35,938
#define TDFN_SET_REG	36,971
#define TDFN_REF_SYS	37,1004
#define TDFN_GET_TIM	38,1037
#define TDFN_GET_OTM	39,1070
#define TDFN_RDY_QUE	40,1103
#define TDFN_SEM_QUE	41,1136
#define TDFN_FLG_QUE	42,1169
#define TDFN_MBX_QUE	43,1202
#define TDFN_MTX_QUE	44,1235
#define TDFN_SMBF_QUE	45,1268
#define TDFN_RMBF_QUE	46,1302
#define TDFN_CAL_QUE	47,1336
#define TDFN_ACP_QUE	48,1369
#define TDFN_MPF_QUE	49,1402
#define TDFN_MPL_QUE	50,1435
#define TDFN_HOK_SVC	51,1468
#define TDFN_HOK_DSP	52,1501
#define TDFN_HOK_INT	53,1534
#define TDFN_REF_DSNAME	54,1567
#define TDFN_SET_DSNAME	55,1603

uTenux/include/sys/svc/tdsvctbl.h,71
#define _TDSC_ENTRY(9,148
#define N_TDFN	11,199
	_TDSC_ENTRY(13,218

uTenux/include/sys/svc/tkfncd.h,2376
#define _TKFNCD_H_6,59
#define TFN_CRE_TSK	12,141
#define TFN_DEL_TSK	13,173
#define TFN_STA_TSK	14,205
#define TFN_EXT_TSK	15,237
#define TFN_EXD_TSK	16,269
#define TFN_TER_TSK	17,301
#define TFN_DIS_DSP	18,333
#define TFN_ENA_DSP	19,365
#define TFN_CHG_PRI	20,397
#define TFN_ROT_RDQ	21,429
#define TFN_REL_WAI	22,461
#define TFN_GET_TID	23,493
#define TFN_GET_REG	24,525
#define TFN_SET_REG	25,557
#define TFN_REF_TSK	26,589
#define TFN_SUS_TSK	27,621
#define TFN_RSM_TSK	28,653
#define TFN_FRSM_TSK	29,685
#define TFN_SLP_TSK	30,717
#define TFN_WUP_TSK	31,749
#define TFN_CAN_WUP	32,781
#define TFN_CRE_SEM	33,813
#define TFN_DEL_SEM	34,845
#define TFN_SIG_SEM	35,877
#define TFN_WAI_SEM	36,909
#define TFN_REF_SEM	37,941
#define TFN_CRE_MTX	38,973
#define TFN_DEL_MTX	39,1005
#define TFN_LOC_MTX	40,1037
#define TFN_UNL_MTX	41,1069
#define TFN_REF_MTX	42,1101
#define TFN_CRE_FLG	43,1133
#define TFN_DEL_FLG	44,1165
#define TFN_SET_FLG	45,1197
#define TFN_CLR_FLG	46,1229
#define TFN_WAI_FLG	47,1261
#define TFN_REF_FLG	48,1293
#define TFN_CRE_MBX	49,1325
#define TFN_DEL_MBX	50,1357
#define TFN_SND_MBX	51,1389
#define TFN_RCV_MBX	52,1421
#define TFN_REF_MBX	53,1453
#define TFN_CRE_MBF	54,1485
#define TFN_DEL_MBF	55,1517
#define TFN_SND_MBF	56,1549
#define TFN_RCV_MBF	57,1581
#define TFN_REF_MBF	58,1613
#define TFN_CRE_POR	59,1645
#define TFN_DEL_POR	60,1677
#define TFN_CAL_POR	61,1709
#define TFN_ACP_POR	62,1741
#define TFN_FWD_POR	63,1773
#define TFN_RPL_RDV	64,1805
#define TFN_REF_POR	65,1837
#define TFN_DEF_INT	66,1869
#define TFN_RET_INT	67,1901
#define TFN_CRE_MPL	68,1933
#define TFN_DEL_MPL	69,1965
#define TFN_GET_MPL	70,1997
#define TFN_REL_MPL	71,2029
#define TFN_REF_MPL	72,2061
#define TFN_CRE_MPF	73,2093
#define TFN_DEL_MPF	74,2125
#define TFN_GET_MPF	75,2157
#define TFN_REL_MPF	76,2189
#define TFN_REF_MPF	77,2221
#define TFN_SET_TIM	78,2253
#define TFN_GET_TIM	79,2285
#define TFN_GET_OTM	80,2317
#define TFN_DLY_TSK	81,2349
#define TFN_CRE_CYC	82,2381
#define TFN_DEL_CYC	83,2413
#define TFN_STA_CYC	84,2445
#define TFN_STP_CYC	85,2477
#define TFN_REF_CYC	86,2509
#define TFN_CRE_ALM	87,2541
#define TFN_DEL_ALM	88,2573
#define TFN_STA_ALM	89,2605
#define TFN_STP_ALM	90,2637
#define TFN_REF_ALM	91,2669
#define TFN_REF_VER	92,2701
#define TFN_REF_SYS	93,2733

uTenux/include/sys/svc/tksvctbl.h,68
#define _SVC_ENTRY(9,130
#define N_TFN	11,180
	_SVC_ENTRY(13,198

uTenux/include/sys/sysdepend/app_at91sam3/machine_depend.h,365
#define __SYS_MACHINE_DEPEND_H__34,1366
#undef _APP_AT91SAM3_46,1685
#define _APP_AT91SAM3_	48,1708
#define CPU_ARM7M	49,1742
#define CPU_AT91SAM3	50,1775
#define APP_AT91SAM3	51,1807
#define ALLOW_MISALIGN	54,1841
#define BIGENDIAN	55,1875
#define VIRTUAL_ADDRESS	56,1908
#define ALLOCA_NOSPT	57,1943
#define INT_BITWIDTH	58,1975
#define _Csym	61,2023

uTenux/include/sys/sysdepend/app_at91sam3/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1386
#  define _pad_b(38,1459
#  define _pad_l(39,1487
#  define _pad_b(41,1513
#  define _pad_l(42,1533
#define _align6445,1569

uTenux/include/sys/sysdepend/app_at91sam3/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1367
#define N_INTVEC	42,1464
IMPORT	W	knl_taskindp;44,1549
IMPORT	UW	knl_taskmode;45,1572

uTenux/include/sys/sysdepend/app_at91sam4/machine_depend.h,365
#define __SYS_MACHINE_DEPEND_H__34,1366
#undef _APP_AT91SAM4_46,1685
#define _APP_AT91SAM4_	48,1708
#define CPU_ARM7M	49,1742
#define CPU_AT91SAM4	50,1775
#define APP_AT91SAM4	51,1807
#define ALLOW_MISALIGN	54,1841
#define BIGENDIAN	55,1875
#define VIRTUAL_ADDRESS	56,1908
#define ALLOCA_NOSPT	57,1943
#define INT_BITWIDTH	58,1975
#define _Csym	61,2023

uTenux/include/sys/sysdepend/app_at91sam4/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1386
#  define _pad_b(38,1459
#  define _pad_l(39,1487
#  define _pad_b(41,1513
#  define _pad_l(42,1533
#define _align6445,1569

uTenux/include/sys/sysdepend/app_at91sam4/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1376
#define N_INTVEC	42,1473
IMPORT	W	knl_taskindp;44,1556
IMPORT	UW	knl_taskmode;45,1579

uTenux/include/sys/sysdepend/app_at91sam7/machine_depend.h,365
#define __SYS_MACHINE_DEPEND_H__34,1368
#undef _APP_AT91SAM7_46,1683
#define _APP_AT91SAM7_	48,1706
#define CPU_ARM4T	49,1735
#define CPU_AT91SAM7	50,1760
#define APP_AT91SAM7	51,1787
#define ALLOW_MISALIGN	53,1815
#define BIGENDIAN	54,1841
#define VIRTUAL_ADDRESS	55,1866
#define ALLOCA_NOSPT	56,1893
#define INT_BITWIDTH	57,1917
#define _Csym	60,1957

uTenux/include/sys/sysdepend/app_at91sam7/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1388
#  define _pad_b(38,1461
#  define _pad_l(39,1489
#  define _pad_b(41,1515
#  define _pad_l(42,1535
#define _align6445,1571

uTenux/include/sys/sysdepend/app_at91sam7/sysinfo_depend.h,171
#define __SYS_SYSINFO_DEPEND_H__34,1370
#define N_INTVEC	42,1467
IMPORT	FP	knl_intvec[knl_intvec44,1489
IMPORT	W	knl_taskindp;45,1513
IMPORT	UW	knl_taskmode;46,1536

uTenux/include/sys/sysdepend/app_efm32g/machine_depend.h,357
#define __SYS_MACHINE_DEPEND_H__34,1363
#undef _APP_EFM32G_46,1686
#define _APP_EFM32G_	48,1707
#define CPU_ARM7M	49,1739
#define CPU_EFM32G 50,1772
#define APP_EFM32G 51,1804
#define ALLOW_MISALIGN	54,1838
#define BIGENDIAN	55,1872
#define VIRTUAL_ADDRESS	56,1905
#define ALLOCA_NOSPT	57,1940
#define INT_BITWIDTH	58,1972
#define _Csym	61,2020

uTenux/include/sys/sysdepend/app_efm32g/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1383
#  define _pad_b(38,1456
#  define _pad_l(39,1484
#  define _pad_b(41,1510
#  define _pad_l(42,1530
#define _align6445,1566

uTenux/include/sys/sysdepend/app_efm32g/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1372
#define N_INTVEC	42,1469
IMPORT	W	knl_taskindp;45,1541
IMPORT	UW	knl_taskmode;46,1564

uTenux/include/sys/sysdepend/app_lm3s/machine_depend.h,349
#define __SYS_MACHINE_DEPEND_H__34,1361
#undef _APP_LM3S_46,1676
#define _APP_LM3S_	48,1695
#define CPU_ARM7M	49,1732
#define CPU_LM3S 50,1765
#define APP_LM3S 51,1799
#define ALLOW_MISALIGN	54,1836
#define BIGENDIAN	55,1870
#define VIRTUAL_ADDRESS	56,1903
#define ALLOCA_NOSPT	57,1938
#define INT_BITWIDTH	58,1970
#define _Csym	61,2018

uTenux/include/sys/sysdepend/app_lm3s/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1381
#  define _pad_b(38,1454
#  define _pad_l(39,1482
#  define _pad_b(41,1508
#  define _pad_l(42,1528
#define _align6445,1564

uTenux/include/sys/sysdepend/app_lm3s/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1370
#define N_INTVEC	42,1467
IMPORT	W	knl_taskindp;45,1539
IMPORT	UW	knl_taskmode;46,1562

uTenux/include/sys/sysdepend/app_lm4f/machine_depend.h,349
#define __SYS_MACHINE_DEPEND_H__34,1361
#undef _APP_LM4F_46,1682
#define _APP_LM4F_	48,1701
#define CPU_ARM7M	49,1732
#define CPU_LM4F	50,1765
#define APP_LM4F	51,1794
#define ALLOW_MISALIGN	54,1825
#define BIGENDIAN	55,1859
#define VIRTUAL_ADDRESS	56,1892
#define ALLOCA_NOSPT	57,1927
#define INT_BITWIDTH	58,1959
#define _Csym	61,2007

uTenux/include/sys/sysdepend/app_lm4f/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1386
#  define _pad_b(38,1459
#  define _pad_l(39,1487
#  define _pad_b(41,1513
#  define _pad_l(42,1533
#define _align6445,1569

uTenux/include/sys/sysdepend/app_lm4f/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1375
#define N_INTVEC	42,1472
IMPORT	W	knl_taskindp;45,1544
IMPORT	UW	knl_taskmode;46,1567

uTenux/include/sys/sysdepend/app_lpc17/machine_depend.h,353
#define __SYS_MACHINE_DEPEND_H__34,1362
#undef _APP_LPC17_46,1679
#define _APP_LPC17_	48,1699
#define CPU_ARM7M	49,1735
#define CPU_LPC17 50,1768
#define APP_lPC17 51,1800
#define ALLOW_MISALIGN	54,1835
#define BIGENDIAN	55,1869
#define VIRTUAL_ADDRESS	56,1902
#define ALLOCA_NOSPT	57,1937
#define INT_BITWIDTH	58,1969
#define _Csym	61,2017

uTenux/include/sys/sysdepend/app_lpc17/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1382
#  define _pad_b(38,1455
#  define _pad_l(39,1483
#  define _pad_b(41,1509
#  define _pad_l(42,1529
#define _align6445,1565

uTenux/include/sys/sysdepend/app_lpc17/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1372
#define N_INTVEC	42,1469
IMPORT	W	knl_taskindp;44,1552
IMPORT	UW	knl_taskmode;45,1575

uTenux/include/sys/sysdepend/app_mb9bf5/machine_depend.h,357
#define __SYS_MACHINE_DEPEND_H__34,1363
#undef _APP_MB9BF5_46,1681
#define _APP_MB9BF5_	48,1702
#define CPU_ARM7M	49,1735
#define CPU_MB9BF5 50,1768
#define APP_MB9BF5 51,1800
#define ALLOW_MISALIGN	54,1835
#define BIGENDIAN	55,1869
#define VIRTUAL_ADDRESS	56,1902
#define ALLOCA_NOSPT	57,1937
#define INT_BITWIDTH	58,1969
#define _Csym	61,2017

uTenux/include/sys/sysdepend/app_mb9bf5/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1383
#  define _pad_b(38,1456
#  define _pad_l(39,1484
#  define _pad_b(41,1510
#  define _pad_l(42,1530
#define _align6445,1566

uTenux/include/sys/sysdepend/app_mb9bf5/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1373
#define N_INTVEC	42,1470
IMPORT	W	knl_taskindp;44,1553
IMPORT	UW	knl_taskmode;45,1576

uTenux/include/sys/sysdepend/app_mc9s12/machine_depend.h,356
#define __SYS_MACHINE_DEPEND_H__31,1211
#undef _APP_MC9S12_35,1247
#define _APP_MC9S12_	37,1268
#define CPU_SV12	38,1296
#define CPU_MC9S12	39,1328
#define APP_MC9S12	40,1358
#define ALLOW_MISALIGN	43,1390
#define BIGENDIAN	44,1424
#define VIRTUAL_ADDRESS	45,1457
#define ALLOCA_NOSPT	46,1492
#define INT_BITWIDTH	47,1524
#define _Csym	50,1572

uTenux/include/sys/sysdepend/app_mc9s12/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__29,1166
#  define _pad_b(33,1239
#  define _pad_l(34,1267
#  define _pad_b(36,1293
#  define _pad_l(37,1313
#define _align6440,1349

uTenux/include/sys/sysdepend/app_mc9s12/sysinfo_depend.h,67
#define __SYS_SYSINFO_DEPEND_H__29,1170
#define N_INTVEC	37,1267

uTenux/include/sys/sysdepend/app_mk60/machine_depend.h,349
#define __SYS_MACHINE_DEPEND_H__34,1369
#undef _APP_MK60_46,1693
#define _APP_MK60_	48,1712
#define CPU_ARM7M	49,1746
#define CPU_MK60	50,1779
#define APP_MK60	51,1811
#define ALLOW_MISALIGN	54,1845
#define BIGENDIAN	55,1879
#define VIRTUAL_ADDRESS	56,1912
#define ALLOCA_NOSPT	57,1947
#define INT_BITWIDTH	58,1979
#define _Csym	61,2027

uTenux/include/sys/sysdepend/app_mk60/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1389
#  define _pad_b(38,1462
#  define _pad_l(39,1490
#  define _pad_b(41,1516
#  define _pad_l(42,1536
#define _align6445,1572

uTenux/include/sys/sysdepend/app_mk60/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1371
#define N_INTVEC	42,1468
IMPORT	W	knl_taskindp;44,1551
IMPORT	UW	knl_taskmode;45,1574

uTenux/include/sys/sysdepend/app_mpc56xx/machine_depend.h,733
#define __SYS_MACHINE_DEPEND_H__31,1211
#undef _APP_MPC56XX_34,1246
#define _APP_MPC56XX_	36,1268
#define CPU_E200Z	37,1297
#define CPU_MPC56XX	38,1326
#define APP_MPC56XX	39,1357
#define ALLOW_MISALIGN	42,1390
#define BIGENDIAN	43,1424
#define VIRTUAL_ADDRESS	44,1457
#define ALLOCA_NOSPT	45,1492
#define INT_BITWIDTH	46,1524
#define _Csym	49,1572
#define configRTI 52,1610
#define configDEC 53,1631
#define configTickSrc 54,1652
#define CPU_FREQUENCY 56,1685
#define OSC_FREQUENCY 57,1726
#define SYNCR_V 59,1804
#define SYNCR_V 62,1861
#define SYNCR_V 65,1918
#define SYNCR_V 68,1975
#define SYNCR_V 71,2032
#define SYNCR_V 74,2089
#define SYNCR_V 77,2146
#define SYNCR_V 80,2203
#define SYNCR_V 83,2342

uTenux/include/sys/sysdepend/app_mpc56xx/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__29,1167
#  define _pad_b(33,1240
#  define _pad_l(34,1268
#  define _pad_b(36,1294
#  define _pad_l(37,1314
#define _align6440,1350

uTenux/include/sys/sysdepend/app_mpc56xx/sysinfo_depend.h,67
#define __SYS_SYSINFO_DEPEND_H__29,1170
#define N_INTVEC	37,1267

uTenux/include/sys/sysdepend/app_sim3/machine_depend.h,349
#define __SYS_MACHINE_DEPEND_H__34,1369
#undef _APP_SIM3_46,1684
#define _APP_SIM3_	48,1703
#define CPU_ARM7M	49,1735
#define CPU_SIM3	50,1768
#define APP_SIM3	51,1800
#define ALLOW_MISALIGN	54,1834
#define BIGENDIAN	55,1868
#define VIRTUAL_ADDRESS	56,1901
#define ALLOCA_NOSPT	57,1936
#define INT_BITWIDTH	58,1968
#define _Csym	61,2016

uTenux/include/sys/sysdepend/app_sim3/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1386
#  define _pad_b(38,1459
#  define _pad_l(39,1487
#  define _pad_b(41,1513
#  define _pad_l(42,1533
#define _align6445,1569

uTenux/include/sys/sysdepend/app_sim3/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1375
#define N_INTVEC	42,1472
IMPORT	W	knl_taskindp;45,1544
IMPORT	UW	knl_taskmode;46,1567

uTenux/include/sys/sysdepend/app_stm32f1/machine_depend.h,361
#define __SYS_MACHINE_DEPEND_H__34,1362
#undef _APP_STM32F1_46,1679
#define _APP_STM32F1_	48,1701
#define CPU_ARM7M	49,1738
#define CPU_STM32F1 50,1775
#define APP_STM32F1 51,1810
#define ALLOW_MISALIGN	54,1847
#define BIGENDIAN	55,1881
#define VIRTUAL_ADDRESS	56,1914
#define ALLOCA_NOSPT	57,1949
#define INT_BITWIDTH	58,1981
#define _Csym	61,2029

uTenux/include/sys/sysdepend/app_stm32f1/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1382
#  define _pad_b(38,1455
#  define _pad_l(39,1483
#  define _pad_b(41,1509
#  define _pad_l(42,1529
#define _align6445,1565

uTenux/include/sys/sysdepend/app_stm32f1/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1365
#define N_INTVEC	42,1462
IMPORT	W	knl_taskindp;44,1545
IMPORT	UW	knl_taskmode;45,1568

uTenux/include/sys/sysdepend/app_stm32f4/machine_depend.h,361
#define __SYS_MACHINE_DEPEND_H__34,1365
#undef _APP_STM32F4_46,1682
#define _APP_STM32F4_	48,1704
#define CPU_ARM7M	49,1741
#define CPU_STM32F4 50,1778
#define APP_STM32F4 51,1813
#define ALLOW_MISALIGN	54,1850
#define BIGENDIAN	55,1884
#define VIRTUAL_ADDRESS	56,1917
#define ALLOCA_NOSPT	57,1952
#define INT_BITWIDTH	58,1984
#define _Csym	61,2032

uTenux/include/sys/sysdepend/app_stm32f4/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1385
#  define _pad_b(38,1458
#  define _pad_l(39,1486
#  define _pad_b(41,1512
#  define _pad_l(42,1532
#define _align6445,1568

uTenux/include/sys/sysdepend/app_stm32f4/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1375
#define N_INTVEC	42,1472
IMPORT	W	knl_taskindp;44,1555
IMPORT	UW	knl_taskmode;45,1578

uTenux/include/sys/sysdepend/app_xc23xx/machine_depend.h,356
#define __SYS_MACHINE_DEPEND_H__31,1211
#undef _APP_XC23XX_35,1247
#define _APP_XC23XX_	37,1268
#define CPU_C166	38,1296
#define CPU_XC23XX	39,1328
#define APP_XC23XX	40,1358
#define ALLOW_MISALIGN	43,1389
#define BIGENDIAN	44,1423
#define VIRTUAL_ADDRESS	45,1456
#define ALLOCA_NOSPT	46,1491
#define INT_BITWIDTH	47,1523
#define _Csym	50,1571

uTenux/include/sys/sysdepend/app_xc23xx/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__29,1166
#  define _pad_b(33,1239
#  define _pad_l(34,1267
#  define _pad_b(36,1293
#  define _pad_l(37,1313
#define _align6440,1349

uTenux/include/sys/sysdepend/app_xc23xx/sysinfo_depend.h,67
#define __SYS_SYSINFO_DEPEND_H__29,1170
#define N_INTVEC	37,1267

uTenux/include/sys/sysdepend/app_xmc4000/machine_depend.h,361
#define __SYS_MACHINE_DEPEND_H__34,1370
#undef _APP_XMC4000_46,1688
#define _APP_XMC4000_	48,1710
#define CPU_ARM7M	49,1743
#define CPU_XMC4000	50,1776
#define APP_XMC4000	51,1811
#define ALLOW_MISALIGN	54,1848
#define BIGENDIAN	55,1882
#define VIRTUAL_ADDRESS	56,1915
#define ALLOCA_NOSPT	57,1950
#define INT_BITWIDTH	58,1982
#define _Csym	61,2030

uTenux/include/sys/sysdepend/app_xmc4000/str_align_depend.h,172
#define __SYS_STR_ALIGN_DEPEND_H__34,1390
#  define _pad_b(38,1463
#  define _pad_l(39,1491
#  define _pad_b(41,1517
#  define _pad_l(42,1537
#define _align6445,1573

uTenux/include/sys/sysdepend/app_xmc4000/sysinfo_depend.h,130
#define __SYS_SYSINFO_DEPEND_H__34,1373
#define N_INTVEC	42,1470
IMPORT	W	knl_taskindp;44,1553
IMPORT	UW	knl_taskmode;45,1576

uTenux/include/sys/sysdepend/machine_common.h,40
#define __SYS_MACHINE_COMMON_H__22,587

uTenux/include/sys/sysdepend/machine_depend.h,40
#define __SYS_MACHINE_COMMON_H__22,587

uTenux/include/sys/sysdepend/str_align_common.h,42
#define __SYS_STR_ALIGN_COMMON_H__22,612

uTenux/include/sys/sysdepend/sysinfo_common.h,40
#define __SYS_SYSINFO_COMMON_H__22,589

uTenux/include/sys/sysinfo.h,33
#define __SYS_SYSINFO_H__22,577

uTenux/include/tk/asm.h,28
#define __TK_ASM_H__22,550

uTenux/include/tk/dbgspt.h,2424
#define __TK_DBGSPT_H__22,587
#define TN_TSK 37,825
#define TN_SEM 38,845
#define TN_FLG 39,865
#define TN_MBX 40,885
#define TN_MBF 41,905
#define TN_POR 42,925
#define TN_MTX 43,945
#define TN_MPL 44,965
#define TN_MPF 45,985
#define TN_CYC 46,1005
#define TN_ALM 47,1025
typedef	struct td_rsem 52,1096
	VP	exinf;53,1121
	ID	wtsk;54,1160
	INT	semcnt;55,1190
} TD_RSEM;56,1234
typedef	struct td_rflg 61,1297
	VP	exinf;62,1322
	ID	wtsk;63,1361
	UINT	flgptn;64,1391
} TD_RFLG;65,1439
typedef	struct td_rmbx 70,1500
	VP	exinf;71,1525
	ID	wtsk;72,1564
	T_MSG	*pk_msg;pk_msg73,1594
} TD_RMBX;74,1638
typedef struct td_rmtx 79,1696
	VP	exinf;80,1721
	ID	htsk;81,1760
	ID	wtsk;82,1793
} TD_RMTX;83,1828
typedef struct td_rmbf 88,1895
	VP	exinf;89,1920
	ID	wtsk;90,1959
	ID	stsk;91,1997
	INT	msgsz;92,2032
	W	frbufsz;93,2085
	INT	maxmsz;94,2127
} TD_RMBF;95,2180
typedef struct td_rpor 100,2247
	VP	exinf;101,2272
	ID	wtsk;102,2311
	ID	atsk;103,2346
	INT	maxcmsz;104,2384
	INT	maxrmsz;105,2442
} TD_RPOR;106,2502
typedef struct td_rmpf 111,2576
	VP	exinf;112,2601
	ID	wtsk;113,2640
	W	frbcnt;114,2670
} TD_RMPF;115,2710
typedef struct td_rmpl 120,2787
	VP	exinf;121,2812
	ID	wtsk;122,2851
	W	frsz;123,2881
	W	maxsz;124,2928
} TD_RMPL;126,2996
typedef struct td_rcyc 131,3061
	VP	exinf;132,3086
	RELTIM	lfttim;133,3125
	UINT	cycstat;134,3190
} TD_RCYC;135,3232
typedef struct td_ralm 140,3297
	VP	exinf;141,3322
	RELTIM	lfttim;142,3361
	UINT	almstat;143,3421
} TD_RALM;144,3463
typedef struct td_rssy 149,3525
	PRI	ssypri;150,3550
	W	resblksz;151,3589
} TD_RSSY;152,3646
typedef	struct td_rtsk 157,3703
	VP	exinf;158,3728
	PRI	tskpri;159,3767
	PRI	tskbpri;160,3804
	UINT	tskstat;161,3838
	UW	tskwait;162,3870
	ID	wid;163,3901
	INT	wupcnt;164,3932
	INT	suscnt;165,3986
	FP	task;166,4038
	W	stksz;167,4076
	VP	istack;168,4111
} TD_RTSK;169,4158
typedef struct td_itsk 174,4220
	RELTIM	stime;175,4245
	RELTIM	utime;177,4322
} TD_ITSK;179,4397
typedef struct td_rsys 184,4456
	UINT	sysstat;185,4481
	ID	runtskid;186,4515
	ID	schedtskid;187,4565
} TD_RSYS;189,4639
typedef struct td_hsvc 194,4715
	FP	enter;195,4740
	FP	leave;196,4786
} TD_HSVC;197,4831
typedef struct td_hdsp 202,4896
	FP	exec;203,4921
	FP	stop;204,4975
} TD_HDSP;205,5029
typedef struct td_hint 210,5101
	FP	enter;211,5126
	FP	leave;212,5180
} TD_HINT;213,5233

uTenux/include/tk/errno.h,744
#define __TK_ERRNO_H__22,564
#define MERCD(33,809
#define SERCD(34,868
#define ERCD(35,920
#define ERCD(37,1004
#define E_OK	41,1099
#define E_SYS	43,1147
#define E_NOCOP	44,1186
#define E_NOSPT	45,1234
#define E_RSFN	46,1283
#define E_RSATR	47,1341
#define E_PAR	48,1389
#define E_ID	49,1432
#define E_CTX	50,1478
#define E_MACV	51,1519
#define E_OACV	52,1584
#define E_ILUSE	53,1636
#define E_NOMEM	54,1691
#define E_LIMIT	55,1740
#define E_OBJ	56,1790
#define E_NOEXS	57,1840
#define E_QOVR	58,1891
#define E_RLWAI	59,1936
#define E_TMOUT	60,1993
#define E_DLT	61,2044
#define E_DISWAI	62,2097
#define E_IO	64,2163
#define E_NOMDA	65,2208
#define E_BUSY	66,2246
#define E_ABORT	67,2285
#define E_RONLY	68,2322

uTenux/include/tk/syscall.h,6573
#define __TK_SYSCALL_H__22,572
#define TSK_SELF	32,702
#define TPRI_INI	33,749
#define TPRI_RUN	34,808
#define TA_ASM	37,883
#define TA_HLNG	38,939
#define TA_USERBUF	40,1026
#define TA_DSNAME	41,1084
#define TA_RNG0	43,1138
#define TA_RNG1	44,1204
#define TA_RNG2	45,1270
#define TA_RNG3	46,1336
#define TTS_RUN	49,1428
#define TTS_RDY	50,1467
#define TTS_WAI	51,1508
#define TTS_SUS	52,1548
#define TTS_WAS	53,1591
#define TTS_DMT	54,1639
#define TTS_NODISWAI	55,1682
#define TTW_SLP	58,1777
#define TTW_DLY	59,1840
#define TTW_SEM	60,1902
#define TTW_FLG	61,1953
#define TTW_MBX	62,2005
#define TTW_MTX	63,2055
#define TTW_SMBF	64,2102
#define TTW_RMBF	65,2163
#define TTW_CAL	66,2227
#define TTW_ACP	67,2284
#define TTW_RDV	68,2343
#define TTW_MPF	69,2399
#define TTW_MPL	70,2463
#define TA_TFIFO	73,2558
#define TA_TPRI	74,2619
#define TA_FIRST	76,2698
#define TA_CNT	78,2786
#define TA_DSNAME	80,2880
#define TA_TFIFO	83,2946
#define TA_TPRI	84,3007
#define TA_INHERIT	86,3086
#define TA_CEILING	87,3152
#define TA_DSNAME	88,3220
#define TA_TFIFO	91,3291
#define TA_TPRI	92,3352
#define TA_WSGL	94,3431
#define TA_WMUL	95,3495
#define TA_DSNAME	96,3558
#define TWF_ANDW	99,3639
#define TWF_ORW	100,3683
#define TWF_CLR	101,3726
#define TWF_BITCLR	102,3779
#define TA_TFIFO	105,3865
#define TA_TPRI	106,3926
#define TA_MFIFO	108,4005
#define TA_MPRI	109,4065
#define TA_DSNAME	111,4143
#define TA_TFIFO	114,4218
#define TA_TPRI	115,4279
#define TA_USERBUF	117,4358
#define TA_DSNAME	118,4416
#define TA_TFIFO	121,4487
#define TA_TPRI	122,4548
#define TA_DSNAME	124,4627
#define TA_ASM	127,4695
#define TA_HLNG	128,4751
#define TA_TFIFO	132,4871
#define TA_TPRI	133,4932
#define TA_USERBUF	135,5011
#define TA_DSNAME	136,5069
#define TA_RNG0	137,5122
#define TA_RNG1	138,5177
#define TA_RNG2	139,5232
#define TA_RNG3	140,5287
#define TA_TFIFO	143,5372
#define TA_TPRI	144,5433
#define TA_USERBUF	146,5512
#define TA_DSNAME	147,5570
#define TA_RNG0	148,5623
#define TA_RNG1	149,5678
#define TA_RNG2	150,5733
#define TA_RNG3	151,5788
#define TA_ASM	154,5864
#define TA_HLNG	155,5920
#define TA_STA	157,6007
#define TA_PHS	158,6064
#define TA_DSNAME	159,6124
#define TCYC_STP	161,6178
#define TCYC_STA	162,6239
#define TA_ASM	165,6325
#define TA_HLNG	166,6381
#define TA_DSNAME	168,6468
#define TALM_STP	170,6522
#define TALM_STA	171,6583
#define TSS_TSK	174,6660
#define TSS_DDSP	175,6728
#define TSS_DINT	176,6781
#define TSS_INDP	177,6835
#define TSS_QTSK	178,6906
typedef struct t_ctsk 194,7157
	VP	exinf;195,7181
	ATR	tskatr;196,7220
	FP	task;197,7255
	PRI	itskpri;198,7293
	W	stksz;199,7338
	UB	dsname[dsname200,7378
	VP	bufptr;201,7411
	VP	gp;203,7452
} T_CTSK;205,7494
typedef	struct t_rtsk 210,7551
	VP	exinf;211,7575
	PRI	tskpri;212,7614
	PRI	tskbpri;213,7651
	UINT	tskstat;214,7685
	UW	tskwait;215,7717
	ID	wid;216,7748
	INT	wupcnt;217,7779
	INT	suscnt;218,7833
} T_RTSK;219,7885
typedef	struct t_csem 224,7949
	VP	exinf;225,7973
	ATR	sematr;226,8012
	INT	isemcnt;227,8052
	INT	maxsem;228,8102
	UB	dsname[dsname229,8152
} T_CSEM;230,8185
typedef	struct t_rsem 235,8246
	VP	exinf;236,8270
	ID	wtsk;237,8309
	INT	semcnt;238,8339
} T_RSEM;239,8383
typedef struct t_cmtx 244,8443
	VP	exinf;245,8467
	ATR	mtxatr;246,8506
	PRI	ceilpri;247,8542
	UB	dsname[dsname248,8592
} T_CMTX;249,8625
typedef struct t_rmtx 254,8682
	VP	exinf;255,8706
	ID	htsk;256,8745
	ID	wtsk;257,8778
} T_RMTX;258,8813
typedef	struct t_cflg 263,8877
	VP	exinf;264,8901
	ATR	flgatr;265,8940
	UINT	iflgptn;266,8981
	UB	dsname[dsname267,9027
} T_CFLG;268,9060
typedef	struct t_rflg 273,9122
	VP	exinf;274,9146
	ID	wtsk;275,9185
	UINT	flgptn;276,9215
} T_RFLG;277,9263
typedef	struct t_cmbx 282,9325
	VP	exinf;283,9349
	ATR	mbxatr;284,9388
	UB	dsname[dsname285,9427
} T_CMBX;286,9460
typedef struct t_msg 291,9505
	VP	msgque[msgque292,9528
} T_MSG;293,9572
typedef struct t_msg_pri 295,9582
	T_MSG	msgque;296,9609
	PRI	msgpri;297,9654
} T_MSG_PRI;298,9691
typedef	struct t_rmbx 303,9754
	VP	exinf;304,9778
	ID	wtsk;305,9817
	T_MSG	*pk_msg;pk_msg306,9847
} T_RMBX;307,9891
typedef	struct t_cmbf 312,9959
	VP	exinf;313,9983
	ATR	mbfatr;314,10022
	W	bufsz;315,10067
	INT	maxmsz;316,10111
	UB	dsname[dsname317,10164
	VP	bufptr;318,10197
} T_CMBF;319,10228
typedef struct t_rmbf 324,10294
	VP	exinf;325,10318
	ID	wtsk;326,10357
	ID	stsk;327,10395
	INT	msgsz;328,10430
	W	frbufsz;329,10483
	INT	maxmsz;330,10525
} T_RMBF;331,10578
typedef	struct t_cpor 336,10647
	VP	exinf;337,10671
	ATR	poratr;338,10710
	INT	maxcmsz;339,10745
	INT	maxrmsz;340,10803
	UB	dsname[dsname341,10863
} T_CPOR;342,10896
typedef struct t_rpor 347,10962
	VP	exinf;348,10986
	ID	wtsk;349,11025
	ID	atsk;350,11060
	INT	maxcmsz;351,11098
	INT	maxrmsz;352,11156
} T_RPOR;353,11216
typedef struct t_dint 358,11289
	ATR	intatr;359,11313
	FP	inthdr;360,11361
	VP	gp;362,11416
} T_DINT;364,11458
typedef	struct t_cmpl 369,11537
	VP	exinf;370,11561
	ATR	mplatr;371,11600
	W	mplsz;372,11642
	UB	dsname[dsname373,11692
	VP	bufptr;374,11725
} T_CMPL;375,11756
typedef struct t_rmpl 380,11832
	VP	exinf;381,11856
	ID	wtsk;382,11895
	W	frsz;383,11925
	W	maxsz;384,11972
} T_RMPL;386,12040
typedef	struct t_cmpf 391,12113
	VP	exinf;392,12137
	ATR	mpfatr;393,12176
	W	mpfcnt;394,12218
	W	blfsz;395,12274
	UB	dsname[dsname396,12327
	VP	bufptr;397,12360
} T_CMPF;398,12391
typedef struct t_rmpf 403,12464
	VP	exinf;404,12488
	ID	wtsk;405,12527
	W	frbcnt;406,12557
} T_RMPF;407,12602
typedef struct t_ccyc 412,12670
	VP	exinf;413,12694
	ATR	cycatr;414,12733
	FP	cychdr;415,12777
	RELTIM	cyctim;416,12818
	RELTIM	cycphs;417,12856
	UB	dsname[dsname418,12891
	VP	gp;420,12934
} T_CCYC;422,12976
typedef struct t_rcyc 427,13040
	VP	exinf;428,13064
	RELTIM	lfttim;429,13103
	UINT	cycstat;430,13168
} T_RCYC;431,13210
typedef struct t_calm 436,13278
	VP	exinf;437,13302
	ATR	almatr;438,13341
	FP	almhdr;439,13385
	UB	dsname[dsname440,13426
	VP	gp;442,13469
} T_CALM;444,13511
typedef struct t_ralm 449,13575
	VP	exinf;450,13599
	RELTIM	lfttim;451,13638
	UINT	almstat;452,13698
} T_RALM;453,13739
typedef struct t_rver 458,13792
	UH	maker;459,13816
	UH	prid;460,13850
	UH	spver;461,13892
	UH	prver;462,13932
	UH	prno[prno463,13969
} T_RVER;465,14042
typedef struct t_rsys 470,14100
	UINT	sysstat;471,14124
	ID	runtskid;472,14158
	ID	schedtskid;473,14208
} T_RSYS;475,14287

uTenux/include/tk/sysdef.h,31
#define __TK_SYSDEF_H__23,613

uTenux/include/tk/sysdepend/app_at91sam3/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1348

uTenux/include/tk/sysdepend/app_at91sam3/chip_at91sam3s4c/sysdef_depend.h,8263
#define __TK_SYSDEF_DEPEND_H__34,1371
#define PSR_N	39,1443
#define PSR_Z	40,1499
#define PSR_C	41,1536
#define PSR_V	42,1574
#define PSR_T	43,1615
#define PMK_D	48,1704
#define PMK_E	49,1753
#define FMK_D	54,1845
#define FMK_E	55,1892
#define CTL_MSP	60,1975
#define CTL_PSP	61,2019
#define CTL_SVC	62,2062
#define CTL_USR	63,2118
#define EI_STACK_TOP 68,2210
#define EI_RESET 69,2280
#define EI_NMI 70,2350
#define EI_HARDFAULT 71,2420
#define EI_MPUFAULT 72,2490
#define EI_BUSFAULT 73,2560
#define EI_USAGEFAULT 74,2630
#define EI_SVC 79,2980
#define EI_DEBUGMON 80,3050
#define EI_PENDSV 82,3190
#define EI_SYSTICK 83,3260
#define EFC_BASE 92,3453
#define EEFC_FMR_VAL 93,3487
#define EFC_FMR 94,3521
#define EFC_FCR 95,3549
#define EFC_FSR 96,3577
#define EFC_FRR 97,3605
#define PMC_BASE 103,3673
#define PMC_SCER 104,3707
#define PMC_SCDR 105,3735
#define PMC_SCSR 106,3763
#define PMC_PCER 108,3822
#define PMC_PCDR 109,3850
#define PMC_PCSR 110,3878
#define PMC_CKGR_UCKR 111,3906
#define PMC_CKGR_MOR 112,3934
#define PMC_CKGR_MCFR 113,3962
#define PMC_CKGR_PLLR 114,3990
#define PMC_MCKR 116,4049
#define PMC_PCK0 118,4111
#define PMC_PCK1 119,4139
#define PMC_PCK2 120,4167
#define PMC_IER 122,4229
#define PMC_IDR 123,4257
#define PMC_SR 124,4285
#define PMC_IMR 125,4313
#define PMC_MOSC_EN 127,4375
#define PMC_MOSC_BYP 128,4403
#define PMC_PRES_NONE 131,4470
#define PMC_PRES_DIV2 132,4505
#define PMC_PRES_DIV4 133,4540
#define PMC_PRES_DIV8 134,4575
#define PMC_PRES_DIV16 135,4610
#define PMC_PRES_DIV32 136,4645
#define PMC_PRES_DIV64 137,4680
#define PMC_CSS_LF 139,4716
#define PMC_CSS_MOSC 140,4744
#define PMC_CSS_PLL 141,4772
#define PMC_MOSCSXTS 144,4835
#define PMC_PLL_LOCKA 145,4863
#define PMC_MCKRDY 146,4891
#define PIOA_BASE 151,4943
#define PIO_PER 152,4972
#define PIO_PDR 153,4995
#define PIO_PSR 154,5018
#define PIO_OER 156,5067
#define PIO_ODR 157,5090
#define PIO_OSR 158,5113
#define PIO_IFER 160,5162
#define PIO_IFDR 161,5185
#define PIO_IFSR 162,5208
#define PIO_SODR 164,5257
#define PIO_CODR 165,5280
#define PIO_ODSR 166,5303
#define PIO_PDSR 167,5326
#define PIO_IER 168,5349
#define PIO_IDR 169,5372
#define PIO_IMR 170,5395
#define PIO_ISR 171,5418
#define PIO_MDER 172,5441
#define PIO_MDDR 173,5464
#define PIO_MDSR 174,5487
#define PIO_PUDR 176,5536
#define PIO_PUER 177,5559
#define PIO_PUSR 178,5582
#define PIO_ABSR 180,5631
#define PIO_OWER 183,5712
#define PIO_OWDR 184,5735
#define PIO_OWSR 185,5758
#define PI_SUPC	192,5877
#define PI_RSTC	193,5932
#define PI_RTC 194,5986
#define PI_RTT	195,6039
#define PI_WDT	196,6091
#define PI_PMC	197,6142
#define PI_EEFC 198,6206
#define PI_UART0 200,6324
#define PI_UART1 201,6368
#define PI_SMC	202,6412
#define PI_PIOA	203,6452
#define PI_PIOB	204,6515
#define PI_PIOC 205,6578
#define PI_USART0 206,6641
#define PI_USART1 207,6686
#define PI_HSMCI 210,6823
#define PI_TWI0	211,6897
#define PI_TWI1	212,6955
#define PI_SPI	213,7013
#define PI_SSC	214,7077
#define PI_TC0	215,7143
#define PI_TC1	216,7195
#define PI_TC2	217,7247
#define PI_TC3	218,7299
#define PI_TC4	219,7351
#define PI_TC5	220,7403
#define PI_ADC	221,7455
#define PI_DACC 222,7519
#define PI_PWM	223,7584
#define PI_CRCCU 224,7643
#define PI_ACC 225,7701
#define PI_UDP 226,7756
#define PI_INT_NUMBER 227,7809
#define SWI_SVC	230,7927
#define SWI_RETINT	231,8029
#define SWI_DEBUG	232,8108
#define NVIC_BASE 235,8235
#define NVIC_ICTR 236,8265
#define NVIC_ISER 237,8334
#define NVIC_ICER 238,8406
#define NVIC_ISPR 239,8481
#define NVIC_ICPR 240,8555
#define NVIC_IABR 241,8631
#define NVIC_IPR 242,8704
#define NVIC_ICSR 243,8775
#define NVIC_VTOR 244,8849
#define NVIC_AIRCR 245,8915
#define NVIC_SCR 246,8990
#define NVIC_CCR 247,9050
#define NVIC_SHPR 248,9122
#define NVIC_SHCRS 249,9197
#define NVIC_STIR 250,9272
#define NVIC_ICSR_NMIPENDSET 253,9379
#define NVIC_ICSR_PENDSVSET 254,9420
#define NVIC_ICSR_PENDSVCLR 255,9461
#define NVIC_ICSR_PENDSTSET 256,9502
#define NVIC_ICSR_PENDSTCLR 257,9543
#define NVIC_ICSR_ISRPREEMPT 258,9584
#define NVIC_ICSR_ISRPENDING 259,9625
#define TC0_BASE 264,9691
#define TC_C0 265,9720
#define TC_C1 266,9743
#define TC_C2 267,9766
#define TC_CCR 268,9789
#define TC_CMR 269,9812
#define TC_CVR 272,9887
#define TC_RA 273,9910
#define TC_RB 274,9933
#define TC_RC 275,9956
#define TC_SR 276,9979
#define TC_IER 277,10002
#define TC_IDR 278,10025
#define TC_IMR 279,10048
#define TC_BCR 280,10071
#define TC_BMR 281,10094
#define TC_CLKEN 283,10118
#define TC_CLKDIS 284,10141
#define TC_SWTRG 285,10164
#define TC_CLKS_MCK2 287,10188
#define TC_CLKS_MCK8 288,10217
#define TC_CLKS_MCK32 289,10246
#define TC_CLKS_MCK128 290,10275
#define TC_CLKS_MCK1024 291,10304
#define TC_CLKS_XC0 292,10333
#define TC_CLKS_XC1 293,10362
#define TC_CLKS_XC2 294,10391
#define TC_CLKI 295,10420
#define TC_BURST_NONE 296,10449
#define TC_BURST_XC0 297,10478
#define TC_BURST_XC1 298,10507
#define TC_BURST_XC2 299,10536
#define TC_LDBSTOP 300,10565
#define TC_LDBDIS 301,10594
#define TC_ETRGEDG_EDGE_NONE 302,10623
#define TC_ETRGEDG_RIDING_EDGE 303,10662
#define TC_ETRGEDG_FALLING_EDGE 304,10701
#define TC_ETRGEDG_BOTH_EDGE 305,10740
#define TC_ABETRG_TIOB 306,10779
#define TC_ABETRG_TIOA 307,10818
#define TC_CPCTRG 308,10857
#define TC_WAVE 309,10896
#define TC_LDRA_EDGE_NONE 310,10935
#define TC_LDRA_RISING_EDGE 311,10974
#define TC_LDRA_FALLING_EDGE 312,11015
#define TC_LDRA_BOTH_EDGE 313,11056
#define TC_LDRB_EDGE_NONE 314,11097
#define TC_LDRB_RISING_EDGE 315,11138
#define TC_LDRB_FALLING_EDGE 316,11179
#define TC_LDRB_BOTH_EDGE 317,11220
#define USART0_BASE 322,11278
#define USART1_BASE 323,11313
#define US_CR 324,11348
#define US_MR 325,11377
#define US_IER 326,11406
#define US_IDR 327,11435
#define US_IMR 328,11464
#define US_CSR 329,11493
#define US_RHR 330,11522
#define US_THR 331,11551
#define US_BRGR 332,11580
#define US_RTOR 333,11609
#define US_TTGR 334,11638
#define PERIPH_RPR 336,11699
#define PERIPH_RCR 337,11728
#define PERIPH_TPR 338,11757
#define PERIPH_TCR 339,11786
#define PERIPH_RNPR 340,11815
#define PERIPH_RNCR 341,11844
#define PERIPH_TNPR 342,11873
#define PERIPH_TNCR 343,11902
#define PERIPH_PTCR 344,11931
#define PERIPH_PTSR 345,11960
#define UART0_BASE 350,12005
#define UART_CR 351,12039
#define UART_MR 352,12118
#define UART_IER 353,12197
#define UART_IDR 354,12276
#define UART_IMR 355,12355
#define UART_CSR 356,12434
#define UART_RHR 357,12513
#define UART_THR 358,12592
#define UART_BRGR 359,12671
#define SYSTICK_BASE 364,12769
#define SYSTICK_CTRL 365,12804
#define SYSTICK_LOAD 366,12833
#define SYSTICK_VAL 367,12862
#define SYSTICK_CALIB 368,12891
#define SYSTICK_ENABLE 371,12950
#define SYSTICK_TICKINT 372,13023
#define SYSTICK_CLKSOURCE 373,13096
#define SYSTICK_COUNTFLAG 374,13169
#define SCB_BASE 379,13274
#define SCB_ACTLR 380,13310
#define SCB_CPUID 381,13380
#define SCB_CFSR 382,13443
#define SCB_HFSR 383,13522
#define SCB_DFSR 384,13592
#define SCB_MMFAR 385,13663
#define SCB_BFAR 386,13743
#define SCB_AFSR 387,13813
#define RTT_BASE 393,13917
#define RTT_MR 394,13952
#define RTT_AR 395,14014
#define RTT_VR 396,14076
#define RTT_SR 397,14138
#define RTT_RTPRES 400,14230
#define RTT_ALMIEN 401,14308
#define RTT_RTTINCIEN 402,14377
#define RTT_RTTRST 403,14466
#define RTT_ALMV 405,14611
#define RTT_CRTV 407,14752
#define RTT_ALMS 409,14898
#define RTT_RTTINC 410,14967
#define RTT_PRE32768 411,15039
#define RTT_MINUTE 413,15127
#define RTT_HOUR 414,15193
#define RTT_DAY 415,15257
#define RTT_YEAR 416,15320
#define RTT_STARTYEAR 417,15384
#define WDT_BASE 423,15467
#define WDT_CR 424,15501
#define WDT_MR 425,15529
#define WDT_SR 426,15557
#define WDT_WDRSTT 429,15648
#define WDT_KEY 430,15716
#define WDT_WDV 432,15841
#define WDT_WDFIEN 433,15915
#define WDT_WDRSTEN 434,15998
#define WDT_WDRPROC 435,16071
#define WDT_WDDIS 436,16145
#define WDT_WDD 437,16213
#define WDT_WDDBGHLT 438,16285
#define WDT_WDIDLEHLT 439,16356
#define WDT_WDUNF 441,16480
#define WDT_WDERR 442,16550

uTenux/include/tk/sysdepend/app_at91sam3/cpuattr.h,56
#define __TK_CPUATTR_H__34,1348
#define TA_GP	40,1441

uTenux/include/tk/sysdepend/app_at91sam3/cpudef.h,310
#define __TK_CPUDEF_H__34,1349
typedef struct t_regs 43,1473
	VW	r[r44,1497
	VP	lr;45,1547
} T_REGS;46,1584
typedef struct t_eit 51,1655
    VP	pc;52,1678
    UW	psr;53,1720
    UW	taskmode;54,1763
} T_EIT;55,1801
typedef struct t_cregs 60,1862
	VP	ssp;61,1887
	VP	usp;62,1936
} T_CREGS;63,1982

uTenux/include/tk/sysdepend/app_at91sam3/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1399
typedef struct td_calinf 43,1526
	VP	ssp;44,1553
	VP	r11;45,1590
} TD_CALINF;46,1633

uTenux/include/tk/sysdepend/app_at91sam3/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_at91sam3/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1359
#define DI(53,1809
#define EI(54,1856
#define isDI(55,1898
typedef UINT	INTVEC;62,2041
#define DINTNO(65,2132
Inline void out_w(104,2962
Inline void out_h(108,3025
Inline void out_b(112,3088
Inline UW in_w(117,3152
Inline UH in_h(121,3203
Inline UB in_b(125,3254

uTenux/include/tk/sysdepend/app_at91sam4/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1353

uTenux/include/tk/sysdepend/app_at91sam4/chip_at91sam4s16c/sysdef_depend.h,6154
#define __TK_SYSDEF_DEPEND_H__34,1378
#define PSR_N	39,1450
#define PSR_Z	40,1506
#define PSR_C	41,1543
#define PSR_V	42,1581
#define PSR_T	43,1622
#define PMK_D	48,1711
#define PMK_E	49,1760
#define FMK_D	54,1852
#define FMK_E	55,1899
#define CTL_MSP	60,1982
#define CTL_PSP	61,2026
#define CTL_SVC	62,2069
#define CTL_USR	63,2125
#define EI_STACK_TOP 68,2217
#define EI_RESET 69,2287
#define EI_NMI 70,2357
#define EI_HARDFAULT 71,2427
#define EI_MPUFAULT 72,2497
#define EI_BUSFAULT 73,2567
#define EI_USAGEFAULT 74,2637
#define EI_SVC 79,2987
#define EI_DEBUGMON 80,3057
#define EI_PENDSV 82,3197
#define EI_SYSTICK 83,3267
#define EFC_BASE 88,3378
#define EEFC_FMR_VAL 89,3412
#define EFC_FMR 90,3446
#define EFC_FCR 91,3474
#define EFC_FSR 92,3502
#define EFC_FRR 93,3530
#define PMC_BASE 99,3598
#define PMC_SCER 100,3632
#define PMC_SCDR 101,3660
#define PMC_SCSR 102,3688
#define PMC_PCER 104,3747
#define PMC_PCDR 105,3775
#define PMC_PCSR 106,3803
#define PMC_CKGR_UCKR 107,3831
#define PMC_CKGR_MOR 108,3859
#define PMC_CKGR_MCFR 109,3887
#define PMC_CKGR_PLLR 110,3915
#define PMC_MCKR 112,3974
#define PMC_PCK0 114,4036
#define PMC_PCK1 115,4064
#define PMC_PCK2 116,4092
#define PMC_IER 118,4154
#define PMC_IDR 119,4182
#define PMC_SR 120,4210
#define PMC_IMR 121,4238
#define PMC_MOSC_EN 123,4300
#define PMC_MOSC_BYP 124,4328
#define PMC_PRES_NONE 127,4395
#define PMC_PRES_DIV2 128,4430
#define PMC_PRES_DIV4 129,4465
#define PMC_PRES_DIV8 130,4500
#define PMC_PRES_DIV16 131,4535
#define PMC_PRES_DIV32 132,4570
#define PMC_PRES_DIV64 133,4605
#define PMC_CSS_LF 135,4641
#define PMC_CSS_MOSC 136,4669
#define PMC_CSS_PLL 137,4697
#define PMC_MOSCSXTS 140,4760
#define PMC_PLL_LOCKA 141,4788
#define PMC_MCKRDY 142,4816
#define PIOA_BASE 147,4868
#define PIO_PER 148,4897
#define PIO_PDR 149,4920
#define PIO_PSR 150,4943
#define PIO_OER 152,4992
#define PIO_ODR 153,5015
#define PIO_OSR 154,5038
#define PIO_IFER 156,5087
#define PIO_IFDR 157,5110
#define PIO_IFSR 158,5133
#define PIO_SODR 160,5182
#define PIO_CODR 161,5205
#define PIO_ODSR 162,5228
#define PIO_PDSR 163,5251
#define PIO_IER 164,5274
#define PIO_IDR 165,5297
#define PIO_IMR 166,5320
#define PIO_ISR 167,5343
#define PIO_MDER 168,5366
#define PIO_MDDR 169,5389
#define PIO_MDSR 170,5412
#define PIO_PUDR 172,5461
#define PIO_PUER 173,5484
#define PIO_PUSR 174,5507
#define PIO_ABSR 176,5556
#define PIO_OWER 179,5637
#define PIO_OWDR 180,5660
#define PIO_OWSR 181,5683
#define PI_SUPC	188,5802
#define PI_RSTC	189,5863
#define PI_RTC 190,5923
#define PI_RTT	191,5982
#define PI_WDT	192,6040
#define PI_PMC	193,6097
#define PI_EEFC 194,6167
#define PI_UART0 196,6297
#define PI_UART1 197,6347
#define PI_SMC	198,6397
#define PI_PIOA	199,6443
#define PI_PIOB	200,6512
#define PI_PIOC 201,6581
#define PI_USART0 202,6650
#define PI_USART1 203,6701
#define PI_HSMCI 206,6856
#define PI_TWI0	207,6936
#define PI_TWI1	208,7000
#define PI_SPI	209,7064
#define PI_SSC	210,7134
#define PI_TC0	211,7206
#define PI_TC1	212,7264
#define PI_TC2	213,7322
#define PI_TC3	214,7380
#define PI_TC4	215,7438
#define PI_TC5	216,7496
#define PI_ADC	217,7554
#define PI_DACC 218,7624
#define PI_PWM	219,7695
#define PI_CRCCU 220,7760
#define PI_ACC 221,7824
#define PI_UDP 222,7885
#define PI_INT_NUMBER 223,7944
#define SWI_SVC	226,8064
#define SWI_RETINT	227,8137
#define SWI_DEBUG	228,8214
#define NVIC_BASE 232,8340
#define NVIC_ICTR 233,8370
#define NVIC_ISER 234,8439
#define NVIC_ICER 235,8511
#define NVIC_ISPR 236,8586
#define NVIC_ICPR 237,8660
#define NVIC_IABR 238,8736
#define NVIC_IPR 239,8809
#define NVIC_ICSR 240,8880
#define NVIC_VTOR 241,8954
#define NVIC_AIRCR 242,9020
#define NVIC_SCR 243,9095
#define NVIC_CCR 244,9155
#define NVIC_SHPR 245,9227
#define NVIC_SHCRS 246,9302
#define NVIC_STIR 247,9377
#define NVIC_ICSR_NMIPENDSET 250,9484
#define NVIC_ICSR_PENDSVSET 251,9525
#define NVIC_ICSR_PENDSVCLR 252,9566
#define NVIC_ICSR_PENDSTSET 253,9607
#define NVIC_ICSR_PENDSTCLR 254,9648
#define NVIC_ICSR_ISRPREEMPT 255,9689
#define NVIC_ICSR_ISRPENDING 256,9730
#define USART0_BASE 261,9788
#define USART1_BASE 262,9823
#define US_CR 263,9858
#define US_MR 264,9887
#define US_IER 265,9916
#define US_IDR 266,9945
#define US_IMR 267,9974
#define US_CSR 268,10003
#define US_RHR 269,10032
#define US_THR 270,10061
#define US_BRGR 271,10090
#define US_RTOR 272,10119
#define US_TTGR 273,10148
#define PERIPH_RPR 275,10209
#define PERIPH_RCR 276,10238
#define PERIPH_TPR 277,10267
#define PERIPH_TCR 278,10296
#define PERIPH_RNPR 279,10325
#define PERIPH_RNCR 280,10354
#define PERIPH_TNPR 281,10383
#define PERIPH_TNCR 282,10412
#define PERIPH_PTCR 283,10441
#define PERIPH_PTSR 284,10470
#define UART0_BASE 289,10515
#define UART_CR 290,10549
#define UART_MR 291,10628
#define UART_IER 292,10707
#define UART_IDR 293,10786
#define UART_IMR 294,10865
#define UART_CSR 295,10944
#define UART_RHR 296,11023
#define UART_THR 297,11102
#define UART_BRGR 298,11181
#define SYSTICK_BASE 303,11279
#define SYSTICK_CTRL 304,11314
#define SYSTICK_LOAD 305,11343
#define SYSTICK_VAL 306,11372
#define SYSTICK_CALIB 307,11401
#define SYSTICK_ENABLE 310,11460
#define SYSTICK_TICKINT 311,11533
#define SYSTICK_CLKSOURCE 312,11606
#define SYSTICK_COUNTFLAG 313,11679
#define SCB_BASE 318,11784
#define SCB_ACTLR 319,11820
#define SCB_CPUID 320,11890
#define SCB_CFSR 321,11953
#define SCB_HFSR 322,12032
#define SCB_DFSR 323,12102
#define SCB_MMFAR 324,12173
#define SCB_BFAR 325,12253
#define SCB_AFSR 326,12323
#define WDT_BASE 332,12420
#define WDT_CR 333,12454
#define WDT_MR 334,12482
#define WDT_SR 335,12510
#define WDT_WDRSTT 338,12601
#define WDT_KEY 339,12669
#define WDT_WDV 341,12794
#define WDT_WDFIEN 342,12868
#define WDT_WDRSTEN 343,12951
#define WDT_WDRPROC 344,13024
#define WDT_WDDIS 345,13098
#define WDT_WDD 346,13166
#define WDT_WDDBGHLT 347,13238
#define WDT_WDIDLEHLT 348,13309
#define WDT_WDUNF 350,13433
#define WDT_WDERR 351,13503

uTenux/include/tk/sysdepend/app_at91sam4/cpuattr.h,56
#define __TK_CPUATTR_H__34,1348
#define TA_GP	40,1441

uTenux/include/tk/sysdepend/app_at91sam4/cpudef.h,310
#define __TK_CPUDEF_H__34,1354
typedef struct t_regs 43,1478
	VW	r[r44,1502
	VP	lr;45,1552
} T_REGS;46,1589
typedef struct t_eit 51,1660
    VP	pc;52,1683
    UW	psr;53,1725
    UW	taskmode;54,1768
} T_EIT;55,1806
typedef struct t_cregs 60,1867
	VP	ssp;61,1892
	VP	usp;62,1941
} T_CREGS;63,1987

uTenux/include/tk/sysdepend/app_at91sam4/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1404
typedef struct td_calinf 43,1531
	VP	ssp;44,1558
	VP	r11;45,1595
} TD_CALINF;46,1638

uTenux/include/tk/sysdepend/app_at91sam4/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_at91sam4/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1368
#define DI(53,1818
#define EI(54,1865
#define isDI(55,1907
typedef UINT	INTVEC;62,2050
#define DINTNO(65,2141
Inline void out_w(104,2972
Inline void out_h(108,3035
Inline void out_b(112,3098
Inline UW in_w(117,3162
Inline UH in_h(121,3213
Inline UB in_b(125,3264

uTenux/include/tk/sysdepend/app_at91sam7/asm_depend.h,164
#define __TK_ASM_DEPEND_H__34,1349
	msr	spsr_fsxc,47,1555
	ldmfd	sp!, {ip,ip48,1574
	mov	r3,72,2056
	msr	cpsr_c,73,2086
	swp	r3,74,2155
	swp	r3, r3,74,2155

uTenux/include/tk/sysdepend/app_at91sam7/chip_at91sam7s256/sysdef_depend.h,8089
#define __TK_SYSDEF_DEPEND_H__34,1369
#define PSR_N	39,1441
#define PSR_Z	40,1497
#define PSR_C	41,1534
#define PSR_V	42,1572
#define PSR_I	44,1614
#define PSR_F	45,1670
#define PSR_T	46,1731
#define PSR_DI	48,1775
#define PSR_M(50,1837
#define PSR_USR	51,1887
#define PSR_FIQ	52,1930
#define PSR_IRQ	53,1989
#define PSR_SVC	54,2043
#define PSR_ABT	55,2092
#define PSR_UND	56,2136
#define PSR_SYS	57,2190
#define SWI_SVC	64,2371
#define SWI_RETINT	65,2442
#define SWI_DISPATCH	66,2499
#define SWI_DEBUG	67,2545
#define MC_BASE 74,2716
#define MC_RCR 75,2745
#define MC_FMR 76,2768
#define MC_FCR 77,2791
#define MC_FSR 78,2814
#define PMC_BASE 84,2877
#define PMC_SCER 85,2911
#define PMC_SCDR 86,2939
#define PMC_SCSR 87,2967
#define PMC_PCER 89,3026
#define PMC_PCDR 90,3054
#define PMC_PCSR 91,3082
#define PMC_CKGR_MOR 93,3141
#define PMC_CKGR_MCFR 94,3169
#define PMC_CKGR_PLLR 96,3228
#define PMC_MCKR 97,3256
#define PMC_PCK0 99,3318
#define PMC_PCK1 100,3346
#define PMC_PCK2 101,3374
#define PMC_IER 103,3436
#define PMC_IDR 104,3464
#define PMC_SR 105,3492
#define PMC_IMR 106,3520
#define PMC_MOSC_EN 109,3583
#define PMC_MOSC_BYP 110,3611
#define PMC_PRES_NONE 113,3678
#define PMC_PRES_DIV2 114,3713
#define PMC_PRES_DIV4 115,3748
#define PMC_PRES_DIV8 116,3783
#define PMC_PRES_DIV16 117,3818
#define PMC_PRES_DIV32 118,3853
#define PMC_PRES_DIV64 119,3888
#define PMC_CSS_LF 121,3924
#define PMC_CSS_MOSC 122,3952
#define PMC_CSS_PLL 123,3980
#define PMC_MOSCS 126,4043
#define PMC_PLL_LOCK 127,4071
#define PMC_MCKRDY 128,4099
#define PIOA_BASE 133,4151
#define PIO_PER 134,4180
#define PIO_PDR 135,4203
#define PIO_PSR 136,4226
#define PIO_OER 138,4275
#define PIO_ODR 139,4298
#define PIO_OSR 140,4321
#define PIO_IFER 142,4370
#define PIO_IFDR 143,4393
#define PIO_IFSR 144,4416
#define PIO_SODR 146,4465
#define PIO_CODR 147,4488
#define PIO_ODSR 148,4511
#define PIO_PDSR 149,4534
#define PIO_IER 150,4557
#define PIO_IDR 151,4580
#define PIO_IMR 152,4603
#define PIO_ISR 153,4626
#define PIO_MDER 154,4649
#define PIO_MDDR 155,4672
#define PIO_MDSR 156,4695
#define PIO_PUDR 158,4744
#define PIO_PUER 159,4767
#define PIO_PUSR 160,4790
#define PIO_ASR 162,4839
#define PIO_BSR 163,4862
#define PIO_ABSR 164,4885
#define PIO_OWER 166,4937
#define PIO_OWDR 167,4960
#define PIO_OWSR 168,4983
#define FIQ 175,5049
#define SYSIRQ 176,5070
#define PIOAIRQ 177,5091
#define ADCIRQ 178,5112
#define SPIRQ 179,5133
#define US0IRQ 180,5154
#define US1IRQ 181,5175
#define SSCIRQ 182,5196
#define TWIIRQ 183,5217
#define PMCIRQ 184,5238
#define UDPIRQ 185,5259
#define TC0IRQ 186,5280
#define TC1IRQ 187,5301
#define TC2IRQ 188,5322
#define IRQ0 189,5343
#define IRQ1 190,5364
#define AIC_BASE 193,5387
#define AIC_SMR0 194,5416
#define AIC_SMR1 195,5441
#define AIC_SMR2 196,5466
#define AIC_SMR3 197,5491
#define AIC_SMR4 198,5516
#define AIC_SMR5 199,5541
#define AIC_SMR6 200,5566
#define AIC_SMR7 201,5591
#define AIC_SMR8 202,5616
#define AIC_SMR9 203,5641
#define AIC_SMR10 204,5666
#define AIC_SMR11 205,5691
#define AIC_SMR12 206,5716
#define AIC_SMR13 207,5741
#define AIC_SMR14 208,5766
#define AIC_SMR15 209,5791
#define AIC_SMR16 210,5816
#define AIC_SMR17 211,5841
#define AIC_SMR18 212,5866
#define AIC_SMR19 213,5891
#define AIC_SMR20 214,5916
#define AIC_SMR21 215,5941
#define AIC_SMR22 216,5966
#define AIC_SMR23 217,5991
#define AIC_SMR24 218,6016
#define AIC_SMR25 219,6041
#define AIC_SMR26 220,6066
#define AIC_SMR27 221,6091
#define AIC_SMR28 222,6116
#define AIC_SMR29 223,6141
#define AIC_SMR30 224,6166
#define AIC_SMR31 225,6191
#define AIC_SVR0 226,6216
#define AIC_SVR1 227,6241
#define AIC_SVR2 228,6266
#define AIC_SVR3 229,6291
#define AIC_SVR4 230,6316
#define AIC_SVR5 231,6341
#define AIC_SVR6 232,6366
#define AIC_SVR7 233,6391
#define AIC_SVR8 234,6416
#define AIC_SVR9 235,6441
#define AIC_SVR10 236,6466
#define AIC_SVR11 237,6491
#define AIC_SVR12 238,6516
#define AIC_SVR13 239,6541
#define AIC_SVR14 240,6566
#define AIC_SVR15 241,6591
#define AIC_SVR16 242,6616
#define AIC_SVR17 243,6641
#define AIC_SVR18 244,6666
#define AIC_SVR19 245,6691
#define AIC_SVR20 246,6716
#define AIC_SVR21 247,6741
#define AIC_SVR22 248,6766
#define AIC_SVR23 249,6791
#define AIC_SVR24 250,6816
#define AIC_SVR25 251,6841
#define AIC_SVR26 252,6866
#define AIC_SVR27 253,6891
#define AIC_SVR28 254,6916
#define AIC_SVR29 255,6941
#define AIC_SVR30 256,6966
#define AIC_SVR31 257,6991
#define AIC_IVR 258,7016
#define AIC_FVR 259,7041
#define AIC_ISR 260,7066
#define AIC_IPR 261,7091
#define AIC_IMR 262,7116
#define AIC_CISR 263,7141
#define AIC_IECR 266,7222
#define AIC_IDCR 267,7247
#define AIC_ICCR 268,7272
#define AIC_ISCR 269,7297
#define AIC_EOICR 270,7322
#define AIC_SPU 271,7347
#define AIC_DCR 272,7372
#define TCB0_BASE 278,7423
#define TC_C0 279,7452
#define TC_C1 280,7475
#define TC_C2 281,7498
#define TC_CCR 282,7521
#define TC_CMR 283,7544
#define TC_CVR 286,7619
#define TC_RA 287,7642
#define TC_RB 288,7665
#define TC_RC 289,7688
#define TC_SR 290,7711
#define TC_IER 291,7734
#define TC_IDR 292,7757
#define TC_IMR 293,7780
#define TC_BCR 294,7803
#define TC_BMR 295,7826
#define TC_CLKEN 297,7850
#define TC_CLKDIS 298,7873
#define TC_SWTRG 299,7896
#define TC_CLKS_MCK2 301,7920
#define TC_CLKS_MCK8 302,7949
#define TC_CLKS_MCK32 303,7978
#define TC_CLKS_MCK128 304,8007
#define TC_CLKS_MCK1024 305,8036
#define TC_CLKS_XC0 306,8065
#define TC_CLKS_XC1 307,8094
#define TC_CLKS_XC2 308,8123
#define TC_CLKI 309,8152
#define TC_BURST_NONE 310,8181
#define TC_BURST_XC0 311,8210
#define TC_BURST_XC1 312,8239
#define TC_BURST_XC2 313,8268
#define TC_LDBSTOP 314,8297
#define TC_LDBDIS 315,8326
#define TC_ETRGEDG_EDGE_NONE 316,8355
#define TC_ETRGEDG_RIDING_EDGE 317,8394
#define TC_ETRGEDG_FALLING_EDGE 318,8433
#define TC_ETRGEDG_BOTH_EDGE 319,8472
#define TC_ABETRG_TIOB 320,8511
#define TC_ABETRG_TIOA 321,8550
#define TC_CPCTRG 322,8589
#define TC_WAVE 323,8628
#define TC_LDRA_EDGE_NONE 324,8667
#define TC_LDRA_RISING_EDGE 325,8706
#define TC_LDRA_FALLING_EDGE 326,8747
#define TC_LDRA_BOTH_EDGE 327,8788
#define TC_LDRB_EDGE_NONE 328,8829
#define TC_LDRB_RISING_EDGE 329,8870
#define TC_LDRB_FALLING_EDGE 330,8911
#define TC_LDRB_BOTH_EDGE 331,8952
#define USART0_BASE 336,9010
#define USART1_BASE 337,9045
#define US_CR 338,9080
#define US_MR 339,9109
#define US_IER 340,9138
#define US_IDR 341,9167
#define US_IMR 342,9196
#define US_CSR 343,9225
#define US_RHR 344,9254
#define US_THR 345,9283
#define US_BRGR 346,9312
#define US_RTOR 347,9341
#define US_TTGR 348,9370
#define PERIPH_RPR 350,9431
#define PERIPH_RCR 351,9460
#define PERIPH_TPR 352,9489
#define PERIPH_TCR 353,9518
#define PERIPH_RNPR 354,9547
#define PERIPH_RNCR 355,9576
#define PERIPH_TNPR 356,9605
#define PERIPH_TNCR 357,9634
#define PERIPH_PTCR 358,9663
#define PERIPH_PTSR 359,9692
#define RTT_BASE 365,9750
#define RTT_MR 366,9785
#define RTT_AR 367,9847
#define RTT_VR 368,9909
#define RTT_SR 369,9971
#define RTT_RTPRES 372,10063
#define RTT_ALMIEN 373,10141
#define RTT_RTTINCIEN 374,10210
#define RTT_RTTRST 375,10299
#define RTT_ALMV 377,10444
#define RTT_CRTV 379,10585
#define RTT_ALMS 381,10731
#define RTT_RTTINC 382,10800
#define RTT_PRE32768 383,10872
#define RTT_MINUTE 385,10960
#define RTT_HOUR 386,11026
#define RTT_DAY 387,11090
#define RTT_YEAR 388,11153
#define RTT_STARTYEAR 389,11217
#define WDT_BASE 395,11306
#define WDT_CR 396,11341
#define WDT_MR 397,11370
#define WDT_SR 398,11399
#define WDT_WDRSTT 401,11491
#define WDT_KEY 402,11559
#define WDT_WDV 404,11684
#define WDT_WDFIEN 405,11758
#define WDT_WDRSTEN 406,11841
#define WDT_WDRPROC 407,11914
#define WDT_WDDIS 408,11988
#define WDT_WDD 409,12056
#define WDT_WDDBGHLT 410,12128
#define WDT_WDIDLEHLT 411,12199
#define WDT_WDUNF 413,12323
#define WDT_WDERR 414,12393

uTenux/include/tk/sysdepend/app_at91sam7/cpuattr.h,56
#define __TK_CPUATTR_H__34,1350
#define TA_GP	40,1443

uTenux/include/tk/sysdepend/app_at91sam7/cpudef.h,302
#define __TK_CPUDEF_H__34,1350
typedef struct t_regs 43,1474
	VW	r[r44,1498
	VP	lr;45,1548
} T_REGS;46,1581
typedef struct t_eit 51,1652
	VP	pc;52,1675
	UW	cpsr;53,1710
	UW	taskmode;54,1751
} T_EIT;55,1786
typedef struct t_cregs 60,1847
	VP	ssp;61,1872
	VP	usp;62,1917
} T_CREGS;63,1960

uTenux/include/tk/sysdepend/app_at91sam7/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__35,1401
typedef struct td_calinf 44,1528
	VP	ssp;45,1555
	VP	r11;46,1592
} TD_CALINF;47,1635

uTenux/include/tk/sysdepend/app_at91sam7/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_at91sam7/syslib_depend.h,411
#define __TK_SYSLIB_DEPEND_H__35,1363
#define DI(54,1820
#define EI(55,1863
#define isDI(56,1901
typedef UINT	INTVEC;62,2045
#define DINTNO(65,2112
#define IM_LEVEL	81,2569
#define IM_EDGE	82,2608
#define IM_HI	83,2647
#define IM_LOW	84,2711
Inline void out_w(125,3690
Inline void out_h(129,3753
Inline void out_b(133,3816
Inline UW in_w(138,3880
Inline UH in_h(142,3931
Inline UB in_b(146,3982

uTenux/include/tk/sysdepend/app_efm32g/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1352

uTenux/include/tk/sysdepend/app_efm32g/chip_efm32g890f128/sysdef_depend.h,6763
#define __TK_SYSDEF_DEPEND_H__34,1378
#define PSR_N	39,1450
#define PSR_Z	40,1506
#define PSR_C	41,1543
#define PSR_V	42,1581
#define PSR_T	43,1622
#define PMK_D	48,1711
#define PMK_E	49,1760
#define FMK_D	54,1852
#define FMK_E	55,1899
#define CTL_MSP	60,1982
#define CTL_PSP	61,2026
#define CTL_SVC	62,2069
#define CTL_USR	63,2125
#define EI_STACK_TOP 68,2217
#define EI_RESET 69,2287
#define EI_NMI 70,2357
#define EI_HARDFAULT 71,2427
#define EI_MPUFAULT 72,2497
#define EI_BUSFAULT 73,2567
#define EI_USAGEFAULT 74,2637
#define EI_SVC 79,2987
#define EI_DEBUGMON 80,3057
#define EI_PENDSV 82,3197
#define EI_SYSTICK 83,3267
#define MSC_BASE 93,3539
#define MSC_CTRL 94,3580
#define MSC_READCTRL 95,3615
#define MSC_WRITECTRL 96,3650
#define MSC_WRITECMD 97,3685
#define MSC_ADDRB 98,3720
#define MSC_WDATA 99,3755
#define MSC_STATUS 100,3790
#define MSC_IF 101,3825
#define MSC_IFS 102,3860
#define MSC_IFC 103,3895
#define MSC_IEN 104,3930
#define MSC_LOCK 105,3965
#define MSC_LOCK_UNLOCKVALUE 106,4000
#define MSC_LOCK_LOCKVALUE 107,4067
#define CMU_BASE 112,4178
#define CMU_CTRL 113,4219
#define CMU_HFCORECLKDIV 114,4254
#define CMU_HFPERCLKDIV 115,4289
#define CMU_HFRCOCTRL 116,4324
#define CMU_LFRCOCTRL 117,4359
#define CMU_AUXHFRCOCTRL 118,4394
#define CMU_CALCTRL 119,4429
#define CMU_CALCNT 120,4464
#define CMU_OSCENCMD 121,4499
#define CMU_CMD 122,4534
#define CMU_LFCLKSEL 123,4569
#define CMU_STATUS 124,4604
#define CMU_IF 125,4639
#define CMU_IFS 126,4674
#define CMU_IFC 127,4709
#define CMU_IEN 128,4744
#define CMU_HFCORECLKEN0 129,4779
#define CMU_HFPERCLKEN0 130,4814
#define CMU_SYNCBUSY 131,4849
#define CMU_FREEZE 132,4884
#define CMU_LFACLKEN0 133,4919
#define CMU_LFBCLKEN0 134,4954
#define CMU_LFAPRESC0 135,4989
#define CMU_LFBPRESC0 136,5024
#define CMU_PCNTCTRL 137,5059
#define CMU_LCDCTRL 138,5094
#define CMU_ROUTE 139,5129
#define CMU_LOCK 140,5164
#define CMU_LOCK_UNLOCKVALUE 141,5199
#define CMU_LOCK_LOCKVALUE 142,5267
#define GPIO_BASE 147,5367
#define GPIO_PA_BASE 148,5408
#define GPIO_PB_BASE 149,5449
#define GPIO_PC_BASE 150,5490
#define GPIO_PD_BASE 151,5531
#define GPIO_PE_BASE 152,5572
#define GPIO_PF_BASE 153,5613
#define GPIO_CTRL 154,5654
#define GPIO_MODEL 155,5689
#define GPIO_MODEH 156,5724
#define GPIO_DOUT 157,5759
#define GPIO_DOUTSET 158,5794
#define GPIO_DOUTCLR 159,5829
#define GPIO_DOUTTGL 160,5864
#define GPIO_DIN 161,5899
#define GPIO_PINLOCKN 162,5934
#define GPIO_EXTIPSELL 164,5997
#define GPIO_EXTIPSELH 165,6033
#define GPIO_EXTIRISE 166,6069
#define GPIO_EXTIFALL 167,6105
#define GPIO_IEN 168,6141
#define GPIO_IF 169,6177
#define GPIO_IFS 170,6213
#define GPIO_IFC 171,6249
#define GPIO_ROUTE 172,6285
#define GPIO_INSENSE 173,6321
#define GPIO_LOCK 174,6357
#define GPIO_LOCK_UNLOCKVALUE 175,6393
#define GPIO_LOCK_LOCKVALUE 176,6430
#define PI_DMA 183,6560
#define PI_GPIO_EVEN 184,6589
#define PI_TIMER0 185,6618
#define PI_USART0_RX 186,6647
#define PI_USART0_TX 187,6676
#define PI_ACMP0/PI_ACMP0188,6705
#define PI_ADC0 189,6734
#define PI_DAC0 190,6763
#define PI_I2C0 191,6792
#define PI_GPIO_ODD 192,6821
#define PI_TIMER1 193,6850
#define PI_TIMER2 194,6880
#define PI_USART1_RX 195,6910
#define PI_USART1_TX 196,6940
#define PI_USART2_RX 197,6970
#define PI_USART2_TX 198,7000
#define PI_UART0_RX 199,7030
#define PI_UART0_TX 200,7060
#define PI_LEUART0 201,7090
#define PI_LEUART1 202,7120
#define PI_LETIMER0 203,7150
#define PI_PCNT0 204,7180
#define PI_PCNT1 205,7210
#define PI_PCNT2 206,7240
#define PI_RTC 207,7270
#define PI_CMU 208,7300
#define PI_VCMP 209,7330
#define PI_LCD 210,7360
#define PI_MSC 211,7390
#define PI_AES 212,7420
#define PI_INT_NUMBER 213,7450
#define SWI_SVC	216,7564
#define SWI_RETINT	217,7649
#define SWI_DEBUG	218,7738
#define NVIC_BASE 221,7875
#define NVIC_ICTR 222,7905
#define NVIC_ISER 223,7974
#define NVIC_ICER 224,8046
#define NVIC_ISPR 225,8121
#define NVIC_ICPR 226,8195
#define NVIC_IABR 227,8271
#define NVIC_IPR 228,8344
#define NVIC_ICSR 229,8415
#define NVIC_VTOR 230,8489
#define NVIC_AIRCR 231,8555
#define NVIC_SCR 232,8630
#define NVIC_CCR 233,8690
#define NVIC_SHPR 234,8762
#define NVIC_SHCRS 235,8837
#define NVIC_STIR 236,8912
#define NVIC_ICSR_NMIPENDSET 239,9019
#define NVIC_ICSR_PENDSVSET 240,9060
#define NVIC_ICSR_PENDSVCLR 241,9101
#define NVIC_ICSR_PENDSTSET 242,9142
#define NVIC_ICSR_PENDSTCLR 243,9183
#define NVIC_ICSR_ISRPREEMPT 244,9224
#define NVIC_ICSR_ISRPENDING 245,9265
#define USART0_BASE 250,9323
#define USART1_BASE 251,9360
#define USART2_BASE 252,9397
#define USART_CTRL 253,9434
#define USART_FRAME 254,9465
#define USART_TRIGCTRL 255,9496
#define USART_CMD 256,9527
#define USART_STATUS 257,9558
#define USART_CLKDIV 258,9589
#define USART_RXDATAX 259,9620
#define USART_RXDATA 260,9651
#define USART_RXDOUBLEX 261,9682
#define USART_RXDOUBLE 262,9713
#define USART_RXDATAXP 263,9744
#define USART_RXDOUBLEXP 264,9775
#define USART_TXDATAX 265,9806
#define USART_TXDATA 266,9837
#define USART_TXDOUBLEX 267,9868
#define USART_TXDOUBLE 268,9899
#define USART_IF 269,9930
#define USART_IFS 270,9961
#define USART_IFC 271,9992
#define USART_IEN 272,10023
#define USART_IRCTRL 273,10054
#define USART_ROUTE 274,10085
#define UART0_BASE 278,10132
#define UART_CTRL 280,10170
#define UART_FRAME 281,10201
#define UART_TRIGCTRL 282,10232
#define UART_CMD 283,10263
#define UART_STATUS 284,10294
#define UART_CLKDIV 285,10325
#define UART_RXDATAX 286,10356
#define UART_RXDATA 287,10387
#define UART_RXDOUBLEX 288,10418
#define UART_RXDOUBLE 289,10449
#define UART_RXDATAXP 290,10480
#define UART_RXDOUBLEXP 291,10511
#define UART_TXDATAX 292,10542
#define UART_TXDATA 293,10573
#define UART_TXDOUBLEX 294,10604
#define UART_TXDOUBLE 295,10635
#define UART_IF 296,10666
#define UART_IFS 297,10697
#define UART_IFC 298,10728
#define UART_IEN 299,10759
#define UART_IRCTRL 300,10790
#define UART_ROUTE 301,10821
#define SYSTICK_BASE 306,10871
#define SYSTICK_CTRL 307,10906
#define SYSTICK_LOAD 308,10935
#define SYSTICK_VAL 309,10964
#define SYSTICK_CALIB 310,10993
#define SYSTICK_ENABLE 313,11052
#define SYSTICK_TICKINT 314,11125
#define SYSTICK_CLKSOURCE 315,11198
#define SYSTICK_COUNTFLAG 316,11271
#define SCB_BASE 321,11376
#define SCB_ACTLR 322,11412
#define SCB_CPUID 323,11482
#define SCB_CFSR 324,11545
#define SCB_HFSR 325,11624
#define SCB_DFSR 326,11694
#define SCB_MMFAR 327,11765
#define SCB_BFAR 328,11845
#define SCB_AFSR 329,11915
#define WDOG_BASE 333,12010
#define WDOG_CTRL 334,12051
#define WDOG_CMD 335,12086
#define WDOG_SYNCBUSY 336,12121

uTenux/include/tk/sysdepend/app_efm32g/cpuattr.h,56
#define __TK_CPUATTR_H__34,1345
#define TA_GP	40,1438

uTenux/include/tk/sysdepend/app_efm32g/cpudef.h,310
#define __TK_CPUDEF_H__34,1353
typedef struct t_regs 43,1477
	VW	r[r44,1501
	VP	lr;45,1551
} T_REGS;46,1588
typedef struct t_eit 51,1659
    VP	pc;52,1682
    UW	psr;53,1724
    UW	taskmode;54,1767
} T_EIT;55,1805
typedef struct t_cregs 60,1866
	VP	ssp;61,1891
	VP	usp;62,1928
} T_CREGS;63,1974

uTenux/include/tk/sysdepend/app_efm32g/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1403
typedef struct td_calinf 43,1530
	VP	ssp;44,1557
	VP	r11;45,1594
} TD_CALINF;46,1637

uTenux/include/tk/sysdepend/app_efm32g/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_efm32g/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1364
#define DI(53,1814
#define EI(54,1861
#define isDI(55,1903
typedef UINT	INTVEC;62,2046
#define DINTNO(65,2137
Inline void out_w(104,2968
Inline void out_h(108,3031
Inline void out_b(112,3094
Inline UW in_w(117,3158
Inline UH in_h(121,3209
Inline UB in_b(125,3260

uTenux/include/tk/sysdepend/app_lm3s/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1343

uTenux/include/tk/sysdepend/app_lm3s/chip_lm3s9b96/sysdef_depend.h,18089
#define __TK_SYSDEF_DEPEND_H__34,1373
#define PSR_N	39,1445
#define PSR_Z	40,1501
#define PSR_C	41,1538
#define PSR_V	42,1576
#define PSR_T	43,1617
#define PMK_D	48,1706
#define PMK_E	49,1755
#define FMK_D	54,1847
#define FMK_E	55,1894
#define CTL_MSP	60,1977
#define CTL_PSP	61,2021
#define CTL_SVC	62,2064
#define CTL_USR	63,2120
#define EI_STACK_TOP 68,2212
#define EI_RESET 69,2282
#define EI_NMI 70,2352
#define EI_HARDFAULT 71,2422
#define EI_MPUFAULT 72,2492
#define EI_BUSFAULT 73,2562
#define EI_USAGEFAULT 74,2632
#define EI_SVC 79,2982
#define EI_DEBUGMON 80,3052
#define EI_PENDSV 82,3192
#define EI_SYSTICK 83,3262
#define FLASH_CTRL_BASE 94,3529
#define FLASH_O_FMA 95,3572
#define FLASH_O_FMD 96,3609
#define FLASH_O_FMC 97,3646
#define FLASH_O_FCRIS 98,3683
#define FLASH_O_FCIM 99,3720
#define FLASH_O_FCMISC 100,3757
#define FLASH_O_FMC2 101,3794
#define FLASH_O_FWBVAL 102,3831
#define FLASH_O_FCTL 103,3868
#define FLASH_O_FWBN 104,3905
#define SYSCTL_BASE 110,3970
#define SYSCTL_O_DID0 111,4010
#define SYSCTL_O_DID1 112,4089
#define SYSCTL_O_DC0 113,4168
#define SYSCTL_O_DC1 114,4247
#define SYSCTL_O_DC2 115,4326
#define SYSCTL_O_DC3 116,4405
#define SYSCTL_O_DC4 117,4484
#define SYSCTL_O_DC5 118,4563
#define SYSCTL_O_DC6 119,4642
#define SYSCTL_O_DC7 120,4721
#define SYSCTL_O_DC8 121,4800
#define SYSCTL_O_PBORCTL 122,4879
#define SYSCTL_O_LDOPCTL 123,4958
#define SYSCTL_O_SRCR0 124,5037
#define SYSCTL_O_SRCR1 125,5116
#define SYSCTL_O_SRCR2 126,5195
#define SYSCTL_O_RIS 127,5274
#define SYSCTL_O_IMC 128,5353
#define SYSCTL_O_MISC 129,5432
#define SYSCTL_O_RESC 130,5511
#define SYSCTL_O_RCC 131,5590
#define SYSCTL_O_PLLCFG 132,5669
#define SYSCTL_O_GPIOHBCTL 133,5748
#define SYSCTL_O_RCC2 134,5827
#define SYSCTL_O_MOSCCTL 135,5906
#define SYSCTL_O_RCGC0 136,5985
#define SYSCTL_O_RCGC1 137,6064
#define SYSCTL_O_RCGC2 138,6143
#define SYSCTL_O_SCGC0 139,6222
#define SYSCTL_O_SCGC1 140,6301
#define SYSCTL_O_SCGC2 141,6380
#define SYSCTL_O_DCGC0 142,6459
#define SYSCTL_O_DCGC1 143,6542
#define SYSCTL_O_DCGC2 144,6625
#define SYSCTL_O_DSLPCLKCFG 145,6708
#define SYSCTL_O_PIOSCCAL 146,6787
#define SYSCTL_O_I2SMCLKCFG 147,6873
#define SYSCTL_O_DC9 148,6952
#define SYSCTL_O_NVMSTAT 149,7031
#define SYSCTL_RIS_MOSCPUPRIS 152,7172
#define SYSCTL_RIS_USBPLLLRIS 153,7257
#define SYSCTL_RIS_PLLLRIS 154,7342
#define SYSCTL_RIS_BORRIS 155,7427
#define SYSCTL_MISC_MOSCPUPMIS 158,7576
#define SYSCTL_MISC_USBPLLLMIS 159,7664
#define SYSCTL_MISC_PLLLMIS 160,7752
#define SYSCTL_MISC_BORMIS 161,7840
#define SYSCTL_RCC_ACG 164,7981
#define SYSCTL_RCC_SYSDIV_M 165,8060
#define SYSCTL_RCC_SYSDIV_2 166,8139
#define SYSCTL_RCC_SYSDIV_3 167,8218
#define SYSCTL_RCC_SYSDIV_4 168,8297
#define SYSCTL_RCC_SYSDIV_5 169,8376
#define SYSCTL_RCC_SYSDIV_6 170,8455
#define SYSCTL_RCC_SYSDIV_7 171,8534
#define SYSCTL_RCC_SYSDIV_8 172,8613
#define SYSCTL_RCC_SYSDIV_9 173,8692
#define SYSCTL_RCC_SYSDIV_10 174,8771
#define SYSCTL_RCC_SYSDIV_11 175,8850
#define SYSCTL_RCC_SYSDIV_12 176,8929
#define SYSCTL_RCC_SYSDIV_13 177,9008
#define SYSCTL_RCC_SYSDIV_14 178,9087
#define SYSCTL_RCC_SYSDIV_15 179,9166
#define SYSCTL_RCC_SYSDIV_16 180,9245
#define SYSCTL_RCC_USESYSDIV 181,9324
#define SYSCTL_RCC_USEPWMDIV 182,9403
#define SYSCTL_RCC_PWMDIV_M 183,9482
#define SYSCTL_RCC_PWMDIV_2 184,9561
#define SYSCTL_RCC_PWMDIV_4 185,9640
#define SYSCTL_RCC_PWMDIV_8 186,9719
#define SYSCTL_RCC_PWMDIV_16 187,9798
#define SYSCTL_RCC_PWMDIV_32 188,9877
#define SYSCTL_RCC_PWMDIV_64 189,9956
#define SYSCTL_RCC_PWRDN 190,10035
#define SYSCTL_RCC_OEN 191,10114
#define SYSCTL_RCC_BYPASS 192,10193
#define SYSCTL_RCC_XTAL_M 193,10272
#define SYSCTL_RCC_XTAL_1MHZ 194,10351
#define SYSCTL_RCC_XTAL_1_84MHZ 195,10430
#define SYSCTL_RCC_XTAL_2MHZ 196,10509
#define SYSCTL_RCC_XTAL_2_45MHZ 197,10588
#define SYSCTL_RCC_XTAL_3_57MHZ 198,10667
#define SYSCTL_RCC_XTAL_3_68MHZ 199,10746
#define SYSCTL_RCC_XTAL_4MHZ 200,10825
#define SYSCTL_RCC_XTAL_4_09MHZ 201,10904
#define SYSCTL_RCC_XTAL_4_91MHZ 202,10983
#define SYSCTL_RCC_XTAL_5MHZ 203,11062
#define SYSCTL_RCC_XTAL_5_12MHZ 204,11141
#define SYSCTL_RCC_XTAL_6MHZ 205,11220
#define SYSCTL_RCC_XTAL_6_14MHZ 206,11299
#define SYSCTL_RCC_XTAL_7_37MHZ 207,11378
#define SYSCTL_RCC_XTAL_8MHZ 208,11457
#define SYSCTL_RCC_XTAL_8_19MHZ 209,11536
#define SYSCTL_RCC_XTAL_10MHZ 210,11615
#define SYSCTL_RCC_XTAL_12MHZ 211,11694
#define SYSCTL_RCC_XTAL_12_2MHZ 212,11773
#define SYSCTL_RCC_XTAL_13_5MHZ 213,11852
#define SYSCTL_RCC_XTAL_14_3MHZ 214,11931
#define SYSCTL_RCC_XTAL_16MHZ 215,12010
#define SYSCTL_RCC_XTAL_16_3MHZ 216,12089
#define SYSCTL_RCC_PLLVER 217,12168
#define SYSCTL_RCC_OSCSRC_M 218,12247
#define SYSCTL_RCC_OSCSRC_MAIN 219,12326
#define SYSCTL_RCC_OSCSRC_INT 220,12405
#define SYSCTL_RCC_OSCSRC_INT4 221,12484
#define SYSCTL_RCC_OSCSRC_30 222,12563
#define SYSCTL_RCC_IOSCVER 223,12642
#define SYSCTL_RCC_MOSCVER 224,12721
#define SYSCTL_RCC_IOSCDIS 225,12800
#define SYSCTL_RCC_MOSCDIS 226,12879
#define SYSCTL_RCC_SYSDIV_S 227,12958
#define SYSCTL_RCC_PWMDIV_S 228,13037
#define SYSCTL_RCC_XTAL_S 229,13116
#define SYSCTL_RCC_OSCSRC_S 230,13195
#define SYSCTL_RCC2_USERCC2 233,13336
#define SYSCTL_RCC2_DIV400 234,13392
#define SYSCTL_RCC2_SYSDIV2_M 236,13520
#define SYSCTL_RCC2_SYSDIV2_2 237,13590
#define SYSCTL_RCC2_SYSDIV2_3 238,13653
#define SYSCTL_RCC2_SYSDIV2_4 239,13716
#define SYSCTL_RCC2_SYSDIV2_5 240,13779
#define SYSCTL_RCC2_SYSDIV2_6 241,13842
#define SYSCTL_RCC2_SYSDIV2_7 242,13905
#define SYSCTL_RCC2_SYSDIV2_8 243,13968
#define SYSCTL_RCC2_SYSDIV2_9 244,14031
#define SYSCTL_RCC2_SYSDIV2_10 245,14094
#define SYSCTL_RCC2_SYSDIV2_11 246,14158
#define SYSCTL_RCC2_SYSDIV2_12 247,14222
#define SYSCTL_RCC2_SYSDIV2_13 248,14286
#define SYSCTL_RCC2_SYSDIV2_14 249,14350
#define SYSCTL_RCC2_SYSDIV2_15 250,14414
#define SYSCTL_RCC2_SYSDIV2_16 251,14478
#define SYSCTL_RCC2_SYSDIV2_17 252,14542
#define SYSCTL_RCC2_SYSDIV2_18 253,14606
#define SYSCTL_RCC2_SYSDIV2_19 254,14670
#define SYSCTL_RCC2_SYSDIV2_20 255,14734
#define SYSCTL_RCC2_SYSDIV2_21 256,14798
#define SYSCTL_RCC2_SYSDIV2_22 257,14862
#define SYSCTL_RCC2_SYSDIV2_23 258,14926
#define SYSCTL_RCC2_SYSDIV2_24 259,14990
#define SYSCTL_RCC2_SYSDIV2_25 260,15054
#define SYSCTL_RCC2_SYSDIV2_26 261,15118
#define SYSCTL_RCC2_SYSDIV2_27 262,15182
#define SYSCTL_RCC2_SYSDIV2_28 263,15246
#define SYSCTL_RCC2_SYSDIV2_29 264,15310
#define SYSCTL_RCC2_SYSDIV2_30 265,15374
#define SYSCTL_RCC2_SYSDIV2_31 266,15438
#define SYSCTL_RCC2_SYSDIV2_32 267,15502
#define SYSCTL_RCC2_SYSDIV2_33 268,15566
#define SYSCTL_RCC2_SYSDIV2_34 269,15630
#define SYSCTL_RCC2_SYSDIV2_35 270,15694
#define SYSCTL_RCC2_SYSDIV2_36 271,15758
#define SYSCTL_RCC2_SYSDIV2_37 272,15822
#define SYSCTL_RCC2_SYSDIV2_38 273,15886
#define SYSCTL_RCC2_SYSDIV2_39 274,15950
#define SYSCTL_RCC2_SYSDIV2_40 275,16014
#define SYSCTL_RCC2_SYSDIV2_41 276,16078
#define SYSCTL_RCC2_SYSDIV2_42 277,16142
#define SYSCTL_RCC2_SYSDIV2_43 278,16206
#define SYSCTL_RCC2_SYSDIV2_44 279,16270
#define SYSCTL_RCC2_SYSDIV2_45 280,16334
#define SYSCTL_RCC2_SYSDIV2_46 281,16398
#define SYSCTL_RCC2_SYSDIV2_47 282,16462
#define SYSCTL_RCC2_SYSDIV2_48 283,16526
#define SYSCTL_RCC2_SYSDIV2_49 284,16590
#define SYSCTL_RCC2_SYSDIV2_50 285,16654
#define SYSCTL_RCC2_SYSDIV2_51 286,16718
#define SYSCTL_RCC2_SYSDIV2_52 287,16782
#define SYSCTL_RCC2_SYSDIV2_53 288,16846
#define SYSCTL_RCC2_SYSDIV2_54 289,16910
#define SYSCTL_RCC2_SYSDIV2_55 290,16974
#define SYSCTL_RCC2_SYSDIV2_56 291,17038
#define SYSCTL_RCC2_SYSDIV2_57 292,17102
#define SYSCTL_RCC2_SYSDIV2_58 293,17166
#define SYSCTL_RCC2_SYSDIV2_59 294,17230
#define SYSCTL_RCC2_SYSDIV2_60 295,17294
#define SYSCTL_RCC2_SYSDIV2_61 296,17358
#define SYSCTL_RCC2_SYSDIV2_62 297,17422
#define SYSCTL_RCC2_SYSDIV2_63 298,17486
#define SYSCTL_RCC2_SYSDIV2_64 299,17550
#define SYSCTL_RCC2_SYSDIV2LSB 300,17614
#define SYSCTL_RCC2_USBPWRDN 301,17688
#define SYSCTL_RCC2_PWRDN2 302,17754
#define SYSCTL_RCC2_BYPASS2 303,17818
#define SYSCTL_RCC2_OSCSRC2_M 304,17878
#define SYSCTL_RCC2_OSCSRC2_MO 305,17945
#define SYSCTL_RCC2_OSCSRC2_IO 306,17997
#define SYSCTL_RCC2_OSCSRC2_IO4 307,18050
#define SYSCTL_RCC2_OSCSRC2_30 308,18105
#define SYSCTL_RCC2_OSCSRC2_419 309,18159
#define SYSCTL_RCC2_OSCSRC2_32 310,18219
#define SYSCTL_RCC2_SYSDIV2_S 311,18277
#define SYSCTL_GPIOHBCTL_PORTJ 314,18376
#define SYSCTL_GPIOHBCTL_PORTH 315,18455
#define SYSCTL_GPIOHBCTL_PORTG 316,18534
#define SYSCTL_GPIOHBCTL_PORTF 317,18613
#define SYSCTL_GPIOHBCTL_PORTE 318,18692
#define SYSCTL_GPIOHBCTL_PORTD 319,18771
#define SYSCTL_GPIOHBCTL_PORTC 320,18850
#define SYSCTL_GPIOHBCTL_PORTB 321,18929
#define SYSCTL_GPIOHBCTL_PORTA 322,19008
#define SYSCTL_RCGC0_WDT1 325,19151
#define SYSCTL_RCGC0_CAN2 326,19230
#define SYSCTL_RCGC0_CAN1 327,19309
#define SYSCTL_RCGC0_CAN0 328,19388
#define SYSCTL_RCGC0_PWM 329,19467
#define SYSCTL_RCGC0_ADC1 330,19546
#define SYSCTL_RCGC0_ADC0 331,19625
#define SYSCTL_RCGC0_ADCSPD_M 332,19704
#define SYSCTL_RCGC0_ADCSPD125K 333,19783
#define SYSCTL_RCGC0_ADCSPD250K 334,19862
#define SYSCTL_RCGC0_ADCSPD500K 335,19941
#define SYSCTL_RCGC0_ADCSPD1M 336,20020
#define SYSCTL_RCGC0_ADC1SPD_M 337,20099
#define SYSCTL_RCGC0_ADC1SPD_125K 338,20178
#define SYSCTL_RCGC0_ADC1SPD_250K 340,20293
#define SYSCTL_RCGC0_ADC1SPD_500K 342,20408
#define SYSCTL_RCGC0_ADC1SPD_1M 344,20523
#define SYSCTL_RCGC0_ADC0SPD_M 345,20602
#define SYSCTL_RCGC0_ADC0SPD_125K 346,20681
#define SYSCTL_RCGC0_ADC0SPD_250K 348,20796
#define SYSCTL_RCGC0_ADC0SPD_500K 350,20911
#define SYSCTL_RCGC0_ADC0SPD_1M 352,21026
#define SYSCTL_RCGC0_HIB 353,21105
#define SYSCTL_RCGC0_WDT0 354,21184
#define SYSCTL_RCGC1_EPI0 357,21327
#define SYSCTL_RCGC1_I2S0 358,21406
#define SYSCTL_RCGC1_COMP2 359,21485
#define SYSCTL_RCGC1_COMP1 360,21564
#define SYSCTL_RCGC1_COMP0 361,21643
#define SYSCTL_RCGC1_TIMER3 362,21722
#define SYSCTL_RCGC1_TIMER2 363,21801
#define SYSCTL_RCGC1_TIMER1 364,21880
#define SYSCTL_RCGC1_TIMER0 365,21959
#define SYSCTL_RCGC1_I2C1 366,22038
#define SYSCTL_RCGC1_I2C0 367,22117
#define SYSCTL_RCGC1_QEI1 368,22196
#define SYSCTL_RCGC1_QEI0 369,22275
#define SYSCTL_RCGC1_SSI1 370,22354
#define SYSCTL_RCGC1_SSI0 371,22433
#define SYSCTL_RCGC1_UART2 372,22512
#define SYSCTL_RCGC1_UART1 373,22591
#define SYSCTL_RCGC1_UART0 374,22670
#define SYSCTL_RCGC2_EPHY0 377,22813
#define SYSCTL_RCGC2_EMAC0 378,22892
#define SYSCTL_RCGC2_USB0 379,22971
#define SYSCTL_RCGC2_UDMA 380,23050
#define SYSCTL_RCGC2_GPIOJ 381,23129
#define SYSCTL_RCGC2_GPIOH 382,23208
#define SYSCTL_RCGC2_GPIOG 383,23287
#define SYSCTL_RCGC2_GPIOF 384,23366
#define SYSCTL_RCGC2_GPIOE 385,23445
#define SYSCTL_RCGC2_GPIOD 386,23524
#define SYSCTL_RCGC2_GPIOC 387,23603
#define SYSCTL_RCGC2_GPIOB 388,23682
#define SYSCTL_RCGC2_GPIOA 389,23761
#define GPIO_PORTA_BASE 394,23872
#define GPIO_PORTB_BASE 395,23953
#define GPIO_PORTC_BASE 396,24034
#define GPIO_PORTD_BASE 397,24115
#define GPIO_PORTE_BASE 398,24196
#define GPIO_PORTF_BASE 399,24277
#define GPIO_PORTG_BASE 400,24358
#define GPIO_PORTH_BASE 401,24439
#define GPIO_PORTJ_BASE 402,24520
#define GPIO_O_DATA 403,24601
#define GPIO_O_DIR 404,24682
#define GPIO_O_IS 405,24763
#define GPIO_O_IBE 406,24844
#define GPIO_O_IEV 407,24925
#define GPIO_O_IM 408,25006
#define GPIO_O_RIS 409,25087
#define GPIO_O_MIS 410,25168
#define GPIO_O_ICR 411,25249
#define GPIO_O_AFSEL 412,25330
#define GPIO_O_DR2R 413,25411
#define GPIO_O_DR4R 414,25492
#define GPIO_O_DR8R 415,25573
#define GPIO_O_ODR 416,25654
#define GPIO_O_PUR 417,25735
#define GPIO_O_PDR 418,25816
#define GPIO_O_SLR 419,25897
#define GPIO_O_DEN 420,25978
#define GPIO_O_LOCK 421,26059
#define GPIO_O_CR 422,26140
#define GPIO_O_AMSEL 423,26221
#define GPIO_O_PCTL 424,26302
#define GPIO_LOCK_M 427,26439
#define GPIO_LOCK_KEY_DD 428,26521
#define GPIO_PCTL_PA0_M 431,26659
#define GPIO_PCTL_PA0_U0RX 432,26738
#define GPIO_PCTL_PA1_M 433,26817
#define GPIO_PCTL_PA1_U0TX 434,26896
#define INT_GPIOA 441,27071
#define INT_GPIOB 442,27133
#define INT_GPIOC 443,27195
#define INT_GPIOD 444,27257
#define INT_GPIOE 445,27319
#define INT_UART0 446,27381
#define INT_UART1 447,27447
#define INT_SSI0 448,27513
#define INT_I2C0 449,27578
#define INT_PWM_FAULT 450,27650
#define INT_PWM0 451,27710
#define INT_PWM1 452,27776
#define INT_PWM2 453,27842
#define INT_QEI0 454,27908
#define INT_ADC0SS0 455,27980
#define INT_ADC0SS1 456,28046
#define INT_ADC0SS2 457,28112
#define INT_ADC0SS3 458,28178
#define INT_WATCHDOG 459,28244
#define INT_TIMER0A 460,28309
#define INT_TIMER0B 461,28378
#define INT_TIMER1A 462,28447
#define INT_TIMER1B 463,28516
#define INT_TIMER2A 464,28585
#define INT_TIMER2B 465,28654
#define INT_COMP0 466,28723
#define INT_COMP1 467,28793
#define INT_COMP2 468,28863
#define INT_SYSCTL 469,28933
#define INT_FLASH 470,29013
#define INT_GPIOF 471,29077
#define INT_GPIOG 472,29139
#define INT_GPIOH 473,29201
#define INT_UART2 474,29263
#define INT_SSI1 475,29329
#define INT_TIMER3A 476,29394
#define INT_TIMER3B 477,29463
#define INT_I2C1 478,29532
#define INT_QEI1 479,29604
#define INT_CAN0 480,29675
#define INT_CAN1 481,29730
#define INT_CAN2 482,29785
#define INT_ETH 483,29840
#define INT_HIBERNATE 484,29899
#define INT_USB0 485,29968
#define INT_PWM3 486,30035
#define INT_UDMA 487,30101
#define INT_UDMAERR 488,30167
#define INT_ADC1SS0 489,30228
#define INT_ADC1SS1 490,30294
#define INT_ADC1SS2 491,30360
#define INT_ADC1SS3 492,30426
#define INT_I2S0 493,30492
#define INT_EPI0 494,30547
#define INT_GPIOJ 495,30602
#define INT_NUMBER 496,30664
#define SWI_SVC	499,30790
#define SWI_RETINT	500,30875
#define SWI_DEBUG	501,30964
#define NVIC_BASE 503,31100
#define NVIC_ICTR 504,31130
#define NVIC_ISER 505,31199
#define NVIC_ICER 506,31271
#define NVIC_ISPR 507,31346
#define NVIC_ICPR 508,31420
#define NVIC_IABR 509,31496
#define NVIC_IPR 510,31569
#define NVIC_ICSR 511,31640
#define NVIC_VTOR 512,31714
#define NVIC_AIRCR 513,31780
#define NVIC_SCR 514,31855
#define NVIC_CCR 515,31915
#define NVIC_SHPR 516,31987
#define NVIC_SHCRS 517,32062
#define NVIC_STIR 518,32137
#define NVIC_ICSR_NMIPENDSET 521,32244
#define NVIC_ICSR_PENDSVSET 522,32285
#define NVIC_ICSR_PENDSVCLR 523,32326
#define NVIC_ICSR_PENDSTSET 524,32367
#define NVIC_ICSR_PENDSTCLR 525,32408
#define NVIC_ICSR_ISRPREEMPT 526,32449
#define NVIC_ICSR_ISRPENDING 527,32490
#define UART0_BASE 532,32547
#define UART_O_DR 533,32588
#define UART_O_RSR 534,32672
#define UART_O_FR 535,32756
#define UART_O_ILPR 536,32840
#define UART_O_IBRD 537,32924
#define UART_O_FBRD 538,33008
#define UART_O_LCRH 539,33092
#define UART_O_CTL 540,33176
#define UART_O_IFLS 541,33260
#define UART_O_IM 542,33344
#define UART_O_RIS 543,33428
#define UART_O_MIS 544,33512
#define UART_O_ICR 545,33596
#define UART_O_DMACTL 546,33680
#define UART_DR_DATA_M 549,33824
#define UART_FR_RI 552,33958
#define UART_FR_TXFE 553,34033
#define UART_FR_RXFF 554,34108
#define UART_FR_TXFF 555,34183
#define UART_FR_RXFE 556,34258
#define UART_FR_BUSY 557,34333
#define UART_FR_DCD 558,34408
#define UART_FR_DSR 559,34483
#define UART_FR_CTS 560,34558
#define UART_IBRD_DIVINT_M 563,34695
#define UART_IBRD_DIVINT_S 564,34770
#define UART_FBRD_DIVFRAC_M 567,34864
#define UART_FBRD_DIVFRAC_S 568,34940
#define UART_LCRH_SPS 571,35034
#define UART_LCRH_WLEN_M 572,35109
#define UART_LCRH_WLEN_5 573,35184
#define UART_LCRH_WLEN_6 574,35259
#define UART_LCRH_WLEN_7 575,35334
#define UART_LCRH_WLEN_8 576,35409
#define UART_LCRH_FEN 577,35484
#define UART_LCRH_STP2 578,35559
#define UART_LCRH_EPS 579,35634
#define UART_LCRH_PEN 580,35709
#define UART_LCRH_BRK 581,35784
#define UART_CTL_CTSEN 584,35921
#define UART_CTL_RTSEN 585,35996
#define UART_CTL_RTS 586,36071
#define UART_CTL_DTR 587,36146
#define UART_CTL_RXE 588,36221
#define UART_CTL_TXE 589,36296
#define UART_CTL_LBE 590,36371
#define UART_CTL_LIN 591,36446
#define UART_CTL_HSE 592,36521
#define UART_CTL_EOT 593,36596
#define UART_CTL_SMART 594,36671
#define UART_CTL_SIRLP 595,36746
#define UART_CTL_SIREN 596,36821
#define UART_CTL_UARTEN 597,36896
#define UART_IM_ALLIM 600,37033
#define UART_IM_LME5IM 601,37108
#define UART_IM_LME1IM 602,37183
#define UART_IM_LMSBIM 603,37258
#define UART_IM_OEIM 604,37333
#define UART_IM_BEIM 605,37408
#define UART_IM_PEIM 606,37483
#define UART_IM_FEIM 607,37558
#define UART_IM_RTIM 608,37633
#define UART_IM_TXIM 609,37708
#define UART_IM_RXIM 610,37783
#define UART_IM_DSRMIM 611,37858
#define UART_IM_DCDMIM 612,37943
#define UART_IM_CTSMIM 613,38028
#define UART_IM_RIMIM 614,38107
#define UART_DMACTL_DMAERR 617,38248
#define UART_DMACTL_TXDMAE 618,38323
#define UART_DMACTL_RXDMAE 619,38398
#define SYSTICK_BASE 623,38491
#define SYSTICK_CTRL 624,38526
#define SYSTICK_LOAD 625,38555
#define SYSTICK_VAL 626,38584
#define SYSTICK_CALIB 627,38613
#define SYSTICK_ENABLE 630,38672
#define SYSTICK_TICKINT 631,38745
#define SYSTICK_CLKSOURCE 632,38818
#define SYSTICK_COUNTFLAG 633,38891
#define SCB_BASE 638,38996
#define SCB_ACTLR 639,39032
#define SCB_CPUID 640,39102
#define SCB_CFSR 641,39165
#define SCB_HFSR 642,39244
#define SCB_DFSR 643,39314
#define SCB_MMFAR 644,39385
#define SCB_BFAR 645,39465
#define SCB_AFSR 646,39535
#define WATCHDOG0_BASE 651,39631
#define WATCHDOG1_BASE 652,39672
#define WDT_O_LOAD 653,39713
#define WDT_O_VALUE 654,39748
#define WDT_O_CTL 655,39783
#define WDT_O_ICR 656,39818
#define WDT_O_RIS 657,39853
#define WDT_O_MIS 658,39888
#define WDT_O_TEST 659,39923
#define WDT_O_LOCK 660,39959
#define WDT_CTL_RESEN 663,40055
#define WDT_CTL_INTEN 664,40128
#define WDT_LOCK_UNLOCK 666,40260
#define WDT_LOCK_M 667,40333

uTenux/include/tk/sysdepend/app_lm3s/cpuattr.h,56
#define __TK_CPUATTR_H__34,1343
#define TA_GP	40,1436

uTenux/include/tk/sysdepend/app_lm3s/cpudef.h,310
#define __TK_CPUDEF_H__34,1351
typedef struct t_regs 43,1475
	VW	r[r44,1499
	VP	lr;45,1549
} T_REGS;46,1586
typedef struct t_eit 51,1657
    VP	pc;52,1680
    UW	psr;53,1722
    UW	taskmode;54,1765
} T_EIT;55,1803
typedef struct t_cregs 60,1864
	VP	ssp;61,1889
	VP	usp;62,1926
} T_CREGS;63,1972

uTenux/include/tk/sysdepend/app_lm3s/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1401
typedef struct td_calinf 43,1528
	VP	ssp;44,1555
	VP	r11;45,1592
} TD_CALINF;46,1635

uTenux/include/tk/sysdepend/app_lm3s/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_lm3s/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1362
#define DI(53,1812
#define EI(54,1859
#define isDI(55,1901
typedef UINT	INTVEC;62,2044
#define DINTNO(65,2135
Inline void out_w(104,2966
Inline void out_h(108,3029
Inline void out_b(112,3092
Inline UW in_w(117,3156
Inline UH in_h(121,3207
Inline UB in_b(125,3258

uTenux/include/tk/sysdepend/app_lm4f/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1351

uTenux/include/tk/sysdepend/app_lm4f/chip_lm4f232h5qd/sysdef_depend.h,15907
#define __TK_SYSDEF_DEPEND_H__34,1369
#define PSR_N	39,1441
#define PSR_Z	40,1497
#define PSR_C	41,1534
#define PSR_V	42,1572
#define PSR_T	43,1613
#define PMK_D	48,1702
#define PMK_E	49,1751
#define FMK_D	54,1843
#define FMK_E	55,1890
#define CTL_MSP	60,1973
#define CTL_PSP	61,2017
#define CTL_SVC	62,2060
#define CTL_USR	63,2116
#define EI_STACK_TOP 68,2208
#define EI_RESET 69,2278
#define EI_NMI 70,2348
#define EI_HARDFAULT 71,2418
#define EI_MPUFAULT 72,2488
#define EI_BUSFAULT 73,2558
#define EI_USAGEFAULT 74,2628
#define EI_SVC 79,2978
#define EI_DEBUGMON 80,3048
#define EI_PENDSV 82,3188
#define EI_SYSTICK 83,3258
#define FLASH_BASE 93,3530
#define FLASH_O_FMA 94,3568
#define FLASH_O_FMD 95,3605
#define FLASH_O_FMC 96,3642
#define FLASH_O_FCRIS 97,3679
#define FLASH_O_FCIM 98,3716
#define FLASH_O_FCMISC 99,3753
#define FLASH_O_FMC2 100,3790
#define FLASH_O_FWBVAL 101,3827
#define SYSCTL_BASE 107,3891
#define SYSCTL_O_DID0 108,3928
#define SYSCTL_O_DID1 109,3993
#define SYSCTL_O_DC0 110,4057
#define SYSCTL_O_DC1 111,4120
#define SYSCTL_O_DC2 112,4182
#define SYSCTL_O_DC3 113,4244
#define SYSCTL_O_DC4 114,4306
#define SYSCTL_O_DC5 115,4368
#define SYSCTL_O_DC6 116,4430
#define SYSCTL_O_DC7 117,4492
#define SYSCTL_O_DC8 118,4554
#define SYSCTL_O_PBORCTL 119,4616
#define SYSCTL_O_SRCR0 120,4683
#define SYSCTL_O_SRCR1 121,4752
#define SYSCTL_O_SRCR2 122,4820
#define SYSCTL_O_RIS 123,4888
#define SYSCTL_O_IMC 124,4952
#define SYSCTL_O_MISC 125,5018
#define SYSCTL_O_RESC 126,5095
#define SYSCTL_O_RCC 127,5150
#define SYSCTL_O_GPIOHBCTL 128,5222
#define SYSCTL_O_RCC2 129,5299
#define SYSCTL_O_MOSCCTL 130,5374
#define SYSCTL_O_RCGC0 131,5441
#define SYSCTL_O_RCGC1 132,5525
#define SYSCTL_O_RCGC2 133,5610
#define SYSCTL_O_SCGC0 134,5695
#define SYSCTL_O_SCGC1 135,5781
#define SYSCTL_O_SCGC2 136,5868
#define SYSCTL_O_DCGC0 137,5954
#define SYSCTL_O_DCGC1 138,6047
#define SYSCTL_O_DCGC2 139,6140
#define SYSCTL_O_DSLPCLKCFG 140,6233
#define SYSCTL_O_SYSPROP 141,6310
#define SYSCTL_O_PIOSCCAL 142,6374
#define SYSCTL_O_PIOSCSTAT 143,6461
#define SYSCTL_O_PLLFREQ0 144,6548
#define SYSCTL_O_PLLFREQ1 145,6610
#define SYSCTL_O_PLLSTAT 146,6672
#define SYSCTL_O_DC9 147,6729
#define SYSCTL_O_NVMSTAT 148,6796
#define SYSCTL_RIS_MOSCPUPRIS 151,6936
#define SYSCTL_RIS_USBPLLLRIS 152,7021
#define SYSCTL_RIS_PLLLRIS 153,7106
#define SYSCTL_RIS_BORRIS 154,7191
#define SYSCTL_MISC_MOSCPUPMIS 157,7340
#define SYSCTL_MISC_USBPLLLMIS 158,7428
#define SYSCTL_MISC_PLLLMIS 159,7516
#define SYSCTL_MISC_BORMIS 160,7604
#define SYSCTL_RCC_ACG 163,7745
#define SYSCTL_RCC_SYSDIV_M 164,7824
#define SYSCTL_RCC_SYSDIV_2 165,7903
#define SYSCTL_RCC_SYSDIV_3 166,7982
#define SYSCTL_RCC_SYSDIV_4 167,8061
#define SYSCTL_RCC_SYSDIV_5 168,8140
#define SYSCTL_RCC_SYSDIV_6 169,8219
#define SYSCTL_RCC_SYSDIV_7 170,8298
#define SYSCTL_RCC_SYSDIV_8 171,8377
#define SYSCTL_RCC_SYSDIV_9 172,8456
#define SYSCTL_RCC_SYSDIV_10 173,8535
#define SYSCTL_RCC_SYSDIV_11 174,8614
#define SYSCTL_RCC_SYSDIV_12 175,8693
#define SYSCTL_RCC_SYSDIV_13 176,8772
#define SYSCTL_RCC_SYSDIV_14 177,8851
#define SYSCTL_RCC_SYSDIV_15 178,8930
#define SYSCTL_RCC_SYSDIV_16 179,9009
#define SYSCTL_RCC_USESYSDIV 180,9088
#define SYSCTL_RCC_USEPWMDIV 181,9167
#define SYSCTL_RCC_PWMDIV_M 182,9246
#define SYSCTL_RCC_PWMDIV_2 183,9325
#define SYSCTL_RCC_PWMDIV_4 184,9404
#define SYSCTL_RCC_PWMDIV_8 185,9483
#define SYSCTL_RCC_PWMDIV_16 186,9562
#define SYSCTL_RCC_PWMDIV_32 187,9641
#define SYSCTL_RCC_PWMDIV_64 188,9720
#define SYSCTL_RCC_PWRDN 189,9799
#define SYSCTL_RCC_OEN 190,9878
#define SYSCTL_RCC_BYPASS 191,9957
#define SYSCTL_RCC_XTAL_M 192,10036
#define SYSCTL_RCC_XTAL_1MHZ 193,10115
#define SYSCTL_RCC_XTAL_1_84MHZ 194,10194
#define SYSCTL_RCC_XTAL_2MHZ 195,10273
#define SYSCTL_RCC_XTAL_2_45MHZ 196,10352
#define SYSCTL_RCC_XTAL_3_57MHZ 197,10431
#define SYSCTL_RCC_XTAL_3_68MHZ 198,10510
#define SYSCTL_RCC_XTAL_4MHZ 199,10589
#define SYSCTL_RCC_XTAL_4_09MHZ 200,10668
#define SYSCTL_RCC_XTAL_4_91MHZ 201,10747
#define SYSCTL_RCC_XTAL_5MHZ 202,10826
#define SYSCTL_RCC_XTAL_5_12MHZ 203,10905
#define SYSCTL_RCC_XTAL_6MHZ 204,10984
#define SYSCTL_RCC_XTAL_6_14MHZ 205,11063
#define SYSCTL_RCC_XTAL_7_37MHZ 206,11142
#define SYSCTL_RCC_XTAL_8MHZ 207,11221
#define SYSCTL_RCC_XTAL_8_19MHZ 208,11300
#define SYSCTL_RCC_XTAL_10MHZ 209,11379
#define SYSCTL_RCC_XTAL_12MHZ 210,11458
#define SYSCTL_RCC_XTAL_12_2MHZ 211,11537
#define SYSCTL_RCC_XTAL_13_5MHZ 212,11616
#define SYSCTL_RCC_XTAL_14_3MHZ 213,11695
#define SYSCTL_RCC_XTAL_16MHZ 214,11774
#define SYSCTL_RCC_XTAL_16_3MHZ 215,11853
#define SYSCTL_RCC_PLLVER 216,11932
#define SYSCTL_RCC_OSCSRC_M 217,12011
#define SYSCTL_RCC_OSCSRC_MAIN 218,12090
#define SYSCTL_RCC_OSCSRC_INT 219,12169
#define SYSCTL_RCC_OSCSRC_INT4 220,12248
#define SYSCTL_RCC_OSCSRC_30 221,12327
#define SYSCTL_RCC_IOSCVER 222,12406
#define SYSCTL_RCC_MOSCVER 223,12485
#define SYSCTL_RCC_IOSCDIS 224,12564
#define SYSCTL_RCC_MOSCDIS 225,12643
#define SYSCTL_RCC_SYSDIV_S 226,12722
#define SYSCTL_RCC_PWMDIV_S 227,12801
#define SYSCTL_RCC_XTAL_S 228,12880
#define SYSCTL_RCC_OSCSRC_S 229,12959
#define SYSCTL_RCC2_USERCC2 232,13100
#define SYSCTL_RCC2_DIV400 233,13156
#define SYSCTL_RCC2_SYSDIV2_M 235,13284
#define SYSCTL_RCC2_SYSDIV2_3 236,13354
#define SYSCTL_RCC2_SYSDIV2_5 237,13417
#define SYSCTL_RCC2_SYSDIV2_7 238,13480
#define SYSCTL_RCC2_SYSDIV2_9 239,13543
#define SYSCTL_RCC2_SYSDIV2_11 240,13606
#define SYSCTL_RCC2_SYSDIV2_13 241,13670
#define SYSCTL_RCC2_SYSDIV2LSB 242,13734
#define SYSCTL_RCC2_USBPWRDN 243,13808
#define SYSCTL_RCC2_PWRDN2 244,13874
#define SYSCTL_RCC2_BYPASS2 245,13938
#define SYSCTL_RCC2_OSCSRC2_M 246,13998
#define SYSCTL_RCC2_OSCSRC2_MO 247,14065
#define SYSCTL_RCC2_OSCSRC2_IO 248,14117
#define SYSCTL_RCC2_OSCSRC2_IO4 249,14170
#define SYSCTL_RCC2_OSCSRC2_30 250,14225
#define SYSCTL_RCC2_OSCSRC2_419 251,14279
#define SYSCTL_RCC2_OSCSRC2_32 252,14339
#define SYSCTL_RCC2_SYSDIV2_S 253,14397
#define SYSCTL_RCGC1_EPI0 256,14496
#define SYSCTL_RCGC1_I2S0 257,14575
#define SYSCTL_RCGC1_COMP2 258,14654
#define SYSCTL_RCGC1_COMP1 259,14733
#define SYSCTL_RCGC1_COMP0 260,14812
#define SYSCTL_RCGC1_TIMER3 261,14891
#define SYSCTL_RCGC1_TIMER2 262,14970
#define SYSCTL_RCGC1_TIMER1 263,15049
#define SYSCTL_RCGC1_TIMER0 264,15128
#define SYSCTL_RCGC1_I2C1 265,15207
#define SYSCTL_RCGC1_I2C0 266,15286
#define SYSCTL_RCGC1_QEI1 267,15365
#define SYSCTL_RCGC1_QEI0 268,15444
#define SYSCTL_RCGC1_SSI1 269,15523
#define SYSCTL_RCGC1_SSI0 270,15602
#define SYSCTL_RCGC1_UART2 271,15681
#define SYSCTL_RCGC1_UART1 272,15760
#define SYSCTL_RCGC1_UART0 273,15839
#define SYSCTL_RCGC2_EPHY0 276,15982
#define SYSCTL_RCGC2_EMAC0 277,16061
#define SYSCTL_RCGC2_USB0 278,16140
#define SYSCTL_RCGC2_UDMA 279,16219
#define SYSCTL_RCGC2_GPIOJ 280,16298
#define SYSCTL_RCGC2_GPIOH 281,16377
#define SYSCTL_RCGC2_GPIOG 282,16456
#define SYSCTL_RCGC2_GPIOF 283,16535
#define SYSCTL_RCGC2_GPIOE 284,16614
#define SYSCTL_RCGC2_GPIOD 285,16693
#define SYSCTL_RCGC2_GPIOC 286,16772
#define SYSCTL_RCGC2_GPIOB 287,16851
#define SYSCTL_RCGC2_GPIOA 288,16930
#define GPIO_PORTA_BASE 293,17033
#define GPIO_PORTB_BASE 294,17114
#define GPIO_PORTC_BASE 295,17195
#define GPIO_PORTD_BASE 296,17276
#define GPIO_PORTE_BASE 297,17357
#define GPIO_PORTF_BASE 298,17438
#define GPIO_PORTG_BASE 299,17519
#define GPIO_PORTH_BASE 300,17600
#define GPIO_PORTJ_BASE 301,17681
#define GPIO_O_DATA 303,17763
#define GPIO_O_DIR 304,17844
#define GPIO_O_IS 305,17925
#define GPIO_O_IBE 306,18006
#define GPIO_O_IEV 307,18087
#define GPIO_O_IM 308,18168
#define GPIO_O_RIS 309,18249
#define GPIO_O_MIS 310,18330
#define GPIO_O_ICR 311,18411
#define GPIO_O_AFSEL 312,18492
#define GPIO_O_DR2R 313,18573
#define GPIO_O_DR4R 314,18654
#define GPIO_O_DR8R 315,18735
#define GPIO_O_ODR 316,18816
#define GPIO_O_PUR 317,18897
#define GPIO_O_PDR 318,18978
#define GPIO_O_SLR 319,19059
#define GPIO_O_DEN 320,19140
#define GPIO_O_LOCK 321,19221
#define GPIO_O_CR 322,19302
#define GPIO_O_AMSEL 323,19383
#define GPIO_O_PCTL 324,19464
#define GPIO_O_ADDCCTL 325,19545
#define GPIO_O_DMACTL 326,19626
#define GPIO_O_OSI 327,19707
#define GPIO_LOCK_M 330,19844
#define GPIO_LOCK_UL 331,19927
#define GPIO_PCTL_PA0_M 334,20069
#define GPIO_PCTL_PA0_U0RX 335,20148
#define GPIO_PCTL_PA1_M 336,20227
#define GPIO_PCTL_PA1_U0TX 337,20306
#define INT_GPIOA	344,20481
#define INT_GPIOB	345,20524
#define INT_GPIOC	346,20567
#define INT_GPIOD	347,20610
#define INT_GPIOE	348,20653
#define INT_UART0	349,20696
#define INT_UART1	350,20734
#define INT_SSI0	351,20772
#define INT_I2C0	352,20808
#define INT_PWM0 353,20844
#define INT_PWM0 354,20890
#define INT_PWM1	355,20937
#define INT_PWM2	356,20983
#define INT_QEI0	357,21029
#define INT_ADC0SS0	358,21066
#define INT_ADC1SS1	359,21115
#define INT_ADC2SS2	360,21164
#define INT_ADC3SS3	361,21213
#define INT_WATCHDOG	362,21262
#define INT_Timer0A	363,21317
#define INT_Timer0B	364,21368
#define INT_Timer1A	365,21419
#define INT_Timer1B	366,21470
#define INT_Timer2A	367,21521
#define INT_Timer2B	368,21572
#define INT_Analog0	369,21623
#define INT_Analog1	370,21678
#define INT_Analog2	371,21730
#define INT_SYSCTL	372,21785
#define INT_FLASH	373,21832
#define INT_GPIOF	374,21901
#define INT_GPIOG	375,21945
#define INT_GPIOH	376,21989
#define INT_UART2	377,22033
#define INT_SSI1	378,22072
#define INT_Timer3A	379,22109
#define INT_Timer3B	380,22160
#define INT_I2C1	381,22211
#define INT_QEI1	382,22248
#define INT_CAN0	383,22285
#define INT_CAN1	384,22322
#define INT_HIBERNATE	386,22380
#define INT_USB	387,22432
#define INT_PWM3	388,22469
#define INT_UDMA	389,22515
#define INT_UDMAERR	390,22560
#define INT_ADC1SS0	391,22606
#define INT_ADC1SS1	392,22655
#define INT_ADC1SS2	393,22704
#define INT_ADC1SS3	394,22753
#define INT_GPIOJ	396,22823
#define INT_GPIOK	397,22867
#define INT_GPIOL	398,22911
#define INT_SSI2	399,22955
#define INT_SSI3	400,22992
#define INT_UART3	401,23029
#define INT_UART4	402,23068
#define INT_UART5	403,23107
#define INT_UART6	404,23146
#define INT_UART7	405,23185
#define INT_I2C2	407,23245
#define INT_I2C3	408,23282
#define INT_Timer4A	409,23319
#define INT_Timer4B	410,23370
#define INT_Timer5A	412,23442
#define INT_Timer5B	413,23493
#define INT_DTimer0A	414,23544
#define INT_DTimer0B	415,23595
#define INT_DTimer1A	416,23646
#define INT_DTimer1B	417,23697
#define INT_DTimer2A	418,23748
#define INT_DTimer2B	419,23799
#define INT_DTimer3A	420,23850
#define INT_DTimer3B	421,23902
#define INT_DTimer4A	422,23954
#define INT_DTimer4B	423,24006
#define INT_DTimer5A	424,24058
#define INT_DTimer5B	425,24110
#define INT_SYSEXC	426,24162
#define INT_I2C4	428,24244
#define INT_I2C5	429,24282
#define INT_GPIOM	430,24320
#define INT_GPION	431,24365
#define INT_GPIOP 433,24433
#define INT_GPIOP1	434,24492
#define INT_GPIOP2	435,24538
#define INT_GPIOP3	436,24584
#define INT_GPIOP4	437,24630
#define INT_GPIOP5	438,24676
#define INT_GPIOP6	439,24722
#define INT_GPIOP7	440,24768
#define INT_PWM1GEN0	442,24837
#define INT_PWM1GEN1	443,24887
#define INT_PWM1GEN2	444,24937
#define INT_PWM1GEN3	445,24987
#define INT_PWM1_FAULT	446,25037
#define INT_NUMBER 447,25085
#define SWI_SVC	450,25196
#define SWI_RETINT	451,25282
#define SWI_DEBUG	452,25372
#define NVIC_BASE 455,25510
#define NVIC_ICTR 456,25540
#define NVIC_ISER 457,25609
#define NVIC_ICER 458,25681
#define NVIC_ISPR 459,25756
#define NVIC_ICPR 460,25830
#define NVIC_IABR 461,25906
#define NVIC_IPR 462,25979
#define NVIC_ICSR 463,26050
#define NVIC_VTOR 464,26124
#define NVIC_AIRCR 465,26190
#define NVIC_SCR 466,26265
#define NVIC_CCR 467,26325
#define NVIC_SHPR 468,26397
#define NVIC_SHCRS 469,26472
#define NVIC_STIR 470,26547
#define NVIC_ICSR_NMIPENDSET 473,26654
#define NVIC_ICSR_PENDSVSET 474,26695
#define NVIC_ICSR_PENDSVCLR 475,26736
#define NVIC_ICSR_PENDSTSET 476,26777
#define NVIC_ICSR_PENDSTCLR 477,26818
#define NVIC_ICSR_ISRPREEMPT 478,26859
#define NVIC_ICSR_ISRPENDING 479,26900
#define UART0_BASE 489,26983
#define UART_O_DR 490,27020
#define UART_O_RSR 491,27069
#define UART_O_FR 492,27139
#define UART_O_ILPR 493,27188
#define UART_O_IBRD 494,27256
#define UART_O_FBRD 495,27326
#define UART_O_LCRH 496,27399
#define UART_O_CTL 497,27455
#define UART_O_IFLS 498,27507
#define UART_O_IM 499,27579
#define UART_O_RIS 500,27638
#define UART_O_MIS 501,27702
#define UART_O_ICR 502,27769
#define UART_O_DMACTL 503,27829
#define UART_O_LCTL 504,27884
#define UART_O_LSS 505,27939
#define UART_O_LTIM 506,27997
#define UART_O_9BITADDR 507,28051
#define UART_O_9BITAMASK 508,28113
#define UART_O_PP 509,28180
#define UART_O_CC 510,28246
#define UART_DR_DATA_M 512,28368
#define UART_FR_RI 515,28502
#define UART_FR_TXFE 516,28577
#define UART_FR_RXFF 517,28652
#define UART_FR_TXFF 518,28727
#define UART_FR_RXFE 519,28802
#define UART_FR_BUSY 520,28877
#define UART_FR_DCD 521,28952
#define UART_FR_DSR 522,29027
#define UART_FR_CTS 523,29102
#define UART_IBRD_DIVINT_M 526,29239
#define UART_IBRD_DIVINT_S 527,29314
#define UART_FBRD_DIVFRAC_M 530,29408
#define UART_FBRD_DIVFRAC_S 531,29484
#define UART_LCRH_SPS 534,29578
#define UART_LCRH_WLEN_M 535,29653
#define UART_LCRH_WLEN_5 536,29728
#define UART_LCRH_WLEN_6 537,29803
#define UART_LCRH_WLEN_7 538,29878
#define UART_LCRH_WLEN_8 539,29953
#define UART_LCRH_FEN 540,30028
#define UART_LCRH_STP2 541,30103
#define UART_LCRH_EPS 542,30178
#define UART_LCRH_PEN 543,30253
#define UART_LCRH_BRK 544,30328
#define UART_CTL_CTSEN 547,30465
#define UART_CTL_RTSEN 548,30540
#define UART_CTL_RTS 549,30615
#define UART_CTL_DTR 550,30690
#define UART_CTL_RXE 551,30765
#define UART_CTL_TXE 552,30840
#define UART_CTL_LBE 553,30915
#define UART_CTL_LIN 554,30990
#define UART_CTL_HSE 555,31065
#define UART_CTL_EOT 556,31140
#define UART_CTL_SMART 557,31215
#define UART_CTL_SIRLP 558,31290
#define UART_CTL_SIREN 559,31365
#define UART_CTL_UARTEN 560,31440
#define UART_IM_ALLIM 563,31577
#define UART_IM_LME5IM 564,31652
#define UART_IM_LME1IM 565,31727
#define UART_IM_LMSBIM 566,31802
#define UART_IM_OEIM 567,31877
#define UART_IM_BEIM 568,31952
#define UART_IM_PEIM 569,32027
#define UART_IM_FEIM 570,32102
#define UART_IM_RTIM 571,32177
#define UART_IM_TXIM 572,32252
#define UART_IM_RXIM 573,32327
#define UART_IM_DSRMIM 574,32402
#define UART_IM_DCDMIM 575,32487
#define UART_IM_CTSMIM 576,32572
#define UART_IM_RIMIM 577,32651
#define UART_DMACTL_DMAERR 580,32792
#define UART_DMACTL_TXDMAE 581,32867
#define UART_DMACTL_RXDMAE 582,32942
#define SYSTICK_BASE 588,33029
#define SYSTICK_CTRL 589,33064
#define SYSTICK_LOAD 590,33093
#define SYSTICK_VAL 591,33122
#define SYSTICK_CALIB 592,33151
#define SYSTICK_ENABLE 595,33210
#define SYSTICK_TICKINT 596,33283
#define SYSTICK_CLKSOURCE 597,33356
#define SYSTICK_COUNTFLAG 598,33429
#define SCB_BASE 603,33534
#define SCB_ACTLR 604,33570
#define SCB_CPUID 605,33640
#define SCB_CFSR 606,33703
#define SCB_HFSR 607,33782
#define SCB_DFSR 608,33852
#define SCB_MMFAR 609,33923
#define SCB_BFAR 610,34003
#define SCB_AFSR 611,34073
#define WATCHDOG0_BASE 616,34169
#define WATCHDOG1_BASE 617,34210
#define WDT_O_LOAD 619,34252
#define WDT_O_VALUE 620,34307
#define WDT_O_CTL 621,34363
#define WDT_O_ICR 622,34421
#define WDT_O_RIS 623,34487
#define WDT_O_MIS 624,34558
#define WDT_O_TEST 625,34632
#define WDT_O_LOCK 626,34687
#define WDT_CTL_RESEN 629,34802
#define WDT_CTL_INTEN 630,34875
#define WDT_LOCK_UL 632,35007
#define WDT_LOCK_M 633,35080

uTenux/include/tk/sysdepend/app_lm4f/cpuattr.h,56
#define __TK_CPUATTR_H__34,1348
#define TA_GP	40,1441

uTenux/include/tk/sysdepend/app_lm4f/cpudef.h,310
#define __TK_CPUDEF_H__34,1352
typedef struct t_regs 43,1476
	VW	r[r44,1500
	VP	lr;45,1550
} T_REGS;46,1587
typedef struct t_eit 51,1658
    VP	pc;52,1681
    UW	psr;53,1723
    UW	taskmode;54,1766
} T_EIT;55,1804
typedef struct t_cregs 60,1865
	VP	ssp;61,1890
	VP	usp;62,1927
} T_CREGS;63,1973

uTenux/include/tk/sysdepend/app_lm4f/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1406
typedef struct td_calinf 43,1533
	VP	ssp;44,1560
	VP	r11;45,1597
} TD_CALINF;46,1640

uTenux/include/tk/sysdepend/app_lm4f/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_lm4f/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1367
#define DI(53,1817
#define EI(54,1864
#define isDI(55,1906
typedef UINT	INTVEC;62,2049
#define DINTNO(65,2140
Inline void out_w(104,2971
Inline void out_h(108,3034
Inline void out_b(112,3097
Inline UW in_w(117,3161
Inline UH in_h(121,3212
Inline UB in_b(125,3263

uTenux/include/tk/sysdepend/app_lpc17/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1350

uTenux/include/tk/sysdepend/app_lpc17/chip_lpc1766/sysdef_depend.h,5572
#define __TK_SYSDEF_DEPEND_H__34,1376
#define PSR_N	39,1448
#define PSR_Z	40,1504
#define PSR_C	41,1541
#define PSR_V	42,1579
#define PSR_T	43,1620
#define PMK_D	48,1709
#define PMK_E	49,1758
#define FMK_D	54,1850
#define FMK_E	55,1897
#define CTL_MSP	60,1980
#define CTL_PSP	61,2024
#define CTL_SVC	62,2067
#define CTL_USR	63,2123
#define EI_STACK_TOP 68,2215
#define EI_RESET 69,2285
#define EI_NMI 70,2355
#define EI_HARDFAULT 71,2425
#define EI_MPUFAULT 72,2495
#define EI_BUSFAULT 73,2565
#define EI_USAGEFAULT 74,2635
#define EI_SVC 79,2985
#define EI_DEBUGMON 80,3055
#define EI_PENDSV 82,3195
#define EI_SYSTICK 83,3265
#define FAC_BASE 88,3376
#define FAC_FLASHCFG 89,3416
#define FAC_FLASHCFG_VAL 90,3450
#define SC_BASE 95,3516
#define SC_SCS 96,3554
#define CPC_BASE 101,3669
#define CPC_PLL0CON 102,3707
#define CPC_PLL0CFG 103,3740
#define CPC_PLL0STAT 104,3773
#define CPC_PLL0FEED 105,3806
#define CPC_PLL1CON 107,3854
#define CPC_PLL1CFG 108,3887
#define CPC_PLL1STAT 109,3920
#define CPC_PLL1FEED 110,3953
#define CPC_PCON 112,4001
#define CPC_PCONP 113,4034
#define CPC_CCLKCFG 115,4082
#define CPC_USBCLKCFG 116,4115
#define CPC_CLKSRCSEL 117,4148
#define CPC_PCLKSEL0 119,4196
#define CPC_PCLKSEL1 120,4229
#define CPC_CLKOUTCFG 122,4277
#define PCB_BASE 128,4359
#define GPIO0_BASE 129,4427
#define GPIO1_BASE 130,4465
#define GPIO2_BASE 131,4503
#define GPIO3_BASE 132,4541
#define GPIO4_BASE 133,4579
#define PCB_PINSEL0 134,4617
#define PCB_PINSEL1 135,4649
#define PCB_PINSEL2 136,4681
#define PCB_PINSEL3 137,4713
#define PCB_PINSEL4 138,4745
#define PCB_PINSEL5 139,4777
#define PCB_PINSEL6 140,4809
#define PCB_PINSEL7 141,4841
#define PCB_PINSEL8 142,4873
#define PCB_PINSEL9 143,4905
#define PCB_PINSEL10 144,4937
#define PCB_PINMODE0 145,4969
#define PCB_PINMODE1 146,5001
#define PCB_PINMODE2 147,5033
#define PCB_PINMODE3 148,5065
#define PCB_PINMODE4 149,5097
#define PCB_PINMODE5 150,5129
#define PCB_PINMODE6 151,5161
#define PCB_PINMODE7 152,5193
#define PCB_PINMODE8 153,5225
#define PCB_PINMODE9 154,5257
#define PCB_PINMODE_OD0 155,5289
#define PCB_PINMODE_OD1 156,5321
#define PCB_PINMODE_OD2 157,5353
#define PCB_PINMODE_OD3 158,5385
#define PCB_PINMODE_OD4 159,5417
#define PCB_I2CPADCFG 160,5449
#define GPIO_FIODIR 161,5481
#define GPIO_FIOMASK 162,5513
#define GPIO_FIOPIN 163,5545
#define GPIO_FIOSET 164,5577
#define GPIO_FIOCLR 165,5609
#define PI_WDT 172,5726
#define PI_TIMER0 173,5798
#define PI_TIMER1 175,5935
#define PI_TIMER2 177,6077
#define PI_TIMER3 179,6186
#define PI_UART0 181,6295
#define PI_UART1 187,6719
#define PI_UART2 194,7206
#define PI_UART3 200,7630
#define PI_PWM1 206,8054
#define PI_I2C0 208,8181
#define PI_I2C1 209,8244
#define PI_I2C2 210,8307
#define PI_SPI 211,8370
#define PI_SSP0 213,8501
#define PI_SSP1 217,8763
#define PI_PLL0 221,9025
#define PI_RTC 222,9089
#define PI_EINT0 224,9218
#define PI_EINT1 225,9292
#define PI_EINT2 226,9366
#define PI_EINT3 227,9440
#define PI_ADC 229,9607
#define PI_BOD 230,9684
#define PI_USB 231,9746
#define PI_CAN 234,9921
#define PI_DMA 239,10181
#define PI_I2S 241,10322
#define PI_ENET 244,10471
#define PI_RIT 254,11009
#define PI_MCPWM 255,11061
#define PI_QEI 259,11265
#define PI_PLL1 272,11936
#define PI_USB 273,12000
#define PI_CAN 274,12058
#define PI_INT_NUMBER 275,12122
#define SWI_SVC	279,12245
#define SWI_RETINT	280,12331
#define SWI_DEBUG	281,12419
#define NVIC_BASE 284,12554
#define NVIC_ICTR 285,12584
#define NVIC_ISER 286,12653
#define NVIC_ICER 287,12725
#define NVIC_ISPR 288,12800
#define NVIC_ICPR 289,12874
#define NVIC_IABR 290,12950
#define NVIC_IPR 291,13023
#define NVIC_ICSR 292,13094
#define NVIC_VTOR 293,13168
#define NVIC_AIRCR 294,13234
#define NVIC_SCR 295,13309
#define NVIC_CCR 296,13369
#define NVIC_SHPR 297,13441
#define NVIC_SHCRS 298,13516
#define NVIC_STIR 299,13591
#define NVIC_ICSR_NMIPENDSET 302,13698
#define NVIC_ICSR_PENDSVSET 303,13739
#define NVIC_ICSR_PENDSVCLR 304,13780
#define NVIC_ICSR_PENDSTSET 305,13821
#define NVIC_ICSR_PENDSTCLR 306,13862
#define NVIC_ICSR_ISRPREEMPT 307,13903
#define NVIC_ICSR_ISRPENDING 308,13944
#define UART1_BASE 313,14001
#define UART_U1RBR 314,14040
#define UART_U1THR 315,14129
#define UART_U1DLL 316,14218
#define UART_U1DLM 317,14307
#define UART_U1IER 318,14396
#define UART_U1IIR 319,14485
#define UART_U1FCR 320,14574
#define UART_U1LCR 321,14663
#define UART_U1MCR 322,14752
#define UART_U1LSR 323,14841
#define UART_U1MSR 324,14930
#define UART_U1SCR 325,15019
#define UART_U1ACR 326,15108
#define UART_U1FDR 327,15197
#define UART_U1TER 328,15286
#define UART_U1RS485CTRL 329,15375
#define UART_U1ADRMATCH 330,15464
#define UART_U1RS485Dly 331,15553
#define SYSTICK_BASE 337,15662
#define SYSTICK_CTRL 338,15697
#define SYSTICK_LOAD 339,15726
#define SYSTICK_VAL 340,15755
#define SYSTICK_CALIB 341,15784
#define SYSTICK_ENABLE 344,15843
#define SYSTICK_TICKINT 345,15916
#define SYSTICK_CLKSOURCE 346,15989
#define SYSTICK_COUNTFLAG 347,16062
#define SCB_BASE 352,16167
#define SCB_ACTLR 353,16203
#define SCB_CPUID 354,16273
#define SCB_CFSR 355,16336
#define SCB_HFSR 356,16415
#define SCB_DFSR 357,16485
#define SCB_MMFAR 358,16556
#define SCB_BFAR 359,16636
#define SCB_AFSR 360,16706
#define WDT_BASE 366,16803
#define WDT_WDMOD 367,16838
#define WDT_WDTC 368,16867
#define WDT_WDFEED 369,16896
#define WDT_WDTV 370,16925
#define WDT_WDCLDSEL 371,16954

uTenux/include/tk/sysdepend/app_lpc17/chip_lpc1788/sysdef_depend.h,7807
#define __TK_SYSDEF_DEPEND_H__34,1373
#define PSR_N	39,1445
#define PSR_Z	40,1501
#define PSR_C	41,1538
#define PSR_V	42,1576
#define PSR_T	43,1617
#define PMK_D	48,1706
#define PMK_E	49,1755
#define FMK_D	54,1847
#define FMK_E	55,1894
#define CTL_MSP	60,1977
#define CTL_PSP	61,2021
#define CTL_SVC	62,2064
#define CTL_USR	63,2120
#define EI_STACK_TOP 68,2212
#define EI_RESET 69,2282
#define EI_NMI 70,2352
#define EI_HARDFAULT 71,2422
#define EI_MPUFAULT 72,2492
#define EI_BUSFAULT 73,2562
#define EI_USAGEFAULT 74,2632
#define EI_SVC 79,2982
#define EI_DEBUGMON 80,3052
#define EI_PENDSV 82,3192
#define EI_SYSTICK 83,3262
#define FAC_BASE 88,3373
#define FAC_FLASHCFG 89,3413
#define FAC_FLASHCFG_VAL 90,3447
#define SC_BASE 97,3515
#define SC_SCS 98,3553
#define CPC_BASE 103,3668
#define CPC_PLL0CON 104,3706
#define CPC_PLL0CFG 105,3739
#define CPC_PLL0STAT 106,3772
#define CPC_PLL0FEED 107,3805
#define CPC_PLL1CON 109,3853
#define CPC_PLL1CFG 110,3886
#define CPC_PLL1STAT 111,3919
#define CPC_PLL1FEED 112,3952
#define CPC_PCON 114,4000
#define CPC_PCONP 115,4033
#define CPC_EMCCLKSEL 117,4081
#define CPC_CCLKSEL 118,4114
#define CPC_USBCLKSEL 119,4147
#define CPC_CLKSRCSEL 120,4180
#define CPC_PCLKSEL 122,4228
#define CPC_CLKOUTCFG 124,4276
#define CPC_USBCLKSEL_VAL 126,4310
#define CPC_EMCCLKSEL_VAL 127,4360
#define CPC_PCLKSEL_VAL 128,4398
#define PCB_BASE 133,4484
#define GPIO0_BASE 134,4552
#define GPIO1_BASE 135,4590
#define GPIO2_BASE 136,4628
#define GPIO3_BASE 137,4666
#define GPIO4_BASE 138,4704
#define PCB_PINSEL0 139,4742
#define PCB_PINSEL1 140,4774
#define PCB_PINSEL2 141,4806
#define PCB_PINSEL3 142,4838
#define PCB_PINSEL4 143,4870
#define PCB_PINSEL5 144,4902
#define PCB_PINSEL6 145,4934
#define PCB_PINSEL7 146,4966
#define PCB_PINSEL8 147,4998
#define PCB_PINSEL9 148,5030
#define PCB_PINSEL10 149,5062
#define PCB_PINMODE0 150,5094
#define PCB_PINMODE1 151,5126
#define PCB_PINMODE2 152,5158
#define PCB_PINMODE3 153,5190
#define PCB_PINMODE4 154,5222
#define PCB_PINMODE5 155,5254
#define PCB_PINMODE6 156,5286
#define PCB_PINMODE7 157,5318
#define PCB_PINMODE8 158,5350
#define PCB_PINMODE9 159,5382
#define PCB_PINMODE_OD0 160,5414
#define PCB_PINMODE_OD1 161,5446
#define PCB_PINMODE_OD2 162,5478
#define PCB_PINMODE_OD3 163,5510
#define PCB_PINMODE_OD4 164,5542
#define PCB_I2CPADCFG 165,5574
#define GPIO_FIODIR 166,5606
#define GPIO_FIOMASK 167,5638
#define GPIO_FIOPIN 168,5670
#define GPIO_FIOSET 169,5702
#define GPIO_FIOCLR 170,5734
#define IOCONP0_BASE 176,5791
#define IOCONP1_BASE 177,5829
#define IOCONP2_BASE 178,5867
#define IOCONP3_BASE 179,5905
#define IOCONP4_BASE 180,5943
#define IOCONP5_BASE 181,5981
#define IOCONP_00 182,6019
#define IOCONP_01 183,6051
#define IOCONP_02 184,6083
#define IOCONP_03 185,6115
#define IOCONP_04 186,6147
#define IOCONP_05 187,6179
#define IOCONP_06 188,6211
#define IOCONP_07 189,6243
#define IOCONP_08 190,6275
#define IOCONP_09 191,6307
#define IOCONP_10 192,6339
#define IOCONP_11 193,6371
#define IOCONP_12 194,6403
#define IOCONP_13 195,6435
#define IOCONP_14 196,6467
#define IOCONP_15 197,6499
#define IOCONP_16 198,6531
#define IOCONP_17 199,6563
#define IOCONP_18 200,6595
#define IOCONP_19 201,6627
#define IOCONP_20 202,6659
#define IOCONP_21 203,6691
#define IOCONP_22 204,6723
#define IOCONP_23 205,6755
#define IOCONP_24 206,6787
#define IOCONP_25 207,6819
#define IOCONP_26 208,6851
#define IOCONP_27 209,6883
#define IOCONP_28 210,6915
#define IOCONP_29 211,6947
#define IOCONP_30 212,6979
#define IOCONP_31 213,7011
#define PI_WDT 221,7129
#define PI_TIMER0 222,7217
#define PI_TIMER1 223,7305
#define PI_TIMER2 224,7393
#define PI_TIMER3 225,7481
#define PI_UART0 226,7569
#define PI_UART1 227,7657
#define PI_UART2 228,7745
#define PI_UART3 229,7833
#define PI_PWM1 230,7921
#define PI_I2C0 231,8009
#define PI_I2C1 232,8097
#define PI_I2C2 233,8185
#define PI_Reserved0 234,8273
#define PI_SSP0 235,8361
#define PI_SSP1 236,8449
#define PI_PLL0 237,8537
#define PI_RTC 238,8625
#define PI_EINT0 239,8713
#define PI_EINT1 240,8801
#define PI_EINT2 241,8889
#define PI_EINT3 242,8977
#define PI_ADC 243,9065
#define PI_BOD 244,9153
#define PI_USB 245,9241
#define PI_CAN 246,9329
#define PI_DMA 247,9417
#define PI_I2S 248,9505
#define PI_ENET 249,9593
#define PI_MCI 250,9681
#define PI_MCPWM 251,9769
#define PI_QEI 252,9857
#define PI_PLL1 253,9945
#define PI_USBActivity 254,10033
#define PI_CANActivity 255,10121
#define PI_UART4 256,10209
#define PI_SSP2 257,10297
#define PI_LCD 258,10385
#define PI_GPIO 259,10473
#define PI_PWM0 260,10561
#define PI_EEPROM 261,10649
#define PI_INT_NUMBER 262,10737
#define SWI_SVC	265,10863
#define SWI_RETINT	266,10946
#define SWI_DEBUG	267,11033
#define NVIC_BASE 270,11149
#define NVIC_ICTR 271,11179
#define NVIC_ISER 272,11248
#define NVIC_ICER 273,11320
#define NVIC_ISPR 274,11395
#define NVIC_ICPR 275,11469
#define NVIC_IABR 276,11545
#define NVIC_IPR 277,11618
#define NVIC_ICSR 278,11689
#define NVIC_VTOR 279,11763
#define NVIC_AIRCR 280,11829
#define NVIC_SCR 281,11904
#define NVIC_CCR 282,11964
#define NVIC_SHPR 283,12036
#define NVIC_SHCRS 284,12111
#define NVIC_STIR 285,12186
#define NVIC_ICSR_NMIPENDSET 288,12293
#define NVIC_ICSR_PENDSVSET 289,12334
#define NVIC_ICSR_PENDSVCLR 290,12375
#define NVIC_ICSR_PENDSTSET 291,12416
#define NVIC_ICSR_PENDSTCLR 292,12457
#define NVIC_ICSR_ISRPREEMPT 293,12498
#define NVIC_ICSR_ISRPENDING 294,12539
#define UART0_BASE 299,12596
#define UART1_BASE 300,12633
#define UART2_BASE 301,12670
#define UART3_BASE 302,12707
#define UART4_BASE 303,12744
#define UART_RBR 304,12781
#define UART_THR 305,12868
#define UART_DLL 306,12955
#define UART_DLM 307,13042
#define UART_IER 308,13129
#define UART_IIR 309,13216
#define UART_FCR 310,13303
#define UART_LCR 311,13390
#define UART_MCR 312,13477
#define UART_LSR 313,13564
#define UART_MSR 314,13651
#define UART_SCR 315,13738
#define UART_ACR 316,13825
#define UART_FDR 317,13912
#define UART_TER 318,13999
#define UART_RS485CTRL 319,14086
#define UART_ADRMATCH 320,14173
#define UART_RS485Dly 321,14260
#define SYSTICK_BASE 327,14367
#define SYSTICK_CTRL 328,14402
#define SYSTICK_LOAD 329,14431
#define SYSTICK_VAL 330,14460
#define SYSTICK_CALIB 331,14489
#define SYSTICK_ENABLE 334,14548
#define SYSTICK_TICKINT 335,14621
#define SYSTICK_CLKSOURCE 336,14694
#define SYSTICK_COUNTFLAG 337,14767
#define SCB_BASE 342,14872
#define SCB_ACTLR 343,14908
#define SCB_CPUID 344,14978
#define SCB_CFSR 345,15041
#define SCB_HFSR 346,15120
#define SCB_DFSR 347,15190
#define SCB_MMFAR 348,15261
#define SCB_BFAR 349,15341
#define SCB_AFSR 350,15411
#define WDT_BASE 356,15508
#define WDT_WDMOD 357,15543
#define WDT_WDTC 358,15572
#define WDT_WDFEED 359,15601
#define WDT_WDTV 360,15630
#define WDT_WDCLDSEL 361,15659
#define LCD_CFG 367,15713
#define LCD_BASE 368,15748
#define LCD_TIMH 369,15783
#define LCD_TIMV 370,15813
#define LCD_POL 371,15843
#define LCD_LE 372,15873
#define LCD_UPBASE 373,15903
#define LCD_LPBASE 374,15933
#define LCD_CTRL 375,15963
#define LCD_INTMSK 376,15993
#define LCD_INTRAW 377,16023
#define LCD_INTSTAT 378,16053
#define LCD_INTCLR 379,16083
#define LCD_UPCURR 380,16113
#define LCD_LPCURR 381,16143
#define LCD_PAL 383,16190
#define CRSR_IMG 385,16237
#define CRSR_CTRL 386,16267
#define CRSR_CFG 387,16297
#define CRSR_PAL0 388,16327
#define CRSR_PAL1 389,16357
#define CRSR_XY 390,16387
#define CRSR_CLIP 391,16417
#define CRSR_INTMSK 393,16464
#define CRSR_INTCLR 394,16494
#define CRSR_INTRAW 395,16524
#define CRSR_INTSTAT 396,16554

uTenux/include/tk/sysdepend/app_lpc17/cpuattr.h,56
#define __TK_CPUATTR_H__34,1344
#define TA_GP	40,1437

uTenux/include/tk/sysdepend/app_lpc17/cpudef.h,310
#define __TK_CPUDEF_H__34,1351
typedef struct t_regs 43,1475
	VW	r[r44,1499
	VP	lr;45,1549
} T_REGS;46,1586
typedef struct t_eit 51,1657
    VP	pc;52,1680
    UW	psr;53,1722
    UW	taskmode;54,1765
} T_EIT;55,1803
typedef struct t_cregs 60,1864
	VP	ssp;61,1889
	VP	usp;62,1938
} T_CREGS;63,1984

uTenux/include/tk/sysdepend/app_lpc17/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1401
typedef struct td_calinf 43,1528
	VP	ssp;44,1555
	VP	r11;45,1592
} TD_CALINF;46,1635

uTenux/include/tk/sysdepend/app_lpc17/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_lpc17/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1364
#define DI(53,1814
#define EI(54,1861
#define isDI(55,1903
typedef UINT	INTVEC;62,2046
#define DINTNO(65,2137
Inline void out_w(104,2968
Inline void out_h(108,3031
Inline void out_b(112,3094
Inline UW in_w(117,3158
Inline UH in_h(121,3209
Inline UB in_b(125,3260

uTenux/include/tk/sysdepend/app_mb9bf5/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1353

uTenux/include/tk/sysdepend/app_mb9bf5/chip_mb9bf506r/sysdef_depend.h,7122
#define __TK_SYSDEF_DEPEND_H__34,1375
#define PSR_N	39,1447
#define PSR_Z	40,1503
#define PSR_C	41,1540
#define PSR_V	42,1578
#define PSR_T	43,1619
#define PMK_D	48,1708
#define PMK_E	49,1757
#define FMK_D	54,1849
#define FMK_E	55,1896
#define CTL_MSP	60,1979
#define CTL_PSP	61,2023
#define CTL_SVC	62,2066
#define CTL_USR	63,2122
#define EI_STACK_TOP 68,2214
#define EI_RESET 69,2284
#define EI_NMI 70,2354
#define EI_HARDFAULT 71,2424
#define EI_MPUFAULT 72,2494
#define EI_BUSFAULT 73,2564
#define EI_USAGEFAULT 74,2634
#define EI_SVC 79,2984
#define EI_DEBUGMON 80,3054
#define EI_PENDSV 82,3194
#define EI_SYSTICK 83,3264
#define FIF_BASE 89,3376
#define FIF_FASZR 90,3410
#define FIF_FRWTR 91,3438
#define FIF_FSTR 92,3466
#define FIF_FSYNDN 93,3494
#define FIF_ASZ_0 94,3522
#define FIF_ASZ_16 95,3556
#define FIF_ASZ_32 96,3590
#define FIF_RWT_60 97,3671
#define FIF_RWT_80 98,3705
#define CRG_BASE 104,3837
#define CRG_SCM_CTL 105,3871
#define CRG_SCM_STR 106,3899
#define CRG_STB_CTL 107,3927
#define CRG_RST_STR 108,3955
#define CRG_BSC_PSR 109,3983
#define CRG_APBC0_PSR 110,4011
#define CRG_APBC1_PSR 111,4039
#define CRG_APBC2_PSR 112,4067
#define CRG_SWC_PSR 113,4095
#define CRG_TTC_PSR 115,4154
#define CRG_CSW_TMR 117,4213
#define CRG_PSW_TMR 118,4241
#define CRG_PLL_CTL1 119,4269
#define CRG_PLL_CTL2 120,4297
#define CRG_CSV_CTL 121,4325
#define CRG_CSV_STR 122,4353
#define CRG_FCSWH_CTL 123,4381
#define CRG_FCSWL_CTL 124,4409
#define CRG_FCSWD_CTL 125,4437
#define CRG_DBWDT_CTL 126,4465
#define CRG_INT_ENR 129,4555
#define CRG_INT_STR 130,4583
#define CRG_INT_CLR 131,4611
#define CRG_SCM_STR_MORDY 134,4680
#define CRG_SCM_STR_SORDY 135,4762
#define CRG_SCM_STR_PLRDY 136,4844
#define CRG_SCM_STR_MOMCK 137,4926
#define CRG_SCM_STR_PLMCK 138,5008
#define CRG_CSW_TMR_MOWT 141,5132
#define CRG_PSW_TMR_POWT 144,5257
#define CRG_BSC_PSR_DIV 147,5382
#define CRG_APBC0_PSR_DIV 150,5500
#define CRG_APBC1_PSR_DIV 153,5618
#define CRG_APBC2_PSR_DIV 156,5754
#define CRG_SWC_PSR_DIV 159,5888
#define CRG_TTC_PSR_DIV 162,6011
#define CRG_PLL_CTL1_DIV 165,6126
#define CRG_PLL_CTL2_DIV 168,6240
#define IOP_BASE 173,6333
#define IOP_PFR0 174,6362
#define IOP_PFR1 175,6390
#define IOP_PFR2 176,6418
#define IOP_PFR3 177,6446
#define IOP_PFR4 178,6474
#define IOP_PFR5 179,6502
#define IOP_PFR6 180,6530
#define IOP_PFR7 181,6558
#define IOP_PFR8 182,6586
#define IOP_PCR0 183,6614
#define IOP_PCR1 184,6643
#define IOP_PCR2 185,6672
#define IOP_PCR3 186,6701
#define IOP_PCR4 187,6730
#define IOP_PCR5 188,6759
#define IOP_PCR6 189,6788
#define IOP_PCR7 190,6817
#define IOP_PCR8 191,6846
#define IOP_DDR0 192,6875
#define IOP_DDR1 193,6904
#define IOP_DDR2 194,6933
#define IOP_DDR3 195,6962
#define IOP_DDR4 196,6991
#define IOP_DDR5 197,7020
#define IOP_DDR6 198,7049
#define IOP_DDR7 199,7078
#define IOP_DDR8 200,7107
#define IOP_PDIR0 201,7136
#define IOP_PDIR1 202,7165
#define IOP_PDIR2 203,7194
#define IOP_PDIR3 204,7223
#define IOP_PDIR4 205,7252
#define IOP_PDIR5 206,7281
#define IOP_PDIR6 207,7310
#define IOP_PDIR7 208,7339
#define IOP_PDIR8 209,7368
#define IOP_PDOR0 210,7397
#define IOP_PDOR1 211,7426
#define IOP_PDOR2 212,7455
#define IOP_PDOR3 213,7484
#define IOP_PDOR4 214,7513
#define IOP_PDOR5 215,7542
#define IOP_PDOR6 216,7571
#define IOP_PDOR7 217,7600
#define IOP_PDOR8 218,7629
#define IOP_ADE 219,7658
#define IOP_SPSR 220,7687
#define IOP_EPFR00 221,7716
#define IOP_EPFR01 222,7745
#define IOP_EPFR02 223,7774
#define IOP_EPFR03 224,7803
#define IOP_EPFR04 225,7832
#define IOP_EPFR05 226,7861
#define IOP_EPFR06 227,7890
#define IOP_EPFR07 228,7919
#define IOP_EPFR08 229,7948
#define IOP_EPFR09 230,7977
#define IOP_EPFR10 231,8006
#define PI_FCS	238,8126
#define PI_SWDT	239,8224
#define PI_LVD	240,8291
#define PI_WFG	241,8360
#define PI_EXTI0 242,8468
#define PI_EXTI8 243,8551
#define PI_DT_QDU 244,8635
#define PI_MFSI_RX0 245,8748
#define PI_MFSI_TX0 246,8859
#define PI_MFSI_RX1 247,9002
#define PI_MFSI_TX1	248,9113
#define PI_MFSI_RX2	249,9256
#define PI_MFSI_TX2	250,9367
#define PI_MFSI_RX3 251,9510
#define PI_MFSI_TX3 252,9621
#define PI_MFSI_RX4 253,9764
#define PI_MFSI_TX4 254,9875
#define PI_MFSI_RX5 255,10018
#define PI_MFSI_TX5 256,10129
#define PI_TMFSI_RX6	257,10272
#define PI_MFSI_TX6 258,10380
#define PI_MFSI_RX7	259,10523
#define PI_MFSI_TX7 260,10634
#define PI_PPG	261,10777
#define PI_CLK	262,10840
#define PI_ADC0	263,10959
#define PI_ADC1	264,11022
#define PI_ADC2	265,11085
#define PI_FRTIM	266,11148
#define PI_CAP	267,11220
#define PI_COM 268,11293
#define PI_BTIM	269,11368
#define PI_CAN0 270,11435
#define PI_CAN1 271,11487
#define PI_USB_1 272,11539
#define PI_USB_2 273,11621
#define PI_DMA_CH0 276,11850
#define PI_DMA_CH1 277,11920
#define PI_DMA_CH2 278,11990
#define PI_DMA_CH3 279,12060
#define PI_DMA_CH4 280,12130
#define PI_DMA_CH5 281,12200
#define PI_DMA_CH6 282,12270
#define PI_DMA_CH7 283,12340
#define PI_INT_NUMBER 286,12514
#define SWI_SVC	289,12633
#define SWI_RETINT	290,12714
#define SWI_DEBUG	291,12799
#define NVIC_BASE 294,12932
#define NVIC_ICTR 295,12962
#define NVIC_ISER 296,13031
#define NVIC_ICER 297,13103
#define NVIC_ISPR 298,13178
#define NVIC_ICPR 299,13252
#define NVIC_IABR 300,13328
#define NVIC_IPR 301,13401
#define NVIC_ICSR 302,13472
#define NVIC_VTOR 303,13546
#define NVIC_AIRCR 304,13612
#define NVIC_SCR 305,13687
#define NVIC_CCR 306,13747
#define NVIC_SHPR 307,13819
#define NVIC_SHCRS 308,13894
#define NVIC_STIR 309,13969
#define NVIC_ICSR_NMIPENDSET 312,14076
#define NVIC_ICSR_PENDSVSET 313,14117
#define NVIC_ICSR_PENDSVCLR 314,14158
#define NVIC_ICSR_PENDSTSET 315,14199
#define NVIC_ICSR_PENDSTCLR 316,14240
#define NVIC_ICSR_ISRPREEMPT 317,14281
#define NVIC_ICSR_ISRPENDING 318,14322
#define UART0_BASE 323,14379
#define UART_SMR 324,14414
#define UART_SCR 325,14494
#define UART_ESCR 326,14574
#define UART_SSR 327,14660
#define UART_RDR 328,14740
#define UART_TDR 329,14820
#define UART_BGR 330,14900
#define UART_FCR 331,14980
#define UART_FBYTE1 332,15060
#define UART_FBYTE2 333,15140
#define SYSTICK_BASE 338,15239
#define SYSTICK_CTRL 339,15274
#define SYSTICK_LOAD 340,15303
#define SYSTICK_VAL 341,15332
#define SYSTICK_CALIB 342,15361
#define SYSTICK_ENABLE 345,15420
#define SYSTICK_TICKINT 346,15493
#define SYSTICK_CLKSOURCE 347,15566
#define SYSTICK_COUNTFLAG 348,15639
#define SCB_BASE 353,15744
#define SCB_ACTLR 354,15780
#define SCB_CPUID 355,15850
#define SCB_CFSR 356,15913
#define SCB_HFSR 357,15992
#define SCB_DFSR 358,16062
#define SCB_MMFAR 359,16133
#define SCB_BFAR 360,16213
#define SCB_AFSR 361,16283
#define WDG_BASE 366,16379
#define WDG_LDR 367,16414
#define WDG_VLR 368,16443
#define WDG_CTL 369,16472
#define WDG_ICL 370,16501
#define WDG_RIS 371,16530
#define WDG_LCK 372,16559
#define WDG_RESEN 374,16648
#define WDG_INTEN 375,16725
#define WDG_LCKCTL 377,16874
#define WDG_LCKREL 378,16960

uTenux/include/tk/sysdepend/app_mb9bf5/cpuattr.h,56
#define __TK_CPUATTR_H__34,1345
#define TA_GP	40,1438

uTenux/include/tk/sysdepend/app_mb9bf5/cpudef.h,310
#define __TK_CPUDEF_H__34,1354
typedef struct t_regs 43,1478
	VW	r[r44,1502
	VP	lr;45,1552
} T_REGS;46,1589
typedef struct t_eit 51,1660
    VP	pc;52,1683
    UW	psr;53,1725
    UW	taskmode;54,1768
} T_EIT;55,1806
typedef struct t_cregs 60,1867
	VP	ssp;61,1892
	VP	usp;62,1929
} T_CREGS;63,1964

uTenux/include/tk/sysdepend/app_mb9bf5/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1404
typedef struct td_calinf 43,1531
	VP	ssp;44,1558
	VP	r11;45,1593
} TD_CALINF;46,1636

uTenux/include/tk/sysdepend/app_mb9bf5/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_mb9bf5/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1365
#define DI(53,1815
#define EI(54,1862
#define isDI(55,1904
typedef UINT	INTVEC;62,2047
#define DINTNO(65,2138
Inline void out_w(104,2969
Inline void out_h(108,3032
Inline void out_b(112,3095
Inline UW in_w(117,3159
Inline UH in_h(121,3210
Inline UB in_b(125,3261

uTenux/include/tk/sysdepend/app_mc9s12/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1349

uTenux/include/tk/sysdepend/app_mc9s12/chip_mc9s12dp512/sysdef_depend.h,85
#define __TK_SYSDEF_DEPEND_H__34,1379
#define PMK_D	39,1456
#define PMK_E	40,1506

uTenux/include/tk/sysdepend/app_mc9s12/cpuattr.h,56
#define __TK_CPUATTR_H__34,1350
#define TA_GP	40,1443

uTenux/include/tk/sysdepend/app_mc9s12/cpudef.h,328
#define __TK_CPUDEF_H__34,1350
typedef struct t_regs 43,1474
    VB b;44,1498
    VB a;45,1523
    VH x;46,1548
    VH y;47,1558
} T_REGS;48,1568
typedef struct t_eit 53,1639
    VB ppage;54,1662
    VB ccr;55,1676
    VH pc;56,1688
} T_EIT;57,1699
typedef struct t_cregs 62,1760
	VP	sp;63,1785
} T_CREGS;64,1794

uTenux/include/tk/sysdepend/app_mc9s12/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1400
typedef struct td_calinf 43,1527
	VP	ssp;44,1554
	VP	r11;45,1591
} TD_CALINF;46,1634

uTenux/include/tk/sysdepend/app_mc9s12/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_mc9s12/syslib_depend.h,236
#define __TK_SYSLIB_DEPEND_H__34,1362
#define DI(53,1808
#define EI(54,1855
#define isDI(55,1903
#define out_w(64,2094
#define out_h(65,2143
#define out_b(66,2192
#define in_w(68,2242
#define in_h(69,2277
#define in_b(70,2312

uTenux/include/tk/sysdepend/app_mk60/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1351

uTenux/include/tk/sysdepend/app_mk60/chip_mk60n512vmd100/sysdef_depend.h,10458
#define __TK_SYSDEF_DEPEND_H__34,1380
#define PSR_N	39,1452
#define PSR_Z	40,1508
#define PSR_C	41,1545
#define PSR_V	42,1583
#define PSR_T	43,1624
#define PMK_D	48,1713
#define PMK_E	49,1762
#define FMK_D	54,1854
#define FMK_E	55,1901
#define CTL_MSP	60,1984
#define CTL_PSP	61,2028
#define CTL_SVC	62,2071
#define CTL_USR	63,2127
#define EI_STACK_TOP 68,2219
#define EI_RESET 69,2289
#define EI_NMI 70,2359
#define EI_HARDFAULT 71,2429
#define EI_MPUFAULT 72,2499
#define EI_BUSFAULT 73,2569
#define EI_USAGEFAULT 74,2639
#define EI_SVC 79,2989
#define EI_DEBUGMON 80,3059
#define EI_PENDSV 82,3199
#define EI_SYSTICK 83,3269
#define FMC_BASE 88,3380
#define FMC_PFAPR 90,3421
#define FMC_PFB0CR 91,3455
#define FMC_PFB1CR 92,3489
#define FMC_PFAPR_M0PFD_MASK_ALL 95,3548
#define MCG_BASE 100,3632
#define MCG_C1 101,3671
#define MCG_C2 102,3704
#define MCG_C3 103,3737
#define MCG_C4 104,3770
#define MCG_C5 105,3803
#define MCG_C6 106,3836
#define MCG_S 107,3869
#define MCG_ATC 109,3922
#define MCG_ATCVH 111,3975
#define MCG_ATCVL 112,4008
#define MCG_C1_FRDIV 114,4042
#define MCG_C1_CLKS_MASK 115,4075
#define MCG_C2_RANGE 116,4108
#define MCG_C2_HGO_MASK 117,4141
#define MCG_C2_EREFS_MASK 118,4173
#define MCG_C2_SET_VALUE 119,4205
#define MCG_C5_PRDIV 120,4286
#define MCG_C6_VDIV 121,4319
#define MCG_S_CLKST_SHIFT 122,4352
#define MCG_S_PLLST_MASK 123,4382
#define MCG_S_LOCK_MASK 124,4415
#define MCG_S_OSCINIT_MASK 125,4448
#define MCG_S_IREFST_MASK 126,4480
#define MCG_S_CLKST_MASK 127,4513
#define SIM_BASE 131,4579
#define SIM_SOPT1 132,4613
#define SIM_SOPT2 136,4748
#define SIM_SOPT4 137,4782
#define SIM_SOPT5 138,4816
#define SIM_SOPT6 139,4850
#define SIM_SOPT7 140,4884
#define SIM_SDID 141,4918
#define SIM_SCGC1 142,4952
#define SIM_SCGC2 143,4986
#define SIM_SCGC3 144,5020
#define SIM_SCGC4 145,5054
#define SIM_SCGC5 146,5088
#define SIM_SCGC6 147,5122
#define SIM_SCGC7 148,5156
#define SIM_CLKDIV1 149,5190
#define SIM_CLKDIV2 150,5224
#define SIM_FCFG1 151,5258
#define SIM_FCFG2 152,5292
#define SIM_UIDH 153,5326
#define SIM_UIDMH 154,5360
#define SIM_UIDML 155,5394
#define SIM_UIDL 156,5428
#define SIM_SCGC4_LLWU_MASK 158,5463
#define SIM_SCGC4_UART3_MASK 159,5503
#define SIM_SCGC1_UART4_MASK 160,5539
#define SIM_CLKDIV1_VALUE 161,5574
#define LLWU_BASE 165,5647
#define LLWU_PE1 167,5689
#define LLWU_PE2 168,5724
#define LLWU_PE3 169,5759
#define LLWU_PE4 170,5794
#define LLWU_ME 171,5829
#define LLWU_F1 172,5864
#define LLWU_F2 173,5899
#define LLWU_F3 174,5934
#define LLWU_CS 175,5969
#define LLWU_CS_ACKISO_MASK 177,6005
#define PORTA_BASE 182,6057
#define PORTB_BASE 183,6118
#define PORTC_BASE 184,6179
#define PORTD_BASE 185,6240
#define PORTE_BASE 186,6301
#define PORT_PCR0 188,6363
#define PORT_PCR1 189,6397
#define PORT_PCR2 190,6431
#define PORT_PCR3 191,6465
#define PORT_PCR4 192,6499
#define PORT_PCR5 193,6533
#define PORT_PCR6 194,6567
#define PORT_PCR7 195,6601
#define PORT_PCR8 196,6635
#define PORT_PCR9 197,6669
#define PORT_PCR10 198,6703
#define PORT_PCR11 199,6737
#define PORT_PCR12 200,6771
#define PORT_PCR13 201,6805
#define PORT_PCR14 202,6839
#define PORT_PCR15 203,6873
#define PORT_PCR16 204,6907
#define PORT_PCR17 205,6941
#define PORT_PCR18 206,6975
#define PORT_PCR19 207,7009
#define PORT_PCR20 208,7043
#define PORT_PCR21 209,7077
#define PORT_PCR22 210,7111
#define PORT_PCR23 211,7145
#define PORT_PCR24 212,7179
#define PORT_PCR25 213,7213
#define PORT_PCR26 214,7247
#define PORT_PCR27 215,7281
#define PORT_PCR28 216,7315
#define PORT_PCR29 217,7349
#define PORT_PCR30 218,7383
#define PORT_PCR31 219,7417
#define PORT_GPCLR 220,7451
#define PORT_GPCHR 221,7485
#define PORT_ISFR 222,7519
#define PORT_DFER 223,7553
#define PORT_DFCR 224,7587
#define PORT_DFWR 225,7621
#define PORT_PCR_MUX_MASK 227,7656
#define PORT_PCR_MUX_SHIFT 228,7691
#define GPIOA_BASE 233,7738
#define GPIOB_BASE 234,7778
#define GPIOC_BASE 235,7818
#define GPIOD_BASE 236,7858
#define GPIOE_BASE 237,7898
#define GPIO_PDOR 239,7939
#define GPIO_PSOR 240,7973
#define GPIO_PCOR 241,8007
#define GPIO_PTOR 242,8041
#define GPIO_PDIR 243,8075
#define GPIO_PDDR 244,8109
#define  INT_DMA0 250,8192
#define  INT_DMA1 251,8275
#define  INT_DMA2 252,8358
#define  INT_DMA3 253,8441
#define  INT_DMA4 254,8524
#define  INT_DMA5 255,8607
#define  INT_DMA6 256,8690
#define  INT_DMA7 257,8773
#define  INT_DMA8 258,8856
#define  INT_DMA9 259,8939
#define  INT_DMA10 260,9022
#define  INT_DMA11 261,9106
#define  INT_DMA12 262,9190
#define  INT_DMA13 263,9274
#define  INT_DMA14 264,9358
#define  INT_DMA15 265,9442
#define  INT_DMA_Error 266,9526
#define  INT_MCM 267,9597
#define  INT_FTFL 268,9665
#define  INT_Read_Collision 269,9731
#define  INT_LVD_LVW 270,9807
#define  INT_LLW 271,9898
#define  INT_Watchdog 272,9968
#define  INT_RNG 273,10034
#define  INT_I2C0 274,10100
#define  INT_I2C1 275,10166
#define  INT_SPI0 276,10232
#define  INT_SPI1 277,10298
#define  INT_SPI2 278,10364
#define  INT_CAN0_ORed_Message_buffer 279,10430
#define  INT_CAN0_Bus_Off 280,10517
#define  INT_CAN0_Error 281,10591
#define  INT_CAN0_Tx_Warning 282,10663
#define  INT_CAN0_Rx_Warning 283,10740
#define  INT_CAN0_Wake_Up 284,10817
#define  INT_CAN1_ORed_Message_buffer 286,10923
#define  INT_CAN1_Bus_Off 287,11010
#define  INT_CAN1_Error 288,11084
#define  INT_CAN1_Tx_Warning 289,11156
#define  INT_CAN1_Rx_Warning 290,11233
#define  INT_CAN1_Wake_Up 291,11310
#define  INT_UART0_RX_TX 293,11416
#define  INT_UART0_ERR 294,11500
#define  INT_UART1_RX_TX 295,11573
#define  INT_UART1_ERR 296,11657
#define  INT_UART2_RX_TX 297,11730
#define  INT_UART2_ERR 298,11814
#define  INT_UART3_RX_TX 299,11887
#define  INT_UART3_ERR 300,11971
#define  INT_UART4_RX_TX 301,12044
#define  INT_UART4_ERR 302,12128
#define  INT_UART5_RX_TX 303,12201
#define  INT_UART5_ERR 304,12285
#define  INT_ADC0 305,12358
#define  INT_ADC1 306,12424
#define  INT_CMP0 307,12490
#define  INT_CMP1 308,12556
#define  INT_CMP2 309,12622
#define  INT_FTM0 310,12688
#define  INT_FTM1 311,12783
#define  INT_FTM2 312,12878
#define  INT_CMT 313,12973
#define  INT_RTC 314,13038
#define  INT_PIT0 316,13132
#define  INT_PIT1 317,13213
#define  INT_PIT2 318,13294
#define  INT_PIT3 319,13375
#define  INT_PDB0 320,13456
#define  INT_USB0 321,13522
#define  INT_USBDCD 322,13588
#define  INT_ENET_1588_Timer 323,13656
#define  INT_ENET_Transmit 324,13746
#define  INT_ENET_Receive 325,13829
#define  INT_ENET_Error 326,13911
#define  INT_I2S0 327,14008
#define  INT_SDHC 328,14074
#define  INT_DAC0 329,14140
#define  INT_DAC1 330,14206
#define  INT_TSI0 331,14272
#define  INT_MCG 332,14338
#define  INT_LPTimer 333,14403
#define  INT_PORTA 335,14501
#define  INT_PORTB 336,14569
#define  INT_PORTC 337,14637
#define  INT_PORTD 338,14705
#define  INT_PORTE 339,14773
#define  INT_NUMBER 340,14841
#define SWI_SVC	342,14966
#define SWI_RETINT	343,15055
#define SWI_DEBUG	344,15148
#define NVIC_BASE 347,15289
#define NVIC_ICTR 348,15319
#define NVIC_ISER 349,15388
#define NVIC_ICER 350,15460
#define NVIC_ISPR 351,15535
#define NVIC_ICPR 352,15609
#define NVIC_IABR 353,15685
#define NVIC_IPR 354,15758
#define NVIC_ICSR 355,15829
#define NVIC_VTOR 356,15903
#define NVIC_AIRCR 357,15969
#define NVIC_SCR 358,16044
#define NVIC_CCR 359,16104
#define NVIC_SHPR 360,16176
#define NVIC_SHCRS 361,16251
#define NVIC_STIR 362,16326
#define NVIC_ICSR_NMIPENDSET 365,16433
#define NVIC_ICSR_PENDSVSET 366,16474
#define NVIC_ICSR_PENDSVCLR 367,16515
#define NVIC_ICSR_PENDSTSET 368,16556
#define NVIC_ICSR_PENDSTCLR 369,16597
#define NVIC_ICSR_ISRPREEMPT 370,16638
#define NVIC_ICSR_ISRPENDING 371,16679
#define UART0_BASE 377,16737
#define UART1_BASE 378,16777
#define UART2_BASE 379,16817
#define UART3_BASE 380,16857
#define UART4_BASE 381,16897
#define UART5_BASE 382,16937
#define UART_BDH 384,16978
#define UART_BDL 385,17012
#define UART_C1 386,17046
#define UART_C2 387,17080
#define UART_S1 388,17114
#define UART_S2 389,17148
#define UART_C3 390,17182
#define UART_D 391,17216
#define UART_MA1 392,17250
#define UART_MA2 393,17284
#define UART_C4 394,17318
#define UART_C5 395,17352
#define UART_ED 396,17386
#define UART_MODEM 397,17420
#define UART_IR 398,17454
#define UART_PFIFO 400,17508
#define UART_CFIFO 401,17542
#define UART_SFIFO 402,17576
#define UART_TWFIFO 403,17610
#define UART_TCFIFO 404,17644
#define UART_RWFIFO 405,17678
#define UART_RCFIFO 406,17712
#define UART_C7816 408,17766
#define UART_IE7816 409,17800
#define UART_IS7816 410,17834
#define UART_WP7816T0 411,17868
#define UART_WP7816T1 412,17902
#define UART_WN7816 413,17936
#define UART_WF7816 414,17970
#define UART_ET7816 415,18004
#define UART_TL7816 416,18038
#define UART_C2_TE_MASK 418,18073
#define UART_C2_RE_MASK 419,18106
#define UART_C4_BRFA_MASK 420,18139
#define UART_C4_BRFA_SHIFT 421,18173
#define UART_S1_RDRF_MASK 422,18204
#define UART_S1_TDRE_MASK 423,18238
#define UART_S1_TC_MASK 424,18272
#define UART_BDH_SBR_SHIFT 425,18306
#define UART_BDH_SBR_MASK 426,18337
#define UART_BDL_SBR_MASK 427,18371
#define UART_BDH_SBR 428,18405
#define UART_C4_BRFA 429,18483
#define SYSTICK_BASE 433,18579
#define SYSTICK_CTRL 434,18614
#define SYSTICK_LOAD 435,18643
#define SYSTICK_VAL 436,18672
#define SYSTICK_CALIB 437,18701
#define SYSTICK_ENABLE 440,18760
#define SYSTICK_TICKINT 441,18833
#define SYSTICK_CLKSOURCE 442,18906
#define SYSTICK_COUNTFLAG 443,18979
#define SCB_BASE 448,19084
#define SCB_ACTLR 449,19120
#define SCB_CPUID 450,19190
#define SCB_CFSR 451,19253
#define SCB_HFSR 452,19332
#define SCB_DFSR 453,19402
#define SCB_MMFAR 454,19473
#define SCB_BFAR 455,19553
#define SCB_AFSR 456,19623
#define WDOG_BASE 461,19719
#define WDOG_STCTRLH 462,19758
#define WDOG_STCTRLL 463,19791
#define WDOG_TOVALH 464,19824
#define WDOG_TOVALL 465,19857
#define WDOG_WINH 466,19890
#define WDOG_WINL 467,19923
#define WDOG_REFRESH 468,19956
#define WDOG_UNLOCK 469,19989
#define WDOG_TMROUTH 470,20022
#define WDOG_TMROUTL 471,20055
#define WDOG_RSTCNT 472,20088
#define WDOG_PRESC 473,20121
#define WDOG_UNLOCK_VALUE 474,20154
#define WDOG_UNLOCK_CMLETE 475,20189
#define WDOG_DISABLE 476,20224

uTenux/include/tk/sysdepend/app_mk60/cpuattr.h,56
#define __TK_CPUATTR_H__34,1351
#define TA_GP	40,1444

uTenux/include/tk/sysdepend/app_mk60/cpudef.h,310
#define __TK_CPUDEF_H__34,1352
typedef struct t_regs 43,1476
	VW	r[r44,1500
	VP	lr;45,1550
} T_REGS;46,1587
typedef struct t_eit 51,1658
    VP	pc;52,1681
    UW	psr;53,1723
    UW	taskmode;54,1766
} T_EIT;55,1804
typedef struct t_cregs 60,1865
	VP	ssp;61,1890
	VP	usp;62,1927
} T_CREGS;63,1962

uTenux/include/tk/sysdepend/app_mk60/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1402
typedef struct td_calinf 43,1529
	VP	ssp;44,1556
	VP	r11;45,1591
} TD_CALINF;46,1634

uTenux/include/tk/sysdepend/app_mk60/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_mk60/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1363
#define DI(53,1813
#define EI(54,1860
#define isDI(55,1902
typedef UINT	INTVEC;62,2045
#define DINTNO(65,2136
Inline void out_w(104,2967
Inline void out_h(108,3030
Inline void out_b(112,3093
Inline UW in_w(117,3157
Inline UH in_h(121,3208
Inline UB in_b(125,3259

uTenux/include/tk/sysdepend/app_mpc56xx/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1351

uTenux/include/tk/sysdepend/app_mpc56xx/chip_mpc5634m_mlqb80/sysdef_depend.h,39
#define __TK_SYSDEF_DEPEND_H__34,1379

uTenux/include/tk/sysdepend/app_mpc56xx/cpuattr.h,56
#define __TK_CPUATTR_H__34,1350
#define TA_GP	40,1443

uTenux/include/tk/sysdepend/app_mpc56xx/cpudef.h,310
#define __TK_CPUDEF_H__34,1350
typedef struct t_regs 43,1474
	VW	r[r44,1498
	VP	lr;45,1548
} T_REGS;46,1585
typedef struct t_eit 51,1656
    VP	pc;52,1679
    UW	psr;53,1721
    UW	taskmode;54,1764
} T_EIT;55,1802
typedef struct t_cregs 60,1863
	VP	ssp;61,1888
	VP	usp;62,1937
} T_CREGS;63,1983

uTenux/include/tk/sysdepend/app_mpc56xx/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1400
typedef struct td_calinf 43,1527
	VP	ssp;44,1554
	VP	r11;45,1591
} TD_CALINF;46,1634

uTenux/include/tk/sysdepend/app_mpc56xx/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_mpc56xx/syslib_depend.h,282
#define __TK_SYSLIB_DEPEND_H__34,1362
#define PMK_D	40,1455
#define PMK_E	41,1517
#define DI(53,1928
#define EI(54,1975
#define isDI(55,2023
#define out_w(64,2214
#define out_h(65,2263
#define out_b(66,2312
#define in_w(68,2362
#define in_h(69,2397
#define in_b(70,2432

uTenux/include/tk/sysdepend/app_sim3/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1355

uTenux/include/tk/sysdepend/app_sim3/chip_sim3x16x/sysdef_depend.h,7962
#define __TK_SYSDEF_DEPEND_H__34,1373
#define PSR_N	39,1445
#define PSR_Z	40,1501
#define PSR_C	41,1538
#define PSR_V	42,1576
#define PSR_T	43,1617
#define PMK_D	48,1706
#define PMK_E	49,1755
#define FMK_D	54,1847
#define FMK_E	55,1894
#define CTL_MSP	60,1977
#define CTL_PSP	61,2021
#define CTL_SVC	62,2064
#define CTL_USR	63,2120
#define EI_STACK_TOP 68,2212
#define EI_RESET 69,2282
#define EI_NMI 70,2352
#define EI_HARDFAULT 71,2422
#define EI_MPUFAULT 72,2492
#define EI_BUSFAULT 73,2562
#define EI_USAGEFAULT 74,2632
#define EI_SVC 79,2982
#define EI_DEBUGMON 80,3052
#define EI_PENDSV 82,3192
#define EI_SYSTICK 83,3262
#define FLASHCTRL0_BASE 95,3539
#define FLASHCTRL0_CONFIG 96,3586
#define FLASHCTRL0_CONFIG_SET 97,3657
#define FLASHCTRL0_CONFIG_CLR 98,3698
#define FLASHCTRL0_WRADDR 100,3763
#define FLASHCTRL0_WRDATA 104,3907
#define FLASHCTRL0_KEY 108,4053
#define FLASHCTRL0_TCONTROL 112,4199
#define CLKCTRL0_BASE 120,4384
#define PLL0_BASE 121,4431
#define CLKCTRL0_CONTROL 123,4472
#define CLKCTRL0_AHBCLKG 127,4580
#define CLKCTRL0_AHBCLKG_SET 128,4616
#define CLKCTRL0_AHBCLKG_CLR	129,4652
#define CLKCTRL0_APBCLKG0	131,4711
#define CLKCTRL0_APBCLKG0_SET	132,4747
#define CLKCTRL0_APBCLKG0_CLR	133,4783
#define CLKCTRL0_APBCLKG1	135,4843
#define CLKCTRL0_APBCLKG1_SET	136,4876
#define CLKCTRL0_APBCLKG1_CLR	137,4912
#define CLKCTRL0_PM3CN 139,4972
#define PLL0_DIVIDER 143,5077
#define PLL0_CONTROL 147,5215
#define PLL0_CONTROL_SET 148,5269
#define PLL0_CONTROL_CLR 149,5303
#define PLL0_SSPR 151,5361
#define PLL0_CALCONFIG 155,5500
#define	PBCFG0_BASE 162,5668
#define	PBSTD0_BASE 163,5704
#define	PBSTD1_BASE 164,5762
#define	PBSTD2_BASE 165,5820
#define	PBSTD3_BASE 166,5878
#define	PBHD4_BASE 167,5936
#define	PBCFG0_CONTROL0	170,6016
#define	PBCFG0_CONTROL0_SET	171,6053
#define	PBCFG0_CONTROL0_CLR	172,6090
#define	PBCFG0_CONTROL1	174,6163
#define	PBCFG0_CONTROL1_SET	175,6200
#define	PBCFG0_CONTROL1_CLR	176,6237
#define	PBCFG0_XBAR0L	178,6310
#define	PBCFG0_XBAR0L_SET	179,6345
#define	PBCFG0_XBAR0L_CLR	180,6380
#define	PBCFG0_XBAR0H	182,6451
#define	PBCFG0_XBAR0H_SET	183,6486
#define	PBCFG0_XBAR0H_CLR	184,6521
#define	PBCFG0_XBAR1	186,6592
#define	PBCFG0_XBAR1_SET	187,6626
#define	PBCFG0_XBAR1_CLR	188,6660
#define	PBCFG0_PBKEY	190,6733
#define	PBSTD_PB	196,6919
#define	PBSTD_PB_SET	197,6953
#define	PBSTD_PB_CLR	198,6987
#define	PBSTD_PB_MSK	199,7021
#define	PBSTD_PBPIN	200,7055
#define	PBSTD_PBMDSEL	204,7161
#define	PBSTD_PBMDSEL_SET	205,7196
#define	PBSTD_PBMDSEL_CLR	206,7231
#define	PBSTD_PBSKIPEN	208,7289
#define	PBSTD_PBSKIPEN_SET	209,7325
#define	PBSTD_PBSKIPEN_CLR	210,7361
#define	PBSTD_PBOUTMD	212,7420
#define	PBSTD_PBOUTMD_SET	213,7455
#define	PBSTD_PBOUTMD_CLR	214,7490
#define	PBSTD_PBDRV	216,7548
#define	PBSTD_PBDRV_SET	217,7585
#define	PBSTD_PBDRV_CLR	218,7622
#define	PBSTD_PM	220,7682
#define	PBSTD_PM_SET	221,7716
#define	PBSTD_PM_CLR	222,7750
#define	PBSTD_PMEN	224,7807
#define	PBSTD_PMEN_SET	225,7843
#define	PBSTD_PMEN_CLR	226,7879
#define	PBSTD_PBLOCK	228,7938
#define	PBSTD_PBPGEN	232,8041
#define	PBSTD_PBPGPHASE	236,8144
#define	PBHD4_PB 242,8293
#define	PBHD4_PB_SET 243,8321
#define	PBHD4_PB_CLR	244,8350
#define	PBHD4_PB_MASK	245,8378
#define	PBHD4_PBPIN 246,8407
#define	PBHD4_PBMDSEL 250,8504
#define	PBHD4_PBMDSEL_SET 251,8534
#define	PBHD4_PBMDSEL_CLR	252,8567
#define	PBHD4_PBDEN 254,8622
#define	PBHD4_PBDEN_SET 255,8650
#define	PBHD4_PBDEN_CLR 256,8681
#define	PBHD4_PBDRV 258,8735
#define	PBHD4_PBDRV_SET 259,8763
#define	PBHD4_PBDRV_CLR 260,8794
#define	PBHD4_PBILIMIT	262,8848
#define	PBHD4_PBILIMIT_SET	263,8878
#define	PBHD4_PBILIMIT_CLR	264,8911
#define	PBHD4_PBFSEL	266,8967
#define	PBHD4_PBSS	270,9064
#define	PBHD4_PBSS_SET	271,9091
#define	PBHD4_PBSS_CLR	272,9121
#define	PBHD4_PBLOCK	274,9174
#define	PI_WDTIMER0 282,9319
#define	PI_PBEXT0	283,9373
#define	PI_PBEXT1	284,9433
#define	PI_RTC0ALRM 285,9493
#define	PI_DMACH0 286,9530
#define	PI_DMACH1 287,9578
#define	PI_DMACH2 288,9626
#define	PI_DMACH3	289,9674
#define	PI_DMACH4	290,9721
#define	PI_DMACH5 291,9767
#define	PI_DMACH6	292,9815
#define	PI_DMACH7	293,9863
#define	PI_DMACH8	294,9911
#define	PI_DMACH9	295,9959
#define	PI_DMACH10 296,10007
#define	PI_DMACH11	297,10058
#define	PI_DMACH12	298,10108
#define	PI_DMACH13	299,10158
#define	PI_DMACH14	300,10208
#define	PI_DMACH15	301,10258
#define	PI_TIMER0L	302,10308
#define	PI_TIMER0H	303,10358
#define	PI_TIMER1L	304,10409
#define	PI_TIMER1H	305,10459
#define	PI_EPCA0	306,10510
#define	PI_PCA0	307,10554
#define	PI_PCA1	308,10598
#define	PI_USART0	309,10642
#define	PI_USART1 310,10690
#define	PI_SPI0	311,10739
#define	PI_SPI1	312,10787
#define	PI_SPI2	313,10835
#define	PI_I2C0 314,10883
#define	PI_I2C1 315,10916
#define	PI_USB0 316,10949
#define	PI_SARADC0	317,10992
#define	PI_SARADC1	318,11041
#define	PI_CMP0	319,11090
#define	PI_CMP1	320,11138
#define	PI_CAPSENSE0	321,11186
#define	PI_I2S0RX	322,11236
#define	PI_I2S0TX 323,11286
#define	PI_AES0 324,11339
#define	PI_VDDLOW 325,11385
#define	PI_RTC0FAIL	326,11459
#define	PI_PMATCH0	327,11513
#define	PI_UART0	328,11559
#define	PI_UART1 329,11606
#define	PI_IDAC0 330,11654
#define	PI_IDAC1 331,11702
#define	PI_LPTIMER0	332,11750
#define	PI_PLL0	333,11795
#define	PI_VBUS 334,11850
#define	PI_VREGLOW	335,11912
#define PI_INT_NUMBER 336,11983
#define SWI_SVC	339,12094
#define SWI_RETINT	340,12179
#define SWI_DEBUG	341,12268
#define NVIC_BASE 344,12405
#define NVIC_ICTR 345,12435
#define NVIC_ISER 346,12504
#define NVIC_ICER 347,12576
#define NVIC_ISPR 348,12651
#define NVIC_ICPR 349,12725
#define NVIC_IABR 350,12801
#define NVIC_IPR 351,12874
#define NVIC_ICSR 352,12945
#define NVIC_VTOR 353,13019
#define NVIC_AIRCR 354,13085
#define NVIC_SCR 355,13160
#define NVIC_CCR 356,13220
#define NVIC_SHPR 357,13292
#define NVIC_SHCRS 358,13367
#define NVIC_STIR 359,13442
#define NVIC_ICSR_NMIPENDSET 362,13549
#define NVIC_ICSR_PENDSVSET 363,13590
#define NVIC_ICSR_PENDSVCLR 364,13631
#define NVIC_ICSR_PENDSTSET 365,13672
#define NVIC_ICSR_PENDSTCLR 366,13713
#define NVIC_ICSR_ISRPREEMPT 367,13754
#define NVIC_ICSR_ISRPENDING 368,13795
#define UART0_BASE 373,13852
#define UART1_BASE 374,13891
#define	UART_CONFIG 375,13930
#define	UART_CONFIG_SET 376,13960
#define	UART_CONFIG_CLR 377,13990
#define	UART_MODE 379,14042
#define	UART_MODE_SET 380,14074
#define	UART_MODE_CLR 381,14103
#define	UART_FLOWCN 383,14154
#define	UART_FLOWCN_SET 384,14181
#define	UART_FLOWCN_CLR 385,14212
#define	UART_CONTROL 387,14264
#define	UART_CONTROL_SET 388,14292
#define	UART_CONTROL_CLR 389,14324
#define	UART_IPDELAY 391,14377
#define	UART_BAUDRATE 395,14471
#define	UART_FIFOCN 399,14566
#define	UART_FIFOCN_SET 400,14593
#define	UART_FIFOCN_CLR	401,14624
#define	UART_DATA 403,14675
#define SYSTICK_BASE 411,14789
#define SYSTICK_CTRL 412,14824
#define SYSTICK_LOAD 413,14853
#define SYSTICK_VAL 414,14882
#define SYSTICK_CALIB 415,14911
#define SYSTICK_ENABLE 418,14970
#define SYSTICK_TICKINT 419,15043
#define SYSTICK_CLKSOURCE 420,15116
#define SYSTICK_COUNTFLAG 421,15189
#define SCB_BASE 426,15294
#define SCB_ACTLR 427,15330
#define SCB_CPUID 428,15361
#define SCB_CFSR 429,15392
#define SCB_BFSR 430,15423
#define SCB_UFSR 431,15454
#define SCB_HFSR 432,15485
#define SCB_MMAR 433,15516
#define WDTIMER_BASE 438,15568
#define WDTIMER0_CONTROL	439,15615
#define WDTIMER0_STATUS	440,15680
#define WDTIMER0_THRESHOLD	441,15748
#define WDTIMER0_WDTKEY	442,15815
#define RSTSRC0_BASE 447,15907
#define RSTSRC0_RESETEN 448,15954
#define RSTSRC0_RESETEN_SET	449,15989
#define RSTSRC0_RESETEN_CLR	450,16030
#define RSTSRC0_RESETFLAG	452,16095
#define RSTSRC0_CONFIG 456,16203
#define RSTSRC0_CONFIG_SET	457,16239
#define RSTSRC0_CONFIG_CLR	458,16276

uTenux/include/tk/sysdepend/app_sim3/cpuattr.h,56
#define __TK_CPUATTR_H__34,1348
#define TA_GP	40,1441

uTenux/include/tk/sysdepend/app_sim3/cpudef.h,310
#define __TK_CPUDEF_H__34,1356
typedef struct t_regs 43,1480
	VW	r[r44,1504
	VP	lr;45,1554
} T_REGS;46,1591
typedef struct t_eit 51,1662
    VP	pc;52,1685
    UW	psr;53,1727
    UW	taskmode;54,1770
} T_EIT;55,1808
typedef struct t_cregs 60,1869
	VP	ssp;61,1894
	VP	usp;62,1931
} T_CREGS;63,1977

uTenux/include/tk/sysdepend/app_sim3/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1406
typedef struct td_calinf 43,1533
	VP	ssp;44,1560
	VP	r11;45,1597
} TD_CALINF;46,1640

uTenux/include/tk/sysdepend/app_sim3/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_sim3/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1367
#define DI(53,1817
#define EI(54,1864
#define isDI(55,1906
typedef UINT	INTVEC;62,2049
#define DINTNO(65,2140
Inline void out_w(104,2971
Inline void out_h(108,3034
Inline void out_b(112,3097
Inline UW in_w(117,3161
Inline UH in_h(121,3212
Inline UB in_b(125,3263

uTenux/include/tk/sysdepend/app_stm32f1/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1345

uTenux/include/tk/sysdepend/app_stm32f1/chip_stm32f103ve/sysdef_depend.h,12842
#define __TK_SYSDEF_DEPEND_H__34,1377
#define PSR_N	39,1449
#define PSR_Z	40,1505
#define PSR_C	41,1542
#define PSR_V	42,1580
#define PSR_T	43,1621
#define PMK_D	48,1710
#define PMK_E	49,1759
#define FMK_D	54,1851
#define FMK_E	55,1898
#define CTL_MSP	60,1981
#define CTL_PSP	61,2025
#define CTL_SVC	62,2068
#define CTL_USR	63,2124
#define EI_STACK_TOP 68,2216
#define EI_RESET 69,2286
#define EI_NMI 70,2356
#define EI_HARDFAULT 71,2426
#define EI_MPUFAULT 72,2496
#define EI_BUSFAULT 73,2566
#define EI_USAGEFAULT 74,2636
#define EI_SVC 79,2986
#define EI_DEBUGMON 80,3056
#define EI_PENDSV 82,3196
#define EI_SYSTICK 83,3266
#define FLASH_BASE 89,3381
#define FLASH_ACR 90,3428
#define FLASH_KEYR 91,3505
#define FLASH_OPTKEYR 92,3571
#define FLASH_SR 93,3644
#define FLASH_CR 94,3712
#define FLASH_AR 95,3782
#define FLASH_OBR 96,3852
#define FLASH_WRPR 97,3926
#define FLASH_ACR_PRFTBS_SHIFT 100,4040
#define FLASH_ACR_PRFTBE_SHIFT 101,4081
#define FLASH_ACR_LATENCY_MASK 102,4122
#define FLASH_ACR_LATENCY_0 103,4169
#define FLASH_ACR_LATENCY_1 104,4216
#define FLASH_ACR_LATENCY_2 105,4263
#define RCC_BASE 110,4345
#define RCC_CR 111,4392
#define RCC_CFGR 112,4462
#define RCC_CIR 113,4538
#define RCC_APB2RSTR 114,4610
#define RCC_APB1RSTR 115,4688
#define RCC_AHBENR 116,4766
#define RCC_APB2ENR 117,4850
#define RCC_APB1ENR 118,4935
#define RCC_BDCR 119,5020
#define RCC_CSR 120,5098
#define RCC_CR_PLL3RDY_MASK 123,5207
#define RCC_CR_PLL3RDY_SET 124,5254
#define RCC_CR_PLL3ON_MASK 125,5301
#define RCC_CR_PLL3ON_SET 126,5348
#define RCC_CR_PLL2RDY_MASK 127,5395
#define RCC_CR_PLL2RDY_SET 128,5442
#define RCC_CR_PLL2ON_MASK 129,5489
#define RCC_CR_PLL2ON_SET 130,5536
#define RCC_CR_PLLRDY_MASK 131,5583
#define RCC_CR_PLLRDY_SET 132,5630
#define RCC_CR_PLLON_MASK 133,5677
#define RCC_CR_PLLON_SET 134,5724
#define RCC_CR_HSEBYP_MASK 135,5771
#define RCC_CR_HSEBYP_SET 136,5818
#define RCC_CR_HSERDY_MASK 137,5865
#define RCC_CR_HSERDY_SET 138,5912
#define RCC_CR_HSEON_MASK 139,5959
#define RCC_CR_HSEON_SET 140,6006
#define RCC_CR_HSIRDY_MASK 141,6053
#define RCC_CR_HSIRDY_SET 142,6100
#define RCC_CR_HSION_MASK 143,6147
#define RCC_CR_HSION_SET 144,6194
#define RCC_CFGR_MCO_MASK 147,6279
#define RCC_CFGR_MCO_NULL 148,6326
#define RCC_CFGR_MCO_SYSCLK 149,6373
#define RCC_CFGR_MCO_RC8M 150,6420
#define RCC_CFGR_MCO_HSE 151,6467
#define RCC_CFGR_MCO_PLL_2 152,6514
#define RCC_CFGR_MCO_PLL2 153,6561
#define RCC_CFGR_MCO_PLL3_2 154,6608
#define RCC_CFGR_MCO_XT1 155,6655
#define RCC_CFGR_MCO_PLL3 156,6702
#define RCC_CFGR_OTGFSPRE_MASK 157,6749
#define RCC_CFGR_OTGFSPRE_DIV_2 158,6796
#define RCC_CFGR_OTGFSPRE_DIV_3 159,6843
#define RCC_CFGR_PLL_MASK 160,6890
#define RCC_CFGR_PLLMULL_MASK 161,6937
#define RCC_CFGR_PLLMULL_4 162,6984
#define RCC_CFGR_PLLMULL_5 163,7031
#define RCC_CFGR_PLLMULL_6 164,7078
#define RCC_CFGR_PLLMULL_7 165,7125
#define RCC_CFGR_PLLMULL_8 166,7172
#define RCC_CFGR_PLLMULL_9 167,7219
#define RCC_CFGR_PLLXTPRE_MASK 168,7266
#define RCC_CFGR_PLLXTPRE_DIV_1 169,7313
#define RCC_CFGR_PLLXTPRE_DIV_2 170,7360
#define RCC_CFGR_PLLSRC_MASK 171,7407
#define RCC_CFGR_PLLSRC_HSI_2 172,7454
#define RCC_CFGR_PLLSRC_PREDIV 173,7501
#define RCC_CFGR_ADCPRE_MASK 174,7548
#define RCC_CFGR_ADCPRE_DIV_1 175,7595
#define RCC_CFGR_ADCPRE_DIV_2 176,7642
#define RCC_CFGR_ADCPRE_DIV_4 177,7689
#define RCC_CFGR_ADCPRE_DIV_8 178,7736
#define RCC_CFGR_PPRE2_MASK 179,7783
#define RCC_CFGR_PPRE2_DIV_1 180,7830
#define RCC_CFGR_PPRE2_DIV_2 181,7877
#define RCC_CFGR_PPRE2_DIV_4 182,7924
#define RCC_CFGR_PPRE2_DIV_8 183,7971
#define RCC_CFGR_PPRE2_DIV_16 184,8018
#define RCC_CFGR_PPRE1_MASK 185,8065
#define RCC_CFGR_PPRE1_DIV_1 186,8112
#define RCC_CFGR_PPRE1_DIV_2 187,8159
#define RCC_CFGR_PPRE1_DIV_4 188,8206
#define RCC_CFGR_PPRE1_DIV_5 189,8253
#define RCC_CFGR_PPRE1_DIV_16 190,8300
#define RCC_CFGR_HPRE_MASK 191,8347
#define RCC_CFGR_HPRE_DIV_1 192,8394
#define RCC_CFGR_HPRE_DIV_2 193,8441
#define RCC_CFGR_HPRE_DIV_4 194,8488
#define RCC_CFGR_HPRE_DIV_8 195,8535
#define RCC_CFGR_HPRE_DIV_16 196,8582
#define RCC_CFGR_HPRE_DIV_64 197,8629
#define RCC_CFGR_HPRE_DIV_128 198,8676
#define RCC_CFGR_HPRE_DIV_256 199,8723
#define RCC_CFGR_HPRE_DIV_512 200,8770
#define RCC_CFGR_SWS_MASK 201,8817
#define RCC_CFGR_SWS_HSI 202,8864
#define RCC_CFGR_SWS_HSE 203,8911
#define RCC_CFGR_SWS_PLL 204,8958
#define RCC_CFGR_SW_MASK 205,9005
#define RCC_CFGR_SW_HSI 206,9052
#define RCC_CFGR_SW_HSE 207,9099
#define RCC_CFGR_SW_PLL 208,9146
#define RCC_AHBENR_ETHMACRXEN_SHIFT 212,9232
#define RCC_AHBENR_ETHMACTXEN_SHIFT 213,9273
#define RCC_AHBENR_ETHMACEN_SHIFT 214,9314
#define RCC_AHBENR_OTGFSEN_SHIFT 215,9355
#define RCC_AHBENR_CRCEN_SHIFT 216,9396
#define RCC_AHBENR_FLITFEN_SHIFT 217,9437
#define RCC_AHBENR_SRAMEN_SHIFT 218,9478
#define RCC_AHBENR_DMA2EN_SHIFT 219,9519
#define RCC_AHBENR_DMA1EN_SHIFT 220,9560
#define RCC_APB2ENR_USART1EN_SHIFT 223,9639
#define RCC_APB2ENR_SPI1EN_SHIFT 224,9680
#define RCC_APB2ENR_TIM1EN_SHIFT 225,9721
#define RCC_APB2ENR_ADC2EN_SHIFT 226,9762
#define RCC_APB2ENR_ADC1EN_SHIFT 227,9803
#define RCC_APB2ENR_IOPGEN_SHIFT 228,9844
#define RCC_APB2ENR_IOPFEN_SHIFT 229,9885
#define RCC_APB2ENR_IOPEEN_SHIFT 230,9926
#define RCC_APB2ENR_IOPDEN_SHIFT 231,9967
#define RCC_APB2ENR_IOPCEN_SHIFT 232,10008
#define RCC_APB2ENR_IOPBEN_SHIFT 233,10049
#define RCC_APB2ENR_IOPAEN_SHIFT 234,10090
#define RCC_APB2ENR_AFIOEN_SHIFT 235,10131
#define RCC_APB1ENR_DACEN_SHIFT 239,10211
#define RCC_APB1ENR_PWREN_SHIFT 240,10252
#define RCC_APB1ENR_BKPEN_SHIFT 241,10293
#define RCC_APB1ENR_CAN2EN_SHIFT 242,10334
#define RCC_APB1ENR_CAN1EN_SHIFT 243,10375
#define RCC_APB1ENR_I2C2EN_SHIFT 244,10416
#define RCC_APB1ENR_I2C1EN_SHIFT 245,10457
#define RCC_APB1ENR_UART5EN_SHIFT 246,10498
#define RCC_APB1ENR_UART4EN_SHIFT 247,10539
#define RCC_APB1ENR_UART3EN_SHIFT 248,10580
#define RCC_APB1ENR_UART2EN_SHIFT 249,10621
#define RCC_APB1ENR_SPI3EN_SHIFT 250,10662
#define RCC_APB1ENR_SPI2EN_SHIFT 251,10703
#define RCC_APB1ENR_SPI3EN_SHIFT 252,10744
#define RCC_APB1ENR_WWDGEN_SHIFT 253,10785
#define RCC_APB1ENR_TIM7EN_SHIFT 254,10826
#define RCC_APB1ENR_TIM6EN_SHIFT 255,10867
#define RCC_APB1ENR_TIM5EN_SHIFT 256,10908
#define RCC_APB1ENR_TIM4EN_SHIFT 257,10949
#define RCC_APB1ENR_TIM3EN_SHIFT 258,10990
#define RCC_APB1ENR_TIM2EN_SHIFT 259,11031
#define GPIOA_BASE 264,11103
#define GPIOB_BASE 265,11171
#define GPIOC_BASE 266,11230
#define GPIOD_BASE 267,11298
#define GPIOE_BASE 268,11366
#define GPIO_CRL 269,11434
#define GPIO_CRH 270,11513
#define GPIO_IDR 271,11593
#define GPIO_ODR 272,11665
#define GPIO_BSRR 273,11738
#define GPIO_BRR 274,11813
#define GPIO_LCKR 275,11884
#define GPIO_CR_CNF_MASK 278,12002
#define GPIO_CR_CNF_IN_ANALOG 279,12043
#define GPIO_CR_CNF_IN_FLOATING 280,12084
#define GPIO_CR_CNF_IN_PULLUPDOWN 281,12125
#define GPIO_CR_CNF_OUT_GP_PP 282,12166
#define GPIO_CR_CNF_OUT_GP_OD 283,12207
#define GPIO_CR_CNF_OUT_AF_PP 284,12248
#define GPIO_CR_CNF_OUT_AF_OD 285,12289
#define GPIO_CR_MODE_MASK 286,12330
#define GPIO_CR_MODE_IN 287,12371
#define GPIO_CR_MODE_OUT_10M 288,12412
#define GPIO_CR_MODE_OUT_2M 289,12453
#define GPIO_CR_MODE_OUT_50M 290,12494
#define GPIO_CRL_SHIFT(293,12574
#define GPIO_CRH_SHIFT(296,12660
#define PI_WWDG 303,12800
#define PI_PVD 304,12873
#define PI_TAMPER 305,12963
#define PI_RTC 306,13028
#define PI_FLASH 307,13097
#define PI_RCC 308,13168
#define PI_EXTI0 309,13237
#define PI_EXTI1 310,13306
#define PI_EXTI2 311,13375
#define PI_EXTI3 312,13444
#define PI_EXTI4 313,13513
#define PI_DMA11 314,13582
#define PI_DMA12 315,13661
#define PI_DMA13 316,13740
#define PI_DMA14 317,13819
#define PI_DMA15 318,13898
#define PI_DMA16 319,13977
#define PI_DMA17 320,14056
#define PI_ADC1_2 321,14135
#define PI_USB_HP_CAN_TX 322,14214
#define PI_USB_LP_CAN_RX0 323,14301
#define PI_CAN1_RX1 324,14388
#define PI_CAN1_SCE 325,14454
#define PI_EXTI9_5 326,14520
#define PI_TIM1_BRK 327,14594
#define PI_TIM1_UP 328,14663
#define PI_TIM1_TRG_COM 329,14733
#define PI_TIM1_CC 330,14821
#define PI_TIM2 331,14900
#define PI_TIM3 332,14970
#define PI_TIM4 333,15040
#define PI_I2C1_EV 334,15110
#define PI_I2C1_ER 335,15179
#define PI_I2C2_EV 336,15248
#define PI_I2C2_ER 337,15317
#define PI_SPI1 338,15386
#define PI_SPI2 339,15456
#define PI_USART1 340,15526
#define PI_USART2 341,15598
#define PI_USART3 342,15670
#define PI_EXTI15_10 343,15742
#define PI_RTCAlarm 344,15818
#define PI_USB_WKUP 345,15904
#define PI_TIM8_BRK 346,16004
#define PI_TIM8_UP 347,16073
#define PI_TIM8_TRG_COM 348,16143
#define PI_TIM8_CC 349,16231
#define PI_ADC3 350,16310
#define PI_FSMC 351,16380
#define PI_SDIO 352,16450
#define PI_TIM5 353,16520
#define PI_SPI3 354,16590
#define PI_UART4 355,16660
#define PI_UART5 356,16731
#define PI_TIM6 357,16802
#define PI_TIM7 358,16872
#define PI_DMA21 359,16942
#define PI_DMA22 360,17021
#define PI_DMA23 361,17100
#define PI_DMA24_5 362,17179
#define PI_INT_NUMBER 363,17277
#define SWI_SVC	366,17400
#define SWI_RETINT	367,17484
#define SWI_DEBUG	368,17572
#define NVIC_BASE 372,17709
#define NVIC_ISER 373,17739
#define NVIC_ICER 374,17811
#define NVIC_ISPR 375,17886
#define NVIC_ICPR 376,17960
#define NVIC_IABR 377,18036
#define NVIC_IPR 378,18109
#define NVIC_ICSR 379,18180
#define NVIC_VTOR 380,18254
#define NVIC_AIRCR 381,18320
#define NVIC_SCR 382,18395
#define NVIC_CCR 383,18455
#define NVIC_SHPR 384,18527
#define NVIC_SHCRS 385,18602
#define NVIC_STIR 386,18677
#define NVIC_ICSR_NMIPENDSET 389,18784
#define NVIC_ICSR_PENDSVSET 390,18825
#define NVIC_ICSR_PENDSVCLR 391,18866
#define NVIC_ICSR_PENDSTSET 392,18907
#define NVIC_ICSR_PENDSTCLR 393,18948
#define NVIC_ICSR_ISRPREEMPT 394,18989
#define NVIC_ICSR_ISRPENDING 395,19030
#define USART1_BASE 400,19088
#define USART_SR 401,19135
#define USART_DR 402,19198
#define USART_BRR 403,19259
#define USART_CR1 404,19325
#define USART_CR2 405,19391
#define USART_CR3 406,19457
#define USART_GTPR 407,19523
#define USART_SR_CTS_SHIFT 410,19642
#define USART_SR_LBD_SHIFT 411,19683
#define USART_SR_TXE_SHIFT 412,19724
#define USART_SR_TC_SHIFT 413,19765
#define USART_SR_RXNE_SHIFT 414,19806
#define USART_SR_IDLE_SHIFT 415,19847
#define USART_SR_ORE_SHIFT 416,19888
#define USART_SR_NE_SHIFT 417,19929
#define USART_SR_FE_SHIFT 418,19970
#define USART_SR_PE_SHIFT 419,20011
#define USART_DR_MASK 422,20090
#define USART_BRR_MANTISSA_SHIFT 425,20175
#define USART_CR1_UE_SHIFT 428,20254
#define USART_CR1_M_SHIFT 429,20295
#define USART_CR1_WAKE_SHIFT 430,20336
#define USART_CR1_PCE_SHIFT 431,20377
#define USART_CR1_PS_SHIFT 432,20418
#define USART_CR1_PEIE_SHIFT 433,20459
#define USART_CR1_TXEIE_SHIFT 434,20500
#define USART_CR1_TCEIE_SHIFT 435,20541
#define USART_CR1_RXNEIE_SHIFT 436,20582
#define USART_CR1_IDLEIE_SHIFT 437,20623
#define USART_CR1_TE_SHIFT 438,20664
#define USART_CR1_RE_SHIFT 439,20705
#define USART_CR1_RWU_SHIFT 440,20746
#define USART_CR1_SBK_SHIFT 441,20787
#define USART_CR2_LINEN_SHIFT 445,20867
#define USART_CR2_STOP_SHIFT 446,20908
#define USART_CR2_CLKEN_SHIFT 447,20949
#define USART_CR2_CPOL_SHIFT 448,20990
#define USART_CR2_CPHA_SHIFT 449,21031
#define USART_CR2_LBCL_SHIFT 450,21072
#define USART_CR2_LBDIE_SHIFT 451,21113
#define USART_CR2_LBDL_SHIFT 452,21154
#define USART_CR2_ADD_SHIFT 453,21195
#define USART_CR3_CTSIE_SHIFT 456,21274
#define USART_CR3_CTSE_SHIFT 457,21315
#define USART_CR3_RTSE_SHIFT 458,21356
#define USART_CR3_DMAT_SHIFT 459,21397
#define USART_CR3_DMAR_SHIFT 460,21438
#define USART_CR3_SCEN_SHIFT 461,21479
#define USART_CR3_NACK_SHIFT 462,21520
#define USART_CR3_HDSEL_SHIFT 463,21561
#define USART_CR3_IRLP_SHIFT 464,21602
#define USART_CR3_IREN_SHIFT 465,21643
#define USART_CR3_EIE_SHIFT 466,21684
#define SYSTICK_BASE 471,21744
#define SYSTICK_CTRL 472,21779
#define SYSTICK_LOAD 473,21808
#define SYSTICK_VAL 474,21837
#define SYSTICK_CALIB 475,21866
#define SYSTICK_ENABLE 478,21925
#define SYSTICK_TICKINT 479,21998
#define SYSTICK_CLKSOURCE 480,22071
#define SYSTICK_COUNTFLAG 481,22144
#define SCB_BASE 486,22249
#define SCB_ACTLR 487,22285
#define SCB_CPUID 488,22355
#define SCB_CFSR 489,22418
#define SCB_HFSR 490,22497
#define SCB_DFSR 491,22567
#define SCB_MMFAR 492,22638
#define SCB_BFAR 493,22718
#define SCB_AFSR 494,22788
#define IWDT_BASE 499,22896
#define IWDG_KR 500,22943
#define IWDG_PR 501,23003
#define IWDG_RL 502,23069
#define IWDG_SR 503,23132
#define WWDT_BASE 508,23222
#define WWDG_CR 509,23269
#define WWDG_CFR 510,23333
#define WWDG_SR 511,23403

uTenux/include/tk/sysdepend/app_stm32f1/chip_stm32f103ze/sysdef_depend.h,12932
#define __TK_SYSDEF_DEPEND_H__34,1368
#define PSR_N	39,1440
#define PSR_Z	40,1496
#define PSR_C	41,1533
#define PSR_V	42,1571
#define PSR_T	43,1612
#define PMK_D	48,1701
#define PMK_E	49,1750
#define FMK_D	54,1842
#define FMK_E	55,1889
#define CTL_MSP	60,1972
#define CTL_PSP	61,2016
#define CTL_SVC	62,2059
#define CTL_USR	63,2115
#define EI_STACK_TOP 68,2207
#define EI_RESET 69,2277
#define EI_NMI 70,2347
#define EI_HARDFAULT 71,2417
#define EI_MPUFAULT 72,2487
#define EI_BUSFAULT 73,2557
#define EI_USAGEFAULT 74,2627
#define EI_SVC 79,2977
#define EI_DEBUGMON 80,3047
#define EI_PENDSV 82,3187
#define EI_SYSTICK 83,3257
#define FLASH_BASE 90,3451
#define FLASH_ACR 91,3498
#define FLASH_KEYR 92,3575
#define FLASH_OPTKEYR 93,3641
#define FLASH_SR 94,3714
#define FLASH_CR 95,3782
#define FLASH_AR 96,3852
#define FLASH_OBR 97,3922
#define FLASH_WRPR 98,3996
#define FLASH_ACR_PRFTBS_SHIFT 101,4110
#define FLASH_ACR_PRFTBE_SHIFT 102,4151
#define FLASH_ACR_LATENCY_MASK 103,4192
#define FLASH_ACR_LATENCY_0 104,4239
#define FLASH_ACR_LATENCY_1 105,4286
#define FLASH_ACR_LATENCY_2 106,4333
#define RCC_BASE 111,4415
#define RCC_CR 112,4462
#define RCC_CFGR 113,4532
#define RCC_CIR 114,4608
#define RCC_APB2RSTR 115,4680
#define RCC_APB1RSTR 116,4758
#define RCC_AHBENR 117,4836
#define RCC_APB2ENR 118,4920
#define RCC_APB1ENR 119,5005
#define RCC_BDCR 120,5090
#define RCC_CSR 121,5168
#define RCC_CR_PLL3RDY_MASK 124,5277
#define RCC_CR_PLL3RDY_SET 125,5324
#define RCC_CR_PLL3ON_MASK 126,5371
#define RCC_CR_PLL3ON_SET 127,5418
#define RCC_CR_PLL2RDY_MASK 128,5465
#define RCC_CR_PLL2RDY_SET 129,5512
#define RCC_CR_PLL2ON_MASK 130,5559
#define RCC_CR_PLL2ON_SET 131,5606
#define RCC_CR_PLLRDY_MASK 132,5653
#define RCC_CR_PLLRDY_SET 133,5700
#define RCC_CR_PLLON_MASK 134,5747
#define RCC_CR_PLLON_SET 135,5794
#define RCC_CR_HSEBYP_MASK 136,5841
#define RCC_CR_HSEBYP_SET 137,5888
#define RCC_CR_HSERDY_MASK 138,5935
#define RCC_CR_HSERDY_SET 139,5982
#define RCC_CR_HSEON_MASK 140,6029
#define RCC_CR_HSEON_SET 141,6076
#define RCC_CR_HSIRDY_MASK 142,6123
#define RCC_CR_HSIRDY_SET 143,6170
#define RCC_CR_HSION_MASK 144,6217
#define RCC_CR_HSION_SET 145,6264
#define RCC_CFGR_MCO_MASK 148,6349
#define RCC_CFGR_MCO_NULL 149,6396
#define RCC_CFGR_MCO_SYSCLK 150,6443
#define RCC_CFGR_MCO_RC8M 151,6490
#define RCC_CFGR_MCO_HSE 152,6537
#define RCC_CFGR_MCO_PLL_2 153,6584
#define RCC_CFGR_MCO_PLL2 154,6631
#define RCC_CFGR_MCO_PLL3_2 155,6678
#define RCC_CFGR_MCO_XT1 156,6725
#define RCC_CFGR_MCO_PLL3 157,6772
#define RCC_CFGR_OTGFSPRE_MASK 158,6819
#define RCC_CFGR_OTGFSPRE_DIV_2 159,6866
#define RCC_CFGR_OTGFSPRE_DIV_3 160,6913
#define RCC_CFGR_PLL_MASK 161,6960
#define RCC_CFGR_PLLMULL_MASK 162,7007
#define RCC_CFGR_PLLMULL_4 163,7054
#define RCC_CFGR_PLLMULL_5 164,7101
#define RCC_CFGR_PLLMULL_6 165,7148
#define RCC_CFGR_PLLMULL_7 166,7195
#define RCC_CFGR_PLLMULL_8 167,7242
#define RCC_CFGR_PLLMULL_9 168,7289
#define RCC_CFGR_PLLXTPRE_MASK 169,7336
#define RCC_CFGR_PLLXTPRE_DIV_1 170,7383
#define RCC_CFGR_PLLXTPRE_DIV_2 171,7430
#define RCC_CFGR_PLLSRC_MASK 172,7477
#define RCC_CFGR_PLLSRC_HSI_2 173,7524
#define RCC_CFGR_PLLSRC_PREDIV 174,7571
#define RCC_CFGR_ADCPRE_MASK 175,7618
#define RCC_CFGR_ADCPRE_DIV_1 176,7665
#define RCC_CFGR_ADCPRE_DIV_2 177,7712
#define RCC_CFGR_ADCPRE_DIV_4 178,7759
#define RCC_CFGR_ADCPRE_DIV_8 179,7806
#define RCC_CFGR_PPRE2_MASK 180,7853
#define RCC_CFGR_PPRE2_DIV_1 181,7900
#define RCC_CFGR_PPRE2_DIV_2 182,7947
#define RCC_CFGR_PPRE2_DIV_4 183,7994
#define RCC_CFGR_PPRE2_DIV_8 184,8041
#define RCC_CFGR_PPRE2_DIV_16 185,8088
#define RCC_CFGR_PPRE1_MASK 186,8135
#define RCC_CFGR_PPRE1_DIV_1 187,8182
#define RCC_CFGR_PPRE1_DIV_2 188,8229
#define RCC_CFGR_PPRE1_DIV_4 189,8276
#define RCC_CFGR_PPRE1_DIV_5 190,8323
#define RCC_CFGR_PPRE1_DIV_16 191,8370
#define RCC_CFGR_HPRE_MASK 192,8417
#define RCC_CFGR_HPRE_DIV_1 193,8464
#define RCC_CFGR_HPRE_DIV_2 194,8511
#define RCC_CFGR_HPRE_DIV_4 195,8558
#define RCC_CFGR_HPRE_DIV_8 196,8605
#define RCC_CFGR_HPRE_DIV_16 197,8652
#define RCC_CFGR_HPRE_DIV_64 198,8699
#define RCC_CFGR_HPRE_DIV_128 199,8746
#define RCC_CFGR_HPRE_DIV_256 200,8793
#define RCC_CFGR_HPRE_DIV_512 201,8840
#define RCC_CFGR_SWS_MASK 202,8887
#define RCC_CFGR_SWS_HSI 203,8934
#define RCC_CFGR_SWS_HSE 204,8981
#define RCC_CFGR_SWS_PLL 205,9028
#define RCC_CFGR_SW_MASK 206,9075
#define RCC_CFGR_SW_HSI 207,9122
#define RCC_CFGR_SW_HSE 208,9169
#define RCC_CFGR_SW_PLL 209,9216
#define RCC_AHBENR_ETHMACRXEN_SHIFT 213,9302
#define RCC_AHBENR_ETHMACTXEN_SHIFT 214,9343
#define RCC_AHBENR_ETHMACEN_SHIFT 215,9384
#define RCC_AHBENR_OTGFSEN_SHIFT 216,9425
#define RCC_AHBENR_CRCEN_SHIFT 217,9466
#define RCC_AHBENR_FLITFEN_SHIFT 218,9507
#define RCC_AHBENR_SRAMEN_SHIFT 219,9548
#define RCC_AHBENR_DMA2EN_SHIFT 220,9589
#define RCC_AHBENR_DMA1EN_SHIFT 221,9630
#define RCC_APB2ENR_USART1EN_SHIFT 224,9709
#define RCC_APB2ENR_SPI1EN_SHIFT 225,9750
#define RCC_APB2ENR_TIM1EN_SHIFT 226,9791
#define RCC_APB2ENR_ADC2EN_SHIFT 227,9832
#define RCC_APB2ENR_ADC1EN_SHIFT 228,9873
#define RCC_APB2ENR_IOPGEN_SHIFT 229,9914
#define RCC_APB2ENR_IOPFEN_SHIFT 230,9955
#define RCC_APB2ENR_IOPEEN_SHIFT 231,9996
#define RCC_APB2ENR_IOPDEN_SHIFT 232,10037
#define RCC_APB2ENR_IOPCEN_SHIFT 233,10078
#define RCC_APB2ENR_IOPBEN_SHIFT 234,10119
#define RCC_APB2ENR_IOPAEN_SHIFT 235,10160
#define RCC_APB2ENR_AFIOEN_SHIFT 236,10201
#define RCC_APB1ENR_DACEN_SHIFT 240,10281
#define RCC_APB1ENR_PWREN_SHIFT 241,10322
#define RCC_APB1ENR_BKPEN_SHIFT 242,10363
#define RCC_APB1ENR_CAN2EN_SHIFT 243,10404
#define RCC_APB1ENR_CAN1EN_SHIFT 244,10445
#define RCC_APB1ENR_I2C2EN_SHIFT 245,10486
#define RCC_APB1ENR_I2C1EN_SHIFT 246,10527
#define RCC_APB1ENR_UART5EN_SHIFT 247,10568
#define RCC_APB1ENR_UART4EN_SHIFT 248,10609
#define RCC_APB1ENR_UART3EN_SHIFT 249,10650
#define RCC_APB1ENR_UART2EN_SHIFT 250,10691
#define RCC_APB1ENR_SPI3EN_SHIFT 251,10732
#define RCC_APB1ENR_SPI2EN_SHIFT 252,10773
#define RCC_APB1ENR_SPI3EN_SHIFT 253,10814
#define RCC_APB1ENR_WWDGEN_SHIFT 254,10855
#define RCC_APB1ENR_TIM7EN_SHIFT 255,10896
#define RCC_APB1ENR_TIM6EN_SHIFT 256,10937
#define RCC_APB1ENR_TIM5EN_SHIFT 257,10978
#define RCC_APB1ENR_TIM4EN_SHIFT 258,11019
#define RCC_APB1ENR_TIM3EN_SHIFT 259,11060
#define RCC_APB1ENR_TIM2EN_SHIFT 260,11101
#define GPIOA_BASE 265,11173
#define GPIOB_BASE 266,11241
#define GPIOC_BASE 267,11300
#define GPIOD_BASE 268,11368
#define GPIOE_BASE 269,11436
#define GPIOF_BASE 270,11504
#define GPIOG_BASE 271,11572
#define GPIO_CRL 272,11640
#define GPIO_CRH 273,11719
#define GPIO_IDR 274,11799
#define GPIO_ODR 275,11871
#define GPIO_BSRR 276,11944
#define GPIO_BRR 277,12019
#define GPIO_LCKR 278,12090
#define GPIO_CR_CNF_MASK 281,12208
#define GPIO_CR_CNF_IN_ANALOG 282,12249
#define GPIO_CR_CNF_IN_FLOATING 283,12290
#define GPIO_CR_CNF_IN_PULLUPDOWN 284,12331
#define GPIO_CR_CNF_OUT_GP_PP 285,12372
#define GPIO_CR_CNF_OUT_GP_OD 286,12413
#define GPIO_CR_CNF_OUT_AF_PP 287,12454
#define GPIO_CR_CNF_OUT_AF_OD 288,12495
#define GPIO_CR_MODE_MASK 289,12536
#define GPIO_CR_MODE_IN 290,12577
#define GPIO_CR_MODE_OUT_10M 291,12618
#define GPIO_CR_MODE_OUT_2M 292,12659
#define GPIO_CR_MODE_OUT_50M 293,12700
#define GPIO_CRL_SHIFT(296,12780
#define GPIO_CRH_SHIFT(299,12866
#define PI_WWDG 306,13006
#define PI_PVD 307,13079
#define PI_TAMPER 308,13169
#define PI_RTC 309,13234
#define PI_FLASH 310,13303
#define PI_RCC 311,13374
#define PI_EXTI0 312,13443
#define PI_EXTI1 313,13512
#define PI_EXTI2 314,13581
#define PI_EXTI3 315,13650
#define PI_EXTI4 316,13719
#define PI_DMA11 317,13788
#define PI_DMA12 318,13867
#define PI_DMA13 319,13946
#define PI_DMA14 320,14025
#define PI_DMA15 321,14104
#define PI_DMA16 322,14183
#define PI_DMA17 323,14262
#define PI_ADC1_2 324,14341
#define PI_USB_HP_CAN_TX 325,14420
#define PI_USB_LP_CAN_RX0 326,14507
#define PI_CAN1_RX1 327,14594
#define PI_CAN1_SCE 328,14660
#define PI_EXTI9_5 329,14726
#define PI_TIM1_BRK 330,14800
#define PI_TIM1_UP 331,14869
#define PI_TIM1_TRG_COM 332,14939
#define PI_TIM1_CC 333,15027
#define PI_TIM2 334,15106
#define PI_TIM3 335,15176
#define PI_TIM4 336,15246
#define PI_I2C1_EV 337,15316
#define PI_I2C1_ER 338,15385
#define PI_I2C2_EV 339,15454
#define PI_I2C2_ER 340,15523
#define PI_SPI1 341,15592
#define PI_SPI2 342,15662
#define PI_USART1 343,15732
#define PI_USART2 344,15804
#define PI_USART3 345,15876
#define PI_EXTI15_10 346,15948
#define PI_RTCAlarm 347,16024
#define PI_USB_WKUP 348,16110
#define PI_TIM8_BRK 349,16210
#define PI_TIM8_UP 350,16279
#define PI_TIM8_TRG_COM 351,16349
#define PI_TIM8_CC 352,16437
#define PI_ADC3 353,16516
#define PI_FSMC 354,16586
#define PI_SDIO 355,16656
#define PI_TIM5 356,16726
#define PI_SPI3 357,16796
#define PI_UART4 358,16866
#define PI_UART5 359,16937
#define PI_TIM6 360,17008
#define PI_TIM7 361,17078
#define PI_DMA21 362,17148
#define PI_DMA22 363,17227
#define PI_DMA23 364,17306
#define PI_DMA24_5 365,17385
#define PI_INT_NUMBER 366,17483
#define SWI_SVC	369,17606
#define SWI_RETINT	370,17691
#define SWI_DEBUG	371,17780
#define NVIC_BASE 374,17917
#define NVIC_ICTR 375,17947
#define NVIC_ISER 376,18016
#define NVIC_ICER 377,18088
#define NVIC_ISPR 378,18163
#define NVIC_ICPR 379,18237
#define NVIC_IABR 380,18313
#define NVIC_IPR 381,18386
#define NVIC_ICSR 382,18457
#define NVIC_VTOR 383,18531
#define NVIC_AIRCR 384,18597
#define NVIC_SCR 385,18672
#define NVIC_CCR 386,18732
#define NVIC_SHPR 387,18804
#define NVIC_SHCRS 388,18879
#define NVIC_STIR 389,18954
#define NVIC_ICSR_NMIPENDSET 392,19061
#define NVIC_ICSR_PENDSVSET 393,19102
#define NVIC_ICSR_PENDSVCLR 394,19143
#define NVIC_ICSR_PENDSTSET 395,19184
#define NVIC_ICSR_PENDSTCLR 396,19225
#define NVIC_ICSR_ISRPREEMPT 397,19266
#define NVIC_ICSR_ISRPENDING 398,19307
#define USART1_BASE 403,19365
#define USART_SR 404,19412
#define USART_DR 405,19475
#define USART_BRR 406,19536
#define USART_CR1 407,19602
#define USART_CR2 408,19668
#define USART_CR3 409,19734
#define USART_GTPR 410,19800
#define USART_SR_CTS_SHIFT 413,19919
#define USART_SR_LBD_SHIFT 414,19960
#define USART_SR_TXE_SHIFT 415,20001
#define USART_SR_TC_SHIFT 416,20042
#define USART_SR_RXNE_SHIFT 417,20083
#define USART_SR_IDLE_SHIFT 418,20124
#define USART_SR_ORE_SHIFT 419,20165
#define USART_SR_NE_SHIFT 420,20206
#define USART_SR_FE_SHIFT 421,20247
#define USART_SR_PE_SHIFT 422,20288
#define USART_DR_MASK 425,20367
#define USART_BRR_MANTISSA_SHIFT 428,20452
#define USART_CR1_UE_SHIFT 431,20531
#define USART_CR1_M_SHIFT 432,20572
#define USART_CR1_WAKE_SHIFT 433,20613
#define USART_CR1_PCE_SHIFT 434,20654
#define USART_CR1_PS_SHIFT 435,20695
#define USART_CR1_PEIE_SHIFT 436,20736
#define USART_CR1_TXEIE_SHIFT 437,20777
#define USART_CR1_TCEIE_SHIFT 438,20818
#define USART_CR1_RXNEIE_SHIFT 439,20859
#define USART_CR1_IDLEIE_SHIFT 440,20900
#define USART_CR1_TE_SHIFT 441,20941
#define USART_CR1_RE_SHIFT 442,20982
#define USART_CR1_RWU_SHIFT 443,21023
#define USART_CR1_SBK_SHIFT 444,21064
#define USART_CR2_LINEN_SHIFT 448,21144
#define USART_CR2_STOP_SHIFT 449,21185
#define USART_CR2_CLKEN_SHIFT 450,21226
#define USART_CR2_CPOL_SHIFT 451,21267
#define USART_CR2_CPHA_SHIFT 452,21308
#define USART_CR2_LBCL_SHIFT 453,21349
#define USART_CR2_LBDIE_SHIFT 454,21390
#define USART_CR2_LBDL_SHIFT 455,21431
#define USART_CR2_ADD_SHIFT 456,21472
#define USART_CR3_CTSIE_SHIFT 459,21551
#define USART_CR3_CTSE_SHIFT 460,21592
#define USART_CR3_RTSE_SHIFT 461,21633
#define USART_CR3_DMAT_SHIFT 462,21674
#define USART_CR3_DMAR_SHIFT 463,21715
#define USART_CR3_SCEN_SHIFT 464,21756
#define USART_CR3_NACK_SHIFT 465,21797
#define USART_CR3_HDSEL_SHIFT 466,21838
#define USART_CR3_IRLP_SHIFT 467,21879
#define USART_CR3_IREN_SHIFT 468,21920
#define USART_CR3_EIE_SHIFT 469,21961
#define SYSTICK_BASE 474,22021
#define SYSTICK_CTRL 475,22056
#define SYSTICK_LOAD 476,22085
#define SYSTICK_VAL 477,22114
#define SYSTICK_CALIB 478,22143
#define SYSTICK_ENABLE 481,22202
#define SYSTICK_TICKINT 482,22275
#define SYSTICK_CLKSOURCE 483,22348
#define SYSTICK_COUNTFLAG 484,22421
#define SCB_BASE 489,22526
#define SCB_ACTLR 490,22562
#define SCB_CPUID 491,22632
#define SCB_CFSR 492,22695
#define SCB_HFSR 493,22774
#define SCB_DFSR 494,22844
#define SCB_MMFAR 495,22915
#define SCB_BFAR 496,22995
#define SCB_AFSR 497,23065
#define IWDT_BASE 503,23174
#define IWDG_KR 504,23221
#define IWDG_PR 505,23281
#define IWDG_RL 506,23347
#define IWDG_SR 507,23410
#define WWDT_BASE 512,23500
#define WWDG_CR 513,23547
#define WWDG_CFR 514,23611
#define WWDG_SR 515,23681

uTenux/include/tk/sysdepend/app_stm32f1/chip_stm32f107vc/sysdef_depend.h,12872
#define __TK_SYSDEF_DEPEND_H__34,1368
#define PSR_N	39,1440
#define PSR_Z	40,1496
#define PSR_C	41,1533
#define PSR_V	42,1571
#define PSR_T	43,1612
#define PMK_D	48,1701
#define PMK_E	49,1750
#define FMK_D	54,1842
#define FMK_E	55,1889
#define CTL_MSP	60,1972
#define CTL_PSP	61,2016
#define CTL_SVC	62,2059
#define CTL_USR	63,2115
#define EI_STACK_TOP 68,2207
#define EI_RESET 69,2277
#define EI_NMI 70,2347
#define EI_HARDFAULT 71,2417
#define EI_MPUFAULT 72,2487
#define EI_BUSFAULT 73,2557
#define EI_USAGEFAULT 74,2627
#define EI_SVC 79,2977
#define EI_DEBUGMON 80,3047
#define EI_PENDSV 82,3187
#define EI_SYSTICK 83,3257
#define FLASH_BASE 90,3451
#define FLASH_ACR 91,3498
#define FLASH_KEYR 92,3575
#define FLASH_OPTKEYR 93,3641
#define FLASH_SR 94,3714
#define FLASH_CR 95,3782
#define FLASH_AR 96,3852
#define FLASH_OBR 97,3922
#define FLASH_WRPR 98,3996
#define FLASH_ACR_PRFTBS_SHIFT 101,4110
#define FLASH_ACR_PRFTBE_SHIFT 102,4151
#define FLASH_ACR_LATENCY_MASK 103,4192
#define FLASH_ACR_LATENCY_0 104,4239
#define FLASH_ACR_LATENCY_1 105,4286
#define FLASH_ACR_LATENCY_2 106,4333
#define RCC_BASE 111,4415
#define RCC_CR 112,4462
#define RCC_CFGR 113,4532
#define RCC_CIR 114,4608
#define RCC_APB2RSTR 115,4680
#define RCC_APB1RSTR 116,4758
#define RCC_AHBENR 117,4836
#define RCC_APB2ENR 118,4920
#define RCC_APB1ENR 119,5005
#define RCC_BDCR 120,5090
#define RCC_CSR 121,5168
#define RCC_CR_PLL3RDY_MASK 124,5277
#define RCC_CR_PLL3RDY_SET 125,5324
#define RCC_CR_PLL3ON_MASK 126,5371
#define RCC_CR_PLL3ON_SET 127,5418
#define RCC_CR_PLL2RDY_MASK 128,5465
#define RCC_CR_PLL2RDY_SET 129,5512
#define RCC_CR_PLL2ON_MASK 130,5559
#define RCC_CR_PLL2ON_SET 131,5606
#define RCC_CR_PLLRDY_MASK 132,5653
#define RCC_CR_PLLRDY_SET 133,5700
#define RCC_CR_PLLON_MASK 134,5747
#define RCC_CR_PLLON_SET 135,5794
#define RCC_CR_HSEBYP_MASK 136,5841
#define RCC_CR_HSEBYP_SET 137,5888
#define RCC_CR_HSERDY_MASK 138,5935
#define RCC_CR_HSERDY_SET 139,5982
#define RCC_CR_HSEON_MASK 140,6029
#define RCC_CR_HSEON_SET 141,6076
#define RCC_CR_HSIRDY_MASK 142,6123
#define RCC_CR_HSIRDY_SET 143,6170
#define RCC_CR_HSION_MASK 144,6217
#define RCC_CR_HSION_SET 145,6264
#define RCC_CFGR_MCO_MASK 148,6349
#define RCC_CFGR_MCO_NULL 149,6396
#define RCC_CFGR_MCO_SYSCLK 150,6443
#define RCC_CFGR_MCO_RC8M 151,6490
#define RCC_CFGR_MCO_HSE 152,6537
#define RCC_CFGR_MCO_PLL_2 153,6584
#define RCC_CFGR_MCO_PLL2 154,6631
#define RCC_CFGR_MCO_PLL3_2 155,6678
#define RCC_CFGR_MCO_XT1 156,6725
#define RCC_CFGR_MCO_PLL3 157,6772
#define RCC_CFGR_OTGFSPRE_MASK 158,6819
#define RCC_CFGR_OTGFSPRE_DIV_2 159,6866
#define RCC_CFGR_OTGFSPRE_DIV_3 160,6913
#define RCC_CFGR_PLL_MASK 161,6960
#define RCC_CFGR_PLLMULL_MASK 162,7007
#define RCC_CFGR_PLLMULL_4 163,7054
#define RCC_CFGR_PLLMULL_5 164,7101
#define RCC_CFGR_PLLMULL_6 165,7148
#define RCC_CFGR_PLLMULL_7 166,7195
#define RCC_CFGR_PLLMULL_8 167,7242
#define RCC_CFGR_PLLMULL_9 168,7289
#define RCC_CFGR_PLLXTPRE_MASK 169,7336
#define RCC_CFGR_PLLXTPRE_DIV_1 170,7383
#define RCC_CFGR_PLLXTPRE_DIV_2 171,7430
#define RCC_CFGR_PLLSRC_MASK 172,7477
#define RCC_CFGR_PLLSRC_HSI_2 173,7524
#define RCC_CFGR_PLLSRC_PREDIV 174,7571
#define RCC_CFGR_ADCPRE_MASK 175,7618
#define RCC_CFGR_ADCPRE_DIV_1 176,7665
#define RCC_CFGR_ADCPRE_DIV_2 177,7712
#define RCC_CFGR_ADCPRE_DIV_4 178,7759
#define RCC_CFGR_ADCPRE_DIV_8 179,7806
#define RCC_CFGR_PPRE2_MASK 180,7853
#define RCC_CFGR_PPRE2_DIV_1 181,7900
#define RCC_CFGR_PPRE2_DIV_2 182,7947
#define RCC_CFGR_PPRE2_DIV_4 183,7994
#define RCC_CFGR_PPRE2_DIV_8 184,8041
#define RCC_CFGR_PPRE2_DIV_16 185,8088
#define RCC_CFGR_PPRE1_MASK 186,8135
#define RCC_CFGR_PPRE1_DIV_1 187,8182
#define RCC_CFGR_PPRE1_DIV_2 188,8229
#define RCC_CFGR_PPRE1_DIV_4 189,8276
#define RCC_CFGR_PPRE1_DIV_5 190,8323
#define RCC_CFGR_PPRE1_DIV_16 191,8370
#define RCC_CFGR_HPRE_MASK 192,8417
#define RCC_CFGR_HPRE_DIV_1 193,8464
#define RCC_CFGR_HPRE_DIV_2 194,8511
#define RCC_CFGR_HPRE_DIV_4 195,8558
#define RCC_CFGR_HPRE_DIV_8 196,8605
#define RCC_CFGR_HPRE_DIV_16 197,8652
#define RCC_CFGR_HPRE_DIV_64 198,8699
#define RCC_CFGR_HPRE_DIV_128 199,8746
#define RCC_CFGR_HPRE_DIV_256 200,8793
#define RCC_CFGR_HPRE_DIV_512 201,8840
#define RCC_CFGR_SWS_MASK 202,8887
#define RCC_CFGR_SWS_HSI 203,8934
#define RCC_CFGR_SWS_HSE 204,8981
#define RCC_CFGR_SWS_PLL 205,9028
#define RCC_CFGR_SW_MASK 206,9075
#define RCC_CFGR_SW_HSI 207,9122
#define RCC_CFGR_SW_HSE 208,9169
#define RCC_CFGR_SW_PLL 209,9216
#define RCC_AHBENR_ETHMACRXEN_SHIFT 213,9302
#define RCC_AHBENR_ETHMACTXEN_SHIFT 214,9343
#define RCC_AHBENR_ETHMACEN_SHIFT 215,9384
#define RCC_AHBENR_OTGFSEN_SHIFT 216,9425
#define RCC_AHBENR_CRCEN_SHIFT 217,9466
#define RCC_AHBENR_FLITFEN_SHIFT 218,9507
#define RCC_AHBENR_SRAMEN_SHIFT 219,9548
#define RCC_AHBENR_DMA2EN_SHIFT 220,9589
#define RCC_AHBENR_DMA1EN_SHIFT 221,9630
#define RCC_APB2ENR_USART1EN_SHIFT 224,9709
#define RCC_APB2ENR_SPI1EN_SHIFT 225,9750
#define RCC_APB2ENR_TIM1EN_SHIFT 226,9791
#define RCC_APB2ENR_ADC2EN_SHIFT 227,9832
#define RCC_APB2ENR_ADC1EN_SHIFT 228,9873
#define RCC_APB2ENR_IOPGEN_SHIFT 229,9914
#define RCC_APB2ENR_IOPFEN_SHIFT 230,9955
#define RCC_APB2ENR_IOPEEN_SHIFT 231,9996
#define RCC_APB2ENR_IOPDEN_SHIFT 232,10037
#define RCC_APB2ENR_IOPCEN_SHIFT 233,10078
#define RCC_APB2ENR_IOPBEN_SHIFT 234,10119
#define RCC_APB2ENR_IOPAEN_SHIFT 235,10160
#define RCC_APB2ENR_AFIOEN_SHIFT 236,10201
#define RCC_APB1ENR_DACEN_SHIFT 240,10281
#define RCC_APB1ENR_PWREN_SHIFT 241,10322
#define RCC_APB1ENR_BKPEN_SHIFT 242,10363
#define RCC_APB1ENR_CAN2EN_SHIFT 243,10404
#define RCC_APB1ENR_CAN1EN_SHIFT 244,10445
#define RCC_APB1ENR_I2C2EN_SHIFT 245,10486
#define RCC_APB1ENR_I2C1EN_SHIFT 246,10527
#define RCC_APB1ENR_UART5EN_SHIFT 247,10568
#define RCC_APB1ENR_UART4EN_SHIFT 248,10609
#define RCC_APB1ENR_UART3EN_SHIFT 249,10650
#define RCC_APB1ENR_UART2EN_SHIFT 250,10691
#define RCC_APB1ENR_SPI3EN_SHIFT 251,10732
#define RCC_APB1ENR_SPI2EN_SHIFT 252,10773
#define RCC_APB1ENR_SPI3EN_SHIFT 253,10814
#define RCC_APB1ENR_WWDGEN_SHIFT 254,10855
#define RCC_APB1ENR_TIM7EN_SHIFT 255,10896
#define RCC_APB1ENR_TIM6EN_SHIFT 256,10937
#define RCC_APB1ENR_TIM5EN_SHIFT 257,10978
#define RCC_APB1ENR_TIM4EN_SHIFT 258,11019
#define RCC_APB1ENR_TIM3EN_SHIFT 259,11060
#define RCC_APB1ENR_TIM2EN_SHIFT 260,11101
#define GPIOA_BASE 265,11173
#define GPIOB_BASE 266,11241
#define GPIOC_BASE 267,11300
#define GPIOD_BASE 268,11368
#define GPIOE_BASE 269,11436
#define GPIO_CRL 270,11504
#define GPIO_CRH 271,11583
#define GPIO_IDR 272,11663
#define GPIO_ODR 273,11735
#define GPIO_BSRR 274,11808
#define GPIO_BRR 275,11883
#define GPIO_LCKR 276,11954
#define GPIO_CR_CNF_MASK 279,12072
#define GPIO_CR_CNF_IN_ANALOG 280,12113
#define GPIO_CR_CNF_IN_FLOATING 281,12154
#define GPIO_CR_CNF_IN_PULLUPDOWN 282,12195
#define GPIO_CR_CNF_OUT_GP_PP 283,12236
#define GPIO_CR_CNF_OUT_GP_OD 284,12277
#define GPIO_CR_CNF_OUT_AF_PP 285,12318
#define GPIO_CR_CNF_OUT_AF_OD 286,12359
#define GPIO_CR_MODE_MASK 287,12400
#define GPIO_CR_MODE_IN 288,12441
#define GPIO_CR_MODE_OUT_10M 289,12482
#define GPIO_CR_MODE_OUT_2M 290,12523
#define GPIO_CR_MODE_OUT_50M 291,12564
#define GPIO_CRL_SHIFT(294,12644
#define GPIO_CRH_SHIFT(297,12730
#define PI_WWDG 304,12870
#define PI_PVD 305,12943
#define PI_TAMPER 306,13033
#define PI_RTC 307,13098
#define PI_FLASH 308,13167
#define PI_RCC 309,13238
#define PI_EXTI0 310,13307
#define PI_EXTI1 311,13376
#define PI_EXTI2 312,13445
#define PI_EXTI3 313,13514
#define PI_EXTI4 314,13583
#define PI_DMA11 315,13652
#define PI_DMA12 316,13731
#define PI_DMA13 317,13810
#define PI_DMA14 318,13889
#define PI_DMA15 319,13968
#define PI_DMA16 320,14047
#define PI_DMA17 321,14126
#define PI_ADC1_2 322,14205
#define PI_USB_HP_CAN_TX 323,14284
#define PI_USB_LP_CAN_RX0 324,14371
#define PI_CAN1_RX1 325,14458
#define PI_CAN1_SCE 326,14524
#define PI_EXTI9_5 327,14590
#define PI_TIM1_BRK 328,14664
#define PI_TIM1_UP 329,14733
#define PI_TIM1_TRG_COM 330,14803
#define PI_TIM1_CC 331,14891
#define PI_TIM2 332,14970
#define PI_TIM3 333,15040
#define PI_TIM4 334,15110
#define PI_I2C1_EV 335,15180
#define PI_I2C1_ER 336,15249
#define PI_I2C2_EV 337,15318
#define PI_I2C2_ER 338,15387
#define PI_SPI1 339,15456
#define PI_SPI2 340,15526
#define PI_USART1 341,15596
#define PI_USART2 342,15668
#define PI_USART3 343,15740
#define PI_EXTI15_10 344,15812
#define PI_RTCAlarm 345,15888
#define PI_USB_WKUP 346,15974
#define PI_TIM8_BRK 347,16074
#define PI_TIM8_UP 348,16143
#define PI_TIM8_TRG_COM 349,16213
#define PI_TIM8_CC 350,16301
#define PI_ADC3 351,16380
#define PI_FSMC 352,16450
#define PI_SDIO 353,16520
#define PI_TIM5 354,16590
#define PI_SPI3 355,16660
#define PI_UART4 356,16730
#define PI_UART5 357,16801
#define PI_TIM6 358,16872
#define PI_TIM7 359,16942
#define PI_DMA21 360,17012
#define PI_DMA22 361,17091
#define PI_DMA23 362,17170
#define PI_DMA24_5 363,17249
#define PI_INT_NUMBER 364,17347
#define SWI_SVC	367,17470
#define SWI_RETINT	368,17555
#define SWI_DEBUG	369,17644
#define NVIC_BASE 372,17781
#define NVIC_ICTR 373,17811
#define NVIC_ISER 374,17880
#define NVIC_ICER 375,17952
#define NVIC_ISPR 376,18027
#define NVIC_ICPR 377,18101
#define NVIC_IABR 378,18177
#define NVIC_IPR 379,18250
#define NVIC_ICSR 380,18321
#define NVIC_VTOR 381,18395
#define NVIC_AIRCR 382,18461
#define NVIC_SCR 383,18536
#define NVIC_CCR 384,18596
#define NVIC_SHPR 385,18668
#define NVIC_SHCRS 386,18743
#define NVIC_STIR 387,18818
#define NVIC_ICSR_NMIPENDSET 390,18925
#define NVIC_ICSR_PENDSVSET 391,18966
#define NVIC_ICSR_PENDSVCLR 392,19007
#define NVIC_ICSR_PENDSTSET 393,19048
#define NVIC_ICSR_PENDSTCLR 394,19089
#define NVIC_ICSR_ISRPREEMPT 395,19130
#define NVIC_ICSR_ISRPENDING 396,19171
#define USART2_BASE 402,19278
#define USART_SR 403,19325
#define USART_DR 404,19388
#define USART_BRR 405,19449
#define USART_CR1 406,19515
#define USART_CR2 407,19581
#define USART_CR3 408,19647
#define USART_GTPR 409,19713
#define USART_SR_CTS_SHIFT 412,19832
#define USART_SR_LBD_SHIFT 413,19873
#define USART_SR_TXE_SHIFT 414,19914
#define USART_SR_TC_SHIFT 415,19955
#define USART_SR_RXNE_SHIFT 416,19996
#define USART_SR_IDLE_SHIFT 417,20037
#define USART_SR_ORE_SHIFT 418,20078
#define USART_SR_NE_SHIFT 419,20119
#define USART_SR_FE_SHIFT 420,20160
#define USART_SR_PE_SHIFT 421,20201
#define USART_DR_MASK 424,20280
#define USART_BRR_MANTISSA_SHIFT 427,20365
#define USART_CR1_UE_SHIFT 430,20444
#define USART_CR1_M_SHIFT 431,20485
#define USART_CR1_WAKE_SHIFT 432,20526
#define USART_CR1_PCE_SHIFT 433,20567
#define USART_CR1_PS_SHIFT 434,20608
#define USART_CR1_PEIE_SHIFT 435,20649
#define USART_CR1_TXEIE_SHIFT 436,20690
#define USART_CR1_TCEIE_SHIFT 437,20731
#define USART_CR1_RXNEIE_SHIFT 438,20772
#define USART_CR1_IDLEIE_SHIFT 439,20813
#define USART_CR1_TE_SHIFT 440,20854
#define USART_CR1_RE_SHIFT 441,20895
#define USART_CR1_RWU_SHIFT 442,20936
#define USART_CR1_SBK_SHIFT 443,20977
#define USART_CR2_LINEN_SHIFT 447,21057
#define USART_CR2_STOP_SHIFT 448,21098
#define USART_CR2_CLKEN_SHIFT 449,21139
#define USART_CR2_CPOL_SHIFT 450,21180
#define USART_CR2_CPHA_SHIFT 451,21221
#define USART_CR2_LBCL_SHIFT 452,21262
#define USART_CR2_LBDIE_SHIFT 453,21303
#define USART_CR2_LBDL_SHIFT 454,21344
#define USART_CR2_ADD_SHIFT 455,21385
#define USART_CR3_CTSIE_SHIFT 458,21464
#define USART_CR3_CTSE_SHIFT 459,21505
#define USART_CR3_RTSE_SHIFT 460,21546
#define USART_CR3_DMAT_SHIFT 461,21587
#define USART_CR3_DMAR_SHIFT 462,21628
#define USART_CR3_SCEN_SHIFT 463,21669
#define USART_CR3_NACK_SHIFT 464,21710
#define USART_CR3_HDSEL_SHIFT 465,21751
#define USART_CR3_IRLP_SHIFT 466,21792
#define USART_CR3_IREN_SHIFT 467,21833
#define USART_CR3_EIE_SHIFT 468,21874
#define SYSTICK_BASE 473,21934
#define SYSTICK_CTRL 474,21969
#define SYSTICK_LOAD 475,21998
#define SYSTICK_VAL 476,22027
#define SYSTICK_CALIB 477,22056
#define SYSTICK_ENABLE 480,22115
#define SYSTICK_TICKINT 481,22188
#define SYSTICK_CLKSOURCE 482,22261
#define SYSTICK_COUNTFLAG 483,22334
#define SCB_BASE 488,22439
#define SCB_ACTLR 489,22475
#define SCB_CPUID 490,22545
#define SCB_CFSR 491,22608
#define SCB_HFSR 492,22687
#define SCB_DFSR 493,22757
#define SCB_MMFAR 494,22828
#define SCB_BFAR 495,22908
#define SCB_AFSR 496,22978
#define IWDT_BASE 502,23087
#define IWDG_KR 503,23134
#define IWDG_PR 504,23194
#define IWDG_RL 505,23260
#define IWDG_SR 506,23323
#define WWDT_BASE 511,23413
#define WWDG_CR 512,23460
#define WWDG_CFR 513,23524
#define WWDG_SR 514,23594

uTenux/include/tk/sysdepend/app_stm32f1/cpuattr.h,56
#define __TK_CPUATTR_H__34,1344
#define TA_GP	40,1437

uTenux/include/tk/sysdepend/app_stm32f1/cpudef.h,310
#define __TK_CPUDEF_H__34,1346
typedef struct t_regs 43,1470
	VW	r[r44,1494
	VP	lr;45,1544
} T_REGS;46,1581
typedef struct t_eit 51,1652
    VP	pc;52,1675
    UW	psr;53,1717
    UW	taskmode;54,1760
} T_EIT;55,1798
typedef struct t_cregs 60,1859
	VP	ssp;61,1884
	VP	usp;62,1933
} T_CREGS;63,1979

uTenux/include/tk/sysdepend/app_stm32f1/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1396
typedef struct td_calinf 43,1523
	VP	ssp;44,1550
	VP	r11;45,1587
} TD_CALINF;46,1630

uTenux/include/tk/sysdepend/app_stm32f1/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_stm32f1/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1357
#define DI(53,1807
#define EI(54,1854
#define isDI(55,1896
typedef UINT	INTVEC;62,2039
#define DINTNO(65,2130
Inline void out_w(104,2961
Inline void out_h(108,3024
Inline void out_b(112,3087
Inline UW in_w(117,3151
Inline UH in_h(121,3202
Inline UB in_b(125,3253

uTenux/include/tk/sysdepend/app_stm32f4/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1355

uTenux/include/tk/sysdepend/app_stm32f4/chip_stm32f407ig/sysdef_depend.h,15531
#define __TK_SYSDEF_DEPEND_H__34,1378
#define PSR_N	39,1450
#define PSR_Z	40,1506
#define PSR_C	41,1543
#define PSR_V	42,1581
#define PSR_T	43,1622
#define PMK_D	48,1711
#define PMK_E	49,1760
#define FMK_D	54,1852
#define FMK_E	55,1899
#define CTL_MSP	60,1982
#define CTL_PSP	61,2026
#define CTL_SVC	62,2069
#define CTL_USR	63,2125
#define EI_STACK_TOP 68,2217
#define EI_RESET 69,2287
#define EI_NMI 70,2357
#define EI_HARDFAULT 71,2427
#define EI_MPUFAULT 72,2497
#define EI_BUSFAULT 73,2567
#define EI_USAGEFAULT 74,2637
#define EI_SVC 79,2987
#define EI_DEBUGMON 80,3057
#define EI_PENDSV 82,3197
#define EI_SYSTICK 83,3267
#define FLASH_BASE 89,3382
#define FLASH_ACR 90,3429
#define FLASH_KEYR 91,3506
#define FLASH_OPTKEYR 92,3572
#define FLASH_SR 93,3645
#define FLASH_CR 94,3713
#define FLASH_OPTCR 95,3783
#define FLASH_ACR_DCRST_SHIFT 98,3898
#define FLASH_ACR_ICRST_SHIFT 99,3939
#define FLASH_ACR_DCEN_SHIFT 100,3980
#define FLASH_ACR_ICEN_SHIFT 101,4021
#define FLASH_ACR_PRFTEN_SHIFT 102,4062
#define FLASH_ACR_LATENCY_MASK 103,4103
#define FLASH_ACR_LATENCY_0 104,4150
#define FLASH_ACR_LATENCY_1 105,4197
#define FLASH_ACR_LATENCY_2 106,4244
#define FLASH_ACR_LATENCY_3 107,4291
#define FLASH_ACR_LATENCY_4 108,4338
#define FLASH_ACR_LATENCY_5 109,4385
#define FLASH_ACR_LATENCY_6 110,4432
#define FLASH_ACR_LATENCY_7 111,4479
#define FLASH_KEYR_KEY1 114,4564
#define FLASH_KEYR_KEY2 115,4611
#define FLASH_CR_LOCK_SHIFT 118,4694
#define RCC_BASE 123,4770
#define RCC_CR 124,4817
#define RCC_PLLCFGR 125,4887
#define RCC_CFGR 126,4967
#define RCC_CIR 127,5043
#define RCC_AHB1RSTR 128,5115
#define RCC_AHB2RSTR 129,5193
#define RCC_AHB3RSTR 130,5271
#define RCC_APB1RSTR 131,5349
#define RCC_APB2RSTR 132,5427
#define RCC_AHB1ENR 133,5505
#define RCC_AHB2ENR 134,5590
#define RCC_AHB3ENR 135,5675
#define RCC_APB1ENR 136,5760
#define RCC_APB2ENR 137,5845
#define RCC_AHB1LPENR 138,5930
#define RCC_AHB2LPENR 139,6025
#define RCC_AHB3LPENR 140,6120
#define RCC_APB1LPENR 141,6215
#define RCC_APB2LPENR 142,6310
#define RCC_BDCR 143,6405
#define RCC_CSR 144,6483
#define RCC_SSCGR 145,6554
#define RCC_PLLI2SCFGR 146,6643
#define RCC_CR_PLLI2SRDY_MASK 149,6758
#define RCC_CR_PLLI2SRDY_SET 150,6805
#define RCC_CR_PLLI2SON_MASK 151,6852
#define RCC_CR_PLLI2SON_SET 152,6899
#define RCC_CR_PLLRDY_MASK 153,6946
#define RCC_CR_PLLRDY_SET 154,6993
#define RCC_CR_PLLON_MASK 155,7040
#define RCC_CR_PLLON_SET 156,7086
#define RCC_CR_CSSON_MASK 157,7133
#define RCC_CR_CSSON_SET 158,7180
#define RCC_CR_HSEBYP_MASK 159,7227
#define RCC_CR_HSEBYP_SET 160,7274
#define RCC_CR_HSERDY_MASK 161,7321
#define RCC_CR_HSERDY_SET 162,7368
#define RCC_CR_HSEON_MASK 163,7415
#define RCC_CR_HSEON_SET 164,7462
#define RCC_CR_HSIRDY_MASK 165,7509
#define RCC_CR_HSIRDY_SET 166,7556
#define RCC_CR_HSION_MASK 167,7603
#define RCC_CR_HSION_SET 168,7650
#define RCC_PLLCFGR_PLLQ_MASK 171,7735
#define RCC_PLLCFGR_PLLQ_DIV(172,7782
#define RCC_PLLCFGR_PLLSRC_MASK 173,7857
#define RCC_PLLCFGR_PLLSRC_HSI 174,7904
#define RCC_PLLCFGR_PLLSRC_HSE 175,7951
#define RCC_PLLCFGR_PLLP_MASK 176,7998
#define RCC_PLLCFGR_PLLP_DIV(177,8045
#define RCC_PLLCFGR_PLLN_MASK 178,8119
#define RCC_PLLCFGR_PLLN_MUL(179,8166
#define RCC_PLLCFGR_PLLM_MASK 180,8241
#define RCC_PLLCFGR_PLLM_DIV(181,8288
#define RCC_CFGR_PPRE2_MASK 184,8400
#define RCC_CFGR_PPRE2_DIV_1 185,8447
#define RCC_CFGR_PPRE2_DIV_2 186,8494
#define RCC_CFGR_PPRE2_DIV_4 187,8541
#define RCC_CFGR_PPRE2_DIV_8 188,8588
#define RCC_CFGR_PPRE2_DIV_16 189,8635
#define RCC_CFGR_PPRE1_MASK 190,8682
#define RCC_CFGR_PPRE1_DIV_1 191,8729
#define RCC_CFGR_PPRE1_DIV_2 192,8776
#define RCC_CFGR_PPRE1_DIV_4 193,8823
#define RCC_CFGR_PPRE1_DIV_5 194,8870
#define RCC_CFGR_PPRE1_DIV_16 195,8917
#define RCC_CFGR_HPRE_MASK 196,8964
#define RCC_CFGR_HPRE_DIV_1 197,9011
#define RCC_CFGR_HPRE_DIV_2 198,9058
#define RCC_CFGR_HPRE_DIV_4 199,9105
#define RCC_CFGR_HPRE_DIV_8 200,9152
#define RCC_CFGR_HPRE_DIV_16 201,9199
#define RCC_CFGR_HPRE_DIV_64 202,9246
#define RCC_CFGR_HPRE_DIV_128 203,9293
#define RCC_CFGR_HPRE_DIV_256 204,9340
#define RCC_CFGR_HPRE_DIV_512 205,9387
#define RCC_CFGR_SWS_MASK 206,9434
#define RCC_CFGR_SWS_HSI 207,9481
#define RCC_CFGR_SWS_HSE 208,9528
#define RCC_CFGR_SWS_PLL 209,9575
#define RCC_CFGR_SW_MASK 210,9622
#define RCC_CFGR_SW_HSI 211,9669
#define RCC_CFGR_SW_HSE 212,9716
#define RCC_CFGR_SW_PLL 213,9763
#define RCC_AHB1ENR_OTGHSULPIEN_SHIFT 217,9849
#define RCC_AHB1ENR_OTGHSEN_SHIFT 218,9894
#define RCC_AHB1ENR_ETHMACPTPEN_SHIFT 219,9939
#define RCC_AHB1ENR_ETHMACRXEN_SHIFT 220,9984
#define RCC_AHB1ENR_ETHMACRXEN_SHIFT 221,10029
#define RCC_AHB1ENR_ETHMACTXEN_SHIFT 222,10074
#define RCC_AHB1ENR_ETHMACEN_SHIFT 223,10119
#define RCC_AHB1ENR_DMA2EN_SHIFT 224,10164
#define RCC_AHB1ENR_DMA1EN_SHIFT 225,10209
#define RCC_AHB1ENR_CCMDATARAMEN_SHIFT 226,10254
#define RCC_AHB1ENR_BKPSRAMEN_SHIFT 227,10299
#define RCC_AHB1ENR_CRCEN_SHIFT 228,10344
#define RCC_AHB1ENR_GPIOIEN_SHIFT 229,10389
#define RCC_AHB1ENR_GPIOHEN_SHIFT 230,10434
#define RCC_AHB1ENR_GPIOGEN_SHIFT 231,10479
#define RCC_AHB1ENR_GPIOFEN_SHIFT 232,10524
#define RCC_AHB1ENR_GPIOEEN_SHIFT 233,10569
#define RCC_AHB1ENR_GPIODEN_SHIFT 234,10614
#define RCC_AHB1ENR_GPIOCEN_SHIFT 235,10659
#define RCC_AHB1ENR_GPIOBEN_SHIFT 236,10704
#define RCC_AHB1ENR_GPIOAEN_SHIFT 237,10749
#define RCC_APB1ENR_DACEN_SHIFT 240,10832
#define RCC_APB1ENR_PWREN_SHIFT 241,10873
#define RCC_APB1ENR_CAN2EN_SHIFT 242,10914
#define RCC_APB1ENR_CAN1EN_SHIFT 243,10955
#define RCC_APB1ENR_I2C3EN_SHIFT 244,10996
#define RCC_APB1ENR_I2C2EN_SHIFT 245,11037
#define RCC_APB1ENR_I2C1EN_SHIFT 246,11078
#define RCC_APB1ENR_UART5EN_SHIFT 247,11119
#define RCC_APB1ENR_UART4EN_SHIFT 248,11160
#define RCC_APB1ENR_USART3EN_SHIFT 249,11201
#define RCC_APB1ENR_USART2EN_SHIFT 250,11242
#define RCC_APB1ENR_SPI3EN_SHIFT 251,11283
#define RCC_APB1ENR_SPI2EN_SHIFT 252,11324
#define RCC_APB1ENR_WWDGEN_SHIFT 253,11365
#define RCC_APB1ENR_TIM14EN_SHIFT 254,11406
#define RCC_APB1ENR_TIM13EN_SHIFT 255,11447
#define RCC_APB1ENR_TIM12EN_SHIFT 256,11488
#define RCC_APB1ENR_TIM7EN_SHIFT 257,11529
#define RCC_APB1ENR_TIM6EN_SHIFT 258,11570
#define RCC_APB1ENR_TIM5EN_SHIFT 259,11611
#define RCC_APB1ENR_TIM4EN_SHIFT 260,11652
#define RCC_APB1ENR_TIM3EN_SHIFT 261,11693
#define RCC_APB1ENR_TIM2EN_SHIFT 262,11734
#define RCC_APB1ENR_TIM11EN_SHIFT 265,11813
#define RCC_APB1ENR_TIM10EN_SHIFT 266,11854
#define RCC_APB1ENR_TIM9EN_SHIFT 267,11895
#define RCC_APB2ENR_SYSCFGEN_SHIFT 268,11936
#define RCC_APB2ENR_SPI1EN_SHIFT 269,11977
#define RCC_APB2ENR_SDIOEN_SHIFT 270,12018
#define RCC_APB2ENR_ADC3EN_SHIFT 271,12059
#define RCC_APB2ENR_ADC2EN_SHIFT 272,12100
#define RCC_APB2ENR_ADC1EN_SHIFT 273,12141
#define RCC_APB2ENR_USART6EN_SHIFT 274,12182
#define RCC_APB2ENR_USART1EN_SHIFT 275,12223
#define RCC_APB2ENR_TIM8EN_SHIFT 276,12264
#define RCC_APB2ENR_TIM1EN_SHIFT 277,12305
#define GPIOA_BASE 282,12377
#define GPIOB_BASE 283,12445
#define GPIOC_BASE 284,12504
#define GPIOD_BASE 285,12572
#define GPIOE_BASE 286,12640
#define GPIOF_BASE 287,12708
#define GPIOG_BASE 288,12776
#define GPIOH_BASE 289,12844
#define GPIOI_BASE 290,12912
#define GPIO_MODER 291,12980
#define GPIO_OTYPER 292,13045
#define GPIO_OSPEEDR 293,13117
#define GPIO_PUPDR 294,13190
#define GPIO_IDR 295,13268
#define GPIO_ODR 296,13340
#define GPIO_BSRR 297,13413
#define GPIO_LCKR 298,13488
#define GPIO_AFRL 299,13568
#define GPIO_AFRH 300,13647
#define GPIO_MODER_MASK 303,13765
#define GPIO_MODER_INPUT 304,13806
#define GPIO_MODER_OUTPUT 305,13847
#define GPIO_MODER_AF 306,13888
#define GPIO_MODER_ANALOG 307,13929
#define GPIO_MODER_SHIFT(308,13970
#define GPIO_OTYPER_MASK 311,14055
#define GPIO_OTYPER_PUSHPULL 312,14096
#define GPIO_OTYPER_OPENDRAIN 313,14137
#define GPIO_OTYPER_SHIFT(314,14178
#define GPIO_OSPEEDR_MASK 317,14263
#define GPIO_OSPEEDR_2M 318,14304
#define GPIO_OSPEEDR_25M 319,14345
#define GPIO_OSPEEDR_50M 320,14386
#define GPIO_OSPEEDR_100M 321,14427
#define GPIO_OSPEEDR_SHIFT(322,14468
#define GPIO_PUPDR_MASK 325,14553
#define GPIO_PUPDR_NO 326,14594
#define GPIO_PUPDR_PULLUP 327,14635
#define GPIO_PUPDR_PULLDOWN 328,14676
#define GPIO_PUPDR_SHIFT(329,14717
#define GPIO_IDR_SHIFT(332,14802
#define GPIO_ODR_SHIFT(335,14886
#define GPIO_AFR_MASK 338,14969
#define GPIO_AFR_AF0 339,15009
#define GPIO_AFR_AF1 340,15049
#define GPIO_AFR_AF2 341,15089
#define GPIO_AFR_AF3 342,15129
#define GPIO_AFR_AF4 343,15169
#define GPIO_AFR_AF5 344,15209
#define GPIO_AFR_AF6 345,15249
#define GPIO_AFR_AF7 346,15289
#define GPIO_AFR_AF8 347,15329
#define GPIO_AFR_AF9 348,15369
#define GPIO_AFR_AF10 349,15409
#define GPIO_AFR_AF11 350,15449
#define GPIO_AFR_AF12 351,15489
#define GPIO_AFR_AF13 352,15529
#define GPIO_AFR_AF14 353,15569
#define GPIO_AFR_AF15 354,15609
#define GPIO_AFRH_SHIFT(355,15649
#define GPIO_AFRL_SHIFT(356,15697
#define PI_WWDG 363,15834
#define PI_PVD 364,15908
#define PI_TAMP_STAMP 365,15998
#define PI_RTC_WKUP 366,16100
#define PI_FLASH 367,16191
#define PI_RCC 368,16262
#define PI_EXTI0 369,16331
#define PI_EXTI1 370,16400
#define PI_EXTI2 371,16469
#define PI_EXTI3 372,16538
#define PI_EXTI4 373,16607
#define PI_DMA1_STREAM0 374,16676
#define PI_DMA1_STREAM1 375,16754
#define PI_DMA1_STREAM2 376,16832
#define PI_DMA1_STREAM3 377,16910
#define PI_DMA1_STREAM4 378,16988
#define PI_DMA1_STREAM5 379,17066
#define PI_DMA1_STREAM6 380,17144
#define PI_ADC 381,17222
#define PI_CAN1_TX 382,17308
#define PI_CAN1_RX0 383,17375
#define PI_CAN1_RX1 384,17443
#define PI_CAN1_SCE 385,17510
#define PI_EXTI9_5 386,17577
#define PI_TIM1_BRK_TIM9 387,17651
#define PI_TIM1_UP_TIM10 388,17746
#define PI_TIM1_TRG_COM_TIM11 389,17843
#define PI_TIM1_CC 390,17958
#define PI_TIM2 391,18037
#define PI_TIM3 392,18107
#define PI_TIM4 393,18177
#define PI_I2C1_EV 394,18247
#define PI_I2C1_ER 395,18316
#define PI_I2C2_EV 396,18385
#define PI_I2C2_ER 397,18454
#define PI_SPI1 398,18523
#define PI_SPI2 399,18593
#define PI_USART1 400,18663
#define PI_USART2 401,18735
#define PI_USART3 402,18807
#define PI_EXTI15_10 403,18879
#define PI_RTC_ALARM 404,18955
#define PI_OTG_FS_WKUP 405,19052
#define PI_TIM8_BRK_TIM12 406,19152
#define PI_TIM8_UP 407,19248
#define PI_TIM8_TRG_COM 408,19345
#define PI_TIM8_CC 409,19460
#define PI_DMA1_STREAM7 410,19539
#define PI_FSMC 411,19617
#define PI_SDIO 412,19687
#define PI_TIM5 413,19757
#define PI_SPI3 414,19827
#define PI_UART4 415,19897
#define PI_UART5 416,19968
#define PI_TIM6_DAC 417,20039
#define PI_TIM7 418,20150
#define PI_DMA2_STREAM0 419,20220
#define PI_DMA2_STREAM1 420,20298
#define PI_DMA2_STREAM2 421,20376
#define PI_DMA2_STREAM3 422,20454
#define PI_DMA2_STREAM4 423,20532
#define PI_ETH 424,20610
#define PI_ETH_WKUP 425,20684
#define PI_CAN2_TX 426,20776
#define PI_CAN2_RX0 427,20843
#define PI_CAN2_RX1 428,20911
#define PI_CAN2_SCE 429,20978
#define PI_OTG_FS 430,21045
#define PI_DMA2_STREAM5 431,21127
#define PI_DMA2_STREAM6 432,21205
#define PI_DMA2_STREAM7 433,21283
#define PI_USART6 434,21361
#define PI_I2C3_EV 435,21433
#define PI_I2C3_ER 436,21502
#define PI_OTG_HS_EP1_OUT 437,21571
#define PI_OTG_HS_EP1_IN 438,21669
#define PI_OTG_HS_WKUP 439,21766
#define PI_OTG_HS 440,21861
#define PI_DCMI 441,21943
#define PI_CRYP 442,22013
#define PI_HASH_RNG 443,22090
#define PI_FPU 444,22168
#define PI_INT_NUMBER 445,22237
#define SWI_SVC	448,22361
#define SWI_RETINT	449,22446
#define SWI_DEBUG	450,22535
#define NVIC_BASE 453,22672
#define NVIC_ICTR 454,22702
#define NVIC_ISER 455,22771
#define NVIC_ICER 456,22843
#define NVIC_ISPR 457,22918
#define NVIC_ICPR 458,22992
#define NVIC_IABR 459,23068
#define NVIC_IPR 460,23141
#define NVIC_ICSR 461,23212
#define NVIC_VTOR 462,23286
#define NVIC_AIRCR 463,23352
#define NVIC_SCR 464,23427
#define NVIC_CCR 465,23487
#define NVIC_SHPR 466,23559
#define NVIC_SHCRS 467,23634
#define NVIC_STIR 468,23709
#define NVIC_ICSR_NMIPENDSET 471,23816
#define NVIC_ICSR_PENDSVSET 472,23857
#define NVIC_ICSR_PENDSVCLR 473,23898
#define NVIC_ICSR_PENDSTSET 474,23939
#define NVIC_ICSR_PENDSTCLR 475,23980
#define NVIC_ICSR_ISRPREEMPT 476,24021
#define NVIC_ICSR_ISRPENDING 477,24062
#define USART1_BASE 483,24171
#define USART2_BASE 484,24218
#define USART3_BASE 485,24265
#define UART4_BASE 486,24312
#define UART5_BASE 487,24359
#define USART6_BASE 488,24406
#define USART_SR 489,24453
#define USART_DR 490,24516
#define USART_BRR 491,24577
#define USART_CR1 492,24643
#define USART_CR2 493,24709
#define USART_CR3 494,24775
#define USART_GTPR 495,24841
#define USART_SR_CTS_SHIFT 498,24960
#define USART_SR_LBD_SHIFT 499,25001
#define USART_SR_TXE_SHIFT 500,25042
#define USART_SR_TC_SHIFT 501,25083
#define USART_SR_RXNE_SHIFT 502,25124
#define USART_SR_IDLE_SHIFT 503,25165
#define USART_SR_ORE_SHIFT 504,25206
#define USART_SR_NE_SHIFT 505,25247
#define USART_SR_FE_SHIFT 506,25288
#define USART_SR_PE_SHIFT 507,25329
#define USART_DR_MASK 510,25408
#define USART_BRR_MANTISSA_SHIFT 513,25493
#define USART_CR1_UE_SHIFT 516,25572
#define USART_CR1_M_SHIFT 517,25613
#define USART_CR1_WAKE_SHIFT 518,25654
#define USART_CR1_PCE_SHIFT 519,25695
#define USART_CR1_PS_SHIFT 520,25736
#define USART_CR1_PEIE_SHIFT 521,25777
#define USART_CR1_TXEIE_SHIFT 522,25818
#define USART_CR1_TCEIE_SHIFT 523,25859
#define USART_CR1_RXNEIE_SHIFT 524,25900
#define USART_CR1_IDLEIE_SHIFT 525,25941
#define USART_CR1_TE_SHIFT 526,25982
#define USART_CR1_RE_SHIFT 527,26023
#define USART_CR1_RWU_SHIFT 528,26064
#define USART_CR1_SBK_SHIFT 529,26105
#define USART_CR2_LINEN_SHIFT 533,26185
#define USART_CR2_STOP_SHIFT 534,26226
#define USART_CR2_CLKEN_SHIFT 535,26267
#define USART_CR2_CPOL_SHIFT 536,26308
#define USART_CR2_CPHA_SHIFT 537,26349
#define USART_CR2_LBCL_SHIFT 538,26390
#define USART_CR2_LBDIE_SHIFT 539,26431
#define USART_CR2_LBDL_SHIFT 540,26472
#define USART_CR2_ADD_SHIFT 541,26513
#define USART_CR3_ONEBIT_SHIFT 544,26592
#define USART_CR3_CTSIE_SHIFT 545,26633
#define USART_CR3_CTSE_SHIFT 546,26674
#define USART_CR3_RTSE_SHIFT 547,26715
#define USART_CR3_DMAT_SHIFT 548,26756
#define USART_CR3_DMAR_SHIFT 549,26797
#define USART_CR3_SCEN_SHIFT 550,26838
#define USART_CR3_NACK_SHIFT 551,26879
#define USART_CR3_HDSEL_SHIFT 552,26920
#define USART_CR3_IRLP_SHIFT 553,26961
#define USART_CR3_IREN_SHIFT 554,27002
#define USART_CR3_EIE_SHIFT 555,27043
#define SYSTICK_BASE 560,27103
#define SYSTICK_CTRL 561,27138
#define SYSTICK_LOAD 562,27167
#define SYSTICK_VAL 563,27196
#define SYSTICK_CALIB 564,27225
#define SYSTICK_ENABLE 567,27284
#define SYSTICK_TICKINT 568,27357
#define SYSTICK_CLKSOURCE 569,27430
#define SYSTICK_COUNTFLAG 570,27503
#define SCB_BASE 575,27608
#define SCB_ACTLR 576,27644
#define SCB_CPUID 577,27714
#define SCB_CFSR 578,27777
#define SCB_HFSR 579,27856
#define SCB_DFSR 580,27926
#define SCB_MMFAR 581,27997
#define SCB_BFAR 582,28077
#define SCB_AFSR 583,28147
#define IWDG_BASE 589,28256
#define IWDG_KR 590,28303
#define IWDG_PR 591,28363
#define IWDG_RL 592,28429
#define IWDG_SR 593,28492
#define WWDG_BASE 598,28582
#define WWDG_CR 599,28629
#define WWDG_CFR 600,28693
#define WWDG_SR 601,28763

uTenux/include/tk/sysdepend/app_stm32f4/cpuattr.h,56
#define __TK_CPUATTR_H__34,1347
#define TA_GP	40,1440

uTenux/include/tk/sysdepend/app_stm32f4/cpudef.h,310
#define __TK_CPUDEF_H__34,1356
typedef struct t_regs 43,1480
	VW	r[r44,1504
	VP	lr;45,1554
} T_REGS;46,1591
typedef struct t_eit 51,1662
    VP	pc;52,1685
    UW	psr;53,1727
    UW	taskmode;54,1770
} T_EIT;55,1808
typedef struct t_cregs 60,1869
	VP	ssp;61,1894
	VP	usp;62,1931
} T_CREGS;63,1966

uTenux/include/tk/sysdepend/app_stm32f4/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1406
typedef struct td_calinf 43,1533
	VP	ssp;44,1560
	VP	r11;45,1595
} TD_CALINF;46,1638

uTenux/include/tk/sysdepend/app_stm32f4/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_stm32f4/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1367
#define DI(53,1817
#define EI(54,1864
#define isDI(55,1906
typedef UINT	INTVEC;62,2049
#define DINTNO(65,2140
Inline void out_w(104,2971
Inline void out_h(108,3034
Inline void out_b(112,3097
Inline UW in_w(117,3161
Inline UH in_h(121,3212
Inline UB in_b(125,3263

uTenux/include/tk/sysdepend/app_xc23xx/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1349

uTenux/include/tk/sysdepend/app_xc23xx/chip_xc2365b_40f/sysdef_depend.h,85
#define __TK_SYSDEF_DEPEND_H__34,1379
#define PMK_D	39,1456
#define PMK_E	40,1506

uTenux/include/tk/sysdepend/app_xc23xx/cpuattr.h,56
#define __TK_CPUATTR_H__34,1350
#define TA_GP	40,1443

uTenux/include/tk/sysdepend/app_xc23xx/cpudef.h,310
#define __TK_CPUDEF_H__34,1350
typedef struct t_regs 43,1474
	VW	r[r44,1498
	VP	lr;45,1548
} T_REGS;46,1585
typedef struct t_eit 51,1656
    VP	pc;52,1679
    UW	psr;53,1721
    UW	taskmode;54,1764
} T_EIT;55,1802
typedef struct t_cregs 60,1863
	VP	ssp;61,1888
	VP	usp;62,1937
} T_CREGS;63,1983

uTenux/include/tk/sysdepend/app_xc23xx/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1400
typedef struct td_calinf 43,1527
	VP	ssp;44,1554
	VP	r11;45,1591
} TD_CALINF;46,1634

uTenux/include/tk/sysdepend/app_xc23xx/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_xc23xx/syslib_depend.h,236
#define __TK_SYSLIB_DEPEND_H__34,1362
#define DI(53,1812
#define EI(54,1859
#define isDI(55,1907
#define out_w(64,2098
#define out_h(65,2147
#define out_b(66,2196
#define in_w(68,2246
#define in_h(69,2281
#define in_b(70,2316

uTenux/include/tk/sysdepend/app_xmc4000/asm_depend.h,36
#define __TK_ASM_DEPEND_H__34,1353

uTenux/include/tk/sysdepend/app_xmc4000/chip_xmc4500x144x1024/sysdef_depend.h,10023
#define __TK_SYSDEF_DEPEND_H__34,1381
#define PSR_N	39,1453
#define PSR_Z	40,1509
#define PSR_C	41,1546
#define PSR_V	42,1584
#define PSR_T	43,1625
#define PMK_D	48,1714
#define PMK_E	49,1763
#define FMK_D	54,1855
#define FMK_E	55,1902
#define CTL_MSP	60,1985
#define CTL_PSP	61,2029
#define CTL_SVC	62,2072
#define CTL_USR	63,2128
#define EI_STACK_TOP 68,2220
#define EI_RESET 69,2290
#define EI_NMI 70,2360
#define EI_HARDFAULT 71,2430
#define EI_MPUFAULT 72,2500
#define EI_BUSFAULT 73,2570
#define EI_USAGEFAULT 74,2640
#define EI_SVC 79,2990
#define EI_DEBUGMON 80,3060
#define EI_PENDSV 82,3200
#define EI_SYSTICK 83,3270
#define FLASH0_BASE 90,3383
#define FLASH0_ID 92,3419
#define FLASH0_FSR 93,3450
#define FLASH0_FCON 94,3481
#define FLASH0_MARP 95,3512
#define FLASH0_PROCON0 96,3543
#define FLASH0_PROCON1 97,3574
#define FLASH0_PROCON2 98,3605
#define SCU_BASE 104,3668
#define SCU_TRAPCLR 106,3708
#define SCU_PRSTAT0 107,3742
#define SCU_PRCLR0 108,3776
#define SCU_CLKSTAT 109,3810
#define	SCU_CLKSET 110,3844
#define SCU_CLKCLR 111,3878
#define SCU_SYSCLKCR	112,3912
#define SCU_CPUCLKCR	113,3943
#define SCU_PBCLKCR	114,3974
#define SCU_USBCLKCR	115,4008
#define SCU_EBUCLKCR	116,4039
#define SCU_CCUCLKCR	117,4070
#define SCU_WDTCLKCR	118,4101
#define SCU_EXTCLKCR	119,4132
#define SCU_SLEEPCR	120,4163
#define SCU_DSLEEPCR	121,4197
#define SCU_OSCHPSTAT	122,4228
#define SCU_OSCHPCTRL	123,4260
#define SCU_CLKCALCONST	125,4313
#define SCU_PLLSTAT	126,4347
#define SCU_PLLCON0	127,4381
#define SCU_PLLCON1	128,4415
#define SCU_PLLCON2	129,4449
#define SCU_USBPLLSTAT	130,4483
#define SCU_USBPLLCON	131,4516
#define SCU_CLKMXSTAT	133,4575
#define SCU_OSCHPCTRL_MODE 135,4608
#define SCU_OSCHPCTRL_OSCVAL 136,4649
#define SCU_PLLCON0_VCOBYP 137,4691
#define SCU_PLLCON0_VCOPWD 138,4732
#define SCU_PLLCON0_FINDIS 139,4773
#define SCU_PLLCON0_OSCDISCDIS 140,4814
#define SCU_PLLCON0_PLLPWD 141,4855
#define SCU_PLLCON0_OSCRES 142,4897
#define SCU_PLLCON0_RESLD 143,4939
#define SCU_PLLCON1_K1DIV 144,4981
#define SCU_PLLCON1_NDIV 145,5022
#define SCU_PLLCON1_K2DIV 146,5064
#define SCU_PLLCON1_PDIV 147,5106
#define SCU_PLLCON2_PINSEL 148,5148
#define SCU_PLLSTAT_VCOBYST 149,5189
#define SCU_PLLSTAT_VCOLOCK 150,5230
#define SCU_PLLSTAT_K2RDY 151,5271
#define SCU_PLLSTAT_PLLLV 152,5312
#define SCU_PLLSTAT_PLLHV 153,5353
#define SCU_PLLSTAT_PLLSP 154,5394
#define SCU_CPUCLKCR_CPUDIV 155,5435
#define SCU_PBCLKCR_PBDIV 156,5476
#define SCU_CCUCLKCR_CCUDIV 157,5517
#define SCU_SYSCLKCR_SYSDIV 158,5558
#define SCU_CLKMXSTAT_SYSCLKMUX 159,5594
#define SCU_TRAPCLR_SOSCWDGT 160,5631
#define SCU_TRAPCLR_SVCOLCKT 161,5672
#define SCU_PRCLR0_USIC0RS 162,5713
#define SCU_PRSTAT0_USIC0RS 163,5755
#define P0_BASE 168,5821
#define P1_BASE 169,5853
#define P2_BASE 170,5885
#define P3_BASE 171,5917
#define P4_BASE 172,5949
#define P5_BASE 173,5981
#define P6_BASE 174,6013
#define P14_BASE 175,6045
#define P15_BASE 176,6077
#define P_OUT	178,6110
#define P_OMR	179,6134
#define P_IOCR0	180,6158
#define P_IOCR4	181,6184
#define P_IOCR8	182,6210
#define P_IOCR12	183,6236
#define P_IN	185,6279
#define P_PDR0	187,6327
#define P_PDR1	188,6352
#define P_PDISC 190,6402
#define P14_PDISC 191,6428
#define P15_PDISC	192,6454
#define P_PPS	194,6503
#define P_HWSEL	195,6527
#define P_IOCR4_PC4 197,6554
#define IRQ_SCU_0	205,6667
#define IRQ_ERU0_0	206,6718
#define IRQ_ERU0_1	207,6779
#define IRQ_ERU0_2	208,6840
#define IRQ_ERU0_3	209,6901
#define IRQ_ERU1_0	210,6962
#define IRQ_ERU1_1	211,7023
#define IRQ_ERU1_2	212,7084
#define IRQ_ERU1_3	213,7145
#define IRQ_PMU0_0	215,7258
#define IRQ_VADC0_C0_0	217,7369
#define IRQ_VADC0_C0_1	218,7449
#define IRQ_VADC0_C0_2	219,7529
#define IRQ_VADC0_C0_3	220,7609
#define IRQ_VADC0_G0_0	221,7689
#define IRQ_VADC0_G0_1	222,7762
#define IRQ_VADC0_G0_2	223,7835
#define IRQ_VADC0_G0_3	224,7908
#define IRQ_VADC0_G1_0	225,7981
#define IRQ_VADC0_G1_1	226,8054
#define IRQ_VADC0_G1_2	227,8127
#define IRQ_VADC0_G1_3	228,8200
#define IRQ_VADC0_G2_0	229,8273
#define IRQ_VADC0_G2_1	230,8346
#define IRQ_VADC0_G2_2	231,8419
#define IRQ_VADC0_G2_3	232,8492
#define IRQ_VADC0_G3_0	233,8565
#define IRQ_VADC0_G3_1	234,8638
#define IRQ_VADC0_G3_2	235,8711
#define IRQ_VADC0_G3_3	236,8784
#define IRQ_DSD0_0	237,8857
#define IRQ_DSD0_1	238,8923
#define IRQ_DSD0_2	239,8989
#define IRQ_DSD0_3	240,9055
#define IRQ_DSD0_4	241,9121
#define IRQ_DSD0_5	242,9192
#define IRQ_DSD0_6	243,9263
#define IRQ_DSD0_7	244,9334
#define IRQ_DAC0_0	245,9405
#define IRQ_DAC0_1	246,9470
#define IRQ_CCU40_0	247,9535
#define IRQ_CCU40_1	248,9607
#define IRQ_CCU40_2	249,9679
#define IRQ_CCU40_3	250,9751
#define IRQ_CCU41_0	251,9823
#define IRQ_CCU41_1 252,9895
#define IRQ_CCU41_2	253,9964
#define IRQ_CCU41_3	254,10036
#define IRQ_CCU42_0	255,10108
#define IRQ_CCU42_1	256,10180
#define IRQ_CCU42_2	257,10252
#define IRQ_CCU42_3	258,10324
#define IRQ_CCU43_0	259,10396
#define IRQ_CCU43_1	260,10468
#define IRQ_CCU43_2	261,10540
#define IRQ_CCU43_3	262,10612
#define IRQ_CCU80_0	263,10684
#define IRQ_CCU80_1	264,10756
#define IRQ_CCU80_2	265,10828
#define IRQ_CCU80_3	266,10900
#define IRQ_CCU81_0	267,10972
#define IRQ_CCU81_1	268,11044
#define IRQ_CCU81_2	269,11116
#define IRQ_CCU81_3	270,11188
#define IRQ_POSIF0_0	271,11260
#define IRQ_POSIF0_1	272,11325
#define IRQ_POSIF1_0	273,11390
#define IRQ_POSIF1_1	274,11455
#define IRQ_CAN0_0	276,11573
#define IRQ_CAN0_1	277,11619
#define IRQ_CAN0_2	278,11665
#define IRQ_CAN0_3	279,11711
#define IRQ_CAN0_4	280,11757
#define IRQ_CAN0_5 281,11803
#define IRQ_CAN0_6	282,11850
#define IRQ_CAN0_7	283,11896
#define IRQ_USIC0_0	284,11942
#define IRQ_USIC0_1	285,12026
#define IRQ_USIC0_2	286,12110
#define IRQ_USIC0_3 287,12194
#define IRQ_USIC0_4	288,12278
#define IRQ_USIC0_5	289,12362
#define IRQ_USIC1_0	290,12446
#define IRQ_USIC1_1	291,12530
#define IRQ_USIC1_2	292,12614
#define IRQ_USIC1_3	293,12698
#define IRQ_USIC1_4	294,12782
#define IRQ_USIC1_5	295,12866
#define IRQ_USIC2_0	296,12950
#define IRQ_USIC2_1	297,13034
#define IRQ_USIC2_2	298,13118
#define IRQ_USIC2_3	299,13199
#define IRQ_USIC2_4	300,13281
#define IRQ_USIC2_5 301,13362
#define IRQ_LEDTS0_0	302,13445
#define IRQ_FCE0_0	304,13575
#define IRQ_GPDMA0_0	305,13632
#define IRQ_SDMMC0_0	306,13694
#define IRQ_USB0_0	307,13756
#define IRQ_ETH0_0	308,13814
#define IRQ_GPDMA1_0	310,13923
#define IRQ_INT_NUMBER 312,14036
#define SWI_SVC	315,14150
#define SWI_RETINT	316,14225
#define SWI_DEBUG	317,14304
#define NVIC_BASE 320,14431
#define NVIC_ICTR 321,14461
#define NVIC_ISER 322,14530
#define NVIC_ICER 323,14602
#define NVIC_ISPR 324,14677
#define NVIC_ICPR 325,14751
#define NVIC_IABR 326,14827
#define NVIC_IPR 327,14900
#define NVIC_ICSR 328,14971
#define NVIC_VTOR 329,15045
#define NVIC_AIRCR 330,15111
#define NVIC_SCR 331,15186
#define NVIC_CCR 332,15246
#define NVIC_SHPR 333,15318
#define NVIC_SHCRS 334,15393
#define NVIC_STIR 335,15468
#define NVIC_ICSR_NMIPENDSET 338,15575
#define NVIC_ICSR_PENDSVSET 339,15616
#define NVIC_ICSR_PENDSVCLR 340,15657
#define NVIC_ICSR_PENDSTSET 341,15698
#define NVIC_ICSR_PENDSTCLR 342,15739
#define NVIC_ICSR_ISRPREEMPT 343,15780
#define NVIC_ICSR_ISRPENDING 344,15821
#define USIC0_CH0_BASE 349,15878
#define USIC_CCFG	351,15913
#define USIC_KSCFG 352,15941
#define USIC_FDR	353,15971
#define USIC_BRG	354,15998
#define USIC_INPR 355,16025
#define USIC_DX0CR 356,16055
#define USIC_DX1CR 357,16085
#define USIC_DX2CR 358,16115
#define USIC_DX3CR 359,16145
#define USIC_DX4CR 360,16175
#define USIC_DX5CR 361,16205
#define USIC_SCTR 362,16235
#define USIC_TCSR	363,16265
#define USIC_PCR	364,16293
#define USIC_CCR	365,16320
#define USIC_PSR 366,16347
#define USIC_PSCR	367,16377
#define USIC_RBUFSR	368,16405
#define USIC_RBUF	369,16435
#define USIC_RBUFD	370,16463
#define USIC_RBUF0	371,16492
#define USIC_RBUF1	372,16521
#define USIC_RBUF01SR	373,16550
#define USIC_FMR	374,16578
#define USIC_TBUF(375,16605
#define USIC_KSCFG_MODEN 377,16643
#define USIC_KSCFG_BPMODEN 378,16680
#define USIC_CCR_UART_MODE 379,16717
#define USIC_CCFG_UART_MODE 380,16754
#define USIC_CCR_PM 381,16791
#define USIC_SCTR_PDL 382,16828
#define USIC_SCTR_TRM 383,16865
#define USIC_SCTR_FLE 384,16903
#define USIC_SCTR_WLE 385,16941
#define USIC_TCSR_TDSSM 386,16979
#define USIC_TCSR_TDEN 387,17016
#define USIC_PCR_SMD 388,17054
#define USIC_PCR_SP 389,17091
#define USIC_PCR_RSTEN 390,17128
#define USIC_PCR_TSTEN 391,17164
#define USIC_FDR_DM 392,17200
#define USIC_FDR_STEP 393,17238
#define USIC_BRG_CLKSEL 394,17277
#define USIC_BRG_PCTQ 395,17314
#define USIC_BRG_DCTQ 396,17352
#define USIC_BRG_PDIV 397,17390
#define USIC_DX0CR_DSEL 398,17428
#define USIC_PSR_RFF 399,17463
#define USIC_PSR_TFF 400,17500
#define USIC_PSR_BUSY 401,17537
#define USIC_PSR_TSIF 402,17574
#define USIC_PSR_RIF 403,17612
#define USIC_PSR_AIF 404,17650
#define USIC_PSCR_CTSIF 405,17688
#define USIC_PSCR_CRIF 406,17726
#define USIC_PSCR_CAIF 407,17764
#define SYSTICK_BASE 412,17821
#define SYSTICK_CTRL 413,17856
#define SYSTICK_LOAD 414,17885
#define SYSTICK_VAL 415,17914
#define SYSTICK_CALIB 416,17943
#define SYSTICK_ENABLE 419,18002
#define SYSTICK_TICKINT 420,18075
#define SYSTICK_CLKSOURCE 421,18148
#define SYSTICK_COUNTFLAG 422,18221
#define SCB_BASE 427,18326
#define SCB_ACTLR 428,18362
#define SCB_CPUID 429,18432
#define SCB_CFSR 430,18495
#define SCB_HFSR 431,18574
#define SCB_DFSR 432,18644
#define SCB_MMFAR 433,18715
#define SCB_BFAR 434,18795
#define SCB_AFSR 435,18865
#define WDT_BASE 440,18961
#define WDT_ID 442,18996
#define WDT_CTR 443,19024
#define WDT_SRV 444,19052
#define WDT_TIM 445,19080
#define WDT_WLB 446,19108
#define WDT_WUB 447,19136
#define WDT_WDTSTS 448,19164
#define WDT_WDTCLR 449,19192

uTenux/include/tk/sysdepend/app_xmc4000/cpuattr.h,56
#define __TK_CPUATTR_H__34,1352
#define TA_GP	40,1445

uTenux/include/tk/sysdepend/app_xmc4000/cpudef.h,310
#define __TK_CPUDEF_H__34,1354
typedef struct t_regs 43,1478
	VW	r[r44,1502
	VP	lr;45,1552
} T_REGS;46,1589
typedef struct t_eit 51,1660
    VP	pc;52,1683
    UW	psr;53,1725
    UW	taskmode;54,1768
} T_EIT;55,1806
typedef struct t_cregs 60,1867
	VP	ssp;61,1892
	VP	usp;62,1929
} T_CREGS;63,1964

uTenux/include/tk/sysdepend/app_xmc4000/dbgspt_depend.h,128
#define __TK_DBGSPT_DEPEND_H__34,1404
typedef struct td_calinf 43,1531
	VP	ssp;44,1558
	VP	r11;45,1593
} TD_CALINF;46,1636

uTenux/include/tk/sysdepend/app_xmc4000/sysdef_depend.h,0

uTenux/include/tk/sysdepend/app_xmc4000/syslib_depend.h,313
#define __TK_SYSLIB_DEPEND_H__34,1365
#define DI(53,1815
#define EI(54,1862
#define isDI(55,1904
typedef UINT	INTVEC;62,2047
#define DINTNO(65,2138
Inline void out_w(104,2969
Inline void out_h(108,3032
Inline void out_b(112,3095
Inline UW in_w(117,3159
Inline UH in_h(121,3210
Inline UB in_b(125,3261

uTenux/include/tk/sysdepend/asm_common.h,35
#define __TK_ASM_COMMON_H__22,569

uTenux/include/tk/sysdepend/dbgspt_common.h,38
#define __TK_DBGSPT_COMMON_H__22,591

uTenux/include/tk/sysdepend/syscall_common.h,39
#define __TK_SYSCALL_COMMON_H__22,576

uTenux/include/tk/sysdepend/sysdef_common.h,38
#define __TK_SYSDEF_COMMON_H__23,632

uTenux/include/tk/sysdepend/syslib_common.h,38
#define __TK_SYSLIB_COMMON_H__22,574

uTenux/include/tk/syslib.h,31
#define __TK_SYSLIB_H__22,555

uTenux/include/tk/tkernel.h,32
#define __TK_TKERNEL_H__22,562

uTenux/include/tk/typedef.h,485
#define __TK_TYPEDEF_H__22,592
typedef INT		FN;33,756
typedef INT		RNO;34,794
typedef UW		ATR;35,837
typedef INT		ER;36,886
typedef INT		PRI;37,921
typedef W		TMO;38,955
typedef UW		RELTIM;39,995
typedef struct systim 41,1037
	W	hi;42,1081
	UW	lo;43,1110
} SYSTIM;44,1140
#define NULL	49,1177
#define TA_NULL	50,1216
#define TMO_POL	51,1275
#define TMO_FEVR	52,1309
typedef struct dw 59,1458
	W	hi;61,1492
	UW	lo;62,1519
	UW	lo;64,1553
	W	hi;65,1581
} DW;67,1615

uTenux/include/tk/util.h,154
#define __TK_UTIL_H__22,555
	INT	cnt;35,699
	ID	id;36,709
} FastLock;37,717
	UINT	flg;51,1127
	INT	wai;52,1138
	ID	id;53,1148
} FastMLock;54,1156

uTenux/include/tm/tmonitor.h,33
#define __TM_TMONITOR_H__22,579

uTenux/include/tm/tm_printf.h,211
#define TM_PRINTF_H_H44,2119
#  define TM_PRINTF_PRECISION 49,2169
#  define TM_PRINTF_LONGLONG 50,2220
#  define TM_PRINTF_SPECIAL51,2273
#  define TM_TEST_ON_PC52,2301
#define TM_PRINTF_BUF_SIZE 56,2361

uTenux/include/typedef.h,994
#define __TYPEDEF_H__22,570
typedef signed char	    B;31,669
typedef signed short	H;32,727
typedef signed long	    W;33,783
typedef unsigned char	UB;34,842
typedef unsigned short  UH;35,901
typedef unsigned long	UW;36,963
typedef signed char	    VB;38,1024
typedef signed short	VH;39,1089
typedef signed long  	VW;40,1152
typedef void		   *VP;VP41,1216
typedef volatile B	    _B;43,1278
typedef volatile H	    _H;44,1343
typedef volatile W	    _W;45,1370
typedef volatile UB	   _UB;46,1397
typedef volatile UH	   _UH;47,1425
typedef volatile UW	   _UW;48,1453
typedef signed int     INT;50,1482
typedef unsigned int  UINT;51,1555
typedef INT		        ID;53,1630
typedef	W	          MSEC;54,1676
typedef void	      (*FP)FP56,1740
typedef INT		   (*FUNCP)FUNCP57,1799
#define LOCAL	59,1859
#define EXPORT	60,1913
#define IMPORT	61,1966
typedef UINT		  BOOL;69,2196
#define TRUE	70,2218
#define FALSE	71,2254
typedef UH	         	TC;76,2323
#define TNULL	77,2375

uTenux/kernel/cpu/src/sysdepend/arm4t/cpu_calls.c,261
SYSCALL ER 49,1606
SYSCALL ER 63,1810
IMPORT FP knl_hll_inthdr[knl_hll_inthdr88,2334
SYSCALL ER 99,2588
EXPORT void knl_set_reg(152,3730
SYSCALL ER 203,4585
EXPORT void knl_get_reg(231,5069
SYSCALL ER 278,5846
SYSCALL ER 311,6453
SYSCALL ER 339,6919

uTenux/kernel/cpu/src/sysdepend/arm4t/cpu_calls.h,30
#define _CPU_CALLS_H_34,1326

uTenux/kernel/cpu/src/sysdepend/arm4t/cpu_conf.h,63
#define _CPU_CONF_34,1339
#define MIN_SYS_STACK_SIZE	42,1562

uTenux/kernel/cpu/src/sysdepend/arm4t/cpu_init.c,76
EXPORT ER knl_cpu_initialize(45,1556
EXPORT void knl_cpu_shutdown(72,2250

uTenux/kernel/cpu/src/sysdepend/arm4t/cpu_insn.h,234
#define _CPU_INSN_34,1319
Inline UINT knl_getCPSR(46,1501
Inline void knl_define_inthdr(62,1733
Inline BOOL knl_isTaskIndependent(75,1986
Inline void knl_EnterTaskIndependent(83,2124
Inline void knl_LeaveTaskIndependent(87,2190

uTenux/kernel/cpu/src/sysdepend/arm4t/cpu_status.h,625
#define _CPU_STATUS_34,1325
#define BEGIN_CRITICAL_SECTION	43,1453
#define END_CRITICAL_SECTION	44,1510
#define BEGIN_DISABLE_INTERRUPT	55,1784
#define END_DISABLE_INTERRUPT	56,1842
#define ENABLE_INTERRUPT	61,1926
#define DISABLE_INTERRUPT	62,1966
#define ENABLE_INTERRUPT_UPTO(68,2107
#define ENTER_TASK_INDEPENDENT	73,2208
#define LEAVE_TASK_INDEPENDENT	74,2271
#define in_indp(84,2519
#define in_ddsp(90,2727
#define in_loc(98,2962
#define in_qtsk(106,3212
#define knl_dispatch_request(119,3588
Inline void knl_force_dispatch(126,3797
Inline void knl_dispatch(136,3962
	VP	ssp;152,4279
} CTXB;153,4316

uTenux/kernel/cpu/src/sysdepend/arm4t/cpu_task.h,353
#define _CPU_TASK_34,1332
	VW	r[r42,1445
	UW	taskmode;43,1470
	VP	usp;44,1484
	VP	lr_usr;45,1508
	VP	lr_svc;46,1535
	VW	spsr_svc;47,1562
	VW	ip;48,1576
	VP	pc;49,1595
} SStackFrame;50,1614
#define DORMANT_STACK_SIZE	56,1772
Inline void knl_setup_context(63,1925
Inline void knl_setup_stacd(88,2437
Inline void knl_cleanup_context(99,2612

uTenux/kernel/cpu/src/sysdepend/arm4t/offset.h,654
#define _OFFSET_34,1314
#define TCBSZ_POR	41,1466
#define TCBSZ_POR	43,1514
#define TCBSZ_MTX	48,1584
#define TCBSZ_MTX	50,1635
#define TCBSZ_WINFO	55,1707
#define TCBSZ_WINFO	58,1760
#define TCBSZ_WINFO	61,1834
#define TCBSZ_WINFO	64,1928
#define TCBSZ_WINFO	66,1958
#define TCBSZ_EXECTIME	74,2085
#define TCBSZ_EXECTIME	76,2118
#define _ALIGN_CPU(79,2153
#define	TCB_winfo	85,2410
#define	TCB_wtmeb	86,2456
#define	TCBsz_wtmeb2isstack	87,2508
#define TCBSZ_GP	89,2603
#define TCB_isstack	94,2838
#define TCB_tskctxb	95,2890
#define TCB_tskid	97,2946
#define TCB_tskatr	98,2966
#define TCB_state	99,2988
#define CTXB_ssp	100,3009

uTenux/kernel/cpu/src/sysdepend/c166/cpu_calls.c,222
EXPORT UB l_sp_offset 42,1453
SYSCALL ER 47,1566
SYSCALL ER 61,1770
EXPORT void knl_set_reg(80,2118
SYSCALL ER 107,2504
EXPORT void knl_get_reg(134,2986
SYSCALL ER 157,3349
SYSCALL ER 190,3956
SYSCALL ER 218,4422

uTenux/kernel/cpu/src/sysdepend/c166/cpu_calls.h,30
#define _CPU_CALLS_H_32,1236

uTenux/kernel/cpu/src/sysdepend/c166/cpu_conf.h,63
#define _CPU_CONF_32,1249
#define MIN_SYS_STACK_SIZE	40,1472

uTenux/kernel/cpu/src/sysdepend/c166/cpu_init.c,76
EXPORT ER knl_cpu_initialize(43,1460
EXPORT void knl_cpu_shutdown(69,2100

uTenux/kernel/cpu/src/sysdepend/c166/cpu_insn.h,196
#define _CPU_INSN_32,1230
Inline UB knl_getPRIMASK 39,1298
Inline BOOL knl_isTaskIndependent(53,1502
Inline void knl_EnterTaskIndependent(61,1640
Inline void knl_LeaveTaskIndependent(65,1706

uTenux/kernel/cpu/src/sysdepend/c166/cpu_status.h,621
#define _CPU_STATUS_34,1331
#define BEGIN_CRITICAL_SECTION	43,1459
#define END_CRITICAL_SECTION	44,1517
#define BEGIN_DISABLE_INTERRUPT	55,1877
#define END_DISABLE_INTERRUPT	56,1936
#define ENABLE_INTERRUPT	62,2024
#define DISABLE_INTERRUPT	63,2054
#define ENABLE_INTERRUPT_UPTO(69,2186
#define ENTER_TASK_INDEPENDENT	74,2289
#define LEAVE_TASK_INDEPENDENT	75,2352
#define in_indp(85,2600
#define in_ddsp(91,2808
#define in_loc(99,3046
#define in_qtsk(107,3297
#define knl_dispatch_request(120,3673
#define knl_force_dispatch 128,3926
Inline void knl_dispatch(133,4011
	VP	ssp;143,4172
} CTXB;144,4209

uTenux/kernel/cpu/src/sysdepend/c166/cpu_support.c,413
IMPORT INT	knl_dispatch_disabled;46,1521
IMPORT void	*knl_ctxtsk;knl_ctxtsk47,1555
IMPORT void	*knl_schedtsk;knl_schedtsk48,1580
IMPORT UINT  knl_taskmode;50,1640
IMPORT	INT  knl_taskindp;51,1667
IMPORT 	 UB	 knl_tmp_stack[knl_tmp_stack52,1693
IMPORT UB l_sp_offset;53,1735
static void l_dispatch0(73,2722
void knl_dispatch_to_schedtsk(76,2756
void knl_dispatch_entry(80,2797
void OSTickISR(85,2875

uTenux/kernel/cpu/src/sysdepend/c166/cpu_task.h,407
#define _CPU_TASK_32,1242
    VB ppage;40,1355
    VH taskmode;41,1369
    VB ccr;42,1386
    VB b;43,1398
    VB a;44,1423
    VH x;45,1448
    VH y;46,1458
    VH pc;47,1468
    VB rtn[rtn48,1479
    VH stacd;49,1533
} SStackFrame;50,1547
#define DORMANT_STACK_SIZE	56,1705
Inline void knl_setup_context(63,1852
Inline void knl_setup_stacd(84,2404
Inline void knl_cleanup_context(96,2616

uTenux/kernel/cpu/src/sysdepend/c166/offset.h,25
#define _OFFSET_34,1324

uTenux/kernel/cpu/src/sysdepend/cortex/cpu_calls.c,262
SYSCALL ER 49,1610
SYSCALL ER 63,1814
IMPORT FP knl_hll_inthdr[knl_hll_inthdr88,2338
SYSCALL ER 102,2707
EXPORT void knl_set_reg(147,3698
SYSCALL ER 191,4627
EXPORT void knl_get_reg(218,5109
SYSCALL ER 258,5945
SYSCALL ER 291,6552
SYSCALL ER 319,7018

uTenux/kernel/cpu/src/sysdepend/cortex/cpu_calls.h,30
#define _CPU_CALLS_H_34,1330

uTenux/kernel/cpu/src/sysdepend/cortex/cpu_conf.h,63
#define _CPU_CONF_34,1343
#define MIN_SYS_STACK_SIZE	42,1566

uTenux/kernel/cpu/src/sysdepend/cortex/cpu_init.c,76
EXPORT ER knl_cpu_initialize(45,1560
EXPORT void knl_cpu_shutdown(71,2200

uTenux/kernel/cpu/src/sysdepend/cortex/cpu_insn.h,237
#define _CPU_INSN_34,1323
Inline UINT knl_getPRIMASK 46,1508
Inline void knl_define_inthdr(69,2021
Inline BOOL knl_isTaskIndependent(83,2410
Inline void knl_EnterTaskIndependent(91,2548
Inline void knl_LeaveTaskIndependent(95,2614

uTenux/kernel/cpu/src/sysdepend/cortex/cpu_status.h,625
#define _CPU_STATUS_34,1330
#define BEGIN_CRITICAL_SECTION	43,1458
#define END_CRITICAL_SECTION	44,1518
#define BEGIN_DISABLE_INTERRUPT	55,1878
#define END_DISABLE_INTERRUPT	56,1939
#define ENABLE_INTERRUPT	62,2027
#define DISABLE_INTERRUPT	63,2067
#define ENABLE_INTERRUPT_UPTO(69,2208
#define ENTER_TASK_INDEPENDENT	74,2309
#define LEAVE_TASK_INDEPENDENT	75,2372
#define in_indp(85,2620
#define in_ddsp(91,2828
#define in_loc(99,3066
#define in_qtsk(107,3317
#define knl_dispatch_request(120,3693
Inline void knl_force_dispatch(127,3901
Inline void knl_dispatch(137,4066
	VP	ssp;151,4355
} CTXB;152,4392

uTenux/kernel/cpu/src/sysdepend/cortex/cpu_task.h,691
#define _CPU_TASK_34,1336
        VW      r4;42,1449
        VW      r5;43,1495
        VW      r6;44,1541
        VW      r7;45,1587
        VW      r8;46,1633
        VW      r9;47,1679
        VW      r10;48,1725
        VW      r11;49,1771
        UW      taskmode;50,1817
        VW      r0;51,1882
        VW      r1;52,1928
        VW      r2;53,1974
        VW      r3;54,2020
        UW      r12;55,2066
        VP      lr;56,2112
        VP      pc;57,2158
        VW      xpsr;58,2204
} SStackFrame;59,2250
#define DORMANT_STACK_SIZE	65,2408
Inline void knl_setup_context(72,2561
Inline void knl_setup_stacd(94,3112
Inline void knl_cleanup_context(105,3283

uTenux/kernel/cpu/src/sysdepend/cortex/offset.h,654
#define _OFFSET_34,1319
#define TCBSZ_POR	41,1471
#define TCBSZ_POR	43,1519
#define TCBSZ_MTX	48,1589
#define TCBSZ_MTX	50,1640
#define TCBSZ_WINFO	55,1712
#define TCBSZ_WINFO	58,1765
#define TCBSZ_WINFO	61,1839
#define TCBSZ_WINFO	64,1933
#define TCBSZ_WINFO	66,1963
#define TCBSZ_EXECTIME	74,2090
#define TCBSZ_EXECTIME	76,2123
#define _ALIGN_CPU(79,2158
#define	TCB_winfo	85,2415
#define	TCB_wtmeb	86,2461
#define	TCBsz_wtmeb2isstack	87,2513
#define TCBSZ_GP	89,2608
#define TCB_isstack	94,2843
#define TCB_tskctxb	95,2895
#define TCB_tskid	97,2951
#define TCB_tskatr	98,2971
#define TCB_state	99,2993
#define CTXB_ssp	100,3014

uTenux/kernel/cpu/src/sysdepend/e200z3/cpu_calls.c,224
EXPORT UINT l_sp_offset 43,1454
SYSCALL ER 48,1571
SYSCALL ER 62,1775
EXPORT void knl_set_reg(81,2123
SYSCALL ER 108,2509
EXPORT void knl_get_reg(135,2991
SYSCALL ER 158,3354
SYSCALL ER 191,3961
SYSCALL ER 219,4427

uTenux/kernel/cpu/src/sysdepend/e200z3/cpu_calls.h,30
#define _CPU_CALLS_H_32,1236

uTenux/kernel/cpu/src/sysdepend/e200z3/cpu_conf.h,63
#define _CPU_CONF_32,1249
#define MIN_SYS_STACK_SIZE	40,1472

uTenux/kernel/cpu/src/sysdepend/e200z3/cpu_init.c,125
LOCAL __asm void knl_install_sc_handler(44,1527
EXPORT ER knl_cpu_initialize(53,1734
EXPORT void knl_cpu_shutdown(63,1870

uTenux/kernel/cpu/src/sysdepend/e200z3/cpu_insn.h,162
#define _CPU_INSN_32,1230
Inline BOOL knl_isTaskIndependent(50,1490
Inline void knl_EnterTaskIndependent(58,1628
Inline void knl_LeaveTaskIndependent(62,1694

uTenux/kernel/cpu/src/sysdepend/e200z3/cpu_status.h,621
#define _CPU_STATUS_34,1333
#define BEGIN_CRITICAL_SECTION	42,1460
#define END_CRITICAL_SECTION	43,1520
#define BEGIN_DISABLE_INTERRUPT	54,1880
#define END_DISABLE_INTERRUPT	55,1941
#define ENABLE_INTERRUPT	61,2029
#define DISABLE_INTERRUPT	62,2075
#define ENABLE_INTERRUPT_UPTO(68,2223
#define ENTER_TASK_INDEPENDENT	73,2327
#define LEAVE_TASK_INDEPENDENT	74,2390
#define in_indp(84,2638
#define in_ddsp(90,2846
#define in_loc(98,3084
#define in_qtsk(106,3335
#define knl_dispatch_request(119,3711
#define knl_force_dispatch 127,3964
Inline void knl_dispatch(132,4049
	VP	ssp;143,4222
} CTXB;144,4259

uTenux/kernel/cpu/src/sysdepend/e200z3/cpu_support.c,742
IMPORT INT	knl_dispatch_disabled;47,1552
IMPORT void	*knl_ctxtsk;knl_ctxtsk48,1586
IMPORT void	*knl_schedtsk;knl_schedtsk49,1611
IMPORT UINT  knl_taskmode;52,1712
IMPORT	INT  knl_taskindp;53,1739
IMPORT 	 UINT	 knl_tmp_stack[knl_tmp_stack54,1765
IMPORT   UINT l_sp_offset;55,1809
EXPORT asm UINT knl_getPRIMASK 57,1837
void Cpu_FrequencyInit(69,2077
void knl_clear_hw_timer_interrupt(78,2305
void TickTimer_SetFreqHz(82,2402
void TickTimer_SetFreqHz(93,2811
__declspec 126,3510
LOCAL void hook_exec_jmp(135,3828
EXPORT __asm void knl_dispatch_to_schedtsk(159,4864
EXPORT __asm void knl_dispatch_entry(177,5449
LOCAL __asm void l_dispatch0(209,6276
LOCAL __asm void OSTickISR(264,7617
LOCAL __asm void OSTickISR(302,8903

uTenux/kernel/cpu/src/sysdepend/e200z3/cpu_task.h,819
#define _CPU_TASK_32,1242
    VW r[r40,1355
    VW taskmode;41,1385
    VW srr0;42,1402
    VW srr1;43,1415
    VW usprg;44,1428
    VW ctr;45,1442
    VW xer;46,1454
    VW cr;47,1466
    VW lr;48,1477
    VW spefscr;49,1488
    VW pad2;50,1504
    VW pad3;51,1517
    VW msr;52,1530
} SStackFrame;53,1542
#define DORMANT_STACK_SIZE	59,1700
#define  configUSE_FPU	66,1854
#define portCRITICAL_INTERRUPT_ENABLE	68,1934
#define portEXTERNAL_INTERRUPT_ENABLE	69,1988
#define portMACHINE_CHECK_ENABLE	70,2042
#define portAPU_PRESENT	73,2116
#define portFCM_FPU_PRESENT	74,2159
#define portAPU_PRESENT	76,2211
#define portFCM_FPU_PRESENT	77,2246
#define portINITIAL_MSR	80,2292
Inline void knl_setup_context(84,2552
Inline void knl_setup_stacd(107,3100
Inline void knl_cleanup_context(118,3275

uTenux/kernel/cpu/src/sysdepend/e200z3/offset.h,1891
#define _OFFSET_34,1324
#define XR0 41,1581
#define XR1 42,1599
#define XR2 43,1621
#define XR3 44,1684
#define XR4 45,1710
#define XR5 46,1732
#define XR6 47,1754
#define XR7 48,1776
#define XR8 49,1798
#define XR9 50,1820
#define XR10 51,1842
#define XR11 52,1864
#define XR12 53,1887
#define XR13 54,1910
#define XR14 55,1972
#define XR15 56,1995
#define XR16 57,2018
#define XR17 58,2041
#define XR18 59,2064
#define XR19 60,2087
#define XR20 61,2110
#define XR21 62,2133
#define XR22 63,2156
#define XR23 64,2179
#define XR24 65,2202
#define XR25 66,2225
#define XR26 67,2248
#define XR27 68,2271
#define XR28 69,2294
#define XR29 70,2317
#define XR30 71,2340
#define XR31 72,2363
#define XTMODE 73,2387
#define XSRR0 74,2410
#define XSRR1 75,2435
#define XUSPRG 76,2459
#define XCTR 77,2484
#define XXER 78,2513
#define XCR 79,2536
#define XLR 80,2559
#define XSPEFSCR 81,2581
#define XPAD2 82,2604
#define XPAD3 83,2631
#define XMSR 84,2655
#define STACK_FRAME_SIZE 86,2680
#define OS_SAVE_R2_TO_R31(88,2717
#define OS_SAVE_R4_TO_R31(89,2763
#define OS_SAVE_SPFRS(91,2811
#define OS_RESTORE_R2_TO_R31(119,4060
#define OS_RESTORE_R3_TO_R31(121,4109
#define OS_RESTORE_SPFRS(123,4158
#define TCBSZ_POR	151,5931
#define TCBSZ_POR	153,5979
#define TCBSZ_MTX	158,6049
#define TCBSZ_MTX	160,6100
#define TCBSZ_WINFO	165,6172
#define TCBSZ_WINFO	168,6225
#define TCBSZ_WINFO	171,6299
#define TCBSZ_WINFO	174,6393
#define TCBSZ_WINFO	176,6423
#define TCBSZ_EXECTIME	184,6550
#define TCBSZ_EXECTIME	186,6583
#define _ALIGN_CPU(189,6618
#define	TCB_winfo	195,6875
#define	TCB_wtmeb	196,6921
#define	TCBsz_wtmeb2isstack	197,6973
#define TCBSZ_GP	199,7063
#define TCB_isstack	204,7298
#define TCB_tskctxb	205,7350
#define TCB_tskid	207,7406
#define TCB_tskatr	208,7426
#define TCB_state	209,7448
#define CTXB_ssp	210,7469

uTenux/kernel/cpu/src/sysdepend/s12cpuv2/cpu_calls.c,222
EXPORT UB l_sp_offset 42,1453
SYSCALL ER 48,1567
SYSCALL ER 62,1771
EXPORT void knl_set_reg(81,2119
SYSCALL ER 107,2471
EXPORT void knl_get_reg(134,2953
SYSCALL ER 157,3316
SYSCALL ER 190,3923
SYSCALL ER 218,4389

uTenux/kernel/cpu/src/sysdepend/s12cpuv2/cpu_calls.h,30
#define _CPU_CALLS_H_32,1236

uTenux/kernel/cpu/src/sysdepend/s12cpuv2/cpu_conf.h,63
#define _CPU_CONF_32,1249
#define MIN_SYS_STACK_SIZE	40,1472

uTenux/kernel/cpu/src/sysdepend/s12cpuv2/cpu_init.c,363
EXPORT ER knl_cpu_initialize(44,1482
EXPORT void knl_cpu_shutdown(53,1591
EXPORT UB knl_getPRIMASK 58,1658
EXPORT BOOL knl_isTaskIndependent(66,1761
EXPORT void knl_EnterTaskIndependent(71,1851
EXPORT void knl_LeaveTaskIndependent(75,1917
EXPORT void knl_setup_context(80,1984
EXPORT void knl_setup_stacd(97,2464
EXPORT void knl_cleanup_context(106,2645

uTenux/kernel/cpu/src/sysdepend/s12cpuv2/cpu_insn.h,27
#define _CPU_INSN_32,1230

uTenux/kernel/cpu/src/sysdepend/s12cpuv2/cpu_status.h,586
#define _CPU_STATUS_34,1333
#define BEGIN_CRITICAL_SECTION	43,1461
#define END_CRITICAL_SECTION	44,1519
#define BEGIN_DISABLE_INTERRUPT	55,1879
#define END_DISABLE_INTERRUPT	56,1938
#define ENABLE_INTERRUPT	62,2026
#define DISABLE_INTERRUPT	63,2064
#define ENABLE_INTERRUPT_UPTO(69,2204
#define ENTER_TASK_INDEPENDENT	74,2307
#define LEAVE_TASK_INDEPENDENT	75,2370
#define in_indp(85,2618
#define in_ddsp(91,2826
#define in_loc(99,3064
#define in_qtsk(107,3315
#define knl_dispatch_request(120,3691
#define knl_force_dispatch 128,3944
	VP	ssp;141,4187
} CTXB;142,4224

uTenux/kernel/cpu/src/sysdepend/s12cpuv2/cpu_support.c,474
IMPORT INT	knl_dispatch_disabled;46,1547
IMPORT void	*knl_ctxtsk;knl_ctxtsk47,1581
IMPORT void	*knl_schedtsk;knl_schedtsk48,1606
IMPORT UINT  knl_taskmode;50,1666
IMPORT	INT  knl_taskindp;51,1693
IMPORT 	 UB	 knl_tmp_stack[knl_tmp_stack52,1719
IMPORT UB l_sp_offset;53,1761
EXPORT void knl_dispatch(54,1784
static void l_dispatch0(78,2835
void knl_dispatch_to_schedtsk(107,3578
interrupt 4 void knl_dispatch_entry(116,3808
interrupt 7 void OSTickISR(131,4283

uTenux/kernel/cpu/src/sysdepend/s12cpuv2/cpu_task.h,290
#define _CPU_TASK_32,1242
    VB ppage;40,1355
    VH taskmode;41,1369
    VB ccr;42,1386
    VB b;43,1398
    VB a;44,1423
    VH x;45,1448
    VH y;46,1458
    VH pc;47,1468
    VB rtn[rtn48,1479
    VH stacd;49,1533
} SStackFrame;50,1547
#define DORMANT_STACK_SIZE	56,1705

uTenux/kernel/cpu/src/sysdepend/s12cpuv2/offset.h,25
#define _OFFSET_34,1324

uTenux/kernel/device/src/sysdepend/app_at91sam3/chip_at91sam3s4c/hwconfig.h,421
#define _HWCONFIG_H_34,1341
#define USE_TMONITOR 36,1363
#define CRYSTAL_ENABLE_MOSC 37,1397
#define CRYSTAL_ENABLE_PLLA 38,1440
#define CRYSTAL_ENABLE_MCK 39,1483
#define CRYSTAL_ENABLE_PCK 40,1526
#define INTERNAL_RAM_SIZE 43,1571
#define INTERNAL_RAM_START 44,1614
#define INTERNAL_RAM_END 45,1657
#define INTERNAL_FLASH_SIZE 47,1701
#define INTERNAL_FLASH_START 48,1744
#define INTERNAL_FLASH_END 49,1787

uTenux/kernel/device/src/sysdepend/app_at91sam3/chip_at91sam3s4c/tkdev_conf.h,230
#define _TKDEV_CONF_34,1349
#define RAM_VECTOR_TABLE_START 40,1432
#define EXCEPTION_STACK_TOP 41,1479
#define APPLICATION_STACK_TOP 42,1528
#define	TMP_STACK_SZ	44,1578
#define TMCLK	47,1663
#define TIMER_INTLEVEL	52,1726

uTenux/kernel/device/src/sysdepend/app_at91sam3/devinit.c,177
EXPORT	W	knl_taskindp 39,1434
EXPORT ER knl_init_device(47,1628
EXPORT ER knl_start_device(57,1851
EXPORT ER knl_finish_device(69,2135
EXPORT ER knl_restart_device(87,2532

uTenux/kernel/device/src/sysdepend/app_at91sam3/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_at91sam3/patch.c,76
EXPORT void sysdepend_patch1(43,1498
EXPORT void sysdepend_patch2(53,1648

uTenux/kernel/device/src/sysdepend/app_at91sam3/patch.h,100
#define _PATCH_34,1343
#define USE_SYSDEPEND_PATCH1	37,1404
#define USE_SYSDEPEND_PATCH2	38,1435

uTenux/kernel/device/src/sysdepend/app_at91sam3/power.c,66
EXPORT void knl_low_pow(40,1418
EXPORT void knl_off_pow(53,1614

uTenux/kernel/device/src/sysdepend/app_at91sam3/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_at91sam3/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1448
EXPORT ER knl_tkdev_initialize(43,1560
EXPORT void knl_tkdev_exit(56,1839

uTenux/kernel/device/src/sysdepend/app_at91sam3/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1356
#define MIN_TIMER_PERIOD	43,1500
#define MAX_TIMER_PERIOD	44,1527
IMPORT UW	knl_TimerClkDiv;46,1556
Inline void knl_start_hw_timer(57,1935
Inline void knl_clear_hw_timer_interrupt(95,3229
Inline void knl_end_of_hw_timer_interrupt(113,4017
Inline void knl_terminate_hw_timer(126,4373
Inline UW knl_get_hw_timer_nsec(146,5153

uTenux/kernel/device/src/sysdepend/app_at91sam4/chip_at91sam4s16c/hwconfig.h,421
#define _HWCONFIG_H_34,1342
#define USE_TMONITOR 36,1364
#define CRYSTAL_ENABLE_MOSC 37,1398
#define CRYSTAL_ENABLE_PLLA 38,1441
#define CRYSTAL_ENABLE_MCK 39,1484
#define CRYSTAL_ENABLE_PCK 40,1527
#define INTERNAL_RAM_SIZE 43,1572
#define INTERNAL_RAM_START 44,1615
#define INTERNAL_RAM_END 45,1658
#define INTERNAL_FLASH_SIZE 47,1702
#define INTERNAL_FLASH_START 48,1745
#define INTERNAL_FLASH_END 49,1788

uTenux/kernel/device/src/sysdepend/app_at91sam4/chip_at91sam4s16c/tkdev_conf.h,230
#define _TKDEV_CONF_34,1349
#define RAM_VECTOR_TABLE_START 40,1432
#define EXCEPTION_STACK_TOP 41,1479
#define APPLICATION_STACK_TOP 42,1528
#define	TMP_STACK_SZ	44,1578
#define TMCLK	47,1663
#define TIMER_INTLEVEL	52,1727

uTenux/kernel/device/src/sysdepend/app_at91sam4/devinit.c,177
EXPORT	W	knl_taskindp 39,1442
EXPORT ER knl_init_device(48,1637
EXPORT ER knl_start_device(58,1860
EXPORT ER knl_finish_device(70,2144
EXPORT ER knl_restart_device(88,2541

uTenux/kernel/device/src/sysdepend/app_at91sam4/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_at91sam4/patch.c,76
EXPORT void sysdepend_patch1(43,1498
EXPORT void sysdepend_patch2(53,1648

uTenux/kernel/device/src/sysdepend/app_at91sam4/patch.h,100
#define _PATCH_34,1343
#define USE_SYSDEPEND_PATCH1	37,1404
#define USE_SYSDEPEND_PATCH2	38,1435

uTenux/kernel/device/src/sysdepend/app_at91sam4/power.c,66
EXPORT void knl_low_pow(40,1418
EXPORT void knl_off_pow(47,1486

uTenux/kernel/device/src/sysdepend/app_at91sam4/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_at91sam4/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1448
EXPORT ER knl_tkdev_initialize(43,1560
EXPORT void knl_tkdev_exit(56,1839

uTenux/kernel/device/src/sysdepend/app_at91sam4/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1362
#define MIN_TIMER_PERIOD	43,1506
#define MAX_TIMER_PERIOD	44,1533
IMPORT UW	knl_TimerClkDiv;46,1562
Inline void knl_start_hw_timer(57,1941
Inline void knl_clear_hw_timer_interrupt(95,3235
Inline void knl_end_of_hw_timer_interrupt(113,4023
Inline void knl_terminate_hw_timer(126,4379
Inline UW knl_get_hw_timer_nsec(146,5159

uTenux/kernel/device/src/sysdepend/app_at91sam7/chip_at91sam7s256/hwconfig.h,650
#define _HWCONFIG_H_34,1332
#define USE_PROTECT_MODE 36,1354
#define USE_TMONITOR 37,1381
#define CRYSTAL_ENABLE_MOSC 39,1409
#define CRYSTAL_ENABLE_PLL 40,1452
#define CRYSTAL_ENABLE_MCK 41,1495
#define CRYSTAL_ENABLE_PCK 42,1538
#define INTERNAL_RAM_SIZE 44,1582
#define INTERNAL_RAM_START 45,1635
#define INTERNAL_RAM_END 46,1688
#define INTERNAL_RAM_START_BEFORE_REMAP 47,1741
#define INTERNAL_RAM_END_BEFORE_REMAP 48,1794
#define INTERNAL_FLASH_SIZE 50,1848
#define INTERNAL_FLASH_START 51,1901
#define INTERNAL_FLASH_END 52,1954
#define INTERNAL_FLASH_START_BEFORE_REMAP 53,2007
#define INTERNAL_FLASH_END_BEFORE_REMAP 54,2060

uTenux/kernel/device/src/sysdepend/app_at91sam7/chip_at91sam7s256/tkdev_conf.h,523
#define _TKDEV_CONF_34,1339
#define ARM_INT_MASK 37,1403
#define ARM_IRQ_BIT 38,1429
#define ARM_FIQ_BIT 39,1455
#define ARM_THM_BIT 40,1481
#define ARM_MODE_MASK 42,1508
#define ARM_MODE_USER 43,1538
#define ARM_MODE_FIQ 44,1568
#define ARM_MODE_IRQ 45,1598
#define ARM_MODE_SVC 46,1628
#define ARM_MODE_ABORT 47,1658
#define ARM_MODE_UNDEF 48,1688
#define EXCEPTION_STACK_TOP 53,1738
#define APPLICATION_STACK_TOP 54,1785
#define	TMP_STACK_SZ	57,1836
#define TMCLK	60,1865
#define TIMER_INTLEVEL	66,1975

uTenux/kernel/device/src/sysdepend/app_at91sam7/devinit.c,177
EXPORT	W	knl_taskindp 40,1469
EXPORT ER knl_init_device(49,1664
EXPORT ER knl_start_device(59,1887
EXPORT ER knl_finish_device(71,2171
EXPORT ER knl_restart_device(89,2568

uTenux/kernel/device/src/sysdepend/app_at91sam7/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_at91sam7/patch.c,76
EXPORT void sysdepend_patch1(43,1492
EXPORT void sysdepend_patch2(53,1642

uTenux/kernel/device/src/sysdepend/app_at91sam7/patch.h,100
#define _PATCH_34,1337
#define USE_SYSDEPEND_PATCH1	37,1398
#define USE_SYSDEPEND_PATCH2	38,1429

uTenux/kernel/device/src/sysdepend/app_at91sam7/power.c,66
EXPORT void knl_low_pow(40,1412
EXPORT void knl_off_pow(47,1480

uTenux/kernel/device/src/sysdepend/app_at91sam7/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_at91sam7/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1442
EXPORT ER knl_tkdev_initialize(43,1554
EXPORT void knl_tkdev_exit(56,1817

uTenux/kernel/device/src/sysdepend/app_at91sam7/tkdev_timer.h,498
#define _TKDEV_TIMER_34,1349
#define ENAINT	41,1458
#define DISINT	42,1510
#define ENAINT	44,1575
#define DISINT	45,1627
#define MIN_TIMER_PERIOD	51,1742
#define MAX_TIMER_PERIOD	52,1769
IMPORT UW	knl_TimerClkDiv;54,1798
Inline void knl_init_hw_timer(59,1881
Inline void knl_start_hw_timer(94,2757
Inline void knl_clear_hw_timer_interrupt(120,3498
Inline void knl_end_of_hw_timer_interrupt(135,3857
Inline void knl_terminate_hw_timer(150,4141
Inline UW knl_get_hw_timer_nsec(164,4542

uTenux/kernel/device/src/sysdepend/app_efm32g/chip_efm32g890f128/hwconfig.h,450
#define _HWCONFIG_H_34,1342
#define USE_TMONITOR 36,1364
#define CMU_IEN_DIS 38,1399
#define CMU_OSCENCMD_HFRCO 39,1483
#define CMU_CMD_HFRCO 40,1567
#define CMU_HRCORECLKDIV_HFCLK 41,1651
#define CMU_HFPERCLKDIV_HFCLK 42,1735
#define INTERNAL_RAM_SIZE 44,1820
#define INTERNAL_RAM_START 45,1863
#define INTERNAL_RAM_END 46,1906
#define INTERNAL_FLASH_SIZE 48,1950
#define INTERNAL_FLASH_START 49,1993
#define INTERNAL_FLASH_END 50,2036

uTenux/kernel/device/src/sysdepend/app_efm32g/chip_efm32g890f128/tkdev_conf.h,230
#define _TKDEV_CONF_34,1349
#define RAM_VECTOR_TABLE_START 40,1432
#define EXCEPTION_STACK_TOP 41,1479
#define APPLICATION_STACK_TOP 42,1528
#define	TMP_STACK_SZ	44,1578
#define TMCLK	47,1663
#define TIMER_INTLEVEL	52,1726

uTenux/kernel/device/src/sysdepend/app_efm32g/devinit.c,177
EXPORT	W	knl_taskindp 40,1440
EXPORT ER knl_init_device(49,1635
EXPORT ER knl_start_device(59,1858
EXPORT ER knl_finish_device(71,2142
EXPORT ER knl_restart_device(89,2539

uTenux/kernel/device/src/sysdepend/app_efm32g/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_efm32g/patch.c,76
EXPORT void sysdepend_patch1(43,1495
EXPORT void sysdepend_patch2(53,1645

uTenux/kernel/device/src/sysdepend/app_efm32g/patch.h,100
#define _PATCH_34,1340
#define USE_SYSDEPEND_PATCH1	37,1401
#define USE_SYSDEPEND_PATCH2	38,1432

uTenux/kernel/device/src/sysdepend/app_efm32g/power.c,66
EXPORT void knl_low_pow(40,1415
EXPORT void knl_off_pow(47,1483

uTenux/kernel/device/src/sysdepend/app_efm32g/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_efm32g/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1445
EXPORT ER knl_tkdev_initialize(43,1557
EXPORT void knl_tkdev_exit(56,1836

uTenux/kernel/device/src/sysdepend/app_efm32g/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1361
#define MIN_TIMER_PERIOD	43,1505
#define MAX_TIMER_PERIOD	44,1532
IMPORT UW	knl_TimerClkDiv;46,1561
Inline void knl_start_hw_timer(57,1946
Inline void knl_clear_hw_timer_interrupt(95,3247
Inline void knl_end_of_hw_timer_interrupt(113,4042
Inline void knl_terminate_hw_timer(126,4405
Inline UW knl_get_hw_timer_nsec(146,5192

uTenux/kernel/device/src/sysdepend/app_lm3s/chip_lm3s9b96/hwconfig.h,421
#define _HWCONFIG_H_34,1337
#define USE_TMONITOR 36,1359
#define CRYSTAL_ENABLE_MOSC 37,1393
#define CRYSTAL_ENABLE_PLLA 38,1476
#define CRYSTAL_ENABLE_MCK 39,1559
#define CRYSTAL_ENABLE_PCK 40,1661
#define INTERNAL_RAM_SIZE 43,1746
#define INTERNAL_RAM_START 44,1789
#define INTERNAL_RAM_END 45,1832
#define INTERNAL_FLASH_SIZE 47,1876
#define INTERNAL_FLASH_START 48,1919
#define INTERNAL_FLASH_END 49,1962

uTenux/kernel/device/src/sysdepend/app_lm3s/chip_lm3s9b96/tkdev_conf.h,230
#define _TKDEV_CONF_34,1352
#define RAM_VECTOR_TABLE_START 40,1435
#define EXCEPTION_STACK_TOP 41,1482
#define APPLICATION_STACK_TOP 42,1531
#define	TMP_STACK_SZ	44,1581
#define TMCLK	47,1666
#define TIMER_INTLEVEL	52,1729

uTenux/kernel/device/src/sysdepend/app_lm3s/devinit.c,177
EXPORT	W	knl_taskindp 40,1438
EXPORT ER knl_init_device(49,1633
EXPORT ER knl_start_device(59,1856
EXPORT ER knl_finish_device(71,2140
EXPORT ER knl_restart_device(89,2537

uTenux/kernel/device/src/sysdepend/app_lm3s/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_lm3s/patch.c,76
EXPORT void sysdepend_patch1(43,1493
EXPORT void sysdepend_patch2(53,1643

uTenux/kernel/device/src/sysdepend/app_lm3s/patch.h,100
#define _PATCH_34,1338
#define USE_SYSDEPEND_PATCH1	37,1399
#define USE_SYSDEPEND_PATCH2	38,1430

uTenux/kernel/device/src/sysdepend/app_lm3s/power.c,66
EXPORT void knl_low_pow(40,1413
EXPORT void knl_off_pow(47,1481

uTenux/kernel/device/src/sysdepend/app_lm3s/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_lm3s/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1443
EXPORT ER knl_tkdev_initialize(43,1555
EXPORT void knl_tkdev_exit(56,1834

uTenux/kernel/device/src/sysdepend/app_lm3s/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1359
#define MIN_TIMER_PERIOD	43,1503
#define MAX_TIMER_PERIOD	44,1530
IMPORT UW	knl_TimerClkDiv;46,1559
Inline void knl_start_hw_timer(57,1944
Inline void knl_clear_hw_timer_interrupt(95,3245
Inline void knl_end_of_hw_timer_interrupt(113,4040
Inline void knl_terminate_hw_timer(126,4403
Inline UW knl_get_hw_timer_nsec(146,5190

uTenux/kernel/device/src/sysdepend/app_lm4f/chip_lm4f232h5qd/hwconfig.h,421
#define _HWCONFIG_H_34,1340
#define USE_TMONITOR 36,1362
#define CRYSTAL_ENABLE_MOSC 37,1396
#define CRYSTAL_ENABLE_PLLA 38,1479
#define CRYSTAL_ENABLE_MCK 39,1562
#define CRYSTAL_ENABLE_PCK 40,1686
#define INTERNAL_RAM_SIZE 43,1771
#define INTERNAL_RAM_START 44,1814
#define INTERNAL_RAM_END 45,1857
#define INTERNAL_FLASH_SIZE 47,1901
#define INTERNAL_FLASH_START 48,1944
#define INTERNAL_FLASH_END 49,1987

uTenux/kernel/device/src/sysdepend/app_lm4f/chip_lm4f232h5qd/tkdev_conf.h,230
#define _TKDEV_CONF_34,1356
#define RAM_VECTOR_TABLE_START 40,1439
#define EXCEPTION_STACK_TOP 41,1486
#define APPLICATION_STACK_TOP 42,1535
#define	TMP_STACK_SZ	44,1585
#define TMCLK	47,1670
#define TIMER_INTLEVEL	52,1733

uTenux/kernel/device/src/sysdepend/app_lm4f/devinit.c,177
EXPORT	W	knl_taskindp 40,1442
EXPORT ER knl_init_device(49,1637
EXPORT ER knl_start_device(59,1860
EXPORT ER knl_finish_device(71,2144
EXPORT ER knl_restart_device(89,2541

uTenux/kernel/device/src/sysdepend/app_lm4f/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_lm4f/patch.c,76
EXPORT void sysdepend_patch1(43,1498
EXPORT void sysdepend_patch2(53,1648

uTenux/kernel/device/src/sysdepend/app_lm4f/patch.h,100
#define _PATCH_34,1343
#define USE_SYSDEPEND_PATCH1	37,1404
#define USE_SYSDEPEND_PATCH2	38,1435

uTenux/kernel/device/src/sysdepend/app_lm4f/power.c,66
EXPORT void knl_low_pow(40,1418
EXPORT void knl_off_pow(47,1486

uTenux/kernel/device/src/sysdepend/app_lm4f/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_lm4f/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1448
EXPORT ER knl_tkdev_initialize(43,1560
EXPORT void knl_tkdev_exit(56,1839

uTenux/kernel/device/src/sysdepend/app_lm4f/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1359
#define MIN_TIMER_PERIOD	43,1503
#define MAX_TIMER_PERIOD	44,1530
IMPORT UW	knl_TimerClkDiv;46,1559
Inline void knl_start_hw_timer(57,1944
Inline void knl_clear_hw_timer_interrupt(95,3245
Inline void knl_end_of_hw_timer_interrupt(113,4040
Inline void knl_terminate_hw_timer(126,4403
Inline UW knl_get_hw_timer_nsec(146,5190

uTenux/kernel/device/src/sysdepend/app_lpc17/chip_lpc1766/hwconfig.h,421
#define _HWCONFIG_H_34,1336
#define USE_TMONITOR 36,1358
#define CRYSTAL_ENABLE_MOSC 38,1394
#define CRYSTAL_ENABLE_PLL0 39,1464
#define CRYSTAL_ENABLE_MCK 40,1530
#define CRYSTAL_ENABLE_PCK 41,1613
#define INTERNAL_RAM_SIZE 43,1697
#define INTERNAL_RAM_START 44,1740
#define INTERNAL_RAM_END 45,1783
#define INTERNAL_FLASH_SIZE 47,1827
#define INTERNAL_FLASH_START 48,1870
#define INTERNAL_FLASH_END 49,1913

uTenux/kernel/device/src/sysdepend/app_lpc17/chip_lpc1766/tkdev_conf.h,230
#define _TKDEV_CONF_34,1343
#define RAM_VECTOR_TABLE_START 40,1426
#define EXCEPTION_STACK_TOP 41,1473
#define APPLICATION_STACK_TOP 42,1522
#define	TMP_STACK_SZ	44,1572
#define TMCLK	47,1657
#define TIMER_INTLEVEL	52,1721

uTenux/kernel/device/src/sysdepend/app_lpc17/chip_lpc1788/hwconfig.h,421
#define _HWCONFIG_H_34,1336
#define USE_TMONITOR 36,1358
#define CRYSTAL_ENABLE_MOSC 38,1393
#define CRYSTAL_ENABLE_PLL0 39,1463
#define CRYSTAL_ENABLE_MCK 40,1529
#define CRYSTAL_ENABLE_PCK 41,1612
#define INTERNAL_RAM_SIZE 44,1697
#define INTERNAL_RAM_START 45,1740
#define INTERNAL_RAM_END 46,1783
#define INTERNAL_FLASH_SIZE 48,1827
#define INTERNAL_FLASH_START 49,1870
#define INTERNAL_FLASH_END 50,1913

uTenux/kernel/device/src/sysdepend/app_lpc17/chip_lpc1788/tkdev_conf.h,230
#define _TKDEV_CONF_34,1351
#define RAM_VECTOR_TABLE_START 40,1434
#define EXCEPTION_STACK_TOP 41,1481
#define APPLICATION_STACK_TOP 42,1530
#define	TMP_STACK_SZ	44,1580
#define TMCLK	47,1665
#define TIMER_INTLEVEL	52,1729

uTenux/kernel/device/src/sysdepend/app_lpc17/devinit.c,177
EXPORT	W	knl_taskindp 39,1439
EXPORT ER knl_init_device(48,1634
EXPORT ER knl_start_device(58,1857
EXPORT ER knl_finish_device(70,2141
EXPORT ER knl_restart_device(88,2538

uTenux/kernel/device/src/sysdepend/app_lpc17/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_lpc17/patch.c,76
EXPORT void sysdepend_patch1(43,1494
EXPORT void sysdepend_patch2(53,1644

uTenux/kernel/device/src/sysdepend/app_lpc17/patch.h,100
#define _PATCH_34,1339
#define USE_SYSDEPEND_PATCH1	37,1400
#define USE_SYSDEPEND_PATCH2	38,1431

uTenux/kernel/device/src/sysdepend/app_lpc17/power.c,66
EXPORT void knl_low_pow(40,1414
EXPORT void knl_off_pow(47,1482

uTenux/kernel/device/src/sysdepend/app_lpc17/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_lpc17/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1444
EXPORT ER knl_tkdev_initialize(43,1556
EXPORT void knl_tkdev_exit(56,1835

uTenux/kernel/device/src/sysdepend/app_lpc17/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1359
#define MIN_TIMER_PERIOD	43,1503
#define MAX_TIMER_PERIOD	44,1530
IMPORT UW	knl_TimerClkDiv;46,1559
Inline void knl_start_hw_timer(57,1938
Inline void knl_clear_hw_timer_interrupt(95,3232
Inline void knl_end_of_hw_timer_interrupt(113,4020
Inline void knl_terminate_hw_timer(126,4376
Inline UW knl_get_hw_timer_nsec(146,5156

uTenux/kernel/device/src/sysdepend/app_mb9bf5/chip_mb9bf506r/hwconfig.h,420
#define _HWCONFIG_H_34,1338
#define USE_TMONITOR 36,1360
#define CRYSTAL_ENABLE_MOSC 37,1394
#define CRYSTAL_ENABLE_PLL 38,1471
#define CRYSTAL_ENABLE_MCK 39,1548
#define CRYSTAL_ENABLE_PCK 40,1625
#define INTERNAL_RAM_SIZE 43,1704
#define INTERNAL_RAM_START 44,1747
#define INTERNAL_RAM_END 45,1790
#define INTERNAL_FLASH_SIZE 47,1834
#define INTERNAL_FLASH_START 48,1877
#define INTERNAL_FLASH_END 49,1920

uTenux/kernel/device/src/sysdepend/app_mb9bf5/chip_mb9bf506r/tkdev_conf.h,230
#define _TKDEV_CONF_34,1345
#define RAM_VECTOR_TABLE_START 40,1428
#define EXCEPTION_STACK_TOP 41,1475
#define APPLICATION_STACK_TOP 42,1524
#define	TMP_STACK_SZ	44,1574
#define TMCLK	47,1659
#define TIMER_INTLEVEL	52,1722

uTenux/kernel/device/src/sysdepend/app_mb9bf5/devinit.c,177
EXPORT	W	knl_taskindp 39,1440
EXPORT ER knl_init_device(48,1635
EXPORT ER knl_start_device(58,1858
EXPORT ER knl_finish_device(70,2142
EXPORT ER knl_restart_device(88,2539

uTenux/kernel/device/src/sysdepend/app_mb9bf5/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_mb9bf5/patch.c,76
EXPORT void sysdepend_patch1(43,1495
EXPORT void sysdepend_patch2(53,1645

uTenux/kernel/device/src/sysdepend/app_mb9bf5/patch.h,100
#define _PATCH_34,1340
#define USE_SYSDEPEND_PATCH1	37,1401
#define USE_SYSDEPEND_PATCH2	38,1432

uTenux/kernel/device/src/sysdepend/app_mb9bf5/power.c,66
EXPORT void knl_low_pow(40,1415
EXPORT void knl_off_pow(47,1483

uTenux/kernel/device/src/sysdepend/app_mb9bf5/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_mb9bf5/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1445
EXPORT ER knl_tkdev_initialize(43,1557
EXPORT void knl_tkdev_exit(56,1836

uTenux/kernel/device/src/sysdepend/app_mb9bf5/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1355
#define MIN_TIMER_PERIOD	43,1499
#define MAX_TIMER_PERIOD	44,1526
IMPORT UW	knl_TimerClkDiv;46,1555
Inline void knl_start_hw_timer(57,1933
Inline void knl_clear_hw_timer_interrupt(95,3226
Inline void knl_end_of_hw_timer_interrupt(113,4013
Inline void knl_terminate_hw_timer(126,4368
Inline UW knl_get_hw_timer_nsec(146,5147

uTenux/kernel/device/src/sysdepend/app_mc9s12/chip_mc9s12dp512/hwconfig.h,59
#define _HWCONFIG_H_34,1350
#define USE_TMONITOR 36,1372

uTenux/kernel/device/src/sysdepend/app_mc9s12/chip_mc9s12dp512/icrt0.c,0

uTenux/kernel/device/src/sysdepend/app_mc9s12/chip_mc9s12dp512/tkdev_conf.h,230
#define _TKDEV_CONF_34,1352
#define RAM_VECTOR_TABLE_START 40,1435
#define EXCEPTION_STACK_TOP 41,1482
#define APPLICATION_STACK_TOP 42,1531
#define	TMP_STACK_SZ	44,1581
#define TMCLK	47,1666
#define TIMER_INTLEVEL	52,1729

uTenux/kernel/device/src/sysdepend/app_mc9s12/devinit.c,265
EXPORT	INT	knl_taskindp 39,1466
#define  BUS_CLOCK	47,1691
#define  OSC_CLOCK	48,1737
LOCAL void pll_init(49,1783
EXPORT ER knl_init_device(68,2373
EXPORT ER knl_start_device(80,2628
EXPORT ER knl_finish_device(92,2912
EXPORT ER knl_restart_device(110,3309

uTenux/kernel/device/src/sysdepend/app_mc9s12/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_mc9s12/icrt0.c,0

uTenux/kernel/device/src/sysdepend/app_mc9s12/patch.c,76
EXPORT void sysdepend_patch1(43,1500
EXPORT void sysdepend_patch2(53,1650

uTenux/kernel/device/src/sysdepend/app_mc9s12/patch.h,100
#define _PATCH_34,1345
#define USE_SYSDEPEND_PATCH1	37,1406
#define USE_SYSDEPEND_PATCH2	38,1437

uTenux/kernel/device/src/sysdepend/app_mc9s12/power.c,66
EXPORT void knl_low_pow(40,1420
EXPORT void knl_off_pow(53,1616

uTenux/kernel/device/src/sysdepend/app_mc9s12/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_mc9s12/tkdev_init.c,116
EXPORT ER knl_tkdev_initialize(41,1523
EXPORT void knl_start_hw_timer(46,1581
EXPORT void knl_tkdev_exit(63,1940

uTenux/kernel/device/src/sysdepend/app_mc9s12/tkdev_timer.h,308
#define _TKDEV_TIMER_34,1357
#define MIN_TIMER_PERIOD	43,1501
#define MAX_TIMER_PERIOD	44,1528
IMPORT UW	knl_TimerClkDiv;46,1557
#define  knl_clear_hw_timer_interrupt(73,2710
#define knl_end_of_hw_timer_interrupt(89,3485
#define knl_terminate_hw_timer(100,3827
#define knl_get_hw_timer_nsec(114,4484

uTenux/kernel/device/src/sysdepend/app_mk60/chip_mk60n512vmd100/hwconfig.h,348
#define _HWCONFIG_H_34,1351
#define USE_TMONITOR 37,1374
#define CRYSTAL_ENABLE_MOSC 38,1408
#define CRYSTAL_ENABLE_PLL 39,1445
#define INTERNAL_RAM_SIZE 40,1482
#define INTERNAL_RAM_START 41,1525
#define INTERNAL_RAM_END 42,1568
#define INTERNAL_FLASH_SIZE 44,1612
#define INTERNAL_FLASH_START 45,1655
#define INTERNAL_FLASH_END 46,1698

uTenux/kernel/device/src/sysdepend/app_mk60/chip_mk60n512vmd100/tkdev_conf.h,230
#define _TKDEV_CONF_34,1358
#define RAM_VECTOR_TABLE_START 40,1441
#define EXCEPTION_STACK_TOP 41,1488
#define APPLICATION_STACK_TOP 42,1537
#define	TMP_STACK_SZ	44,1587
#define TMCLK	47,1672
#define TIMER_INTLEVEL	52,1735

uTenux/kernel/device/src/sysdepend/app_mk60/devinit.c,177
EXPORT	W	knl_taskindp 39,1438
EXPORT ER knl_init_device(48,1633
EXPORT ER knl_start_device(58,1856
EXPORT ER knl_finish_device(70,2140
EXPORT ER knl_restart_device(88,2537

uTenux/kernel/device/src/sysdepend/app_mk60/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_mk60/patch.c,76
EXPORT void sysdepend_patch1(43,1501
EXPORT void sysdepend_patch2(53,1651

uTenux/kernel/device/src/sysdepend/app_mk60/patch.h,100
#define _PATCH_34,1346
#define USE_SYSDEPEND_PATCH1	37,1407
#define USE_SYSDEPEND_PATCH2	38,1438

uTenux/kernel/device/src/sysdepend/app_mk60/power.c,66
EXPORT void knl_low_pow(40,1421
EXPORT void knl_off_pow(47,1489

uTenux/kernel/device/src/sysdepend/app_mk60/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_mk60/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1451
EXPORT ER knl_tkdev_initialize(43,1563
EXPORT void knl_tkdev_exit(56,1842

uTenux/kernel/device/src/sysdepend/app_mk60/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1358
#define MIN_TIMER_PERIOD	43,1502
#define MAX_TIMER_PERIOD	44,1529
IMPORT UW	knl_TimerClkDiv;46,1558
Inline void knl_start_hw_timer(57,1944
Inline void knl_clear_hw_timer_interrupt(95,3245
Inline void knl_end_of_hw_timer_interrupt(113,4040
Inline void knl_terminate_hw_timer(126,4403
Inline UW knl_get_hw_timer_nsec(146,5182

uTenux/kernel/device/src/sysdepend/app_mpc56xx/chip_mpc5634m_mlqb80/hwconfig.h,59
#define _HWCONFIG_H_34,1350
#define USE_TMONITOR 36,1372

uTenux/kernel/device/src/sysdepend/app_mpc56xx/chip_mpc5634m_mlqb80/icrt0.c,0

uTenux/kernel/device/src/sysdepend/app_mpc56xx/chip_mpc5634m_mlqb80/tkdev_conf.h,59
#define _TKDEV_CONF_34,1349
#define	TMP_STACK_SZ	37,1413

uTenux/kernel/device/src/sysdepend/app_mpc56xx/devinit.c,179
EXPORT	INT	knl_taskindp 38,1438
EXPORT ER knl_init_device(50,1703
EXPORT ER knl_start_device(62,1967
EXPORT ER knl_finish_device(74,2251
EXPORT ER knl_restart_device(92,2648

uTenux/kernel/device/src/sysdepend/app_mpc56xx/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_mpc56xx/icrt0.c,0

uTenux/kernel/device/src/sysdepend/app_mpc56xx/patch.c,76
EXPORT void sysdepend_patch1(43,1500
EXPORT void sysdepend_patch2(53,1650

uTenux/kernel/device/src/sysdepend/app_mpc56xx/patch.h,100
#define _PATCH_34,1345
#define USE_SYSDEPEND_PATCH1	37,1406
#define USE_SYSDEPEND_PATCH2	38,1437

uTenux/kernel/device/src/sysdepend/app_mpc56xx/power.c,66
EXPORT void knl_low_pow(40,1420
EXPORT void knl_off_pow(53,1616

uTenux/kernel/device/src/sysdepend/app_mpc56xx/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_mpc56xx/tkdev_init.c,76
EXPORT ER knl_tkdev_initialize(41,1499
EXPORT void knl_tkdev_exit(51,1653

uTenux/kernel/device/src/sysdepend/app_mpc56xx/tkdev_timer.h,356
#define _TKDEV_TIMER_34,1357
#define MIN_TIMER_PERIOD	43,1521
#define MAX_TIMER_PERIOD	44,1548
IMPORT UW	knl_TimerClkDiv;46,1577
Inline void knl_start_hw_timer(58,1999
#   define knl_clear_hw_timer_interrupt(83,2929
#define knl_end_of_hw_timer_interrupt(99,3712
Inline void knl_terminate_hw_timer(110,4054
Inline UW knl_get_hw_timer_nsec(126,4725

uTenux/kernel/device/src/sysdepend/app_sim3/chip_sim3x16x/hwconfig.h,421
#define _HWCONFIG_H_34,1341
#define USE_TMONITOR 36,1363
#define CRYSTAL_ENABLE_MOSC 37,1397
#define CRYSTAL_ENABLE_PLL0 38,1440
#define CRYSTAL_ENABLE_MCK 39,1483
#define CRYSTAL_ENABLE_PCK 40,1526
#define INTERNAL_RAM_SIZE 42,1570
#define INTERNAL_RAM_START 43,1613
#define INTERNAL_RAM_END 44,1656
#define INTERNAL_FLASH_SIZE 46,1700
#define INTERNAL_FLASH_START 47,1743
#define INTERNAL_FLASH_END 48,1786

uTenux/kernel/device/src/sysdepend/app_sim3/chip_sim3x16x/tkdev_conf.h,230
#define _TKDEV_CONF_34,1349
#define RAM_VECTOR_TABLE_START 40,1432
#define EXCEPTION_STACK_TOP 41,1479
#define APPLICATION_STACK_TOP 42,1528
#define	TMP_STACK_SZ	44,1578
#define TMCLK	47,1667
#define TIMER_INTLEVEL	52,1730

uTenux/kernel/device/src/sysdepend/app_sim3/devinit.c,177
EXPORT	W	knl_taskindp 40,1442
EXPORT ER knl_init_device(49,1637
EXPORT ER knl_start_device(59,1860
EXPORT ER knl_finish_device(71,2144
EXPORT ER knl_restart_device(89,2541

uTenux/kernel/device/src/sysdepend/app_sim3/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_sim3/patch.c,76
EXPORT void sysdepend_patch1(43,1498
EXPORT void sysdepend_patch2(53,1648

uTenux/kernel/device/src/sysdepend/app_sim3/patch.h,100
#define _PATCH_34,1343
#define USE_SYSDEPEND_PATCH1	37,1404
#define USE_SYSDEPEND_PATCH2	38,1435

uTenux/kernel/device/src/sysdepend/app_sim3/power.c,66
EXPORT void knl_low_pow(40,1418
EXPORT void knl_off_pow(47,1486

uTenux/kernel/device/src/sysdepend/app_sim3/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_sim3/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1448
EXPORT ER knl_tkdev_initialize(43,1560
EXPORT void knl_tkdev_exit(56,1839

uTenux/kernel/device/src/sysdepend/app_sim3/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1359
#define MIN_TIMER_PERIOD	43,1503
#define MAX_TIMER_PERIOD	44,1530
IMPORT UW	knl_TimerClkDiv;46,1559
Inline void knl_start_hw_timer(57,1944
Inline void knl_clear_hw_timer_interrupt(95,3245
Inline void knl_end_of_hw_timer_interrupt(113,4040
Inline void knl_terminate_hw_timer(126,4403
Inline UW knl_get_hw_timer_nsec(146,5190

uTenux/kernel/device/src/sysdepend/app_stm32f1/chip_stm32f103ve/hwconfig.h,421
#define _HWCONFIG_H_34,1340
#define USE_TMONITOR 36,1362
#define CRYSTAL_ENABLE_MOSC 37,1396
#define CRYSTAL_ENABLE_PLLA 38,1479
#define CRYSTAL_ENABLE_MCK 39,1562
#define CRYSTAL_ENABLE_PCK 40,1645
#define INTERNAL_RAM_SIZE 43,1730
#define INTERNAL_RAM_START 44,1773
#define INTERNAL_RAM_END 45,1816
#define INTERNAL_FLASH_SIZE 47,1860
#define INTERNAL_FLASH_START 48,1903
#define INTERNAL_FLASH_END 49,1946

uTenux/kernel/device/src/sysdepend/app_stm32f1/chip_stm32f103ve/tkdev_conf.h,230
#define _TKDEV_CONF_34,1347
#define RAM_VECTOR_TABLE_START 40,1430
#define EXCEPTION_STACK_TOP 41,1477
#define APPLICATION_STACK_TOP 42,1526
#define	TMP_STACK_SZ	44,1576
#define TMCLK	47,1661
#define TIMER_INTLEVEL	52,1724

uTenux/kernel/device/src/sysdepend/app_stm32f1/chip_stm32f103ze/hwconfig.h,421
#define _HWCONFIG_H_34,1339
#define USE_TMONITOR 36,1361
#define CRYSTAL_ENABLE_MOSC 37,1395
#define CRYSTAL_ENABLE_PLLA 38,1478
#define CRYSTAL_ENABLE_MCK 39,1561
#define CRYSTAL_ENABLE_PCK 40,1644
#define INTERNAL_RAM_SIZE 43,1729
#define INTERNAL_RAM_START 44,1772
#define INTERNAL_RAM_END 45,1815
#define INTERNAL_FLASH_SIZE 47,1859
#define INTERNAL_FLASH_START 48,1902
#define INTERNAL_FLASH_END 49,1945

uTenux/kernel/device/src/sysdepend/app_stm32f1/chip_stm32f103ze/tkdev_conf.h,230
#define _TKDEV_CONF_34,1347
#define RAM_VECTOR_TABLE_START 40,1430
#define EXCEPTION_STACK_TOP 41,1477
#define APPLICATION_STACK_TOP 42,1526
#define	TMP_STACK_SZ	44,1576
#define TMCLK	47,1661
#define TIMER_INTLEVEL	52,1724

uTenux/kernel/device/src/sysdepend/app_stm32f1/chip_stm32f107vc/hwconfig.h,421
#define _HWCONFIG_H_34,1339
#define USE_TMONITOR 36,1361
#define CRYSTAL_ENABLE_MOSC 37,1395
#define CRYSTAL_ENABLE_PLLA 38,1478
#define CRYSTAL_ENABLE_MCK 39,1561
#define CRYSTAL_ENABLE_PCK 40,1644
#define INTERNAL_RAM_SIZE 43,1729
#define INTERNAL_RAM_START 44,1772
#define INTERNAL_RAM_END 45,1815
#define INTERNAL_FLASH_SIZE 47,1859
#define INTERNAL_FLASH_START 48,1902
#define INTERNAL_FLASH_END 49,1945

uTenux/kernel/device/src/sysdepend/app_stm32f1/chip_stm32f107vc/tkdev_conf.h,230
#define _TKDEV_CONF_34,1346
#define RAM_VECTOR_TABLE_START 40,1429
#define EXCEPTION_STACK_TOP 41,1476
#define APPLICATION_STACK_TOP 42,1525
#define	TMP_STACK_SZ	44,1575
#define TMCLK	47,1660
#define TIMER_INTLEVEL	52,1723

uTenux/kernel/device/src/sysdepend/app_stm32f1/devinit.c,177
EXPORT	W	knl_taskindp 39,1436
EXPORT ER knl_init_device(48,1631
EXPORT ER knl_start_device(58,1854
EXPORT ER knl_finish_device(70,2138
EXPORT ER knl_restart_device(88,2535

uTenux/kernel/device/src/sysdepend/app_stm32f1/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_stm32f1/patch.c,76
EXPORT void sysdepend_patch1(43,1494
EXPORT void sysdepend_patch2(53,1644

uTenux/kernel/device/src/sysdepend/app_stm32f1/patch.h,100
#define _PATCH_34,1339
#define USE_SYSDEPEND_PATCH1	37,1400
#define USE_SYSDEPEND_PATCH2	38,1431

uTenux/kernel/device/src/sysdepend/app_stm32f1/power.c,66
EXPORT void knl_low_pow(40,1414
EXPORT void knl_off_pow(47,1482

uTenux/kernel/device/src/sysdepend/app_stm32f1/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_stm32f1/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1444
EXPORT ER knl_tkdev_initialize(43,1556
EXPORT void knl_tkdev_exit(56,1835

uTenux/kernel/device/src/sysdepend/app_stm32f1/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1353
#define MIN_TIMER_PERIOD	43,1497
#define MAX_TIMER_PERIOD	44,1524
IMPORT UW	knl_TimerClkDiv;46,1553
Inline void knl_start_hw_timer(57,1930
Inline void knl_clear_hw_timer_interrupt(95,3222
Inline void knl_end_of_hw_timer_interrupt(113,4008
Inline void knl_terminate_hw_timer(126,4362
Inline UW knl_get_hw_timer_nsec(146,5140

uTenux/kernel/device/src/sysdepend/app_stm32f4/chip_stm32f407ig/hwconfig.h,420
#define _HWCONFIG_H_34,1341
#define USE_TMONITOR 36,1363
#define CRYSTAL_ENABLE_MOSC 37,1397
#define CRYSTAL_ENABLE_PLL 38,1480
#define CRYSTAL_ENABLE_MCK 39,1563
#define CRYSTAL_ENABLE_PCK 40,1646
#define INTERNAL_RAM_SIZE 42,1730
#define INTERNAL_RAM_START 43,1773
#define INTERNAL_RAM_END 44,1816
#define INTERNAL_FLASH_SIZE 46,1860
#define INTERNAL_FLASH_START 47,1903
#define INTERNAL_FLASH_END 48,1946

uTenux/kernel/device/src/sysdepend/app_stm32f4/chip_stm32f407ig/tkdev_conf.h,230
#define _TKDEV_CONF_34,1355
#define RAM_VECTOR_TABLE_START 40,1438
#define EXCEPTION_STACK_TOP 41,1485
#define APPLICATION_STACK_TOP 42,1534
#define	TMP_STACK_SZ	44,1584
#define TMCLK	47,1669
#define TIMER_INTLEVEL	52,1733

uTenux/kernel/device/src/sysdepend/app_stm32f4/devinit.c,177
EXPORT	W	knl_taskindp 39,1446
EXPORT ER knl_init_device(48,1641
EXPORT ER knl_start_device(58,1864
EXPORT ER knl_finish_device(70,2148
EXPORT ER knl_restart_device(88,2545

uTenux/kernel/device/src/sysdepend/app_stm32f4/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_stm32f4/patch.c,76
EXPORT void sysdepend_patch1(43,1497
EXPORT void sysdepend_patch2(53,1647

uTenux/kernel/device/src/sysdepend/app_stm32f4/patch.h,100
#define _PATCH_34,1342
#define USE_SYSDEPEND_PATCH1	37,1403
#define USE_SYSDEPEND_PATCH2	38,1434

uTenux/kernel/device/src/sysdepend/app_stm32f4/power.c,66
EXPORT void knl_low_pow(40,1417
EXPORT void knl_off_pow(47,1485

uTenux/kernel/device/src/sysdepend/app_stm32f4/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_stm32f4/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1447
EXPORT ER knl_tkdev_initialize(43,1559
EXPORT void knl_tkdev_exit(56,1838

uTenux/kernel/device/src/sysdepend/app_stm32f4/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1362
#define MIN_TIMER_PERIOD	43,1506
#define MAX_TIMER_PERIOD	44,1533
IMPORT UW	knl_TimerClkDiv;46,1562
Inline void knl_start_hw_timer(57,1941
Inline void knl_clear_hw_timer_interrupt(95,3235
Inline void knl_end_of_hw_timer_interrupt(113,4023
Inline void knl_terminate_hw_timer(126,4379
Inline UW knl_get_hw_timer_nsec(146,5159

uTenux/kernel/device/src/sysdepend/app_xc23xx/chip_xc2365b_40f/hwconfig.h,59
#define _HWCONFIG_H_34,1340
#define USE_TMONITOR 36,1362

uTenux/kernel/device/src/sysdepend/app_xc23xx/chip_xc2365b_40f/icrt0.c,0

uTenux/kernel/device/src/sysdepend/app_xc23xx/chip_xc2365b_40f/tkdev_conf.h,230
#define _TKDEV_CONF_34,1352
#define RAM_VECTOR_TABLE_START 40,1435
#define EXCEPTION_STACK_TOP 41,1482
#define APPLICATION_STACK_TOP 42,1531
#define	TMP_STACK_SZ	44,1581
#define TMCLK	47,1666
#define TIMER_INTLEVEL	52,1729

uTenux/kernel/device/src/sysdepend/app_xc23xx/devinit.c,208
EXPORT	INT	knl_taskindp 38,1436
LOCAL void pll_init(46,1661
EXPORT ER knl_init_device(49,1691
EXPORT ER knl_start_device(61,1946
EXPORT ER knl_finish_device(73,2230
EXPORT ER knl_restart_device(91,2627

uTenux/kernel/device/src/sysdepend/app_xc23xx/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_xc23xx/icrt0.c,0

uTenux/kernel/device/src/sysdepend/app_xc23xx/patch.c,76
EXPORT void sysdepend_patch1(43,1500
EXPORT void sysdepend_patch2(53,1650

uTenux/kernel/device/src/sysdepend/app_xc23xx/patch.h,100
#define _PATCH_34,1345
#define USE_SYSDEPEND_PATCH1	37,1406
#define USE_SYSDEPEND_PATCH2	38,1437

uTenux/kernel/device/src/sysdepend/app_xc23xx/power.c,66
EXPORT void knl_low_pow(40,1444
EXPORT void knl_off_pow(53,1640

uTenux/kernel/device/src/sysdepend/app_xc23xx/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_xc23xx/tkdev_init.c,76
EXPORT ER knl_tkdev_initialize(41,1499
EXPORT void knl_tkdev_exit(51,1653

uTenux/kernel/device/src/sysdepend/app_xc23xx/tkdev_timer.h,361
#define _TKDEV_TIMER_34,1357
#define MIN_TIMER_PERIOD	42,1500
#define MAX_TIMER_PERIOD	43,1527
IMPORT UW	knl_TimerClkDiv;45,1556
Inline void knl_start_hw_timer(56,1935
Inline void knl_clear_hw_timer_interrupt(78,2751
Inline void knl_end_of_hw_timer_interrupt(97,3545
Inline void knl_terminate_hw_timer(110,3901
Inline UW knl_get_hw_timer_nsec(126,4572

uTenux/kernel/device/src/sysdepend/app_xmc4000/chip_xmc4500x144x1024/hwconfig.h,348
#define _HWCONFIG_H_34,1351
#define USE_TMONITOR 36,1373
#define CRYSTAL_ENABLE_MOSC 37,1407
#define CRYSTAL_ENABLE_PLL 38,1451
#define INTERNAL_RAM_SIZE 40,1494
#define INTERNAL_RAM_START 41,1537
#define INTERNAL_RAM_END 42,1580
#define INTERNAL_FLASH_SIZE 44,1624
#define INTERNAL_FLASH_START 45,1667
#define INTERNAL_FLASH_END 46,1710

uTenux/kernel/device/src/sysdepend/app_xmc4000/chip_xmc4500x144x1024/tkdev_conf.h,230
#define _TKDEV_CONF_34,1360
#define RAM_VECTOR_TABLE_START 40,1443
#define EXCEPTION_STACK_TOP 41,1490
#define APPLICATION_STACK_TOP 42,1539
#define	TMP_STACK_SZ	44,1589
#define TMCLK	47,1674
#define TIMER_INTLEVEL	52,1738

uTenux/kernel/device/src/sysdepend/app_xmc4000/devinit.c,177
EXPORT	W	knl_taskindp 39,1440
EXPORT ER knl_init_device(48,1635
EXPORT ER knl_start_device(58,1858
EXPORT ER knl_finish_device(70,2142
EXPORT ER knl_restart_device(88,2539

uTenux/kernel/device/src/sysdepend/app_xmc4000/hwconfig.h,0

uTenux/kernel/device/src/sysdepend/app_xmc4000/patch.c,76
EXPORT void sysdepend_patch1(43,1502
EXPORT void sysdepend_patch2(53,1652

uTenux/kernel/device/src/sysdepend/app_xmc4000/patch.h,100
#define _PATCH_34,1347
#define USE_SYSDEPEND_PATCH1	37,1408
#define USE_SYSDEPEND_PATCH2	38,1439

uTenux/kernel/device/src/sysdepend/app_xmc4000/power.c,66
EXPORT void knl_low_pow(40,1422
EXPORT void knl_off_pow(47,1490

uTenux/kernel/device/src/sysdepend/app_xmc4000/tkdev_conf.h,0

uTenux/kernel/device/src/sysdepend/app_xmc4000/tkdev_init.c,111
EXPORT	UW	knl_TimerClkDiv;38,1452
EXPORT ER knl_tkdev_initialize(43,1564
EXPORT void knl_tkdev_exit(56,1843

uTenux/kernel/device/src/sysdepend/app_xmc4000/tkdev_timer.h,362
#define _TKDEV_TIMER_34,1360
#define MIN_TIMER_PERIOD	43,1504
#define MAX_TIMER_PERIOD	44,1531
IMPORT UW	knl_TimerClkDiv;46,1560
Inline void knl_start_hw_timer(57,1946
Inline void knl_clear_hw_timer_interrupt(95,3247
Inline void knl_end_of_hw_timer_interrupt(113,4042
Inline void knl_terminate_hw_timer(126,4405
Inline UW knl_get_hw_timer_nsec(146,5184

uTenux/kernel/osek/src/config/osek_cfg.c,412
const T_CMTX OsekResourceTable[OsekResourceTable3,23
const T_CTSK OsekTaskTable[OsekTaskTable13,262
const BOOL OsekTaskAuotStartable[OsekTaskAuotStartable20,448
TASK(27,582
TASK(55,1241
TASK(61,1329
ID OsekAlarmIdTable[OsekAlarmIdTable67,1417
UB OsekAlarmTypeTable[OsekAlarmTypeTable68,1457
const FP OsekAlarmHandlerTable[OsekAlarmHandlerTable69,1499
ALARMCALLBACK(74,1615
ALARMCALLBACK(79,1683

uTenux/kernel/osek/src/config/osek_cfg.h,414
#define _OSEK_CFG_H_2,21
#define cfgOSEK_TASK_NUM 6,126
#define ID_vTask0	9,267
#define ID_vTask1	10,301
#define ID_vTask2	11,335
#define cfgOSEK_EVENTFLAG_NUM 16,494
#define ID_vTask1Event	17,526
#define vTask1Event0	18,564
#define vTask1Event1	19,591
#define cfgOSEK_ALARM_NUM 21,680
#define ID_vAlarm0	25,862
#define ID_vAlarm1	26,886
#define cfgOSEK_RESOURCE_NUM 30,1034
#define ID_vRes0	32,1126

uTenux/kernel/osek/src/osek_alarm.c,164
StatusType GetAlarmBase 64,3998
StatusType GetAlarm 96,6369
StatusType SetRelAlarm 178,11367
StatusType SetAbsAlarm 271,16675
StatusType CancelAlarm 298,18577

uTenux/kernel/osek/src/osek_check.h,31
#define OSEK_CHECK_H_H44,2120

uTenux/kernel/osek/src/osek_counter.c,119
StatusType GetCounterValue(73,4568
StatusType GetElapsedCounterValue(110,7778
StatusType IncrementCounter(149,10804

uTenux/kernel/osek/src/osek_event.c,123
StatusType SetEvent 76,4673
StatusType ClearEvent 116,6685
StatusType GetEvent 157,9358
StatusType WaitEvent(206,11997

uTenux/kernel/osek/src/osek_interrupt.c,214
void EnableAllInterrupts(70,4400
void DisableAllInterrupts(103,7317
void ResumeAllInterrupts 139,10362
void SuspendAllInterrupts(172,13127
void SuspendOSInterrupts(208,16174
void ResumeOSInterrupts(241,18967

uTenux/kernel/osek/src/osek_os.h,1418
#define _OSEK_OS_H_44,2117
#define RUNNING 53,2316
#define READY 54,2342
#define WAITING 55,2368
#define SUSPENDED 56,2394
#define E_OS_ACCESS 60,2484
#define E_OS_CALLEVEL 61,2515
#define E_OS_ID 62,2545
#define E_OS_LIMIT 63,2574
#define E_OS_NOFUNC 64,2606
#define E_OS_VALUE 65,2638
#define E_OS_RESOURCE 66,2668
#define E_OS_STATE 67,2699
#define ALARM_NOT_IN_USE 70,2768
#define ALARM_CYC 71,2804
#define ALARM_ALM 72,2865
typedef UINT TaskType;77,3221
typedef TaskType* TaskRefType;79,3299
typedef UB   TaskStateType;81,3383
typedef TaskStateType* TaskStateRefType;83,3497
typedef long long TickType;91,3936
typedef TickType* TickRefType;93,4082
    TickType xMaxAllowedValue;99,4319
    TickType xTicksPerBase;101,4434
    TickType xMinCycle;104,4598
}AlarmBaseType;AlarmBaseType105,4622
typedef AlarmBaseType * AlarmBaseRefType;107,4698
typedef UINT AlarmType;109,4789
typedef ID CounterType;111,4864
typedef UINT EventMaskType;113,4923
typedef EventMaskType* EventMaskRefType;115,4985
typedef UINT ResourceType;116,5026
typedef ER StatusType;117,5053
typedef UB AppModeType;118,5076
typedef UB OSServiceIdType;120,5171
#define DeclareTask(123,5274
#define TASK(124,5323
#define GenTaskStack(125,5390
#define GenTaskCreInfo(126,5476
#define ALARMCALLBACK(153,6871
#define AlarmCallBackEntry(155,6971
#define SetAbsAlarm(163,7398
#define GenResourceCreInfo(174,7915

uTenux/kernel/osek/src/osek_osctrl.c,197
static ER OsekCreateTasks(45,2119
static ER OsekCreateEntFlgs(73,2608
static void OsekInitAlarms(92,2976
static ER OsekCreateResources(100,3103
void StartOS 137,4978
void ShutdownOS(197,8614

uTenux/kernel/osek/src/osek_resource.c,69
StatusType GetResource 87,5773
StatusType ReleaseResource 131,8410

uTenux/kernel/osek/src/osek_task.c,295
StatusType ActivateTask 77,4679
StatusType TerminateTask 119,7962
StatusType ChainTask 174,12331
StatusType Schedule 250,15965
StatusType GetTaskID 277,17883
StatusType GetTaskState 308,20046
StatusType DelayTask(328,20478
StatusType SleepTask(334,20578
StatusType WakeUpTask(340,20673

uTenux/kernel/sysinit/src/sysinit.h,25
#define _SYSINIT_21,556

uTenux/kernel/sysinit/src/sysinit_main.c,107
EXPORT void knl_init_task(72,1663
IMPORT const T_CTSK knl_c_init_task;106,2235
EXPORT int main(110,2311

uTenux/kernel/sysinit/src/sysstartup.c,115
EXPORT void knl_init_system(33,813
EXPORT void knl_start_system(65,1262
EXPORT void knl_shutdown_system(89,1584

uTenux/kernel/sysmain/src/inittask_main.c,195
typedef INT	(*MAIN_FP)MAIN_FP24,604
LOCAL const char knl_boot_message[knl_boot_message27,664
LOCAL const char knl_user_message[knl_user_message30,740
EXPORT INT knl_init_task_main(43,1069

uTenux/kernel/sysmain/src/sysmain.h,54
#define _SYSMAIN_21,550
#define BOOT_MESSAGE 28,657

uTenux/kernel/tkernel/src/check.h,1469
#define _CHECK_21,547
#define CHECK_TSKID(27,614
#define CHECK_TSKID_SELF(34,790
#define CHECK_SEMID(40,943
#define CHECK_FLGID(45,1043
#define CHECK_MBXID(50,1143
#define CHECK_MBFID(55,1243
#define CHECK_PORID(60,1343
#define CHECK_MTXID(65,1443
#define CHECK_MPLID(70,1543
#define CHECK_MPFID(75,1643
#define CHECK_CYCID(80,1743
#define CHECK_ALMID(85,1843
#define CHECK_TSKID(91,1962
#define CHECK_TSKID_SELF(92,1989
#define CHECK_SEMID(93,2021
#define CHECK_FLGID(94,2048
#define CHECK_MBXID(95,2075
#define CHECK_MBFID(96,2102
#define CHECK_PORID(97,2129
#define CHECK_MTXID(98,2156
#define CHECK_MPLID(99,2183
#define CHECK_MPFID(100,2210
#define CHECK_CYCID(101,2237
#define CHECK_ALMID(102,2264
#define CHECK_NONSELF(109,2383
#define CHECK_NONSELF(115,2530
#define CHECK_PRI(122,2638
#define CHECK_PRI_INI(127,2732
#define CHECK_PRI_RUN(132,2848
#define CHECK_PRI(138,2984
#define CHECK_PRI_INI(139,3007
#define CHECK_PRI_RUN(140,3034
#define CHECK_TMOUT(147,3147
#define CHECK_TMOUT(153,3273
#define CHECK_PAR(160,3381
#define CHECK_PAR(166,3489
#define CHECK_RSATR(173,3602
#define CHECK_RSATR(179,3739
#define CHECK_NOSPT(186,3857
#define CHECK_NOSPT(192,3971
#define CHECK_INTSK(199,4097
#define CHECK_INTSK(205,4207
#define CHECK_DISPATCH(212,4325
#define CHECK_DISPATCH_POL(217,4417
#define CHECK_DISPATCH(223,4557
#define CHECK_DISPATCH_POL(224,4582
#define CHECK_CTX(231,4695
#define CHECK_CTX(237,4803

uTenux/kernel/tkernel/src/eventflag.c,431
EXPORT BOOL knl_eventflag_cond(36,922
EXPORT ER knl_eventflag_initialize(50,1238
SYSCALL ID 75,1736
SYSCALL ER 124,2687
SYSCALL ER 154,3200
SYSCALL ER 214,4312
LOCAL void flg_chg_pri(239,4719
LOCAL WSPEC knl_wspec_flg_tfifo 250,4915
LOCAL WSPEC knl_wspec_flg_tpri 251,4974
SYSCALL ER 256,5067
SYSCALL ER 313,6381
EXPORT ER knl_eventflag_getname(347,7032
SYSCALL INT 378,7551
SYSCALL ER 404,7992
SYSCALL INT 431,8481

uTenux/kernel/tkernel/src/eventflag.h,373
#define _EVENTFLAG_H_21,545
typedef struct eventflag_control_block 26,603
	QUEUE	wait_queue;27,644
	ID	flgid;28,691
	VP	exinf;29,723
	ATR	flgatr;30,762
	UINT	flgptn;31,803
	UB	name[name33,871
} FLGCB;35,919
IMPORT FLGCB knl_flgcb_table[knl_flgcb_table37,929
IMPORT QUEUE knl_free_flgcb;38,992
#define get_flgcb(40,1036
Inline BOOL knl_eventflag_cond(47,1167

uTenux/kernel/tkernel/src/isyscall.h,624
#define _ISYSCALL_21,565
# define _CALL(26,675
# define CallUserHandlerP1(28,785
# define CallUserHandlerP2(29,863
# define CallUserHandlerP3(30,941
# define CallUserHandlerP2_GP(31,1019
# define CallUserHandlerP1(33,1103
# define CallUserHandlerP2(34,1167
# define CallUserHandlerP3(35,1235
# define CallUserHandlerP2_GP(36,1307
#define P0(42,1473
#define P1(43,1537
#define P2(44,1600
#define P3(45,1666
#define P4(46,1736
#define P5(47,1809
#define P2GP(48,1886
#define P0(50,1940
#define P1(51,1967
#define P2(52,1991
#define P3(53,2022
#define P4(54,2061
#define P5(55,2107
#define P2GP(56,2161

uTenux/kernel/tkernel/src/isysconf.h,5983
#define _ISYSCONF_21,585
#define tk_cre_sem_impl	29,692
#define tk_del_sem_impl	32,766
#define tk_sig_sem_impl	35,840
#define tk_wai_sem_impl	38,914
#define tk_ref_sem_impl	41,988
#define td_lst_sem_impl	44,1062
#define td_ref_sem_impl	47,1136
#define td_sem_que_impl	50,1210
#define tk_cre_flg_impl	54,1285
#define tk_del_flg_impl	57,1359
#define tk_set_flg_impl	60,1433
#define tk_clr_flg_impl	63,1507
#define tk_wai_flg_impl	66,1581
#define tk_ref_flg_impl	69,1655
#define td_lst_flg_impl	72,1729
#define td_ref_flg_impl	75,1803
#define td_flg_que_impl	78,1877
#define tk_cre_mbx_impl	82,1952
#define tk_del_mbx_impl	85,2026
#define tk_snd_mbx_impl	88,2100
#define tk_rcv_mbx_impl	91,2174
#define tk_ref_mbx_impl	94,2248
#define td_lst_mbx_impl	97,2322
#define td_ref_mbx_impl	100,2396
#define td_mbx_que_impl	103,2470
#define tk_cre_mbf_impl	107,2545
#define tk_del_mbf_impl	110,2619
#define tk_snd_mbf_impl	113,2693
#define tk_rcv_mbf_impl	116,2767
#define tk_ref_mbf_impl	119,2841
#define td_lst_mbf_impl	122,2915
#define td_ref_mbf_impl	125,2989
#define td_smbf_que_impl	128,3064
#define td_rmbf_que_impl	131,3140
#define tk_cre_por_impl	135,3216
#define tk_del_por_impl	138,3290
#define tk_cal_por_impl	141,3364
#define tk_acp_por_impl	144,3438
#define tk_fwd_por_impl	147,3512
#define tk_rpl_rdv_impl	150,3586
#define tk_ref_por_impl	153,3660
#define td_lst_por_impl	156,3734
#define td_ref_por_impl	159,3808
#define td_acp_que_impl	162,3882
#define td_cal_que_impl	165,3956
#define tk_cre_mtx_impl	169,4031
#define tk_del_mtx_impl	172,4105
#define tk_loc_mtx_impl	175,4179
#define tk_unl_mtx_impl	178,4253
#define tk_ref_mtx_impl	181,4327
#define td_lst_mtx_impl	184,4401
#define td_ref_mtx_impl	187,4475
#define td_mtx_que_impl	190,4549
#define tk_cre_mpl_impl	194,4624
#define tk_del_mpl_impl	197,4698
#define tk_get_mpl_impl	200,4772
#define tk_rel_mpl_impl	203,4846
#define tk_ref_mpl_impl	206,4920
#define td_lst_mpl_impl	209,4994
#define td_ref_mpl_impl	212,5068
#define td_mpl_que_impl	215,5142
#define tk_cre_mpf_impl	219,5217
#define tk_del_mpf_impl	222,5291
#define tk_get_mpf_impl	225,5365
#define tk_rel_mpf_impl	228,5439
#define tk_ref_mpf_impl	231,5513
#define td_lst_mpf_impl	234,5587
#define td_ref_mpf_impl	237,5661
#define td_mpf_que_impl	240,5735
#define tk_cre_cyc_impl	244,5810
#define tk_del_cyc_impl	247,5884
#define tk_sta_cyc_impl	250,5958
#define tk_stp_cyc_impl	253,6032
#define tk_ref_cyc_impl	256,6106
#define td_lst_cyc_impl	259,6180
#define td_ref_cyc_impl	262,6254
#define tk_cre_alm_impl	266,6329
#define tk_del_alm_impl	269,6403
#define tk_sta_alm_impl	272,6477
#define tk_stp_alm_impl	275,6551
#define tk_ref_alm_impl	278,6625
#define td_lst_alm_impl	281,6699
#define td_ref_alm_impl	284,6773
#define td_hok_svc_impl	289,6849
#define td_hok_dsp_impl	292,6923
#define td_hok_int_impl	295,6997
#define _tk_cre_sem_impl	301,7096
#define _tk_del_sem_impl	304,7172
#define _tk_sig_sem_impl	307,7248
#define _tk_wai_sem_impl	310,7324
#define _tk_ref_sem_impl	313,7400
#define _td_lst_sem_impl	316,7476
#define _td_ref_sem_impl	319,7552
#define _td_sem_que_impl	322,7628
#define _tk_cre_flg_impl	326,7705
#define _tk_del_flg_impl	329,7781
#define _tk_set_flg_impl	332,7857
#define _tk_clr_flg_impl	335,7933
#define _tk_wai_flg_impl	338,8009
#define _tk_ref_flg_impl	341,8085
#define _td_lst_flg_impl	344,8161
#define _td_ref_flg_impl	347,8237
#define _td_flg_que_impl	350,8313
#define _tk_cre_mbx_impl	354,8390
#define _tk_del_mbx_impl	357,8466
#define _tk_snd_mbx_impl	360,8542
#define _tk_rcv_mbx_impl	363,8618
#define _tk_ref_mbx_impl	366,8694
#define _td_lst_mbx_impl	369,8770
#define _td_ref_mbx_impl	372,8846
#define _td_mbx_que_impl	375,8922
#define _tk_cre_mbf_impl	379,8999
#define _tk_del_mbf_impl	382,9075
#define _tk_snd_mbf_impl	385,9151
#define _tk_rcv_mbf_impl	388,9227
#define _tk_ref_mbf_impl	391,9303
#define _td_lst_mbf_impl	394,9379
#define _td_ref_mbf_impl	397,9455
#define _td_smbf_que_impl	400,9532
#define _td_rmbf_que_impl	403,9610
#define _tk_cre_por_impl	407,9688
#define _tk_del_por_impl	410,9764
#define _tk_cal_por_impl	413,9840
#define _tk_acp_por_impl	416,9916
#define _tk_fwd_por_impl	419,9992
#define _tk_rpl_rdv_impl	422,10068
#define _tk_ref_por_impl	425,10144
#define _td_lst_por_impl	428,10220
#define _td_ref_por_impl	431,10296
#define _td_acp_que_impl	434,10372
#define _td_cal_que_impl	437,10448
#define _tk_cre_mtx_impl	441,10525
#define _tk_del_mtx_impl	444,10601
#define _tk_loc_mtx_impl	447,10677
#define _tk_unl_mtx_impl	450,10753
#define _tk_ref_mtx_impl	453,10829
#define _td_lst_mtx_impl	456,10905
#define _td_ref_mtx_impl	459,10981
#define _td_mtx_que_impl	462,11057
#define _tk_cre_mpl_impl	466,11134
#define _tk_del_mpl_impl	469,11210
#define _tk_get_mpl_impl	472,11286
#define _tk_rel_mpl_impl	475,11362
#define _tk_ref_mpl_impl	478,11438
#define _td_lst_mpl_impl	481,11514
#define _td_ref_mpl_impl	484,11590
#define _td_mpl_que_impl	487,11666
#define _tk_cre_mpf_impl	491,11743
#define _tk_del_mpf_impl	494,11819
#define _tk_get_mpf_impl	497,11895
#define _tk_rel_mpf_impl	500,11971
#define _tk_ref_mpf_impl	503,12047
#define _td_lst_mpf_impl	506,12123
#define _td_ref_mpf_impl	509,12199
#define _td_mpf_que_impl	512,12275
#define _tk_cre_cyc_impl	516,12352
#define _tk_del_cyc_impl	519,12428
#define _tk_sta_cyc_impl	522,12504
#define _tk_stp_cyc_impl	525,12580
#define _tk_ref_cyc_impl	528,12656
#define _td_lst_cyc_impl	531,12732
#define _td_ref_cyc_impl	534,12808
#define _tk_cre_alm_impl	538,12885
#define _tk_del_alm_impl	541,12961
#define _tk_sta_alm_impl	544,13037
#define _tk_stp_alm_impl	547,13113
#define _tk_ref_alm_impl	550,13189
#define _td_lst_alm_impl	553,13265
#define _td_ref_alm_impl	556,13341
#define _td_hok_svc_impl	560,13418
#define _td_hok_dsp_impl	563,13494
#define _td_hok_int_impl	566,13570

uTenux/kernel/tkernel/src/kernel.c,0

uTenux/kernel/tkernel/src/kernel.h,332
#define _KERNEL_21,559
#define SYSCALL	36,806
#define __tcb__46,983
typedef struct task_control_block	TCB;47,999
typedef struct objlock 55,1136
	QUEUE		wtskq;56,1161
} OBJLOCK;57,1199
Inline void knl_InitOBJLOCK(59,1226
#define  knl_InitOBJLOCK(64,1305
Inline BOOL knl_isLockedOBJ(70,1467
#define knl_isLockedOBJ(75,1571

uTenux/kernel/tkernel/src/klock.c,67
EXPORT void knl_LockOBJ(28,643
EXPORT void knl_UnlockOBJ(64,1434

uTenux/kernel/tkernel/src/limits.h,506
#define _LIMITS_22,555
#define CHAR_BIT	25,574
#define SCHAR_MIN	26,595
#define SCHAR_MAX	27,620
#define UCHAR_MAX	28,645
#define CHAR_MIN	29,669
#define CHAR_MAX	30,696
#define MB_LEN_MAX	31,723
#define SHRT_MIN	33,747
#define SHRT_MAX	34,773
#define USHRT_MAX	35,799
#define LONG_MIN	37,826
#define LONG_MAX	38,858
#define ULONG_MAX	39,890
#define INT_MIN	44,948
#define INT_MAX	45,974
#define UINT_MAX	46,1000
#define INT_MIN	50,1047
#define INT_MAX	51,1073
#define UINT_MAX	52,1099

uTenux/kernel/tkernel/src/longlong.c,261
longlong	ltoll(6,158
longlong	ultoll(13,265
longlong	uitoll(20,381
long	lltol(27,489
unsigned long	lltoul(32,593
longlong	ll_add(37,708
longlong	ll_sub(50,1000
longlong	lui_mul(65,1384
longlong	lui_div(74,1621
int ll_cmp(84,1908
void	ll_inc(105,2321

uTenux/kernel/tkernel/src/longlong.h,744
#define _LONGLONG_22,556
typedef long long	longlong;31,743
#define ltoll(33,772
#define ultoll(34,807
#define uitoll(35,843
#define lltol(36,879
#define lltoul(37,910
#define ll_add(38,951
#define ll_sub(39,985
#define ll_mul(40,1019
#define li_mul(41,1053
#define lui_mul(42,1087
#define ll_div(43,1122
#define li_div(44,1156
#define lui_div(45,1190
#define ll_mod(46,1225
#define li_mod(47,1259
#define lui_mod(48,1293
#define ll_cmp(49,1328
#define ll_sign(50,1386
#define ll_neg(51,1438
#define ll_inc(52,1465
#define ll_dec(53,1496
#define hilo_ll(55,1528
#define ll_hilo(56,1593
	volatile long		hi;62,1743
	volatile unsigned long	lo;63,1763
} longlong;64,1791
#define hilo_ll(88,3004
#define ll_hilo(89,3063

uTenux/kernel/tkernel/src/mailbox.c,408
LOCAL void knl_queue_insert_mpri(36,912
EXPORT ER knl_mailbox_initialize(56,1312
SYSCALL ID 82,1804
SYSCALL ER 131,2753
SYSCALL ER 161,3267
LOCAL void mbx_chg_pri(218,4432
LOCAL WSPEC knl_wspec_mbx_tfifo 229,4625
LOCAL WSPEC knl_wspec_mbx_tpri 230,4684
SYSCALL ER 235,4782
SYSCALL ER 276,5619
EXPORT ER knl_mailbox_getname(310,6269
SYSCALL INT 341,6781
SYSCALL ER 367,7219
SYSCALL INT 394,7706

uTenux/kernel/tkernel/src/mailbox.h,465
#define _MAILBOX_H_21,538
typedef struct mailbox_control_block 34,932
	QUEUE	wait_queue;35,971
	ID	mbxid;36,1015
	VP	exinf;37,1044
	ATR	mbxatr;38,1083
	T_MSG	mq_head;39,1121
	T_MSG	*mq_tail;mq_tail40,1165
	UB	name[name42,1229
} MBXCB;44,1277
IMPORT MBXCB knl_mbxcb_table[knl_mbxcb_table46,1287
IMPORT QUEUE knl_free_mbxcb;47,1347
#define get_mbxcb(49,1391
#define headmsg(54,1473
#define nextmsg(59,1551
Inline void knl_queue_insert_mpri(65,1673

uTenux/kernel/tkernel/src/memory.c,877
EXPORT W roundSize(22,660
EXPORT QUEUE* knl_searchFreeArea(39,1027
EXPORT void knl_appendFreeArea(89,2472
EXPORT void knl_removeFreeQue(132,3431
EXPORT void knl_insertAreaQue(154,3899
EXPORT void knl_removeAreaQue(167,4139
EXPORT void* knl_Imalloc(191,4686
EXPORT void* knl_Icalloc(242,5734
EXPORT void  knl_Ifree(264,6133
LOCAL void initIMACB(299,6860
LOCAL  VP   knl_ImallocMem[knl_ImallocMem305,6979
EXPORT VP	knl_lowmem_top=306,7023
EXPORT VP   knl_lowmem_limit=307,7068
#define CFN_REALMEMEND 308,7124
LOCAL  VP   knl_ImallocMem[knl_ImallocMem311,7183
EXPORT VP	knl_lowmem_top=312,7229
EXPORT VP   knl_lowmem_limit=313,7274
#define CFN_REALMEMEND 314,7331
LOCAL  VP   knl_ImallocMem[knl_ImallocMem317,7397
EXPORT VP	knl_lowmem_top=318,7442
EXPORT VP   knl_lowmem_limit=319,7487
#define CFN_REALMEMEND 320,7543
EXPORT ER knl_init_Imalloc(325,7616

uTenux/kernel/tkernel/src/memory.h,523
#define _MEMORY_H_17,506
	W		memsz;26,692
	QUEUE		areaque;31,860
	QUEUE		freeque;34,979
} IMACB;35,996
#define AlignIMACB(40,1080
#define ROUNDSZ	48,1314
#define ROUND(49,1363
#define MIN_FRAGMENT	52,1462
Inline W roundSize(58,1576
#define AREA_USE	73,1829
#define AREA_MASK	74,1872
#define setAreaFlag(76,1904
#define clrAreaFlag(77,1983
#define chkAreaFlag(78,2062
#define Mask(80,2126
#define Assign(81,2178
#define AreaSize(85,2271
#define FreeSize(86,2330
IMPORT IMACB *knl_imacb;knl_imacb95,2641

uTenux/kernel/tkernel/src/mempfix.c,385
EXPORT ER knl_fix_memorypool_initialize(40,1033
SYSCALL ID 67,1587
SYSCALL ER 163,3716
LOCAL void knl_mpf_chg_pri(207,4536
LOCAL WSPEC knl_wspec_mpf_tfifo 218,4748
LOCAL WSPEC knl_wspec_mpf_tpri 219,4807
SYSCALL ER 224,4917
SYSCALL ER 283,6074
SYSCALL ER 335,7096
EXPORT ER knl_fix_memorypool_getname(372,7822
SYSCALL INT 403,8363
SYSCALL ER 429,8836
SYSCALL INT 458,9396

uTenux/kernel/tkernel/src/mempfix.h,692
#define _MEMPFIX_H_21,553
typedef struct free_list 26,621
	struct free_list *next;next27,648
} FREEL;28,673
typedef struct fix_memorypool_control_block 30,683
	QUEUE	wait_queue;31,729
	ID	mpfid;32,777
	VP	exinf;33,821
	ATR	mpfatr;34,860
	W	mpfcnt;35,902
	W	blfsz;36,958
	W	mpfsz;37,1004
	W	frbcnt;38,1044
	VP	mempool;39,1092
	VP	unused;40,1138
	FREEL	*freelist;freelist41,1184
	OBJLOCK	lock;42,1224
	UB	name[name44,1299
} MPFCB;46,1347
IMPORT MPFCB knl_mpfcb_table[knl_mpfcb_table48,1357
IMPORT QUEUE knl_free_mpfcb;49,1432
#define get_mpfcb(51,1476
#define MINSIZE	54,1536
#define MINSZ(55,1571
Inline VP knl_mempool_end(61,1708
#define knl_mempool_end(66,1804

uTenux/kernel/tkernel/src/mempool.c,593
EXPORT ER knl_memorypool_initialize(42,1059
EXPORT void knl_appendFreeAreaBound(69,1692
EXPORT VP knl_get_blk(118,2852
EXPORT ER knl_rel_blk(158,3780
EXPORT void knl_mpl_wakeup(205,4880
LOCAL void init_mempool(235,5405
SYSCALL ID 253,5823
SYSCALL ER 350,7860
LOCAL void mpl_chg_pri(393,8671
LOCAL void mpl_rel_wai(411,9046
LOCAL WSPEC knl_wspec_mpl_tfifo 419,9178
LOCAL WSPEC knl_wspec_mpl_tpri 420,9251
SYSCALL ER 425,9367
SYSCALL ER 477,10428
SYSCALL ER 519,11152
EXPORT ER knl_memorypool_getname(565,12101
SYSCALL INT 596,12641
SYSCALL ER 622,13116
SYSCALL INT 660,13899

uTenux/kernel/tkernel/src/mempool.h,498
#define _MEMPOOL_H_21,556
typedef struct memorypool_control_block 31,857
	QUEUE	wait_queue;32,899
	ID	mplid;33,947
	VP	exinf;34,994
	ATR	mplatr;35,1033
	W	mplsz;36,1075
	QUEUE	areaque;37,1115
	QUEUE	freeque;38,1165
	QUEUE	areaque_end;39,1216
	VP	mempool;40,1270
	UB	name[name42,1336
} MPLCB;44,1384
IMPORT MPLCB knl_mplcb_table[knl_mplcb_table46,1394
IMPORT QUEUE knl_free_mplcb;47,1472
#define get_mplcb(49,1516
Inline W knl_MaxFreeSize(56,1626
#define knl_MaxFreeSize(64,1769

uTenux/kernel/tkernel/src/messagebuf.c,596
EXPORT ER knl_messagebuffer_initialize(41,1016
EXPORT void knl_msg_to_mbf(68,1621
EXPORT void knl_mbf_wakeup(105,2434
SYSCALL ID 129,2910
SYSCALL ER 225,5015
LOCAL void knl_mbf_chg_pri(265,5760
LOCAL void knl_mbf_rel_wai(283,6122
LOCAL WSPEC knl_wspec_smbf_tfifo 291,6251
LOCAL WSPEC knl_wspec_smbf_tpri 292,6323
SYSCALL ER 297,6440
LOCAL WSPEC knl_wspec_rmbf 356,7787
LOCAL INT knl_mbf_to_msg(362,7926
SYSCALL INT 397,8581
SYSCALL ER 455,9871
EXPORT ER knl_messagebuffer_getname(502,10904
SYSCALL INT 533,11435
SYSCALL ER 559,11880
SYSCALL INT 599,12757
SYSCALL INT 631,13320

uTenux/kernel/tkernel/src/messagebuf.h,709
#define _MESSAGEBUF_H_21,551
typedef struct messagebuffer_control_block 33,933
	QUEUE	send_queue;34,978
	ID	mbfid;35,1034
	VP	exinf;36,1070
	ATR	mbfatr;37,1109
	QUEUE	recv_queue;38,1154
	W	bufsz;39,1213
	INT	maxmsz;40,1250
	W	frbufsz;41,1296
	W	head;42,1331
	W	tail;43,1375
	VB	*buffer;buffer44,1430
	UB	name[name46,1492
} MBFCB;48,1540
IMPORT MBFCB knl_mbfcb_table[knl_mbfcb_table50,1550
IMPORT QUEUE knl_free_mbfcb;51,1617
#define get_mbfcb(53,1661
typedef INT		HEADER;59,1753
#define HEADERSZ	60,1774
#define ROUNDSIZE	62,1809
#define ROUNDSZ(63,1844
Inline BOOL knl_mbf_free(70,2035
#define knl_mbf_free(75,2153
Inline BOOL knl_mbf_empty(83,2340
#define knl_mbf_empty(88,2436

uTenux/kernel/tkernel/src/misc_calls.c,162
SYSCALL ER 32,737
SYSCALL ER 62,1416
EXPORT UINT	knl_lowpow_discnt 82,2162
SYSCALL ER 122,3049
SYSCALL ER 147,3519
SYSCALL ER 172,3985
SYSCALL ER 201,4517

uTenux/kernel/tkernel/src/misc_calls.h,380
#define _MISC_CALLS_H_21,555
IMPORT UINT	knl_lowpow_discnt;23,579
IMPORT FP knl_hook_enterfn;28,642
IMPORT FP knl_hook_leavefn;29,670
IMPORT FP knl_hook_execfn;30,698
IMPORT FP knl_hook_stopfn;31,725
IMPORT FP knl_hook_ienterfn;32,752
IMPORT FP knl_hook_ileavefn;33,781
IMPORT VP knl_hook_svc_gp;36,821
IMPORT VP knl_hook_dsp_gp;37,848
IMPORT VP knl_hook_int_gp;38,875

uTenux/kernel/tkernel/src/mutex.c,567
EXPORT ER knl_mutex_initialize(40,970
EXPORT void knl_release_mutex(70,1687
EXPORT void knl_signal_all_mutex(122,2782
EXPORT INT knl_chg_pri_mutex(171,4199
SYSCALL ID 226,5254
SYSCALL ER 284,6418
LOCAL void mtx_chg_pri(323,7186
LOCAL void mtx_rel_wai(350,7900
LOCAL WSPEC knl_wspec_mtx_tfifo 368,8252
LOCAL WSPEC knl_wspec_mtx_tpri 369,8313
LOCAL WSPEC knl_wspec_mtx_inherit 370,8381
SYSCALL ER 375,8478
SYSCALL ER 461,10390
SYSCALL ER 521,11568
EXPORT ER knl_mutex_getname(556,12255
SYSCALL INT 587,12761
SYSCALL ER 613,13197
SYSCALL INT 641,13721

uTenux/kernel/tkernel/src/mutex.h,526
#define _MUTEX_H_21,532
#define __mtxcb__24,569
typedef struct mutex_control_block	MTXCB;25,587
struct mutex_control_block 31,667
	QUEUE	wait_queue;32,696
	ID	mtxid;33,738
	VP	exinf;34,765
	ATR	mtxatr;35,804
	UB	ceilpri;36,840
	TCB	*mtxtsk;mtxtsk37,891
	MTXCB	*mtxlist;mtxlist38,926
	UB	name[name40,984
IMPORT MTXCB knl_mtxcb_table[knl_mtxcb_table44,1036
IMPORT QUEUE knl_free_mtxcb;45,1094
#define get_mtxcb(47,1138
#define mtx_waited(53,1275
#define mtx_head_pri(58,1420
#define reset_priority(63,1560

uTenux/kernel/tkernel/src/objname.c,79
EXPORT ER knl_object_getname(29,704
SYSCALL ER 148,2882
SYSCALL ER 171,3377

uTenux/kernel/tkernel/src/queue.c,354
EXPORT QUEUE* QueRemoveNext(29,673
EXPORT void knl_ready_queue_initialize(44,885
EXPORT TCB* knl_ready_queue_top(57,1136
EXPORT BOOL knl_ready_queue_insert(67,1370
EXPORT void knl_ready_queue_insert_top(85,1710
EXPORT void knl_ready_queue_delete(100,2027
EXPORT void knl_ready_queue_rotate(132,2642
IMPORT TCB* knl_ready_queue_move_last(143,2857

uTenux/kernel/tkernel/src/ready_queue.h,738
#define _READY_QUEUE_21,566
#define BITMAPSZ	42,1408
#define NUM_BITMAP	43,1446
typedef	struct ready_queue 45,1506
	INT	top_priority;46,1535
	QUEUE	tskque[tskque47,1593
	TCB	*null;null48,1647
	UINT	bitmap[bitmap49,1698
	TCB	*klocktsk;klocktsk50,1755
} RDYQUE;51,1805
IMPORT RDYQUE	knl_ready_queue;53,1816
Inline void knl_ready_queue_initialize(59,1902
Inline TCB* knl_ready_queue_top(78,2294
Inline INT knl_ready_queue_top_priority(95,2683
#define  knl_ready_queue_top_priority(100,2779
Inline BOOL knl_ready_queue_insert(110,3161
Inline void knl_ready_queue_insert_top(134,3636
Inline void knl_ready_queue_delete(161,4400
Inline void knl_ready_queue_rotate(200,5247
Inline TCB* knl_ready_queue_move_last(217,5603

uTenux/kernel/tkernel/src/rendezvous.c,551
EXPORT RNO knl_gen_rdvno(37,930
EXPORT ER knl_rendezvous_initialize(51,1168
LOCAL void cal_chg_pri(77,1703
EXPORT WSPEC knl_wspec_cal_tfifo 88,1899
EXPORT WSPEC knl_wspec_cal_tpri 89,1959
EXPORT WSPEC knl_wspec_rdv 93,2085
SYSCALL ID 101,2239
SYSCALL ER 154,3341
SYSCALL INT 186,3912
LOCAL WSPEC knl_wspec_acp 267,5786
SYSCALL INT 272,5874
SYSCALL ER 351,7708
SYSCALL ER 454,10143
SYSCALL ER 497,10947
EXPORT ER knl_rendezvous_getname(533,11694
SYSCALL INT 564,12220
SYSCALL ER 590,12660
SYSCALL INT 619,13249
SYSCALL INT 651,13804

uTenux/kernel/tkernel/src/rendezvous.h,668
#define _RENDEZVOUS_H_21,547
typedef struct port_control_block 26,611
	QUEUE	call_queue;27,647
	ID	porid;28,693
	VP	exinf;29,719
	ATR	poratr;30,758
	QUEUE	accept_queue;31,793
	INT	maxcmsz;32,843
	INT	maxrmsz;33,894
	UB	name[name35,966
} PORCB;37,1014
IMPORT PORCB knl_porcb_table[knl_porcb_table40,1056
IMPORT QUEUE knl_free_porcb;41,1124
#define get_porcb(43,1168
#define RDVNO_SHIFT	48,1251
Inline RNO knl_gen_rdvno(54,1342
Inline ID knl_get_tskid_rdvno(70,1586
#define knl_get_tskid_rdvno(75,1694
#define CHECK_RDVNO(83,1878
IMPORT WSPEC knl_wspec_cal_tfifo;93,2056
IMPORT WSPEC knl_wspec_cal_tpri;94,2090
IMPORT WSPEC knl_wspec_rdv;95,2123

uTenux/kernel/tkernel/src/semaphore.c,403
EXPORT ER knl_semaphore_initialize(40,995
SYSCALL ID 66,1493
SYSCALL ER 119,2594
SYSCALL ER 149,3109
LOCAL void sem_chg_pri(208,4160
LOCAL void sem_rel_wai(246,4913
LOCAL WSPEC knl_wspec_sem_tfifo 254,5029
LOCAL WSPEC knl_wspec_sem_tpri 255,5102
SYSCALL ER 260,5204
SYSCALL ER 310,6184
EXPORT ER knl_semaphore_getname(344,6838
SYSCALL INT 375,7353
SYSCALL ER 401,7790
SYSCALL INT 428,8271

uTenux/kernel/tkernel/src/semaphore.h,353
#define _SEMAPHORE_H_21,544
typedef struct semaphore_control_block 26,601
	QUEUE	wait_queue;27,642
	ID	semid;28,688
	VP	exinf;29,719
	ATR	sematr;30,758
	INT	semcnt;31,798
	INT	maxsem;32,848
	UB	name[name34,918
} SEMCB;36,966
IMPORT SEMCB knl_semcb_table[knl_semcb_table38,976
IMPORT QUEUE knl_free_semcb;39,1038
#define get_semcb(41,1082

uTenux/kernel/tkernel/src/task.c,354
EXPORT void knl_reschedule(32,753
EXPORT ER knl_task_initialize(69,1600
EXPORT void knl_make_dormant(106,2334
EXPORT void knl_make_ready(142,3172
EXPORT void knl_make_non_ready(160,3639
EXPORT void knl_change_task_priority(174,3956
EXPORT void knl_rotate_ready_queue(206,4824
EXPORT void knl_rotate_ready_queue_run(217,5102
SYSCALL INT 237,5532

uTenux/kernel/tkernel/src/task.h,1578
#define _TASK_21,538
#define __mtxcb__24,572
typedef struct mutex_control_block	MTXCB;25,590
	TS_NONEXIST	40,952
	TS_READY	41,995
	TS_WAIT	42,1035
	TS_SUSPEND	43,1067
	TS_WAITSUS	44,1104
	TS_DORMANT	45,1155
} TSTAT;46,1195
Inline BOOL knl_task_alive(52,1299
#define knl_task_alive(57,1409
#define int_priority(65,1593
#define ext_tskpri(66,1643
struct task_control_block 71,1727
	QUEUE	tskque;72,1755
	ID	tskid;73,1788
	VP	exinf;74,1814
	ATR	tskatr;75,1853
	FP	task;76,1888
	W	sstksz;78,1927
	INT	80,1957
	B	isysmode;81,1987
	H	sysmode;82,2040
	INT	84,2113
	UB	ipriority;93,2463
	UB	bpriority;94,2509
	UB	priority;95,2544
	UB /*TSTAT*/	state;97,2582
	BOOL	klockwait:klockwait99,2639
	BOOL	klocked:klocked100,2689
	WSPEC	*wspec;wspec102,2738
	ID	wid;103,2779
	INT	wupcnt;104,2810
	INT	suscnt;105,2864
	ER	*wercd;wercd106,2916
	WINFO	winfo;107,2960
	TMEB	wtmeb;108,2998
	RNO	wrdvno;111,3064
	MTXCB	*mtxlist;mtxlist114,3144
	UW	stime;118,3243
	UW	utime;119,3288
	VP	isstack;122,3339
	VP	gp;124,3397
	CTXB	tskctxb;127,3474
	UB	name[name129,3534
#define __tcb__134,3602
typedef struct task_control_block	TCB;135,3618
#define DDS_ENABLE	155,4298
#define DDS_DISABLE_IMPLICIT	156,4322
#define DDS_DISABLE	157,4387
IMPORT INT	knl_dispatch_disabled;158,4438
IMPORT TCB	*knl_ctxtsk;knl_ctxtsk167,4761
IMPORT TCB	*knl_schedtsk;knl_schedtsk175,5009
IMPORT TCB	knl_tcb_table[knl_tcb_table180,5071
IMPORT QUEUE	knl_free_tcb;181,5124
#define get_tcb(186,5198
#define get_tcb_self(187,5253
Inline void knl_reschedule(235,6607

uTenux/kernel/tkernel/src/task_manage.c,406
SYSCALL ID 34,778
EXPORT void knl_del_tsk(144,3109
SYSCALL ER 165,3530
SYSCALL ER 195,4052
EXPORT void knl_ter_tsk(225,4573
SYSCALL void 253,5055
SYSCALL void 296,5913
SYSCALL ER 328,6516
SYSCALL ER 366,7311
SYSCALL ER 418,8202
SYSCALL ID 444,8721
SYSCALL ER 454,8902
SYSCALL ER 499,9890
EXPORT ER knl_task_getname(533,10503
SYSCALL INT 564,11012
SYSCALL ER 590,11439
SYSCALL ER 636,12469

uTenux/kernel/tkernel/src/task_sync.c,161
SYSCALL ER 33,778
SYSCALL ER 82,1642
SYSCALL ER 129,2307
EXPORT WSPEC knl_wspec_slp 176,3040
SYSCALL ER 183,3202
SYSCALL ER 215,3733
SYSCALL INT 249,4345

uTenux/kernel/tkernel/src/task_sync.h,64
#define _TASK_SYNC_H_21,565
IMPORT WSPEC knl_wspec_slp;26,636

uTenux/kernel/tkernel/src/timer.c,360
EXPORT LSYSTIM knl_toLSYSTIM(45,1327
EXPORT SYSTIM knl_toSYSTIM(56,1610
EXPORT ER knl_timer_initialize(72,1954
EXPORT void knl_timer_shutdown(92,2289
LOCAL void knl_enqueue_tmeb(102,2436
EXPORT void knl_timer_insert(128,3109
EXPORT void knl_timer_insert_reltim(144,3528
EXPORT void knl_timer_insert_abs(162,4082
EXPORT void knl_timer_handler(179,4549

uTenux/kernel/tkernel/src/timer.h,529
#define _TIMER_21,548
typedef	longlong	LSYSTIM;28,640
Inline LSYSTIM knl_toLSYSTIM(30,711
Inline SYSTIM knl_toSYSTIM(38,831
typedef void	(*CBACK)CBACK54,1093
typedef struct timer_event_block 56,1153
	QUEUE	queue;57,1188
	LSYSTIM	time;58,1227
	CBACK	callback;59,1260
	VP	arg;60,1301
} TMEB;61,1358
IMPORT LSYSTIM	knl_current_time;66,1407
IMPORT LSYSTIM	knl_real_time_ofs;67,1468
IMPORT QUEUE	knl_timer_queue;72,1565
#define real_time(75,1614
Inline void knl_timer_delete(94,2153
#define knl_timer_delete(99,2234

uTenux/kernel/tkernel/src/time_calls.c,910
IMPORT LSYSTIM knl_cyc_next_time(30,765
EXPORT void knl_alm_timer_insert(52,1219
SYSCALL ER 68,1623
SYSCALL ER 84,1925
SYSCALL ER 98,2174
SYSCALL ER 113,2434
SYSCALL ER 128,2721
LOCAL WSPEC knl_wspec_dly 146,3133
SYSCALL ER 151,3208
EXPORT ER knl_cyclichandler_initialize(188,4005
EXPORT void knl_call_cychdr(214,4544
LOCAL void knl_immediate_call_cychdr(230,4954
SYSCALL ID 245,5322
SYSCALL ER 329,7101
SYSCALL ER 361,7716
SYSCALL ER 417,8929
SYSCALL ER 446,9452
EXPORT ER knl_cyclichandler_getname(489,10313
SYSCALL INT 520,10848
SYSCALL ER 547,11345
EXPORT ER knl_alarmhandler_initialize(603,12564
EXPORT void knl_call_almhdr(629,13106
SYSCALL ID 645,13450
SYSCALL ER 700,14513
LOCAL void knl_immediate_call_almhdr(732,15140
SYSCALL ER 746,15449
SYSCALL ER 786,16183
SYSCALL ER 815,16713
EXPORT ER knl_alarmhandler_getname(857,17522
SYSCALL INT 888,18054
SYSCALL ER 915,18550

uTenux/kernel/tkernel/src/time_calls.h,879
#define _TIME_CALLS_H21,560
typedef struct cyclic_handler_control_block 26,622
	VP	exinf;27,668
	ATR	cycatr;28,707
	FP	cychdr;29,752
	UINT	cycstat;30,794
	RELTIM	cyctim;31,836
	TMEB	cyctmeb;32,871
	VP	gp;34,920
	UB	name[name37,977
} CYCCB;39,1025
IMPORT CYCCB	knl_cyccb_table[knl_cyccb_table41,1035
IMPORT QUEUE	knl_free_cyccb;42,1102
#define get_cyccb(44,1146
Inline LSYSTIM knl_cyc_next_time(51,1251
Inline void knl_cyc_timer_insert(79,1842
#define knl_cyc_timer_insert(84,1988
typedef struct alarm_handler_control_block 91,2172
	VP	exinf;92,2217
	ATR	almatr;93,2256
	FP	almhdr;94,2300
	UINT	almstat;95,2341
	TMEB	almtmeb;96,2382
	VP	gp;98,2431
	UB	name[name101,2488
} ALMCB;103,2536
IMPORT ALMCB	knl_almcb_table[knl_almcb_table106,2578
IMPORT QUEUE	knl_free_almcb;107,2644
#define get_almcb(109,2688
Inline void knl_alm_timer_insert(117,2852

uTenux/kernel/tkernel/src/tkstart.c,228
LOCAL void knl_init_task_startup(29,681
LOCAL void knl_init_module(60,1139
#define InitModule(73,1386
EXPORT void knl_t_kernel_main(78,1525
EXPORT void knl_t_kernel_shutdown(164,3049
EXPORT void knl_t_kernel_exit(173,3180

uTenux/kernel/tkernel/src/wait.c,577
EXPORT void knl_queue_insert_tpri(26,682
EXPORT void knl_make_non_wait(47,1042
EXPORT void knl_wait_release(58,1208
EXPORT void knl_wait_release_ok(66,1375
EXPORT void knl_wait_release_ok_ercd(74,1544
EXPORT void knl_wait_release_ng(82,1727
EXPORT void knl_wait_release_tmout(93,1985
EXPORT void knl_make_wait(117,2669
EXPORT void knl_make_wait_reltim(133,3066
EXPORT void knl_wait_delete(153,3572
EXPORT ID knl_wait_tskid(169,3872
EXPORT void knl_gcb_make_wait(184,4228
EXPORT void knl_gcb_change_priority(205,4808
EXPORT TCB* knl_gcb_top_of_wait_queue(218,5139

uTenux/kernel/tkernel/src/wait.h,367
#define _WAIT_21,571
Inline void knl_wait_cancel(51,1570
#define knl_wait_cancel(57,1678
Inline void knl_queue_insert_tpri(87,2482
typedef struct generic_control_block 120,3397
	QUEUE	wait_queue;121,3436
	ID	objid;122,3472
	VP	exinf;123,3500
	ATR	objatr;124,3539
} GCB 127,3690
Inline void knl_make_non_wait(155,4486
Inline void knl_wait_release(170,4741

uTenux/kernel/tkernel/src/winfo.h,1203
#define _WINFO_21,596
	INT	cnt;27,665
} WINFO_SEM;28,706
	UINT	waiptn;34,773
	UINT	wfmode;35,811
	UINT	*p_flgptn;p_flgptn36,842
} WINFO_FLG;38,920
	T_MSG	**ppk_msg;ppk_msg44,984
} WINFO_MBX;46,1061
	VP	msg;52,1156
	INT	*p_msgsz;p_msgsz53,1208
} WINFO_RMBF;54,1270
	VP	msg;57,1302
	INT	msgsz;58,1344
} WINFO_SMBF;59,1381
	UINT	calptn;65,1483
	VP	msg;67,1562
	INT	cmsgsz;68,1605
	INT	*p_rmsgsz;p_rmsgsz69,1643
} WINFO_CAL;70,1703
	UINT	acpptn;73,1734
	VP	msg;75,1815
	RNO	*p_rdvno;p_rdvno76,1863
	INT	*p_cmsgsz;p_cmsgsz77,1923
} WINFO_ACP;78,1984
	RNO	rdvno;81,2015
	VP	msg;82,2052
	INT	maxrmsz;83,2095
	INT	*p_rmsgsz;p_rmsgsz84,2147
} WINFO_RDV;85,2207
	W	blksz;91,2289
	VP	*p_blk;p_blk92,2324
} WINFO_MPL;94,2394
	VP	*p_blf;p_blf100,2473
} WINFO_MPF;102,2543
	WINFO_SEM	sem;109,2658
	WINFO_FLG	flg;112,2703
	WINFO_MBX	mbx;115,2748
	WINFO_RMBF	rmbf;118,2793
	WINFO_SMBF	smbf;119,2811
	WINFO_CAL	cal;122,2858
	WINFO_ACP	acp;123,2874
	WINFO_RDV	rdv;124,2890
	WINFO_MPL	mpl;127,2935
	WINFO_MPF	mpf;130,2980
} WINFO;132,3003
	UW	tskwait;138,3083
	void	(*chg_pri_hook)chg_pri_hook139,3116
	void	(*rel_wai_hook)rel_wai_hook141,3198
} WSPEC;143,3273

uTenux/kernel/tstd/src/bitop.c,196
#define _BIT_SET_N(28,710
#define _BIT_SHIFT(29,758
#define _BIT_SET_N(31,801
#define _BIT_SHIFT(32,849
knl_tstdlib_bitclr(41,1030
knl_tstdlib_bitset(61,1330
knl_tstdlib_bitsearch1(81,1649

uTenux/kernel/tstd/src/bitop.h,157
#define _BITOP_23,573
typedef __size_t	size_t;33,692
#undef	__size_t34,717
typedef __wchar_t	wchar_t;38,758
#undef	__wchar_t39,785
#define NULL	42,822

uTenux/lib/libstr/src/libstr_config.h,439
#define _LIBSTR_CONFIG_H_16,512
#define USE_FUNC_MEMSET18,539
#define USE_FUNC_MEMCMP19,563
#define USE_FUNC_MEMCPY20,587
#define USE_FUNC_MEMMOVE21,611
#define USE_FUNC_BZERO22,636
#define USE_FUNC_STRLEN23,659
#define USE_FUNC_STRCMP24,683
#define USE_FUNC_STRNCMP25,707
#define USE_FUNC_STRCPY26,732
#define USE_FUNC_STRNCPY27,756
#define USE_FUNC_STRCAT28,781
#define USE_FUNC_STRNCAT29,805
#define USE_FUNC_STRTOL30,830

uTenux/lib/libstr/src/string.c,305
#define _TO_UPPER_CASE(32,824
#define _IS_SPACE_CODE(34,923
memset(42,1114
memcmp(86,1770
memcpy(106,2125
memmove(123,2420
bzero(150,2881
strlen(160,3059
strcmp(175,3280
strncmp(193,3635
strcpy(218,4053
strncpy(234,4294
strcat(257,4615
strncat(278,4912
strtol(302,5245
void abort(377,6322

uTenux/lib/libtk/src/fastlock.c,163
LOCAL INT Inc(38,1120
LOCAL INT Dec(47,1230
EXPORT void Lock(64,1490
EXPORT void Unlock(76,1667
EXPORT ER CreateLock(88,1853
EXPORT void DeleteLock(118,2328

uTenux/lib/libtk/src/fastmlock.c,241
LOCAL void INC(38,1012
LOCAL void DEC(47,1093
LOCAL BOOL BTS(56,1174
LOCAL void BR(69,1336
EXPORT ER MLockTmo(86,1647
EXPORT ER MLock(115,2088
EXPORT ER MUnlock(126,2276
EXPORT ER CreateMLock(142,2550
EXPORT ER DeleteMLock(171,3024

uTenux/lib/libtk/src/libtk_config.h,329
#define _LIBTK_CONFIG_H_16,511
#define USE_FUNC_LOCK18,537
#define USE_FUNC_UNLOCK19,559
#define USE_FUNC_CREATELOCK20,583
#define USE_FUNC_DELETELOCK21,611
#define USE_FUNC_MLOCKTMO22,639
#define USE_FUNC_MLOCK23,665
#define USE_FUNC_MUNLOCK24,688
#define USE_FUNC_CREATEMLOCK25,713
#define USE_FUNC_DELETEMLOCK26,742

uTenux/lib/libtk/src/sysdepend/arm4t/int.c,188
EXPORT void SetIntMode(47,1660
EXPORT void EnableInt(66,2049
EXPORT void DisableInt(82,2303
EXPORT void ClearInt(101,2670
EXPORT BOOL CheckInt(112,2955
EXPORT void EndOfInt(124,3144

uTenux/lib/libtk/src/sysdepend/c166/disint.c,51
unsigned int disint(45,1649
 void enaint(59,2107

uTenux/lib/libtk/src/sysdepend/c166/int.c,0

uTenux/lib/libtk/src/sysdepend/cortex/int.c,155
EXPORT void EnableInt(45,1632
EXPORT void DisableInt(65,2059
EXPORT void ClearInt(85,2478
EXPORT BOOL CheckInt(100,2942
EXPORT void EndOfInt(115,3349

uTenux/lib/libtk/src/sysdepend/e200z3/disint.c,0

uTenux/lib/libtk/src/sysdepend/e200z3/int.c,0

uTenux/lib/libtk/src/sysdepend/s12cpuv2/disint.c,52
unsigned char disint(45,1649
 void enaint(63,2175

uTenux/lib/libtk/src/sysdepend/s12cpuv2/int.c,0

uTenux/lib/libtm/src/sysdepend/app_mc9s12/chip_mc9s12dp512/sio.c,160
#define  BUS_CLOCK	36,1389
#define  OSC_CLOCK	37,1436
#define  BAUD 38,1482
void sio_init(47,1799
void sio_send_frame(61,2254
void sio_recv_frame(78,2686

uTenux/lib/libtm/src/sysdepend/app_mc9s12/sio.c,0

uTenux/lib/libtm/src/sysdepend/app_mpc56xx/chip_mpc5634m_mlqb80/sio.c,132
#define BUS_CLK 37,1394
#define BAUDRATE 38,1434
void sio_init(47,1722
void sio_send_frame(62,2123
void sio_recv_frame(80,2561

uTenux/lib/libtm/src/sysdepend/app_mpc56xx/sio.c,0

uTenux/lib/libtm/src/sysdepend/app_xc23xx/chip_xc2365b_40f/sio.c,81
void sio_init(44,1625
void sio_send_frame(55,1889
void sio_recv_frame(66,2184

uTenux/lib/libtm/src/sysdepend/app_xc23xx/sio.c,0

uTenux/lib/libtm/src/tm_monitor.c,201
INT tm_command 22,656
void tm_exit(29,707
EXPORT INT tm_getchar(39,817
EXPORT INT tm_getline(57,984
EXPORT void tm_monitor(88,1402
EXPORT INT tm_putchar(98,1490
EXPORT INT tm_putstring(114,1706

uTenux/lib/libtm/src/tm_printf.c,475
#define isdigit(45,2146
unsigned long tm_strlen(47,2196
long divide(57,2326
int skip_atoi(76,2637
#define ZEROPAD 85,2757
#define SIGN 86,2806
#define PLUS 87,2862
#define SPACE 88,2907
#define LEFT 89,2956
#define SPECIAL 90,3006
#define LARGE 91,3044
static char *print_number(print_number94,3140
static long tm_vsnprintf(238,5169
long tm_snprintf(501,9951
long tm_vsprintf(520,10316
long rt_sprintf(531,10595
int main(544,10819
void tm_printf(566,11312
