
---------- Begin Simulation Statistics ----------
host_inst_rate                                 202085                       # Simulator instruction rate (inst/s)
host_mem_usage                                 324636                       # Number of bytes of host memory used
host_seconds                                    98.97                       # Real time elapsed on the host
host_tick_rate                              357137551                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.035345                       # Number of seconds simulated
sim_ticks                                 35345399500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5437760                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 38805.739584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 32980.261577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4992780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    17267778000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               444980                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            116281                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10840579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.060448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          328699                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1473880                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 72035.329375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 67314.591340                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1262355                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   15237273046                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.143516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              211525                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            72265                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9374229990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139260                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 74494.261506                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.473083                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           12711                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    946896558                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6911640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49512.267303                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 43197.820728                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6255135                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     32505051046                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094985                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                656505                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             188546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  20214808990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           467959                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996483                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002220                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.398444                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.273123                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6911640                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49512.267303                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 43197.820728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6255135                       # number of overall hits
system.cpu.dcache.overall_miss_latency    32505051046                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094985                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               656505                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            188546                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  20214808990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067706                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          467959                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 386390                       # number of replacements
system.cpu.dcache.sampled_refs                 387414                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.262230                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6381903                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501881685000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145451                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13332203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14410.773481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11450.773680                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13290573                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      599920500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41630                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    463252500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40456                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.511086                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13332203                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14410.773481                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11450.773680                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13290573                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       599920500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003123                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41630                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1173                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    463252500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40456                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436319                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.395260                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13332203                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14410.773481                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11450.773680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13290573                       # number of overall hits
system.cpu.icache.overall_miss_latency      599920500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003123                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41630                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1173                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    463252500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40456                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40226                       # number of replacements
system.cpu.icache.sampled_refs                  40457                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.395260                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13290573                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 79219.345521                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     36054466972                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                455122                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     82282.047177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 66965.928571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        35574                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2312701500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.441372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      28107                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     107                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1875046000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.439692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 28000                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     364190                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       83817.270494                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  68549.068422                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         269323                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7951493000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.260488                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        94867                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       671                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        6456979500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.258642                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   94195                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    81526.171021                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 66077.484757                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          6699086999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82171                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     5429653000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82171                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145451                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145451                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.919935                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      427871                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        83466.379072                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   68186.304677                       # average overall mshr miss latency
system.l2.demand_hits                          304897                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10264194500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.287409                       # miss rate for demand accesses
system.l2.demand_misses                        122974                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        778                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8332025500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.285588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   122195                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.733210                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.095720                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  12012.912562                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1568.272063                       # Average occupied blocks per context
system.l2.overall_accesses                     427871                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       83466.379072                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  76884.090494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         304897                       # number of overall hits
system.l2.overall_miss_latency            10264194500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.287409                       # miss rate for overall accesses
system.l2.overall_misses                       122974                       # number of overall misses
system.l2.overall_mshr_hits                       778                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       44386492472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.349278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  577317                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.326534                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        148613                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       155614                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       636423                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           476138                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         4671                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         485333                       # number of replacements
system.l2.sampled_refs                         499022                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13581.184625                       # Cycle average of tags in use
system.l2.total_refs                           459068                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            88857                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2978890                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2926063                       # DTB hits
system.switch_cpus.dtb.data_misses              52827                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2263521                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2212675                       # DTB read hits
system.switch_cpus.dtb.read_misses              50846                       # DTB read misses
system.switch_cpus.dtb.write_accesses          715369                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              713388                       # DTB write hits
system.switch_cpus.dtb.write_misses              1981                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052840                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052828                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44349504                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2979587                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2448651                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3265078                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       281914                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3298269                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3866899                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         169885                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1306258                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       345119                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17717272                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.600514                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.503751                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13459630     75.97%     75.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2116089     11.94%     87.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       798955      4.51%     92.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       417635      2.36%     94.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       253247      1.43%     96.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       138685      0.78%     96.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       110181      0.62%     97.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        77731      0.44%     98.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       345119      1.95%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17717272                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10639472                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2358488                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3118980                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       281687                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10639472                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13294556                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.634129                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.634129                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4987010                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          231                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       388236                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28621604                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7373784                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5265300                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2012976                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          714                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        91177                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4693265                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4536374                       # DTB hits
system.switch_cpus_1.dtb.data_misses           156891                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3796898                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3644592                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           152306                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        896367                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            891782                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4585                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3866899                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3279373                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8891662                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        76165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30240512                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        576149                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.146800                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3279373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2618536                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.148027                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19730248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.532698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.753601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14117996     71.56%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         468054      2.37%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         322012      1.63%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         443555      2.25%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1368311      6.94%     84.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         249508      1.26%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         261243      1.32%     87.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         487025      2.47%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2012544     10.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19730248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               6611046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1991099                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1525935                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.574948                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4694297                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           896367                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12651958                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14469912                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734980                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9298939                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.549324                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14689823                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       330216                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3154266                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5802779                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       501092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1862928                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24670961                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3797930                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       375117                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15144872                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       125370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6707                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2012976                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       168160                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       315710                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       106937                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          358                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        16828                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3444287                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1102433                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        16828                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        63870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       266346                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.379632                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.379632                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10118341     65.20%     65.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        44883      0.29%     65.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       228541      1.47%     66.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7165      0.05%     67.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       201558      1.30%     68.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19552      0.13%     68.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64570      0.42%     68.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3919583     25.26%     94.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       915796      5.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15519989                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       150377                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009689                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        24898     16.56%     16.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           72      0.05%     16.60% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.60% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           43      0.03%     16.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            2      0.00%     16.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        76084     50.60%     67.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     67.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        43465     28.90%     96.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5813      3.87%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19730248                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.786609                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.340072                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12694606     64.34%     64.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3022936     15.32%     79.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1627113      8.25%     87.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1059875      5.37%     93.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       792016      4.01%     97.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       333781      1.69%     98.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       177312      0.90%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        18511      0.09%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         4098      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19730248                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.589189                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23145026                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15519989                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12967926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        20474                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11781549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3279410                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3279373                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              37                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2491432                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       805140                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5802779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1862928                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               26341294                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4179531                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8003508                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       348492                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7696908                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       420791                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        11930                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35589338                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27622596                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20501050                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5031683                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2012976                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       809149                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12497526                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2023696                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 92034                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
