<html><body><samp><pre>
<!@TC:1490901889>
<a name=mapperReport152></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1490901889> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1490901889> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

Encoding state machine THRESH_VAL[0:2] (view:work.IIR_FILT(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\iir_filt.vhd:102:18:102:32:@N:MF238:@XP_MSG">iir_filt.vhd(102)</a><!@TM:1490901889> | Found 3-bit incrementor, 'un1_tmp_sum_in_b[3:0]'
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1490901889> | Default generator successful  
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1490901889> | Default generator successful  
@N: : <a href="f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\serial_rx.vhd:86:2:86:4:@N::@XP_MSG">serial_rx.vhd(86)</a><!@TM:1490901889> | Found counter in view:work.SERIAL_RX(rtl) inst BIT_POSN_CNT[5:0]
Encoding state machine RX_STATE[0:23] (view:work.SERIAL_RX(rtl))
original code -> new code
   000000000000000000000001 -> 000000000000000000000001
   000000000000000000000010 -> 000000000000000000000010
   000000000000000000000100 -> 000000000000000000000100
   000000000000000000001000 -> 000000000000000000001000
   000000000000000000010000 -> 000000000000000000010000
   000000000000000000100000 -> 000000000000000000100000
   000000000000000001000000 -> 000000000000000001000000
   000000000000000010000000 -> 000000000000000010000000
   000000000000000100000000 -> 000000000000000100000000
   000000000000001000000000 -> 000000000000001000000000
   000000000000010000000000 -> 000000000000010000000000
   000000000000100000000000 -> 000000000000100000000000
   000000000001000000000000 -> 000000000001000000000000
   000000000010000000000000 -> 000000000010000000000000
   000000000100000000000000 -> 000000000100000000000000
   000000001000000000000000 -> 000000001000000000000000
   000000010000000000000000 -> 000000010000000000000000
   000000100000000000000000 -> 000000100000000000000000
   000001000000000000000000 -> 000001000000000000000000
   000010000000000000000000 -> 000010000000000000000000
   000100000000000000000000 -> 000100000000000000000000
   001000000000000000000000 -> 001000000000000000000000
   010000000000000000000000 -> 010000000000000000000000
   100000000000000000000000 -> 100000000000000000000000
@N:<a href="@N:MO195:@XP_HELP">MO195</a> : <a href="f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\serial_rx.vhd:86:2:86:4:@N:MO195:@XP_MSG">serial_rx.vhd(86)</a><!@TM:1490901889> | Using syn_encoding = safe, FSM error recovery to reset state is enabled for RX_STATE[0:23].  

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 117MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 117MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 117MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 123MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name     Fanout, notes                   
---------------------------------------------------------------
SERIAL_REC.RX_STATE_91 / Y     72 : 72 asynchronous set/reset  
MASTER_RST_B_maj / Y           233 : 231 asynchronous set/reset
FILT.SIGOUT_maj / Y            28                              
CLK_5M_GL_maj / Y              297                             
MASTER_RST_B_maj / Y           233 : 231 asynchronous set/reset
FILT.SIGOUT_maj / Y            28                              
===============================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1490901889> | Promoting Net P_CLK_5M_GL_c on CLKINT  P_CLK_5M_GL_keep  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1490901889> | Promoting Net P_MASTER_RST_B_c on CLKINT  I_11  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1490901889> | Promoting Net SERIAL_REC.N_347 on CLKINT  I_12  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1490901889> | Promoting Net CLK40MHZ_c on CLKBUF  CLK40MHZ_pad  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 123MB)

Replicating Combinational Instance FILT.SIGOUT_0, fanout 28 segments 2

Added 0 Buffers
Added 1 Cells via replication
	Added 0 Sequential Cells via replication
	Added 1 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 123MB)



<a name=clockReport153></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 309 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type             Fanout     Sample Instance
------------------------------------------------------------------------------------------------
<a href="@|S:P_CLK_5M_GL_keep@|E:SIG0_IN_tmr2[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       P_CLK_5M_GL_keep     clock definition on CLKINT     294        SIG0_IN_tmr2[0]
<a href="@|S:CLK40MHZ@|E:CLK_5M_GL@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CLK40MHZ             clock definition on port       15         CLK_5M_GL      
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 123MB)

Writing Analyst data base F:\0_all_libero_project\CERN_LHCb\LVRegul_DIg_Cntl\synthesis\synwork\TOP_LV_REGUL_CNTL_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 123MB)

Writing EDIF Netlist and constraint files
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 123MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 123MB)

Found clock ext_clk40mhz with period 20.00ns 
Found clock int_clk5mhz with period 160.00ns 


<a name=timingReport154></a>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Mar 30 15:24:49 2017
#


Top view:               TOP_LV_REGUL_CNTL
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    6.3 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    F:\0_all_libero_project\CERN_LHCb\LVRegul_DIg_Cntl\synthesis\TOP_LVRegul_cntl.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1490901889> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1490901889> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary155></a>Performance Summary </a>
*******************


Worst slack in design: 14.022

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
ext_clk40mhz       50.0 MHz      167.3 MHz     20.000        5.978         14.022     declared     default_clkgroup
int_clk5mhz        6.3 MHz       45.2 MHz      160.000       22.145        76.596     declared     default_clkgroup
===================================================================================================================





<a name=clockRelationships156></a>Clock Relationships</a>
*******************

Clocks                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
ext_clk40mhz  ext_clk40mhz  |  20.000      14.022   |  No paths    -      |  No paths    -       |  No paths    -    
int_clk5mhz   int_clk5mhz   |  160.000     137.855  |  No paths    -      |  80.000      76.596  |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo157></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport158></a>Detailed Report for Clock: ext_clk40mhz</a>
====================================



<a name=startingSlack159></a>Starting Points with Worst Slack</a>
********************************

                        Starting                                                    Arrival           
Instance                Reference        Type       Pin     Net                     Time        Slack 
                        Clock                                                                         
------------------------------------------------------------------------------------------------------
CLK_5M_GL_tmr2          ext_clk40mhz     DFN1C0     Q       CLK_5M_GL_tmr2          0.580       14.022
CLK_5M_GL_tmr3          ext_clk40mhz     DFN1C0     Q       CLK_5M_GL_tmr3          0.737       14.121
CLK_5M_GL               ext_clk40mhz     DFN1C0     Q       CLK_5M_GL_0             0.737       14.418
REFCNT_tmr2[0]          ext_clk40mhz     DFN1C0     Q       REFCNT_tmr2[0]          0.580       14.674
REFCNT_tmr3[0]          ext_clk40mhz     DFN1C0     Q       REFCNT_tmr3[0]          0.737       14.769
REFCNT_tmr2[1]          ext_clk40mhz     DFN1C0     Q       REFCNT_tmr2[1]          0.737       15.051
REFCNT[0]               ext_clk40mhz     DFN1C0     Q       REFCNT_0[0]             0.737       15.066
REFCNT_tmr3[1]          ext_clk40mhz     DFN1C0     Q       REFCNT_tmr3[1]          0.737       15.077
REFCNT[1]               ext_clk40mhz     DFN1C0     Q       REFCNT_0[1]             0.737       15.374
DEL0_DEV_RST_B_tmr2     ext_clk40mhz     DFN1C0     Q       DEL0_DEV_RST_B_tmr2     0.580       16.769
======================================================================================================


<a name=endingSlack160></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                               Required           
Instance              Reference        Type       Pin     Net                Time         Slack 
                      Clock                                                                     
------------------------------------------------------------------------------------------------
REFCNT[1]             ext_clk40mhz     DFN1C0     D       SUM1               19.461       15.447
REFCNT_tmr2[1]        ext_clk40mhz     DFN1C0     D       SUM1               19.461       15.447
REFCNT_tmr3[1]        ext_clk40mhz     DFN1C0     D       SUM1               19.461       15.447
REFCNT[0]             ext_clk40mhz     DFN1C0     D       REFCNT_i[0]        19.461       15.551
REFCNT_tmr2[0]        ext_clk40mhz     DFN1C0     D       REFCNT_i[0]        19.461       15.551
REFCNT_tmr3[0]        ext_clk40mhz     DFN1C0     D       REFCNT_i[0]        19.461       15.551
MASTER_RST_B          ext_clk40mhz     DFN1C0     D       DEL0_DEV_RST_B     19.461       16.769
MASTER_RST_B_tmr2     ext_clk40mhz     DFN1C0     D       DEL0_DEV_RST_B     19.461       16.769
MASTER_RST_B_tmr3     ext_clk40mhz     DFN1C0     D       DEL0_DEV_RST_B     19.461       16.769
================================================================================================



<a name=worstPaths161></a>Worst Path Information</a>
<a href="F:\0_all_libero_project\CERN_LHCb\LVRegul_DIg_Cntl\synthesis\synlog\TOP_LV_REGUL_CNTL_fpga_mapper.srr:srsfF:\0_all_libero_project\CERN_LHCb\LVRegul_DIg_Cntl\synthesis\TOP_LV_REGUL_CNTL.srs:fp:14768:15824:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.427

    - Propagation time:                      5.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     14.022

    Number of logic level(s):                3
    Starting point:                          CLK_5M_GL_tmr2 / Q
    Ending point:                            CLK_5M_GL / D
    The start point is clocked by            ext_clk40mhz [rising] on pin CLK
    The end   point is clocked by            ext_clk40mhz [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
CLK_5M_GL_tmr2            DFN1C0     Q        Out     0.580     0.580       -         
CLK_5M_GL_tmr2            Net        -        -       0.322     -           1         
CLK_5M_GL_maj             MAJ3       B        In      -         0.902       -         
CLK_5M_GL_maj             MAJ3       Y        Out     0.984     1.886       -         
CLK_5M_GL                 Net        -        -       0.386     -           2         
P_CLK_5M_GL_keep          CLKINT     A        In      -         2.271       -         
P_CLK_5M_GL_keep          CLKINT     Y        Out     0.174     2.445       -         
P_CLK_5M_GL_c             Net        -        -       1.601     -           296       
CLK_5M_GL_maj_RNI79LN     MX2B       B        In      -         4.046       -         
CLK_5M_GL_maj_RNI79LN     MX2B       Y        Out     0.553     4.598       -         
CLK_5M_GL_maj_RNI79LN     Net        -        -       0.806     -           3         
CLK_5M_GL                 DFN1C0     D        In      -         5.405       -         
======================================================================================
Total path delay (propagation time + setup) of 5.978 is 2.864(47.9%) logic and 3.114(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport162></a>Detailed Report for Clock: int_clk5mhz</a>
====================================



<a name=startingSlack163></a>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                          Arrival            
Instance                                  Reference       Type       Pin     Net                            Time        Slack  
                                          Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------------
SERIAL_REC.RX_STATE_illegalpipe1_tmr2     int_clk5mhz     DFN1C0     Q       RX_STATE_illegalpipe1_tmr2     0.580       76.596 
SERIAL_REC.RX_STATE_illegalpipe1_tmr3     int_clk5mhz     DFN1C0     Q       RX_STATE_illegalpipe1_tmr3     0.737       76.717 
SERIAL_REC.RX_STATE_illegalpipe1          int_clk5mhz     DFN1C0     Q       RX_STATE_illegalpipe1_0        0.737       77.014 
SERIAL_REC.RX_STATE_tmr2[8]               int_clk5mhz     DFN1C1     Q       RX_STATE_tmr2[8]               0.737       137.855
SERIAL_REC.RX_STATE_tmr3[8]               int_clk5mhz     DFN1C1     Q       RX_STATE_tmr3[8]               0.737       137.881
SERIAL_REC.RX_STATE_tmr2[9]               int_clk5mhz     DFN1C1     Q       RX_STATE_tmr2[9]               0.737       137.932
SERIAL_REC.RX_STATE_tmr3[9]               int_clk5mhz     DFN1C1     Q       RX_STATE_tmr3[9]               0.737       137.958
SERIAL_REC.RX_STATE_tmr2[10]              int_clk5mhz     DFN1C1     Q       RX_STATE_tmr2[10]              0.737       138.158
SERIAL_REC.RX_STATE[8]                    int_clk5mhz     DFN1C1     Q       RX_STATE_0[8]                  0.737       138.178
SERIAL_REC.RX_STATE_tmr3[10]              int_clk5mhz     DFN1C1     Q       RX_STATE_tmr3[10]              0.737       138.184
===============================================================================================================================


<a name=endingSlack164></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required            
Instance                                  Reference       Type       Pin     Net                       Time         Slack  
                                          Clock                                                                            
---------------------------------------------------------------------------------------------------------------------------
SERIAL_REC.RX_STATE_illegalpipe2          int_clk5mhz     DFN0C0     D       RX_STATE_illegalpipe1     79.287       76.596 
SERIAL_REC.RX_STATE_illegalpipe2_tmr2     int_clk5mhz     DFN0C0     D       RX_STATE_illegalpipe1     79.287       76.596 
SERIAL_REC.RX_STATE_illegalpipe2_tmr3     int_clk5mhz     DFN0C0     D       RX_STATE_illegalpipe1     79.287       76.596 
SERIAL_REC.RX_STATE[2]                    int_clk5mhz     DFN1C1     D       RX_STATE_ns[2]            159.461      137.855
SERIAL_REC.RX_STATE[3]                    int_clk5mhz     DFN1C1     D       RX_STATE_ns[3]            159.461      137.855
SERIAL_REC.RX_STATE[4]                    int_clk5mhz     DFN1C1     D       RX_STATE_ns[4]            159.461      137.855
SERIAL_REC.RX_STATE[5]                    int_clk5mhz     DFN1C1     D       RX_STATE_ns[5]            159.461      137.855
SERIAL_REC.RX_STATE[6]                    int_clk5mhz     DFN1C1     D       RX_STATE_ns[6]            159.461      137.855
SERIAL_REC.RX_STATE[7]                    int_clk5mhz     DFN1C1     D       RX_STATE_ns[7]            159.461      137.855
SERIAL_REC.RX_STATE[8]                    int_clk5mhz     DFN1C1     D       RX_STATE_ns[8]            159.461      137.855
===========================================================================================================================



<a name=worstPaths165></a>Worst Path Information</a>
<a href="F:\0_all_libero_project\CERN_LHCb\LVRegul_DIg_Cntl\synthesis\synlog\TOP_LV_REGUL_CNTL_fpga_mapper.srr:srsfF:\0_all_libero_project\CERN_LHCb\LVRegul_DIg_Cntl\synthesis\TOP_LV_REGUL_CNTL.srs:fp:21389:22013:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      80.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         79.287

    - Propagation time:                      2.692
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 76.595

    Number of logic level(s):                1
    Starting point:                          SERIAL_REC.RX_STATE_illegalpipe1_tmr2 / Q
    Ending point:                            SERIAL_REC.RX_STATE_illegalpipe2 / D
    The start point is clocked by            int_clk5mhz [rising] on pin CLK
    The end   point is clocked by            int_clk5mhz [falling] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                      Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
SERIAL_REC.RX_STATE_illegalpipe1_tmr2     DFN1C0     Q        Out     0.580     0.580       -         
RX_STATE_illegalpipe1_tmr2                Net        -        -       0.322     -           1         
SERIAL_REC.RX_STATE_illegalpipe1_maj      MAJ3       B        In      -         0.902       -         
SERIAL_REC.RX_STATE_illegalpipe1_maj      MAJ3       Y        Out     0.984     1.886       -         
RX_STATE_illegalpipe1                     Net        -        -       0.806     -           3         
SERIAL_REC.RX_STATE_illegalpipe2          DFN0C0     D        In      -         2.692       -         
======================================================================================================
Total path delay (propagation time + setup) of 3.405 is 2.277(66.9%) logic and 1.128(33.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 123MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 123MB)

--------------------------------------------------------------------------------
Target Part: A3PN060_VQFP100_STD
<a name=cellReport166></a>Report for cell TOP_LV_REGUL_CNTL.rtl</a>
  Core Cell usage:
              cell count     area count*area
               AO1    33      1.0       33.0
              AO13     3      1.0        3.0
              AO18     2      1.0        2.0
              AO1A    10      1.0       10.0
              AO1B     5      1.0        5.0
              AO1D     2      1.0        2.0
              AOI1     5      1.0        5.0
              AX1B     1      1.0        1.0
              AX1C     1      1.0        1.0
              AX1D     2      1.0        2.0
            CLKINT     3      0.0        0.0
               GND     3      0.0        0.0
               INV     1      1.0        1.0
              MAJ3   104      1.0      104.0
            MIN3XI     2      1.0        2.0
               MX2    13      1.0       13.0
              MX2B    13      1.0       13.0
              NOR2    27      1.0       27.0
             NOR2A    12      1.0       12.0
             NOR2B    35      1.0       35.0
              NOR3    10      1.0       10.0
             NOR3A    15      1.0       15.0
             NOR3B    33      1.0       33.0
             NOR3C    16      1.0       16.0
               OA1    12      1.0       12.0
              OA1B     3      1.0        3.0
              OA1C     2      1.0        2.0
               OR2    20      1.0       20.0
              OR2A     7      1.0        7.0
              OR2B     9      1.0        9.0
               OR3    21      1.0       21.0
              OR3A     2      1.0        2.0
               VCC     3      0.0        0.0
               XA1     3      1.0        3.0
              XA1B     3      1.0        3.0
             XNOR2     3      1.0        3.0
             XNOR3     4      1.0        4.0
              XO1A     1      1.0        1.0
              XOR2    14      1.0       14.0
              XOR3     2      1.0        2.0


            DFN0C0     3      1.0        3.0
            DFN1C0   231      1.0      231.0
            DFN1C1    69      1.0       69.0
            DFN1P0     3      1.0        3.0
            DFN1P1     3      1.0        3.0
                   -----          ----------
             TOTAL   769               760.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     1
    INBUF_LVCMOS15     1
            OUTBUF    29
                   -----
             TOTAL    32


Core Cells         : 760 of 1536 (49%)
IO Cells           : 32

  RAM/ROM Usage Summary
Block Rams : 0 of 4 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 48MB peak: 123MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Mar 30 15:24:49 2017

###########################################################]

</pre></samp></body></html>
