xmverilog(64): 17.10-s001: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	xmverilog	17.10-s001: Started on Apr 03, 2025 at 20:41:30 EDT
xmverilog
	../testbench/upsampler_tb.v
	+gui
	+access+r
	-timescale
	1ns/1ps
Recompiling... reason: file '../testbench/upsampler_tb.v' is newer than expected.
	expected: Thu Apr  3 20:26:25 2025
	actual:   Thu Apr  3 20:40:31 2025
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.upsampler:v <0x04e57c8e>
			streams:   4, words:  2200
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              19      19
		Scalar wires:            3       -
		Vectored wires:          3       -
		Always blocks:           3       3
		Initial blocks:          5       5
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.upsample_tb:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /apps/vlsi_2018/cadence/XCELIUM1710/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm upsample_tb.DUT.clk upsample_tb.DUT.input_data upsample_tb.DUT.new_symbol upsample_tb.DUT.output_data upsample_tb.DUT.output_data_next upsample_tb.DUT.rst_n upsample_tb.DUT.sample_count_current upsample_tb.DUT.sample_count_next upsample_tb.DUT.sample_rate upsample_tb.DUT.sample_rate_q upsample_tb.DUT.state_current upsample_tb.DUT.state_next
Created probe 1
xcelium> run
PASS, Expected = 0000, Actual = 0000, Time =               181000
PASS, Expected = 0100, Actual = 0100, Time =               204000
PASS, Expected = 0000, Actual = 0000, Time =               289000
PASS, Expected = 0001, Actual = 0001, Time =               312000
PASS, Expected = 0000, Actual = 0000, Time =               397000
PASS, Expected = 1001, Actual = 1001, Time =               420000
PASS, Expected = 0000, Actual = 0000, Time =               504000
PASS, Expected = 0011, Actual = 0011, Time =               527000
PASS, Expected = 0000, Actual = 0000, Time =               612000
PASS, Expected = 1101, Actual = 1101, Time =               635000
PASS, Expected = 0000, Actual = 0000, Time =               720000
Simulation complete via $finish(1) at time 796950 PS + 0
../testbench/upsampler_tb.v:69       $finish;
xcelium> ^C
xcelium> exit
TOOL:	xmverilog	17.10-s001: Exiting on Apr 03, 2025 at 20:42:32 EDT  (total: 00:01:02)
