`default_nettype none
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n   ); 
    
    wire con1,con2;
    assign con1 = a&b;
    assign con2 = c&d;
    assign out = con1|con2;
    assign out_n = ~out;

endmodule
