Classic Timing Analyzer report for Serial_Control_Module
Mon Mar 14 13:24:36 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Clk_100'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Board Trace Model Assignments
 11. Input Transition Times
 12. Slow Corner Signal Integrity Metrics
 13. Fast Corner Signal Integrity Metrics
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                        ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.487 ns                         ; Line_Start                                                                                                  ; inst31                                                                                                           ; --         ; Clk_100  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.518 ns                        ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_re_reg ; RAM_Out[0]                                                                                                       ; Clk_100    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.081 ns                         ; SRg_Flashing                                                                                                ; Pix_Acquire                                                                                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.246 ns                        ; Dat[2]                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 ; --         ; Clk_100  ; 0            ;
; Clock Setup: 'Clk_100'       ; N/A   ; None          ; 239.01 MHz ( period = 4.184 ns ) ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg ; inst72                                                                                                           ; Clk_100    ; Clk_100  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                             ;                                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP3C5F256C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Nominal Core Supply Voltage                                                                          ; 1.2V               ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; On                 ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
; Enables Advanced I/O Timing                                                                          ; On                 ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk_100         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_100'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                        ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 239.01 MHz ( period = 4.184 ns )                    ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg ; inst72                                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_re_reg ; inst72                                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.506 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_re_reg ; inst4                                                                                                             ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.784 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.736 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst50                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.552 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.430 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.855 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.246 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.801 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.799 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.797 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.743 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.741 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.741 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.739 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.687 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.685 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.683 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.683 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.681 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.629 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.629 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.627 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.626 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.625 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.625 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.571 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.571 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.571 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.569 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.568 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.567 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.567 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.565 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.534 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                                      ; inst4                                                                                                             ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.547 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.511 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.509 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.509 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst70                                                                                                      ; inst72                                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.455 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.455 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.455 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.453 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.452 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.451 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.451 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.449 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                                      ; inst4                                                                                                             ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.470 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]           ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.807 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.418 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst70                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.801 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.397 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.397 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.397 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.395 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.395 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.394 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.777 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.393 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.393 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.392 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.391 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.771 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst70                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_re_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.360 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]           ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.354 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.339 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.339 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.339 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.337 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.337 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.336 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.334 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.333 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.646 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst75                                                                                                      ; inst6                                                                                                             ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.548 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst70                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_re_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg15:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; lpm_shiftreg15:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.164 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.519 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]           ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.516 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.512 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.506 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst70                                                                                                      ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_re_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.495 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.484 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]           ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.469 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.452 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.437 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.444 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.388 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.353 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.348 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.285 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]           ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.227 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.231 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.215 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                             ;                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                          ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 2.487 ns   ; Line_Start ; inst31                                                                                                           ; Clk_100  ;
; N/A   ; None         ; 2.326 ns   ; Line_Start ; inst9                                                                                                            ; Clk_100  ;
; N/A   ; None         ; 2.264 ns   ; Pixel_End  ; inst6                                                                                                            ; Clk_100  ;
; N/A   ; None         ; 2.263 ns   ; Pixel_End  ; inst9                                                                                                            ; Clk_100  ;
; N/A   ; None         ; 2.197 ns   ; RAM_Cs_n   ; inst46                                                                                                           ; Clk_100  ;
; N/A   ; None         ; 2.113 ns   ; Pixel_End  ; lpm_shiftreg15:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                  ; Clk_100  ;
; N/A   ; None         ; 2.008 ns   ; Wr_n       ; inst46                                                                                                           ; Clk_100  ;
; N/A   ; None         ; 1.974 ns   ; Dat[1]     ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_datain_reg0 ; Clk_100  ;
; N/A   ; None         ; 1.927 ns   ; Dat[0]     ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk_100  ;
; N/A   ; None         ; 1.486 ns   ; Dat[3]     ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_datain_reg0 ; Clk_100  ;
; N/A   ; None         ; 1.385 ns   ; Dat[2]     ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 ; Clk_100  ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                          ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                        ; To            ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 10.518 ns  ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_re_reg ; RAM_Out[0]    ; Clk_100    ;
; N/A   ; None         ; 10.149 ns  ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_re_reg ; Pix_Bin       ; Clk_100    ;
; N/A   ; None         ; 10.021 ns  ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg ; Pix_Skip      ; Clk_100    ;
; N/A   ; None         ; 9.993 ns   ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_re_reg ; Pix_Acquire   ; Clk_100    ;
; N/A   ; None         ; 9.897 ns   ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg ; Cnt_Pause     ; Clk_100    ;
; N/A   ; None         ; 9.429 ns   ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_re_reg ; Cnt_Pause     ; Clk_100    ;
; N/A   ; None         ; 9.295 ns   ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_re_reg ; RAM_Out[2]    ; Clk_100    ;
; N/A   ; None         ; 9.034 ns   ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg ; RAM_Out[1]    ; Clk_100    ;
; N/A   ; None         ; 8.806 ns   ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_re_reg ; RAM_Out[3]    ; Clk_100    ;
; N/A   ; None         ; 8.016 ns   ; inst48                                                                                                      ; Addr_Cnt_Enbl ; Clk_100    ;
; N/A   ; None         ; 7.832 ns   ; inst46                                                                                                      ; Addr_Cnt_Enbl ; Clk_100    ;
; N/A   ; None         ; 7.667 ns   ; inst59                                                                                                      ; Addr_Cnt_Enbl ; Clk_100    ;
; N/A   ; None         ; 7.659 ns   ; inst48                                                                                                      ; Ram_Wr        ; Clk_100    ;
; N/A   ; None         ; 7.475 ns   ; inst46                                                                                                      ; Ram_Wr        ; Clk_100    ;
; N/A   ; None         ; 7.467 ns   ; inst50                                                                                                      ; Addr_Cnt_Enbl ; Clk_100    ;
; N/A   ; None         ; 7.207 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; RAM_Addr[10]  ; Clk_100    ;
; N/A   ; None         ; 6.956 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; RAM_Addr[0]   ; Clk_100    ;
; N/A   ; None         ; 6.661 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; RAM_Addr[8]   ; Clk_100    ;
; N/A   ; None         ; 6.592 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]           ; RAM_Addr[12]  ; Clk_100    ;
; N/A   ; None         ; 6.511 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; RAM_Addr[6]   ; Clk_100    ;
; N/A   ; None         ; 6.457 ns   ; inst32                                                                                                      ; S_Clear       ; Clk_100    ;
; N/A   ; None         ; 6.452 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; RAM_Addr[7]   ; Clk_100    ;
; N/A   ; None         ; 6.390 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; RAM_Addr[4]   ; Clk_100    ;
; N/A   ; None         ; 6.380 ns   ; inst31                                                                                                      ; S_Clear       ; Clk_100    ;
; N/A   ; None         ; 6.350 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; RAM_Addr[3]   ; Clk_100    ;
; N/A   ; None         ; 6.270 ns   ; inst75                                                                                                      ; Pixel_Started ; Clk_100    ;
; N/A   ; None         ; 6.168 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; RAM_Addr[1]   ; Clk_100    ;
; N/A   ; None         ; 6.141 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; RAM_Addr[9]   ; Clk_100    ;
; N/A   ; None         ; 6.034 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]           ; RAM_Addr[11]  ; Clk_100    ;
; N/A   ; None         ; 6.007 ns   ; inst4                                                                                                       ; End_of_Line   ; Clk_100    ;
; N/A   ; None         ; 5.997 ns   ; inst70                                                                                                      ; Ram_Rd        ; Clk_100    ;
; N/A   ; None         ; 5.976 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; RAM_Addr[5]   ; Clk_100    ;
; N/A   ; None         ; 5.952 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; RAM_Addr[2]   ; Clk_100    ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------------+------------+


+--------------------------------------------------------------------------+
; tpd                                                                      ;
+-------+-------------------+-----------------+--------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To          ;
+-------+-------------------+-----------------+--------------+-------------+
; N/A   ; None              ; 8.081 ns        ; SRg_Flashing ; Pix_Acquire ;
; N/A   ; None              ; 7.998 ns        ; SRg_Flashing ; Pix_Skip    ;
; N/A   ; None              ; 7.718 ns        ; SRg_Flashing ; Pix_Bin     ;
; N/A   ; None              ; 5.582 ns        ; Cleaning     ; Pix_Acquire ;
; N/A   ; None              ; 5.050 ns        ; Cleaning     ; Pix_Bin     ;
+-------+-------------------+-----------------+--------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                 ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                               ; To Clock ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -1.246 ns ; Dat[2]     ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 ; Clk_100  ;
; N/A           ; None        ; -1.347 ns ; Dat[3]     ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a3~porta_datain_reg0 ; Clk_100  ;
; N/A           ; None        ; -1.788 ns ; Dat[0]     ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk_100  ;
; N/A           ; None        ; -1.835 ns ; Dat[1]     ; lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_datain_reg0 ; Clk_100  ;
; N/A           ; None        ; -1.866 ns ; Wr_n       ; inst46                                                                                                           ; Clk_100  ;
; N/A           ; None        ; -1.971 ns ; Pixel_End  ; lpm_shiftreg15:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                  ; Clk_100  ;
; N/A           ; None        ; -2.055 ns ; RAM_Cs_n   ; inst46                                                                                                           ; Clk_100  ;
; N/A           ; None        ; -2.121 ns ; Pixel_End  ; inst9                                                                                                            ; Clk_100  ;
; N/A           ; None        ; -2.122 ns ; Pixel_End  ; inst6                                                                                                            ; Clk_100  ;
; N/A           ; None        ; -2.184 ns ; Line_Start ; inst9                                                                                                            ; Clk_100  ;
; N/A           ; None        ; -2.345 ns ; Line_Start ; inst31                                                                                                           ; Clk_100  ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Addr_Cnt_Enbl ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ram_Rd        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Pixel_Started ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ram_Wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_Addr[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; S_Clear       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt_Pause     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Pix_Bin       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Pix_Skip      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Pix_Acquire   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; End_of_Line   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Rd_n                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cleaning                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRg_Flashing            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_100                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_n                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RAM_Cs_n                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr_Cnt_Reset          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Block_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Line_Start              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_End               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Addr_Cnt_Enbl ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Ram_Rd        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Pixel_Started ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAM_Out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAM_Out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00454 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00454 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; RAM_Out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; RAM_Out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.33 V              ; -0.00353 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-009 s                 ; 3.13e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.33 V             ; -0.00353 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-009 s                ; 3.13e-009 s                ; Yes                       ; Yes                       ;
; Ram_Wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00454 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00454 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00454 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00454 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00454 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00454 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; S_Clear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Cnt_Pause     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Pix_Bin       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Pix_Skip      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Pix_Acquire   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; End_of_Line   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.36 V              ; -0.0226 V           ; 0.073 V                              ; 0.034 V                              ; 3.97e-010 s                 ; 3.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.36 V             ; -0.0226 V          ; 0.073 V                             ; 0.034 V                             ; 3.97e-010 s                ; 3.26e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00575 V          ; 0.081 V                              ; 0.032 V                              ; 5.3e-010 s                  ; 7.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00575 V         ; 0.081 V                             ; 0.032 V                             ; 5.3e-010 s                 ; 7.56e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Addr_Cnt_Enbl ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Ram_Rd        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Pixel_Started ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAM_Out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAM_Out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; RAM_Out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RAM_Out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; Ram_Wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RAM_Addr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RAM_Addr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RAM_Addr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RAM_Addr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RAM_Addr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAM_Addr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; S_Clear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Cnt_Pause     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Pix_Bin       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Pix_Skip      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Pix_Acquire   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; End_of_Line   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Mar 14 13:24:34 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Serial_Control_Module -c Serial_Control_Module --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk_100" is an undefined clock
Info: Clock "Clk_100" has Internal fmax of 239.01 MHz between source memory "lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg" and destination register "inst72" (period= 4.184 ns)
    Info: + Longest memory to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X15_Y11_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.444 ns) = 2.444 ns; Loc. = M9K_X15_Y11_N0; Fanout = 4; MEM Node = 'lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1]'
        Info: 3: + IC(0.967 ns) + CELL(0.130 ns) = 3.541 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'inst35~0'
        Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 3.632 ns; Loc. = FF_X16_Y10_N13; Fanout = 1; REG Node = 'inst72'
        Info: Total cell delay = 2.665 ns ( 73.38 % )
        Info: Total interconnect delay = 0.967 ns ( 26.62 % )
    Info: - Smallest clock skew is -0.341 ns
        Info: + Shortest clock path from clock "Clk_100" to destination register is 2.373 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
            Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'
            Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 53; COMB Node = 'Clk_100~inputclkctrl'
            Info: 4: + IC(0.807 ns) + CELL(0.534 ns) = 2.373 ns; Loc. = FF_X16_Y10_N13; Fanout = 1; REG Node = 'inst72'
            Info: Total cell delay = 1.386 ns ( 58.41 % )
            Info: Total interconnect delay = 0.987 ns ( 41.59 % )
        Info: - Longest clock path from clock "Clk_100" to source memory is 2.714 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
            Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'
            Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 53; COMB Node = 'Clk_100~inputclkctrl'
            Info: 4: + IC(0.808 ns) + CELL(0.874 ns) = 2.714 ns; Loc. = M9K_X15_Y11_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg'
            Info: Total cell delay = 1.726 ns ( 63.60 % )
            Info: Total interconnect delay = 0.988 ns ( 36.40 % )
    Info: + Micro clock to output delay of source is 0.226 ns
    Info: + Micro setup delay of destination is -0.015 ns
Info: tsu for register "inst31" (data pin = "Line_Start", clock pin = "Clk_100") is 2.487 ns
    Info: + Longest pin to register delay is 4.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'Line_Start'
        Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOIBUF_X34_Y17_N15; Fanout = 2; COMB Node = 'Line_Start~input'
        Info: 3: + IC(3.678 ns) + CELL(0.342 ns) = 4.852 ns; Loc. = FF_X19_Y11_N31; Fanout = 4; REG Node = 'inst31'
        Info: Total cell delay = 1.174 ns ( 24.20 % )
        Info: Total interconnect delay = 3.678 ns ( 75.80 % )
    Info: + Micro setup delay of destination is -0.015 ns
    Info: - Shortest clock path from clock "Clk_100" to destination register is 2.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 53; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.784 ns) + CELL(0.534 ns) = 2.350 ns; Loc. = FF_X19_Y11_N31; Fanout = 4; REG Node = 'inst31'
        Info: Total cell delay = 1.386 ns ( 58.98 % )
        Info: Total interconnect delay = 0.964 ns ( 41.02 % )
Info: tco from clock "Clk_100" to destination pin "RAM_Out[0]" through memory "lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_re_reg" is 10.518 ns
    Info: + Longest clock path from clock "Clk_100" to source memory is 2.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 53; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.794 ns) + CELL(0.874 ns) = 2.700 ns; Loc. = M9K_X27_Y11_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_re_reg'
        Info: Total cell delay = 1.726 ns ( 63.93 % )
        Info: Total interconnect delay = 0.974 ns ( 36.07 % )
    Info: + Micro clock to output delay of source is 0.226 ns
    Info: + Longest memory to pin delay is 7.592 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X27_Y11_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a0~porta_re_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.444 ns) = 2.444 ns; Loc. = M9K_X27_Y11_N0; Fanout = 2; MEM Node = 'lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[0]'
        Info: 3: + IC(1.841 ns) + CELL(3.307 ns) = 7.592 ns; Loc. = IOOBUF_X0_Y7_N2; Fanout = 1; COMB Node = 'RAM_Out[0]~output'
        Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 7.592 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'RAM_Out[0]'
        Info: Total cell delay = 5.751 ns ( 75.75 % )
        Info: Total interconnect delay = 1.841 ns ( 24.25 % )
Info: Longest tpd from source pin "SRg_Flashing" to destination pin "Pix_Acquire" is 8.081 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'SRg_Flashing'
    Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOIBUF_X34_Y16_N1; Fanout = 3; COMB Node = 'SRg_Flashing~input'
    Info: 3: + IC(3.764 ns) + CELL(0.130 ns) = 4.736 ns; Loc. = LCCOMB_X16_Y10_N16; Fanout = 1; COMB Node = 'lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_1qc:auto_generated|result_node[0]~0'
    Info: 4: + IC(1.311 ns) + CELL(2.034 ns) = 8.081 ns; Loc. = IOOBUF_X0_Y8_N2; Fanout = 1; COMB Node = 'Pix_Acquire~output'
    Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 8.081 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'Pix_Acquire'
    Info: Total cell delay = 3.006 ns ( 37.20 % )
    Info: Total interconnect delay = 5.075 ns ( 62.80 % )
Info: th for memory "lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0" (data pin = "Dat[2]", clock pin = "Clk_100") is -1.246 ns
    Info: + Longest clock path from clock "Clk_100" to destination memory is 2.704 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 53; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.794 ns) + CELL(0.878 ns) = 2.704 ns; Loc. = M9K_X27_Y10_N0; Fanout = 0; MEM Node = 'lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0'
        Info: Total cell delay = 1.730 ns ( 63.98 % )
        Info: Total interconnect delay = 0.974 ns ( 36.02 % )
    Info: + Micro hold delay of destination is 0.187 ns
    Info: - Shortest pin to memory delay is 4.137 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J15; Fanout = 1; PIN Node = 'Dat[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOIBUF_X34_Y10_N8; Fanout = 1; COMB Node = 'Dat[2]~input'
        Info: 3: + IC(3.228 ns) + CELL(0.077 ns) = 4.137 ns; Loc. = M9K_X27_Y10_N0; Fanout = 0; MEM Node = 'lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0'
        Info: Total cell delay = 0.909 ns ( 21.97 % )
        Info: Total interconnect delay = 3.228 ns ( 78.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 130 megabytes
    Info: Processing ended: Mon Mar 14 13:24:36 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


