Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 15:56:55 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SCS_CT_OV_wrapper_timing_summary_routed.rpt -pb SCS_CT_OV_wrapper_timing_summary_routed.pb -rpx SCS_CT_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SCS_CT_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.076     -530.811                    189                 2514        0.032        0.000                      0                 2514        0.019        0.000                       0                  1392  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
SCS_CT_OV_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SCS_CT_OV_clk_wiz_0_0    {0.000 1.087}        2.174           460.000         
  clk_out2_SCS_CT_OV_clk_wiz_0_0    {0.136 1.223}        2.174           460.000         
  clk_out3_SCS_CT_OV_clk_wiz_0_0    {0.272 1.359}        2.174           460.000         
  clk_out4_SCS_CT_OV_clk_wiz_0_0    {0.408 1.495}        2.174           460.000         
  clk_out5_SCS_CT_OV_clk_wiz_0_0    {0.543 1.630}        2.174           460.000         
  clkfbout_SCS_CT_OV_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
SCS_CT_OV_i/clk_wiz_1/inst/clk_in1  {0.000 1.087}        2.174           459.982         
  clk_out1_SCS_CT_OV_clk_wiz_1_0_1  {0.136 1.223}        2.174           459.982         
  clk_out2_SCS_CT_OV_clk_wiz_1_0_1  {0.272 1.359}        2.174           459.982         
  clk_out3_SCS_CT_OV_clk_wiz_1_0_1  {0.408 1.495}        2.174           459.982         
  clkfbout_SCS_CT_OV_clk_wiz_1_0_1  {0.000 2.174}        4.348           229.991         
clk_fpga_0                          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SCS_CT_OV_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SCS_CT_OV_clk_wiz_0_0         -2.460      -75.163                     83                  194        0.185        0.000                      0                  194        0.019        0.000                       0                   117  
  clk_out2_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     6  
  clk_out3_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     6  
  clk_out4_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     6  
  clk_out5_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     6  
  clkfbout_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
SCS_CT_OV_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    0.287        0.000                       0                     1  
  clk_out1_SCS_CT_OV_clk_wiz_1_0_1                                                                                                                                                    0.019        0.000                       0                     6  
  clk_out2_SCS_CT_OV_clk_wiz_1_0_1                                                                                                                                                    0.019        0.000                       0                     6  
  clk_out3_SCS_CT_OV_clk_wiz_1_0_1                                                                                                                                                    0.019        0.000                       0                     6  
  clkfbout_SCS_CT_OV_clk_wiz_1_0_1                                                                                                                                                    2.193        0.000                       0                     3  
clk_fpga_0                                3.642        0.000                      0                 2213        0.065        0.000                      0                 2213        4.020        0.000                       0                  1225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_SCS_CT_OV_clk_wiz_0_0    clk_out1_SCS_CT_OV_clk_wiz_0_0         -0.719       -1.780                      4                    4        0.124        0.000                      0                    4  
clk_out3_SCS_CT_OV_clk_wiz_0_0    clk_out1_SCS_CT_OV_clk_wiz_0_0         -0.862       -1.984                      4                    4        0.166        0.000                      0                    4  
clk_out4_SCS_CT_OV_clk_wiz_0_0    clk_out1_SCS_CT_OV_clk_wiz_0_0         -1.035       -1.921                      2                    4        0.032        0.000                      0                    4  
clk_out5_SCS_CT_OV_clk_wiz_0_0    clk_out1_SCS_CT_OV_clk_wiz_0_0         -1.421       -2.471                      4                    4        0.231        0.000                      0                    4  
clk_out1_SCS_CT_OV_clk_wiz_1_0_1  clk_out1_SCS_CT_OV_clk_wiz_0_0         -0.742       -2.421                      4                    4        0.203        0.000                      0                    4  
clk_out2_SCS_CT_OV_clk_wiz_1_0_1  clk_out1_SCS_CT_OV_clk_wiz_0_0         -1.005       -2.761                      4                    4        0.215        0.000                      0                    4  
clk_out3_SCS_CT_OV_clk_wiz_1_0_1  clk_out1_SCS_CT_OV_clk_wiz_0_0         -0.950       -2.947                      4                    4        0.319        0.000                      0                    4  
clk_fpga_0                        clk_out1_SCS_CT_OV_clk_wiz_0_0         -4.076     -507.851                    135                  135        0.153        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
  To Clock:  SCS_CT_OV_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :           83  Failing Endpoints,  Worst Slack       -2.460ns,  Total Violation      -75.163ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.151ns (25.640%)  route 3.338ns (74.360%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.861 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.762    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478     2.342 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/Q
                         net (fo=4, routed)           0.998     3.340    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_4_in
    SLICE_X112Y88        LUT6 (Prop_lut6_I3_O)        0.301     3.641 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6/O
                         net (fo=2, routed)           0.639     4.280    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15/O
                         net (fo=3, routed)           0.976     5.380    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     5.504 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]_i_3/O
                         net (fo=2, routed)           0.726     6.229    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]_i_3_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I2_O)        0.124     6.353 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]_i_1/O
                         net (fo=1, routed)           0.000     6.353    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]
    SLICE_X110Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.684     3.861    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X110Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/C
                         clock pessimism              0.114     3.975    
                         clock uncertainty           -0.111     3.864    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)        0.029     3.893    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.357ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 1.151ns (25.945%)  route 3.285ns (74.055%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 3.864 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.762    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478     2.342 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/Q
                         net (fo=4, routed)           0.998     3.340    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_4_in
    SLICE_X112Y88        LUT6 (Prop_lut6_I3_O)        0.301     3.641 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6/O
                         net (fo=2, routed)           0.639     4.280    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15/O
                         net (fo=3, routed)           0.976     5.380    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     5.504 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]_i_3/O
                         net (fo=2, routed)           0.673     6.176    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]_i_3_n_0
    SLICE_X112Y89        LUT3 (Prop_lut3_I0_O)        0.124     6.300 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[2]_i_1/O
                         net (fo=1, routed)           0.000     6.300    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[2]
    SLICE_X112Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.687     3.864    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X112Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/C
                         clock pessimism              0.114     3.978    
                         clock uncertainty           -0.111     3.867    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)        0.077     3.944    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]
  -------------------------------------------------------------------
                         required time                          3.944    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 -2.357    

Slack (VIOLATED) :        -2.184ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.151ns (27.322%)  route 3.062ns (72.678%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.861 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.762    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478     2.342 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/Q
                         net (fo=4, routed)           0.998     3.340    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_4_in
    SLICE_X112Y88        LUT6 (Prop_lut6_I3_O)        0.301     3.641 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6/O
                         net (fo=2, routed)           0.639     4.280    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15/O
                         net (fo=3, routed)           0.670     5.074    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15_n_0
    SLICE_X109Y87        LUT6 (Prop_lut6_I1_O)        0.124     5.198 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_6/O
                         net (fo=4, routed)           0.755     5.953    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_6_n_0
    SLICE_X110Y85        LUT5 (Prop_lut5_I3_O)        0.124     6.077 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.077    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]
    SLICE_X110Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.684     3.861    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X110Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]/C
                         clock pessimism              0.114     3.975    
                         clock uncertainty           -0.111     3.864    
    SLICE_X110Y85        FDRE (Setup_fdre_C_D)        0.029     3.893    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                 -2.184    

Slack (VIOLATED) :        -2.171ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.151ns (27.395%)  route 3.051ns (72.605%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.861 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.762    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478     2.342 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/Q
                         net (fo=4, routed)           0.998     3.340    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_4_in
    SLICE_X112Y88        LUT6 (Prop_lut6_I3_O)        0.301     3.641 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6/O
                         net (fo=2, routed)           0.639     4.280    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15/O
                         net (fo=3, routed)           0.670     5.074    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15_n_0
    SLICE_X109Y87        LUT6 (Prop_lut6_I1_O)        0.124     5.198 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_6/O
                         net (fo=4, routed)           0.744     5.942    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_6_n_0
    SLICE_X110Y85        LUT5 (Prop_lut5_I2_O)        0.124     6.066 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_3/O
                         net (fo=1, routed)           0.000     6.066    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]
    SLICE_X110Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.684     3.861    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X110Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]/C
                         clock pessimism              0.114     3.975    
                         clock uncertainty           -0.111     3.864    
    SLICE_X110Y85        FDRE (Setup_fdre_C_D)        0.031     3.895    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]
  -------------------------------------------------------------------
                         required time                          3.895    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 -2.171    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.145ns (27.182%)  route 3.067ns (72.818%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.762    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478     2.342 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/Q
                         net (fo=4, routed)           0.924     3.266    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_5_in
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.295     3.561 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_25/O
                         net (fo=3, routed)           0.593     4.154    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_25_n_0
    SLICE_X108Y85        LUT5 (Prop_lut5_I3_O)        0.124     4.278 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_20/O
                         net (fo=1, routed)           0.432     4.710    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_20_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_7/O
                         net (fo=4, routed)           1.118     5.952    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_7_n_0
    SLICE_X108Y87        LUT5 (Prop_lut5_I1_O)        0.124     6.076 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.076    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.682     3.859    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/C
                         clock pessimism              0.155     4.014    
                         clock uncertainty           -0.111     3.903    
    SLICE_X108Y87        FDRE (Setup_fdre_C_D)        0.077     3.980    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]
  -------------------------------------------------------------------
                         required time                          3.980    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 -2.097    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.145ns (27.234%)  route 3.059ns (72.766%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.762    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478     2.342 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/Q
                         net (fo=4, routed)           0.924     3.266    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_5_in
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.295     3.561 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_25/O
                         net (fo=3, routed)           0.593     4.154    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_25_n_0
    SLICE_X108Y85        LUT5 (Prop_lut5_I3_O)        0.124     4.278 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_20/O
                         net (fo=1, routed)           0.432     4.710    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_20_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_7/O
                         net (fo=4, routed)           1.110     5.944    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_7_n_0
    SLICE_X108Y87        LUT5 (Prop_lut5_I1_O)        0.124     6.068 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[4]_i_2/O
                         net (fo=1, routed)           0.000     6.068    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[4]
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.682     3.859    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/C
                         clock pessimism              0.155     4.014    
                         clock uncertainty           -0.111     3.903    
    SLICE_X108Y87        FDRE (Setup_fdre_C_D)        0.081     3.984    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 1.151ns (29.073%)  route 2.808ns (70.927%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.762    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478     2.342 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/Q
                         net (fo=4, routed)           0.998     3.340    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_4_in
    SLICE_X112Y88        LUT6 (Prop_lut6_I3_O)        0.301     3.641 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6/O
                         net (fo=2, routed)           0.639     4.280    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15/O
                         net (fo=3, routed)           0.711     5.115    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15_n_0
    SLICE_X111Y87        LUT3 (Prop_lut3_I0_O)        0.124     5.239 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[1]_i_5/O
                         net (fo=2, routed)           0.460     5.699    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[1]_i_5_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.124     5.823 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[1]_i_1/O
                         net (fo=1, routed)           0.000     5.823    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[1]
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681     3.858    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/C
                         clock pessimism              0.155     4.013    
                         clock uncertainty           -0.111     3.902    
    SLICE_X107Y85        FDRE (Setup_fdre_C_D)        0.029     3.931    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                 -1.892    

Slack (VIOLATED) :        -1.703ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.151ns (30.122%)  route 2.670ns (69.878%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.762    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478     2.342 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/Q
                         net (fo=4, routed)           0.998     3.340    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_4_in
    SLICE_X112Y88        LUT6 (Prop_lut6_I3_O)        0.301     3.641 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6/O
                         net (fo=2, routed)           0.639     4.280    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_6_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15/O
                         net (fo=3, routed)           0.711     5.115    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_15_n_0
    SLICE_X111Y87        LUT3 (Prop_lut3_I0_O)        0.124     5.239 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[1]_i_5/O
                         net (fo=2, routed)           0.322     5.561    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[1]_i_5_n_0
    SLICE_X108Y87        LUT5 (Prop_lut5_I3_O)        0.124     5.685 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[1]_i_1/O
                         net (fo=1, routed)           0.000     5.685    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[1]
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.682     3.859    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/C
                         clock pessimism              0.155     4.014    
                         clock uncertainty           -0.111     3.903    
    SLICE_X108Y87        FDRE (Setup_fdre_C_D)        0.079     3.982    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                 -1.703    

Slack (VIOLATED) :        -1.366ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.854ns (24.265%)  route 2.666ns (75.735%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.762    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.864     1.867    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/Q
                         net (fo=2, routed)           0.753     3.076    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_10_in
    SLICE_X113Y84        LUT3 (Prop_lut3_I2_O)        0.124     3.200 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_4/O
                         net (fo=3, routed)           0.959     4.159    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_4_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.283 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_3/O
                         net (fo=2, routed)           0.953     5.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_3_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.150     5.387 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[0]_i_1/O
                         net (fo=1, routed)           0.000     5.387    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[0]
    SLICE_X112Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X112Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/C
                         clock pessimism              0.154     4.014    
                         clock uncertainty           -0.111     3.903    
    SLICE_X112Y84        FDRE (Setup_fdre_C_D)        0.118     4.021    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                 -1.366    

Slack (VIOLATED) :        -1.338ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.828ns (24.613%)  route 2.536ns (75.387%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.762    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.864     1.867    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/Q
                         net (fo=2, routed)           0.753     3.076    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_10_in
    SLICE_X113Y84        LUT3 (Prop_lut3_I2_O)        0.124     3.200 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_4/O
                         net (fo=3, routed)           0.959     4.159    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_4_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.283 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_3/O
                         net (fo=2, routed)           0.824     5.107    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_3_n_0
    SLICE_X109Y85        LUT3 (Prop_lut3_I2_O)        0.124     5.231 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_1/O
                         net (fo=1, routed)           0.000     5.231    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]
    SLICE_X109Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681     3.858    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]/C
                         clock pessimism              0.114     3.972    
                         clock uncertainty           -0.111     3.861    
    SLICE_X109Y85        FDRE (Setup_fdre_C_D)        0.032     3.893    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                 -1.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.085%)  route 0.125ns (46.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.580    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=2, routed)           0.125     0.901    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[26]
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/C
                         clock pessimism             -0.234     0.670    
    SLICE_X107Y85        FDRE (Hold_fdre_C_D)         0.047     0.717    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.580    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.188     0.964    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[22]
    SLICE_X109Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/C
                         clock pessimism             -0.234     0.670    
    SLICE_X109Y85        FDRE (Hold_fdre_C_D)         0.075     0.745    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.352%)  route 0.184ns (56.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.580    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=2, routed)           0.184     0.961    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[29]
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]/C
                         clock pessimism             -0.234     0.670    
    SLICE_X107Y85        FDRE (Hold_fdre_C_D)         0.071     0.741    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.236%)  route 0.193ns (57.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.580    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.633     0.635    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y83        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=2, routed)           0.193     0.969    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[19]
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]/C
                         clock pessimism             -0.234     0.671    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.071     0.742    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.535%)  route 0.207ns (59.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.580    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.629     0.631    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y79        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.207     0.979    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[2]
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]/C
                         clock pessimism             -0.234     0.670    
    SLICE_X107Y85        FDRE (Hold_fdre_C_D)         0.076     0.746    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.128%)  route 0.202ns (58.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.580    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.632     0.634    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y82        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=2, routed)           0.202     0.977    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[15]
    SLICE_X107Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/C
                         clock pessimism             -0.234     0.671    
    SLICE_X107Y87        FDRE (Hold_fdre_C_D)         0.071     0.742    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.808%)  route 0.213ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.580    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.631     0.633    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y81        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=2, routed)           0.213     0.987    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[11]
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]/C
                         clock pessimism             -0.234     0.671    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.078     0.749    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.520%)  route 0.225ns (61.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.580    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/Q
                         net (fo=2, routed)           0.225     1.002    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[25]
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[25]/C
                         clock pessimism             -0.234     0.670    
    SLICE_X107Y85        FDRE (Hold_fdre_C_D)         0.075     0.745    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.580    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=2, routed)           0.118     0.895    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[27]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.003 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.003    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[27]
    SLICE_X111Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism             -0.271     0.636    
    SLICE_X111Y85        FDRE (Hold_fdre_C_D)         0.105     0.741    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.580    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=2, routed)           0.120     0.897    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[31]
    SLICE_X111Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.005 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.005    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[31]
    SLICE_X111Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism             -0.271     0.636    
    SLICE_X111Y86        FDRE (Hold_fdre_C_D)         0.105     0.741    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y84     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[0]idline_reg[8]/C
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y83     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[0]idline_reg[8]/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X112Y83    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y79    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y79    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y79    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y79    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y80    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y80    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y80    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y80    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out2_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.136 1.223 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y2    SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out3_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y3    SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X112Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out4_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.408 1.495 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y4    SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out5_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.543 1.630 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y1    SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y85    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clkfbout_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    SCS_CT_OV_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
  To Clock:  SCS_CT_OV_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.174       97.826     MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_CT_OV_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_CT_OV_clk_wiz_1_0_1
Waveform(ns):       { 0.136 1.223 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y5    SCS_CT_OV_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y81    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y81    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y81    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y81    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y81    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y89    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_CT_OV_clk_wiz_1_0_1
  To Clock:  clk_out2_SCS_CT_OV_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_CT_OV_clk_wiz_1_0_1
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y6    SCS_CT_OV_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X112Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X112Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y82    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y82    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y82    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y82    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y82    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y88    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_CT_OV_clk_wiz_1_0_1
  To Clock:  clk_out3_SCS_CT_OV_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_CT_OV_clk_wiz_1_0_1
Waveform(ns):       { 0.408 1.495 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y7    SCS_CT_OV_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y83    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y83    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y83    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y83    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y87    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y83    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y84    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_CT_OV_clk_wiz_1_0_1
  To Clock:  clkfbout_SCS_CT_OV_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_CT_OV_clk_wiz_1_0_1
Waveform(ns):       { 0.000 2.174 }
Period(ns):         4.348
Sources:            { SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.348       2.193      BUFGCTRL_X0Y9    SCS_CT_OV_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.348       3.099      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.348       3.099      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.348       95.652     MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.348       209.012    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 2.725ns (45.631%)  route 3.247ns (54.369%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y103        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDSE (Prop_fdse_C_Q)         0.419     3.557 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.642     4.199    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.325     4.524 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.776     5.300    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y103        LUT5 (Prop_lut5_I2_O)        0.352     5.652 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.823     6.475    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.326     6.801 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.801    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.334    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.451    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           1.006     8.780    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.330     9.110 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.110    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X32Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.480    12.659    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.118    12.752    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 1.574ns (25.955%)  route 4.490ns (74.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 12.860 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.737     3.031    SCS_CT_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=4, routed)           4.490     8.971    SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X112Y86        LUT6 (Prop_lut6_I0_O)        0.124     9.095 r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.095    SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_0
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.681    12.860    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.129    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)        0.079    12.914    SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 2.606ns (45.696%)  route 3.097ns (54.304%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y103        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDSE (Prop_fdse_C_Q)         0.419     3.557 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.642     4.199    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.325     4.524 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.776     5.300    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y103        LUT5 (Prop_lut5_I2_O)        0.352     5.652 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.823     6.475    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.326     6.801 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.801    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.334    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.649 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.856     8.505    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.336     8.841 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.841    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X32Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.480    12.659    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.118    12.752    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 2.612ns (46.058%)  route 3.059ns (53.942%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y103        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDSE (Prop_fdse_C_Q)         0.419     3.557 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.642     4.199    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.325     4.524 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.776     5.300    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y103        LUT5 (Prop_lut5_I2_O)        0.352     5.652 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.823     6.475    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.326     6.801 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.801    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.334    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.657 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.818     8.475    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.334     8.809 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.809    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X32Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.480    12.659    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.118    12.752    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 2.541ns (43.742%)  route 3.268ns (56.258%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.683     4.148    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.149     4.297 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.033     5.330    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.358     5.688 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.823     6.512    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.326     6.838 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.838    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.371 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.371    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.488 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.707 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.728     8.435    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X33Y101        LUT3 (Prop_lut3_I0_O)        0.321     8.756 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.756    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X33Y101        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.654    12.833    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y101        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y101        FDRE (Setup_fdre_C_D)        0.075    12.883    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 2.213ns (38.598%)  route 3.521ns (61.402%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.818     4.283    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I1_O)        0.152     4.435 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.757     6.193    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X29Y85         LUT6 (Prop_lut6_I3_O)        0.326     6.519 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.519    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.069 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.069    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.403 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[1]
                         net (fo=1, routed)           0.945     8.348    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_0[1]
    SLICE_X31Y86         LUT3 (Prop_lut3_I0_O)        0.333     8.681 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.681    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0_n_0
    SLICE_X31Y86         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.520    12.699    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y86         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)        0.075    12.849    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 2.209ns (38.630%)  route 3.509ns (61.370%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.818     4.283    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I1_O)        0.152     4.435 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.757     6.193    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X29Y85         LUT6 (Prop_lut6_I3_O)        0.326     6.519 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.519    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.069 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.069    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.405 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[0]
                         net (fo=1, routed)           0.934     8.338    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/O[0]
    SLICE_X31Y86         LUT3 (Prop_lut3_I0_O)        0.327     8.665 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.665    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
    SLICE_X31Y86         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.520    12.699    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y86         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)        0.075    12.849    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.495ns (46.758%)  route 2.841ns (53.242%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y103        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDSE (Prop_fdse_C_Q)         0.419     3.557 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.642     4.199    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.325     4.524 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.776     5.300    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y103        LUT5 (Prop_lut5_I2_O)        0.352     5.652 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.823     6.475    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.326     6.801 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.801    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.334    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.573 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.600     8.173    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.301     8.474 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.474    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X32Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.480    12.659    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.079    12.713    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 2.469ns (46.653%)  route 2.823ns (53.347%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y103        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDSE (Prop_fdse_C_Q)         0.419     3.557 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.642     4.199    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.325     4.524 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.776     5.300    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y103        LUT5 (Prop_lut5_I2_O)        0.352     5.652 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.823     6.475    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.326     6.801 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.801    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.334    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.553 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.582     8.135    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.295     8.430 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.430    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X32Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.480    12.659    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.081    12.715    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.201ns (39.513%)  route 3.369ns (60.487%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.818     4.283    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I1_O)        0.152     4.435 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.757     6.193    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X29Y85         LUT6 (Prop_lut6_I3_O)        0.326     6.519 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.519    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.069 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.069    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.422 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[2]
                         net (fo=1, routed)           0.794     8.215    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/O[2]
    SLICE_X31Y87         LUT3 (Prop_lut3_I0_O)        0.302     8.517 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.517    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0_n_0
    SLICE_X31Y87         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.521    12.700    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y87         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.029    12.804    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  4.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.556     0.892    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y88         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.117     1.172    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y88         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.622%)  route 0.161ns (46.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.639     0.975    SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y100        FDRE                                         r  SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.161     1.277    SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.322 r  SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.322    SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X40Y99         FDRE                                         r  SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.825     1.191    SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.229%)  route 0.144ns (40.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.656     0.992    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.144     1.300    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.345 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.345    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[27]
    SLICE_X27Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.844     1.210    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.218%)  route 0.265ns (58.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.548     0.884    SCS_CT_OV_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[24]/Q
                         net (fo=1, routed)           0.265     1.290    SCS_CT_OV_i/DATA/U0/gpio_core_1/gpio_Data_In[24]
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.335 r  SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.335    SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1[24]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.820     1.186    SCS_CT_OV_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y87         FDRE                                         r  SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.092     1.243    SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.658     0.994    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.174     1.309    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y103        SRL16E                                       r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.929     1.295    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y103        SRL16E                                       r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.027    
    SLICE_X26Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.210    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.511%)  route 0.168ns (44.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.656     0.992    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.168     1.324    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.369 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.369    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X27Y98         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.844     1.210    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y98         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.092     1.267    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.114     1.148    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X34Y92         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.824     1.190    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.572     0.908    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y84         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/Q
                         net (fo=1, routed)           0.054     1.103    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[3]
    SLICE_X30Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.148 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[3]_i_1/O
                         net (fo=1, routed)           0.000     1.148    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[3]
    SLICE_X30Y84         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.838     1.204    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y84         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.283     0.921    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.121     1.042    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.556     0.892    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y95         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.054     1.087    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg_n_0_[1]
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.132 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.132    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.824     1.190    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y95         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism             -0.285     0.905    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.121     1.026    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.656     0.992    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.189     1.322    SCS_CT_OV_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.885     1.251    SCS_CT_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.216    SCS_CT_OV_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y97    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y97    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y95    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y95    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y95    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y91    SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y87    SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y98    SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y98    SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.719ns,  Total Violation       -1.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.719ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        1.044ns  (logic 0.524ns (50.178%)  route 0.520ns (49.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 3.089 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     2.985    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.730 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.125    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.863     3.089    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X108Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.524     3.613 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.520     4.133    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[9]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/C
                         clock pessimism             -0.174     3.686    
                         clock uncertainty           -0.231     3.455    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)       -0.040     3.415    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                 -0.719    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        0.893ns  (logic 0.459ns (51.397%)  route 0.434ns (48.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 3.863 - 2.174 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 3.090 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     2.985    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.730 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.125    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.864     3.090    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X113Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.459     3.549 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.434     3.983    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[9]
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.686     3.863    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/C
                         clock pessimism             -0.174     3.689    
                         clock uncertainty           -0.231     3.458    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)       -0.093     3.365    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]
  -------------------------------------------------------------------
                         required time                          3.365    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        1.767ns  (logic 0.456ns (25.805%)  route 1.311ns (74.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 2.002 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.898    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.817 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.038    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.139 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.863     2.002    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X113Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.311     3.769    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[1]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.685     3.862    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism             -0.174     3.688    
                         clock uncertainty           -0.231     3.457    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.040     3.417    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.417    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        1.475ns  (logic 0.456ns (30.918%)  route 1.019ns (69.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 2.002 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     1.898    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.817 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.038    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.139 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.863     2.002    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X113Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.019     3.477    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[1]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.685     3.862    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/C
                         clock pessimism             -0.174     3.688    
                         clock uncertainty           -0.231     3.457    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.071     3.386    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.386    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                 -0.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.584%)  route 0.457ns (76.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.636ns = ( 0.772 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.715    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.406 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.112    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.634     0.772    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X113Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141     0.913 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.457     1.369    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[1]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.906     0.908    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/C
                         clock pessimism              0.049     0.957    
                         clock uncertainty            0.231     1.188    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.057     1.245    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.425%)  route 0.517ns (78.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.636ns = ( 0.772 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.715    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.406 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.112    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.634     0.772    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X113Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141     0.913 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.517     1.430    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[1]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.906     0.908    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism              0.049     0.957    
                         clock uncertainty            0.231     1.188    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.078     1.266    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.705%)  route 0.160ns (52.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.637ns = ( 1.860 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     1.802    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.681 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.199    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.225 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.635     1.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X113Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.146     2.006 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.160     2.166    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[9]
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.908     0.910    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/C
                         clock pessimism              0.049     0.959    
                         clock uncertainty            0.231     1.190    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.047     1.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        0.337ns  (logic 0.167ns (49.515%)  route 0.170ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns = ( 1.860 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     1.802    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.681 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.199    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.225 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.635     1.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X108Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.167     2.027 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.170     2.197    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[9]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/C
                         clock pessimism              0.049     0.956    
                         clock uncertainty            0.231     1.187    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.078     1.265    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.932    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.862ns,  Total Violation       -1.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        1.053ns  (logic 0.524ns (49.786%)  route 0.529ns (50.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.862ns = ( 3.221 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     3.121    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.594 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.261    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           1.859     3.221    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X108Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDRE (Prop_fdre_C_Q)         0.524     3.745 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.529     4.273    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[10]
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/C
                         clock pessimism             -0.174     3.686    
                         clock uncertainty           -0.231     3.455    
    SLICE_X113Y84        FDRE (Setup_fdre_C_D)       -0.043     3.412    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]
  -------------------------------------------------------------------
                         required time                          3.412    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.790ns  (logic 0.459ns (58.101%)  route 0.331ns (41.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.868ns = ( 3.227 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     3.121    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.594 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.261    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           1.865     3.227    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X111Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.459     3.686 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.331     4.017    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[10]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.685     3.862    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]/C
                         clock pessimism             -0.174     3.688    
                         clock uncertainty           -0.231     3.457    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.047     3.410    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]
  -------------------------------------------------------------------
                         required time                          3.410    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.631ns  (logic 0.518ns (31.761%)  route 1.113ns (68.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 3.863 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 2.138 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     2.034    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.681 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.174    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           1.863     2.138    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X112Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     2.656 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           1.113     3.769    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[2]
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.686     3.863    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                         clock pessimism             -0.174     3.689    
                         clock uncertainty           -0.231     3.458    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)       -0.062     3.396    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.396    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.365ns  (logic 0.456ns (33.399%)  route 0.909ns (66.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.868ns = ( 2.140 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     2.034    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.681 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.174    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           1.865     2.140    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X110Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     2.596 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.909     3.505    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[2]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism             -0.174     3.686    
                         clock uncertainty           -0.231     3.455    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)       -0.092     3.363    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.363    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 -0.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.757%)  route 0.349ns (71.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.638ns = ( 0.909 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.851    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.270 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.248    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           0.636     0.909    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X110Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141     1.050 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.349     1.400    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[2]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism              0.049     0.956    
                         clock uncertainty            0.231     1.187    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.047     1.234    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.085%)  route 0.517ns (75.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.636ns = ( 0.907 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.851    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.270 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.248    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           0.634     0.907    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X112Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     1.071 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.517     1.588    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[2]
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.908     0.910    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                         clock pessimism              0.049     0.959    
                         clock uncertainty            0.231     1.190    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.071     1.261    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns = ( 1.996 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     1.938    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.817 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.335    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           0.636     1.996    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X111Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.146     2.142 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.110     2.252    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[10]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.906     0.908    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]/C
                         clock pessimism              0.049     0.957    
                         clock uncertainty            0.231     1.188    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.075     1.263    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.344ns  (logic 0.167ns (48.616%)  route 0.177ns (51.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.635ns = ( 1.993 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     1.938    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.817 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.335    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           0.633     1.993    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X108Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDRE (Prop_fdre_C_Q)         0.167     2.160 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.177     2.337    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[10]
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.904     0.906    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/C
                         clock pessimism              0.049     0.955    
                         clock uncertainty            0.231     1.186    
    SLICE_X113Y84        FDRE (Hold_fdre_C_D)         0.076     1.262    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  1.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.035ns,  Total Violation       -1.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        1.028ns  (logic 0.459ns (44.661%)  route 0.569ns (55.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.359 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     3.257    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.458 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.397    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           1.861     3.359    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X110Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.459     3.818 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.569     4.386    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[11]
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/C
                         clock pessimism             -0.174     3.686    
                         clock uncertainty           -0.231     3.455    
    SLICE_X113Y84        FDRE (Setup_fdre_C_D)       -0.103     3.352    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]
  -------------------------------------------------------------------
                         required time                          3.352    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.888ns  (logic 0.459ns (51.711%)  route 0.429ns (48.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 3.361 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     3.257    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.458 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.397    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           1.863     3.361    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X106Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.459     3.820 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.429     4.248    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[11]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]/C
                         clock pessimism             -0.174     3.686    
                         clock uncertainty           -0.231     3.455    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)       -0.093     3.362    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]
  -------------------------------------------------------------------
                         required time                          3.362    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.931ns  (logic 0.456ns (48.972%)  route 0.475ns (51.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 2.274 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     2.170    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.545 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.310    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.411 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           1.863     2.274    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X107Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456     2.730 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.475     3.205    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[3]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/C
                         clock pessimism             -0.174     3.686    
                         clock uncertainty           -0.231     3.455    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)       -0.047     3.408    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 3.863 - 2.174 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 2.277 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     2.170    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.545 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.310    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.411 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866     2.277    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X113Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.456     2.733 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.332     3.065    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[3]
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.686     3.863    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
                         clock pessimism             -0.174     3.689    
                         clock uncertainty           -0.231     3.458    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)       -0.043     3.415    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  0.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns = ( 1.045 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.987    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122    -0.134 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.384    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           0.636     1.045    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X113Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141     1.186 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.112     1.298    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[3]
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.908     0.910    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
                         clock pessimism              0.049     0.959    
                         clock uncertainty            0.231     1.190    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.076     1.266    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns = ( 1.044 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     0.987    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122    -0.134 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.384    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           0.635     1.044    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X107Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.141     1.185 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.153     1.338    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[3]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/C
                         clock pessimism              0.049     0.956    
                         clock uncertainty            0.231     1.187    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.075     1.262    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.891%)  route 0.153ns (51.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns = ( 2.131 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     2.074    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.953 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.471    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           0.635     2.131    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X106Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.146     2.277 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.153     2.430    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[11]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]/C
                         clock pessimism              0.049     0.956    
                         clock uncertainty            0.231     1.187    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.047     1.234    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.142%)  route 0.185ns (55.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns = ( 2.130 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     2.074    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.953 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.471    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           0.634     2.130    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X110Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.146     2.276 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.185     2.461    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[11]
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.904     0.906    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/C
                         clock pessimism              0.049     0.955    
                         clock uncertainty            0.231     1.186    
    SLICE_X113Y84        FDRE (Hold_fdre_C_D)         0.059     1.245    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.421ns,  Total Violation       -2.471ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_CT_OV_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        1.269ns  (logic 0.459ns (36.158%)  route 0.810ns (63.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 3.499 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     3.392    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -0.323 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     1.532    SCS_CT_OV_i/clk_wiz_0/inst/clk_out5_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.866     3.499    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X111Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.459     3.958 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.810     4.769    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[12]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.685     3.862    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/C
                         clock pessimism             -0.174     3.688    
                         clock uncertainty           -0.231     3.457    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.109     3.348    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]
  -------------------------------------------------------------------
                         required time                          3.348    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (VIOLATED) :        -1.039ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_CT_OV_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.933ns  (logic 0.459ns (49.190%)  route 0.474ns (50.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 3.863 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 3.496 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     3.392    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -0.323 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     1.532    SCS_CT_OV_i/clk_wiz_0/inst/clk_out5_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.863     3.496    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X113Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.459     3.955 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.474     4.430    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[12]
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.686     3.863    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/C
                         clock pessimism             -0.174     3.689    
                         clock uncertainty           -0.231     3.458    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)       -0.067     3.391    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]
  -------------------------------------------------------------------
                         required time                          3.391    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                 -1.039    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.989ns  (logic 0.518ns (52.369%)  route 0.471ns (47.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 2.410 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     2.305    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -1.410 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     0.445    SCS_CT_OV_i/clk_wiz_0/inst/clk_out5_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.864     2.410    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X108Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518     2.928 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.471     3.400    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[4]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]/C
                         clock pessimism             -0.174     3.686    
                         clock uncertainty           -0.231     3.455    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)       -0.062     3.393    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.957ns  (logic 0.518ns (54.110%)  route 0.439ns (45.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 3.863 - 2.174 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 2.410 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.762     2.305    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -1.410 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     0.445    SCS_CT_OV_i/clk_wiz_0/inst/clk_out5_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.864     2.410    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X108Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518     2.928 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.439     3.368    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[4]
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.686     3.863    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/C
                         clock pessimism             -0.174     3.689    
                         clock uncertainty           -0.231     3.458    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)       -0.093     3.365    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]
  -------------------------------------------------------------------
                         required time                          3.365    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                 -0.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns = ( 1.180 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     1.123    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     0.519    SCS_CT_OV_i/clk_wiz_0/inst/clk_out5_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.635     1.180    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X108Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164     1.344 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.145     1.489    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[4]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]/C
                         clock pessimism              0.049     0.956    
                         clock uncertainty            0.231     1.187    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.071     1.258    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.106%)  route 0.163ns (49.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.637ns = ( 1.180 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     1.123    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     0.519    SCS_CT_OV_i/clk_wiz_0/inst/clk_out5_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.635     1.180    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X108Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164     1.344 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.163     1.507    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[4]
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.908     0.910    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/C
                         clock pessimism              0.049     0.959    
                         clock uncertainty            0.231     1.190    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.047     1.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_CT_OV_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.896%)  route 0.172ns (54.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.636ns = ( 2.266 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     2.210    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     1.089 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     1.606    SCS_CT_OV_i/clk_wiz_0/inst/clk_out5_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.634     2.266    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X113Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.146     2.412 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.172     2.584    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[12]
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.908     0.910    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/C
                         clock pessimism              0.049     0.959    
                         clock uncertainty            0.231     1.190    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.070     1.260    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_CT_OV_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.428ns  (logic 0.146ns (34.079%)  route 0.282ns (65.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns = ( 2.268 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.580     2.210    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     1.089 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     1.606    SCS_CT_OV_i/clk_wiz_0/inst/clk_out5_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.636     2.268    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X111Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.146     2.414 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.282     2.697    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[12]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.906     0.908    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/C
                         clock pessimism              0.049     0.957    
                         clock uncertainty            0.231     1.188    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.058     1.246    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.450    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_CT_OV_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.742ns,  Total Violation       -2.421ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.274%)  route 1.687ns (78.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 2.002 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     1.939    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.854 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.035    SCS_CT_OV_i/clk_wiz_1/inst/clk_out1_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.136 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4, routed)           1.866     2.002    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X110Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.687     4.145    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[5]
    SLICE_X112Y83        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.682     3.859    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X112Y83        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
                         clock pessimism              0.000     3.859    
                         clock uncertainty           -0.427     3.431    
    SLICE_X112Y83        FDRE (Setup_fdre_C_D)       -0.028     3.403    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.403    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.939ns  (logic 0.459ns (48.885%)  route 0.480ns (51.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 3.080 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     3.026    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.767 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.122    SCS_CT_OV_i/clk_wiz_1/inst/clk_out1_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.223 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4, routed)           1.857     3.080    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X110Y81        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.459     3.539 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.480     4.019    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[13]
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]/C
                         clock pessimism              0.000     3.860    
                         clock uncertainty           -0.427     3.432    
    SLICE_X113Y84        FDRE (Setup_fdre_C_D)       -0.067     3.365    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.365    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.519ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        1.854ns  (logic 0.456ns (24.597%)  route 1.398ns (75.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 2.000 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     1.939    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.854 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.035    SCS_CT_OV_i/clk_wiz_1/inst/clk_out1_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.136 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4, routed)           1.864     2.000    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X107Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDRE (Prop_fdre_C_Q)         0.456     2.456 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.398     3.854    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[5]
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681     3.858    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.427     3.430    
    SLICE_X107Y86        FDRE (Setup_fdre_C_D)       -0.095     3.335    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.507ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.791ns  (logic 0.459ns (58.027%)  route 0.332ns (41.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.087 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     3.026    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.767 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.122    SCS_CT_OV_i/clk_wiz_1/inst/clk_out1_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.223 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4, routed)           1.864     3.087    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X109Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.459     3.546 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.332     3.878    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[13]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]/C
                         clock pessimism              0.000     3.860    
                         clock uncertainty           -0.427     3.432    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)       -0.061     3.371    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 -0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.409%)  route 0.669ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns = ( 0.771 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     0.730    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.419 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.110    SCS_CT_OV_i/clk_wiz_1/inst/clk_out1_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.136 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4, routed)           0.635     0.771    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X107Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDRE (Prop_fdre_C_Q)         0.141     0.912 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.669     1.580    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[5]
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.427     1.331    
    SLICE_X107Y86        FDRE (Hold_fdre_C_D)         0.046     1.377    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.308%)  route 0.844ns (85.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns = ( 0.772 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     0.730    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.419 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.110    SCS_CT_OV_i/clk_wiz_1/inst/clk_out1_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.136 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4, routed)           0.636     0.772    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X110Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141     0.913 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.844     1.757    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[5]
    SLICE_X112Y83        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X112Y83        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.427     1.332    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.063     1.395    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.635ns = ( 1.858 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     1.817    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.668 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.197    SCS_CT_OV_i/clk_wiz_1/inst/clk_out1_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.223 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4, routed)           0.635     1.858    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X109Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.146     2.004 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.112     2.116    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[13]
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]/C
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.427     1.334    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.070     1.404    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.258%)  route 0.163ns (52.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.631ns = ( 1.854 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     1.817    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.668 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.197    SCS_CT_OV_i/clk_wiz_1/inst/clk_out1_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.223 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4, routed)           0.631     1.854    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X110Y81        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.146     2.000 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.163     2.163    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[13]
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.904     0.906    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]/C
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.427     1.333    
    SLICE_X113Y84        FDRE (Hold_fdre_C_D)         0.070     1.403    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.759    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_CT_OV_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.005ns,  Total Violation       -2.761ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        1.155ns  (logic 0.524ns (45.368%)  route 0.631ns (54.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 3.224 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     3.162    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.631 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.258    SCS_CT_OV_i/clk_wiz_1/inst/clk_out2_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.359 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4, routed)           1.865     3.224    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X112Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.524     3.748 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.631     4.379    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[14]
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]/C
                         clock pessimism              0.000     3.860    
                         clock uncertainty           -0.427     3.432    
    SLICE_X113Y84        FDRE (Setup_fdre_C_D)       -0.058     3.374    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]
  -------------------------------------------------------------------
                         required time                          3.374    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 -1.005    

Slack (VIOLATED) :        -0.841ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.990ns  (logic 0.524ns (52.936%)  route 0.466ns (47.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 3.224 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     3.162    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.631 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.258    SCS_CT_OV_i/clk_wiz_1/inst/clk_out2_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.359 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4, routed)           1.865     3.224    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X112Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.524     3.748 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.466     4.214    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[14]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.685     3.862    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/C
                         clock pessimism              0.000     3.862    
                         clock uncertainty           -0.427     3.434    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.062     3.372    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]
  -------------------------------------------------------------------
                         required time                          3.372    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                 -0.841    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        1.738ns  (logic 0.456ns (26.231%)  route 1.282ns (73.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 2.129 - 0.272 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     2.075    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.718 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.171    SCS_CT_OV_i/clk_wiz_1/inst/clk_out2_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.272 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4, routed)           1.857     2.129    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X109Y82        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     2.585 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.282     3.867    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[6]
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681     3.858    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.427     3.430    
    SLICE_X108Y86        FDRE (Setup_fdre_C_D)       -0.030     3.400    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]
  -------------------------------------------------------------------
                         required time                          3.400    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.448ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        1.665ns  (logic 0.456ns (27.393%)  route 1.209ns (72.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 2.133 - 0.272 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     2.075    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.718 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.171    SCS_CT_OV_i/clk_wiz_1/inst/clk_out2_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.272 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4, routed)           1.861     2.133    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X109Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.456     2.589 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.209     3.797    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[6]
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681     3.858    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.427     3.430    
    SLICE_X107Y86        FDRE (Setup_fdre_C_D)       -0.081     3.349    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]
  -------------------------------------------------------------------
                         required time                          3.349    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                 -0.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.925%)  route 0.567ns (80.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.633ns = ( 0.904 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     0.866    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.283 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.246    SCS_CT_OV_i/clk_wiz_1/inst/clk_out2_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.272 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4, routed)           0.633     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X109Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141     1.045 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.567     1.612    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[6]
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.427     1.331    
    SLICE_X107Y86        FDRE (Hold_fdre_C_D)         0.066     1.397    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.737%)  route 0.573ns (80.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.631ns = ( 0.902 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     0.866    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.283 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.246    SCS_CT_OV_i/clk_wiz_1/inst/clk_out2_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.272 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4, routed)           0.631     0.902    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X109Y82        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.141     1.043 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.573     1.617    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[6]
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.427     1.331    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.053     1.384    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.324ns  (logic 0.167ns (51.562%)  route 0.157ns (48.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.994 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     1.953    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.804 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.333    SCS_CT_OV_i/clk_wiz_1/inst/clk_out2_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.359 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4, routed)           0.636     1.994    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X112Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.167     2.161 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.157     2.318    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[14]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.906     0.908    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/C
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.427     1.335    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.071     1.406    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.396ns  (logic 0.167ns (42.171%)  route 0.229ns (57.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.994 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     1.953    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.804 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.333    SCS_CT_OV_i/clk_wiz_1/inst/clk_out2_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.359 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4, routed)           0.636     1.994    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X112Y88        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.167     2.161 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.229     2.390    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[14]
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.904     0.906    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]/C
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.427     1.333    
    SLICE_X113Y84        FDRE (Hold_fdre_C_D)         0.072     1.405    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.985    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_CT_OV_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.950ns,  Total Violation       -2.947ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.950ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        0.983ns  (logic 0.459ns (46.701%)  route 0.524ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.359 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     3.298    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.495 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.394    SCS_CT_OV_i/clk_wiz_1/inst/clk_out3_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.495 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=4, routed)           1.864     3.359    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X110Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.459     3.818 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.524     4.341    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[15]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.685     3.862    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/C
                         clock pessimism              0.000     3.862    
                         clock uncertainty           -0.427     3.434    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.043     3.391    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]
  -------------------------------------------------------------------
                         required time                          3.391    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                 -0.950    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        0.892ns  (logic 0.459ns (51.440%)  route 0.433ns (48.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 3.355 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     3.298    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.495 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.394    SCS_CT_OV_i/clk_wiz_1/inst/clk_out3_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.495 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=4, routed)           1.860     3.355    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X113Y83        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.459     3.814 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.433     4.247    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[15]
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.683     3.860    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/C
                         clock pessimism              0.000     3.860    
                         clock uncertainty           -0.427     3.432    
    SLICE_X113Y84        FDRE (Setup_fdre_C_D)       -0.093     3.339    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]
  -------------------------------------------------------------------
                         required time                          3.339    
                         arrival time                          -4.247    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        1.732ns  (logic 0.456ns (26.326%)  route 1.276ns (73.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 2.267 - 0.408 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     2.211    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.582 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.307    SCS_CT_OV_i/clk_wiz_1/inst/clk_out3_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.408 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=4, routed)           1.859     2.267    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X107Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.456     2.723 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.276     3.999    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[7]
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681     3.858    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.427     3.430    
    SLICE_X108Y86        FDRE (Setup_fdre_C_D)       -0.016     3.414    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]
  -------------------------------------------------------------------
                         required time                          3.414    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        1.575ns  (logic 0.456ns (28.950%)  route 1.119ns (71.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 2.267 - 0.408 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           1.803     2.211    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.582 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.307    SCS_CT_OV_i/clk_wiz_1/inst/clk_out3_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.408 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=4, routed)           1.859     2.267    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X107Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.456     2.723 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.119     3.842    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[7]
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570     3.744    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681     3.858    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.427     3.430    
    SLICE_X107Y86        FDRE (Setup_fdre_C_D)       -0.093     3.337    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                 -0.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.457%)  route 0.516ns (78.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.633ns = ( 1.040 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     1.002    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.147 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.382    SCS_CT_OV_i/clk_wiz_1/inst/clk_out3_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.408 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=4, routed)           0.633     1.040    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X107Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141     1.181 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.516     1.697    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[7]
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.427     1.331    
    SLICE_X107Y86        FDRE (Hold_fdre_C_D)         0.047     1.378    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.232%)  route 0.592ns (80.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.633ns = ( 1.040 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     1.002    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.147 r  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.382    SCS_CT_OV_i/clk_wiz_1/inst/clk_out3_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.408 r  SCS_CT_OV_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=4, routed)           0.633     1.040    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X107Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141     1.181 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.592     1.773    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[7]
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.427     1.331    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.060     1.391    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.646%)  route 0.174ns (54.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.635ns = ( 2.129 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     2.089    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.940 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.469    SCS_CT_OV_i/clk_wiz_1/inst/clk_out3_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.495 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=4, routed)           0.635     2.129    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X110Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.146     2.275 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.174     2.449    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[15]
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.906     0.908    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/C
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.427     1.335    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.076     1.411    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.899%)  route 0.165ns (53.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.633ns = ( 2.127 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=5, routed)           0.595     2.089    SCS_CT_OV_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.940 f  SCS_CT_OV_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.469    SCS_CT_OV_i/clk_wiz_1/inst/clk_out3_SCS_CT_OV_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.495 f  SCS_CT_OV_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=4, routed)           0.633     2.127    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X113Y83        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.146     2.273 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.165     2.439    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[15]
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.904     0.906    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X113Y84        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/C
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.427     1.333    
    SLICE_X113Y84        FDRE (Hold_fdre_C_D)         0.047     1.380    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :          135  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -507.851ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.588%)  route 1.390ns (68.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 32.124 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.860    33.154    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    33.672 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.493    34.165    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.124    34.289 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.898    35.186    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X112Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570    32.005    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.687    32.124    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X112Y89        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/C
                         clock pessimism              0.000    32.124    
                         clock uncertainty           -0.490    31.635    
    SLICE_X112Y89        FDRE (Setup_fdre_C_R)       -0.524    31.111    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]
  -------------------------------------------------------------------
                         required time                         31.111    
                         arrival time                         -35.186    
  -------------------------------------------------------------------
                         slack                                 -4.076    

Slack (VIOLATED) :        -4.060ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.012ns  (logic 0.642ns (31.915%)  route 1.370ns (68.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 32.119 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.860    33.154    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    33.672 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.493    34.165    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.124    34.289 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.877    35.166    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570    32.005    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.682    32.119    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/C
                         clock pessimism              0.000    32.119    
                         clock uncertainty           -0.490    31.630    
    SLICE_X108Y87        FDRE (Setup_fdre_C_R)       -0.524    31.106    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]
  -------------------------------------------------------------------
                         required time                         31.106    
                         arrival time                         -35.166    
  -------------------------------------------------------------------
                         slack                                 -4.060    

Slack (VIOLATED) :        -4.060ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.012ns  (logic 0.642ns (31.915%)  route 1.370ns (68.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 32.119 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.860    33.154    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    33.672 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.493    34.165    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.124    34.289 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.877    35.166    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570    32.005    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.682    32.119    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/C
                         clock pessimism              0.000    32.119    
                         clock uncertainty           -0.490    31.630    
    SLICE_X108Y87        FDRE (Setup_fdre_C_R)       -0.524    31.106    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]
  -------------------------------------------------------------------
                         required time                         31.106    
                         arrival time                         -35.166    
  -------------------------------------------------------------------
                         slack                                 -4.060    

Slack (VIOLATED) :        -4.060ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.012ns  (logic 0.642ns (31.915%)  route 1.370ns (68.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 32.119 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.860    33.154    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    33.672 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.493    34.165    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.124    34.289 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.877    35.166    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570    32.005    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.682    32.119    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/C
                         clock pessimism              0.000    32.119    
                         clock uncertainty           -0.490    31.630    
    SLICE_X108Y87        FDRE (Setup_fdre_C_R)       -0.524    31.106    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]
  -------------------------------------------------------------------
                         required time                         31.106    
                         arrival time                         -35.166    
  -------------------------------------------------------------------
                         slack                                 -4.060    

Slack (VIOLATED) :        -4.054ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.328ns  (logic 0.704ns (30.237%)  route 1.624ns (69.763%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 32.121 - 30.435 ) 
    Source Clock Delay      (SCD):    3.152ns = ( 33.152 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.858    33.152    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y85        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.456    33.608 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.752    34.360    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X106Y86        LUT5 (Prop_lut5_I2_O)        0.124    34.484 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1/O
                         net (fo=3, routed)           0.183    34.667    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1_n_0
    SLICE_X106Y86        LUT3 (Prop_lut3_I2_O)        0.124    34.791 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_2/O
                         net (fo=38, routed)          0.689    35.480    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_1
    SLICE_X110Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570    32.005    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.684    32.121    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X110Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]/C
                         clock pessimism              0.000    32.121    
                         clock uncertainty           -0.490    31.632    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.205    31.427    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]
  -------------------------------------------------------------------
                         required time                         31.427    
                         arrival time                         -35.480    
  -------------------------------------------------------------------
                         slack                                 -4.054    

Slack (VIOLATED) :        -4.054ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.328ns  (logic 0.704ns (30.237%)  route 1.624ns (69.763%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 32.121 - 30.435 ) 
    Source Clock Delay      (SCD):    3.152ns = ( 33.152 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.858    33.152    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y85        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.456    33.608 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.752    34.360    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X106Y86        LUT5 (Prop_lut5_I2_O)        0.124    34.484 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1/O
                         net (fo=3, routed)           0.183    34.667    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1_n_0
    SLICE_X106Y86        LUT3 (Prop_lut3_I2_O)        0.124    34.791 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_2/O
                         net (fo=38, routed)          0.689    35.480    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_1
    SLICE_X110Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570    32.005    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.684    32.121    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X110Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]/C
                         clock pessimism              0.000    32.121    
                         clock uncertainty           -0.490    31.632    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.205    31.427    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]
  -------------------------------------------------------------------
                         required time                         31.427    
                         arrival time                         -35.480    
  -------------------------------------------------------------------
                         slack                                 -4.054    

Slack (VIOLATED) :        -4.050ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.324ns  (logic 0.704ns (30.286%)  route 1.620ns (69.714%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 32.121 - 30.435 ) 
    Source Clock Delay      (SCD):    3.152ns = ( 33.152 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.858    33.152    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y85        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.456    33.608 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.752    34.360    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X106Y86        LUT5 (Prop_lut5_I2_O)        0.124    34.484 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1/O
                         net (fo=3, routed)           0.183    34.667    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1_n_0
    SLICE_X106Y86        LUT3 (Prop_lut3_I2_O)        0.124    34.791 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_2/O
                         net (fo=38, routed)          0.685    35.476    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_1
    SLICE_X110Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570    32.005    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.684    32.121    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X110Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/C
                         clock pessimism              0.000    32.121    
                         clock uncertainty           -0.490    31.632    
    SLICE_X110Y86        FDRE (Setup_fdre_C_CE)      -0.205    31.427    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]
  -------------------------------------------------------------------
                         required time                         31.427    
                         arrival time                         -35.476    
  -------------------------------------------------------------------
                         slack                                 -4.050    

Slack (VIOLATED) :        -3.942ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.301%)  route 1.346ns (67.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 32.118 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.860    33.154    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    33.672 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.493    34.165    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.124    34.289 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.853    35.142    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570    32.005    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681    32.118    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/C
                         clock pessimism              0.000    32.118    
                         clock uncertainty           -0.490    31.629    
    SLICE_X107Y85        FDRE (Setup_fdre_C_R)       -0.429    31.200    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]
  -------------------------------------------------------------------
                         required time                         31.200    
                         arrival time                         -35.142    
  -------------------------------------------------------------------
                         slack                                 -3.942    

Slack (VIOLATED) :        -3.942ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.301%)  route 1.346ns (67.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 32.118 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.860    33.154    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    33.672 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.493    34.165    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.124    34.289 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.853    35.142    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570    32.005    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681    32.118    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[25]/C
                         clock pessimism              0.000    32.118    
                         clock uncertainty           -0.490    31.629    
    SLICE_X107Y85        FDRE (Setup_fdre_C_R)       -0.429    31.200    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[25]
  -------------------------------------------------------------------
                         required time                         31.200    
                         arrival time                         -35.142    
  -------------------------------------------------------------------
                         slack                                 -3.942    

Slack (VIOLATED) :        -3.942ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.301%)  route 1.346ns (67.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 32.118 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.860    33.154    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    33.672 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.493    34.165    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.124    34.289 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.853    35.142    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.570    32.005    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681    32.118    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X107Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/C
                         clock pessimism              0.000    32.118    
                         clock uncertainty           -0.490    31.629    
    SLICE_X107Y85        FDRE (Setup_fdre_C_R)       -0.429    31.200    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]
  -------------------------------------------------------------------
                         required time                         31.200    
                         arrival time                         -35.142    
  -------------------------------------------------------------------
                         slack                                 -3.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.209ns (29.710%)  route 0.494ns (70.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.632     0.968    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.494     1.626    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X112Y87        LUT3 (Prop_lut3_I2_O)        0.045     1.671 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_i_1/O
                         net (fo=1, routed)           0.000     1.671    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_i_1_n_0
    SLICE_X112Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.906     0.908    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X112Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_reg/C
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.490     1.398    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.120     1.518    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.018%)  route 0.478ns (71.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.631     0.967    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y85        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.306     1.414    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X106Y86        LUT5 (Prop_lut5_I2_O)        0.045     1.459 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1/O
                         net (fo=3, routed)           0.172     1.630    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1_n_0
    SLICE_X109Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y85        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.490     1.394    
    SLICE_X109Y85        FDRE (Hold_fdre_C_D)         0.047     1.441    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.231ns (32.319%)  route 0.484ns (67.681%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.631     0.967    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y85        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.306     1.414    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X106Y86        LUT5 (Prop_lut5_I2_O)        0.045     1.459 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1/O
                         net (fo=3, routed)           0.178     1.636    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1_n_0
    SLICE_X106Y86        LUT5 (Prop_lut5_I2_O)        0.045     1.681 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000     1.681    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_i_1_n_0
    SLICE_X106Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X106Y86        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.490     1.394    
    SLICE_X106Y86        FDRE (Hold_fdre_C_D)         0.091     1.485    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.632%)  route 0.412ns (66.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.632     0.968    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.132 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.177     1.308    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.045     1.353 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.236     1.589    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.490     1.395    
    SLICE_X109Y87        FDRE (Hold_fdre_C_R)        -0.018     1.377    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.632%)  route 0.412ns (66.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.632     0.968    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.132 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.177     1.308    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.045     1.353 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.236     1.589    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.490     1.395    
    SLICE_X109Y87        FDRE (Hold_fdre_C_R)        -0.018     1.377    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.632%)  route 0.412ns (66.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.632     0.968    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.132 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.177     1.308    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.045     1.353 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.236     1.589    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.490     1.395    
    SLICE_X109Y87        FDRE (Hold_fdre_C_R)        -0.018     1.377    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.632%)  route 0.412ns (66.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.632     0.968    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.132 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.177     1.308    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.045     1.353 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.236     1.589    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.490     1.395    
    SLICE_X109Y87        FDRE (Hold_fdre_C_R)        -0.018     1.377    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.632%)  route 0.412ns (66.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.632     0.968    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.132 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.177     1.308    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.045     1.353 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.236     1.589    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.490     1.395    
    SLICE_X109Y87        FDRE (Hold_fdre_C_R)        -0.018     1.377    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.632%)  route 0.412ns (66.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.632     0.968    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.132 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.177     1.308    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.045     1.353 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1/O
                         net (fo=79, routed)          0.236     1.589    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X109Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[3]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.490     1.395    
    SLICE_X109Y87        FDRE (Hold_fdre_C_R)        -0.018     1.377    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.657%)  route 0.441ns (70.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.631     0.967    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y85        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.289     1.397    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X109Y86        LUT6 (Prop_lut6_I3_O)        0.045     1.442 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[4]_i_1/O
                         net (fo=6, routed)           0.152     1.594    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_0
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.846     0.846    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.903     0.905    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X108Y87        FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.490     1.395    
    SLICE_X108Y87        FDRE (Hold_fdre_C_CE)       -0.016     1.379    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.215    





