{
	"finish__design__instance__count__class:antenna_cell": 38,
	"finish__design__instance__area__class:antenna_cell": 214.502,
	"finish__design__instance__count__class:buffer": 31,
	"finish__design__instance__area__class:buffer": 1902.3,
	"finish__design__instance__count__class:clock_buffer": 23,
	"finish__design__instance__area__class:clock_buffer": 3652.19,
	"finish__design__instance__count__class:timing_repair_buffer": 42,
	"finish__design__instance__area__class:timing_repair_buffer": 2159.14,
	"finish__design__instance__count__class:inverter": 15,
	"finish__design__instance__area__class:inverter": 366.912,
	"finish__design__instance__count__class:clock_inverter": 9,
	"finish__design__instance__area__class:clock_inverter": 316.109,
	"finish__design__instance__count__class:sequential_cell": 146,
	"finish__design__instance__area__class:sequential_cell": 12678.2,
	"finish__design__instance__count__class:multi_input_combinational_cell": 348,
	"finish__design__instance__area__class:multi_input_combinational_cell": 19576.2,
	"finish__design__instance__count": 652,
	"finish__design__instance__area": 40865.5,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.98036,
	"finish__clock__skew__setup": 0.0128978,
	"finish__clock__skew__hold": 0.0128978,
	"finish__timing__drv__max_slew_limit": 0.678177,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.985495,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 33,
	"finish__power__internal__total": 0.116123,
	"finish__power__switching__total": 0.0548362,
	"finish__power__leakage__total": 3.27943e-06,
	"finish__power__total": 0.170963,
	"finish__design__io": 42,
	"finish__design__die__area": 5.97223e+06,
	"finish__design__core__area": 5.94364e+06,
	"finish__design__instance__count": 7438,
	"finish__design__instance__area": 79171.1,
	"finish__design__instance__count__stdcell": 7438,
	"finish__design__instance__area__stdcell": 79171.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0133203,
	"finish__design__instance__utilization__stdcell": 0.0133203,
	"finish__design__rows": 483,
	"finish__design__rows:GF018hv5v_green_sc9": 483,
	"finish__design__sites": 2105880,
	"finish__design__sites:GF018hv5v_green_sc9": 2105880,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}