{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509058644597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509058644601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 20:57:24 2017 " "Processing started: Thu Oct 26 20:57:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509058644601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058644601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final -c Projeto_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final -c Projeto_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058644601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509058644828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509058644828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavior " "Found design unit 1: ula-Behavior" {  } { { "ula.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509058654065 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509058654065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-behaviorMain " "Found design unit 1: Main-behaviorMain" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509058654067 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509058654067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-behaviorControle " "Found design unit 1: Controle-behaviorControle" {  } { { "Controle.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509058654069 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509058654069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file condreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CondReg-behaviorCondReg " "Found design unit 1: CondReg-behaviorCondReg" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509058654071 ""} { "Info" "ISGN_ENTITY_NAME" "1 CondReg " "Found entity 1: CondReg" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509058654071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancodeRegistradores-behaviorBanco " "Found design unit 1: BancodeRegistradores-behaviorBanco" {  } { { "BancodeRegistradores.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/BancodeRegistradores.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509058654072 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancodeRegistradores " "Found entity 1: BancodeRegistradores" {  } { { "BancodeRegistradores.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/BancodeRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509058654072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509058654096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResU1 Main.vhd(17) " "Verilog HDL or VHDL warning at Main.vhd(17): object \"ResU1\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509058654097 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResU2 Main.vhd(17) " "Verilog HDL or VHDL warning at Main.vhd(17): object \"ResU2\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509058654097 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResU3 Main.vhd(17) " "Verilog HDL or VHDL warning at Main.vhd(17): object \"ResU3\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509058654097 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResU4 Main.vhd(17) " "Verilog HDL or VHDL warning at Main.vhd(17): object \"ResU4\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509058654097 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResU5 Main.vhd(18) " "Verilog HDL or VHDL warning at Main.vhd(18): object \"ResU5\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509058654097 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResU6 Main.vhd(18) " "Verilog HDL or VHDL warning at Main.vhd(18): object \"ResU6\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509058654097 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResU7 Main.vhd(18) " "Verilog HDL or VHDL warning at Main.vhd(18): object \"ResU7\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509058654097 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResU8 Main.vhd(18) " "Verilog HDL or VHDL warning at Main.vhd(18): object \"ResU8\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509058654097 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regReadM Main.vhd(20) " "Verilog HDL or VHDL warning at Main.vhd(20): object \"regReadM\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509058654097 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:stage " "Elaborating entity \"Controle\" for hierarchy \"Controle:stage\"" {  } { { "Main.vhd" "stage" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509058654109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancodeRegistradores BancodeRegistradores:stage0 " "Elaborating entity \"BancodeRegistradores\" for hierarchy \"BancodeRegistradores:stage0\"" {  } { { "Main.vhd" "stage0" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509058654116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondReg CondReg:stage2 " "Elaborating entity \"CondReg\" for hierarchy \"CondReg:stage2\"" {  } { { "Main.vhd" "stage2" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509058654128 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ImediatoCond CondReg.vhd(19) " "VHDL Process Statement warning at CondReg.vhd(19): signal \"ImediatoCond\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509058654128 "|Main|CondReg:stage2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XchgCond CondReg.vhd(20) " "VHDL Process Statement warning at CondReg.vhd(20): signal \"XchgCond\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509058654129 "|Main|CondReg:stage2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ImediatoCond CondReg.vhd(21) " "VHDL Process Statement warning at CondReg.vhd(21): signal \"ImediatoCond\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509058654129 "|Main|CondReg:stage2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RjCond CondReg.vhd(23) " "VHDL Process Statement warning at CondReg.vhd(23): signal \"RjCond\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509058654129 "|Main|CondReg:stage2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ResOut CondReg.vhd(15) " "VHDL Process Statement warning at CondReg.vhd(15): inferring latch(es) for signal or variable \"ResOut\", which holds its previous value in one or more paths through the process" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509058654129 "|Main|CondReg:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResOut\[0\] CondReg.vhd(15) " "Inferred latch for \"ResOut\[0\]\" at CondReg.vhd(15)" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654129 "|Main|CondReg:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResOut\[1\] CondReg.vhd(15) " "Inferred latch for \"ResOut\[1\]\" at CondReg.vhd(15)" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654129 "|Main|CondReg:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResOut\[2\] CondReg.vhd(15) " "Inferred latch for \"ResOut\[2\]\" at CondReg.vhd(15)" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654129 "|Main|CondReg:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResOut\[3\] CondReg.vhd(15) " "Inferred latch for \"ResOut\[3\]\" at CondReg.vhd(15)" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654129 "|Main|CondReg:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResOut\[4\] CondReg.vhd(15) " "Inferred latch for \"ResOut\[4\]\" at CondReg.vhd(15)" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654129 "|Main|CondReg:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResOut\[5\] CondReg.vhd(15) " "Inferred latch for \"ResOut\[5\]\" at CondReg.vhd(15)" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654129 "|Main|CondReg:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResOut\[6\] CondReg.vhd(15) " "Inferred latch for \"ResOut\[6\]\" at CondReg.vhd(15)" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654130 "|Main|CondReg:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResOut\[7\] CondReg.vhd(15) " "Inferred latch for \"ResOut\[7\]\" at CondReg.vhd(15)" {  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058654130 "|Main|CondReg:stage2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:stage3 " "Elaborating entity \"ula\" for hierarchy \"ula:stage3\"" {  } { { "Main.vhd" "stage3" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509058654138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage5\|ResOut\[0\] " "Latch CondReg:stage5\|ResOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage5\|ResOut\[1\] " "Latch CondReg:stage5\|ResOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage5\|ResOut\[2\] " "Latch CondReg:stage5\|ResOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage5\|ResOut\[3\] " "Latch CondReg:stage5\|ResOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage5\|ResOut\[4\] " "Latch CondReg:stage5\|ResOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage5\|ResOut\[5\] " "Latch CondReg:stage5\|ResOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage5\|ResOut\[6\] " "Latch CondReg:stage5\|ResOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage5\|ResOut\[7\] " "Latch CondReg:stage5\|ResOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage2\|ResOut\[0\] " "Latch CondReg:stage2\|ResOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage2\|ResOut\[1\] " "Latch CondReg:stage2\|ResOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage2\|ResOut\[2\] " "Latch CondReg:stage2\|ResOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage2\|ResOut\[3\] " "Latch CondReg:stage2\|ResOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage2\|ResOut\[4\] " "Latch CondReg:stage2\|ResOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654689 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage2\|ResOut\[5\] " "Latch CondReg:stage2\|ResOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654690 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage2\|ResOut\[6\] " "Latch CondReg:stage2\|ResOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654690 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CondReg:stage2\|ResOut\[7\] " "Latch CondReg:stage2\|ResOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[10\] " "Ports D and ENA on the latch are fed by the same signal instruction\[10\]" {  } { { "Main.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509058654690 ""}  } { { "CondReg.vhd" "" { Text "D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509058654690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509058654796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509058655317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509058655317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509058655381 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509058655381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509058655381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509058655381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509058655413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 20:57:35 2017 " "Processing ended: Thu Oct 26 20:57:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509058655413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509058655413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509058655413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509058655413 ""}
