# compile vhdl design source files
vhdl xpm  \
"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl xil_defaultlib  \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_reset_async_sync/lab2_reset_async_sync.srcs/sources_1/new/PowerOnReset.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/counter_3Bits/counter_3Bits.srcs/sources_1/new/counter_3Bits.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/sources_1/imports/new/counter_Nbits.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/sources_1/new/divisor_frecuencia.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_FSM/lab2_FSM.srcs/sources_1/new/lab2_FSM.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/new/lab2_ROM_gen.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_ROM_inf/lab2_ROM_inf.srcs/sources_1/new/package_inf_rom.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_ROM_inf/lab2_ROM_inf.srcs/sources_1/new/lab2_ROM_inf.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/new/lab2_comparador_salida.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/new/lab2_dual_port_ram_gen.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_bloque_sumador/lab2_bloque_sumador.srcs/sources_1/new/lad2_bloque_sumador.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/new/lab2_top_level_module_v2.vhd" \
"../../../../lab2_top_level_module_v2.srcs/sim_1/new/lab2_testbench_top_level_module_v3.vhd" \

# Do not sort compile order
nosort
