I 000044 55 6661          1606697067986 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606697067987 2020.11.29 19:44:27)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code b2b6e6e6e3e4e3a4b3b5b0e4a7e8e2b4e1b5b7b4b3b4e1)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606697068084 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606697068085 2020.11.29 19:44:28)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 1014421711464006131c564a471646171217171611)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606697068133 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606697068134 2020.11.29 19:44:28)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 3f3b6c3b616b3d283a6d2d6638383d393a3938393a)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606697068169 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606697068170 2020.11.29 19:44:28)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 6e6a3e6e6d3838796a6e7f353d686a6b38683a696b)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606697068222 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606697068223 2020.11.29 19:44:28)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 9c98c393cbc89e8a9c9e84c59b9b9e9a999a9b9a95)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606697068264 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606697068265 2020.11.29 19:44:28)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code cbcf949e9f9fc9ddc0cfdf92ccccc9cdcecdcccdc2)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606697068303 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606697068304 2020.11.29 19:44:28)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code ebefb4b8ecbdbcfcedeaf9b0bfede8ecefeebdede9)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606697068339 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606697068340 2020.11.29 19:44:28)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 0a0f030c0e5c5d1d0c5e18515e0c090d0e0f5c0c0c)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606697068373 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606697068374 2020.11.29 19:44:28)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 393d393d326e3b2f3c3d2b63693f6d3c6f3f3a3f6f)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606697068415 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606697068416 2020.11.29 19:44:28)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 585c5a5b550f0b4e04574b030d5e5d5f5a5d0e5e5e)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606697068477 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606697068478 2020.11.29 19:44:28)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 9692959899c0c18192919190d2cdc4919f919591929093)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000050 55 7968          1606697068551 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606697068552 2020.11.29 19:44:28)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code e5e1e6b7e9b3b2f2e1e2e2e5a1bce2e2e1e3e7e2e6e2ec)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_var(_int count_down_to_end -8 0 194(_prcs 2((i 3)))))
		(_var(_int start_count_down -1 0 195(_prcs 2((i 2)))))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(30))(_read(3)(31)(32)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(30))(_mon)(_read(32)))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(31))(_sens(30))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(32)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1918314528 1147499625 543257697 1377857396 1936287589 1181902196 694512745 8250)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1699948576 1952671084 1734693408 1702130537 1869881458 1769109280 975791476 32)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1918314528 1164276841 1818386798 1868963941 1699881074 1953720679 1766224485 975791468 32)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000051 55 5597          1606697237594 structural
(_unit VHDL(system 0 31(structural 0 46))
	(_version ve4)
	(_time 1606697237595 2020.11.29 19:47:17)
	(_source(\../src/System - Copy.vhd\))
	(_parameters dbg tan)
	(_code 3b6f3d3f606d6c2c6c342e613e3c383c323c38343f)
	(_coverage d)
	(_ent
		(_time 1606697237585)
	)
	(_inst instruct_buffer 0 102(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 115(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 122(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 142(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 170(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 184(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 197(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 209(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 48(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 52(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 52(_arch(_uni))))
		(_sig(_int rs2 3 0 53(_arch(_uni))))
		(_sig(_int rs3 3 0 54(_arch(_uni))))
		(_sig(_int rs1_o 3 0 56(_arch(_uni))))
		(_sig(_int rs2_o 3 0 57(_arch(_uni))))
		(_sig(_int rs3_o 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 60(_arch(_uni))))
		(_sig(_int RSel2 4 0 61(_arch(_uni))))
		(_sig(_int RSel3 4 0 62(_arch(_uni))))
		(_sig(_int RSelD 4 0 63(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 65(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 67(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 68(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 69(_arch(_uni))))
		(_sig(_int RselD_o 4 0 70(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 72(_arch(_uni))))
		(_sig(_int writeData 3 0 75(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 76(_arch(_uni))))
		(_sig(_int writeEnable -1 0 77(_arch(_uni))))
		(_sig(_int WriteValue 3 0 80(_arch(_uni))))
		(_sig(_int rd_out 3 0 83(_arch(_uni))))
		(_sig(_int valid -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 85(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 86(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 87(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 88(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 90(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 91(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 92(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 93(_arch(_uni))))
		(_sig(_int instruct_t 4 0 94(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 95(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 96(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 97(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 5597          1606697284300 structural
(_unit VHDL(system 0 31(structural 0 46))
	(_version ve4)
	(_time 1606697284301 2020.11.29 19:48:04)
	(_source(\../src/System - Copy.vhd\))
	(_parameters dbg tan)
	(_code ababfafdf0fdfcbcfca4bef1aeaca8aca2aca8acaf)
	(_coverage d)
	(_ent
		(_time 1606697284297)
	)
	(_inst instruct_buffer 0 102(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 115(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 122(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 142(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 170(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 184(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 197(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 209(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 48(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 52(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 52(_arch(_uni))))
		(_sig(_int rs2 3 0 53(_arch(_uni))))
		(_sig(_int rs3 3 0 54(_arch(_uni))))
		(_sig(_int rs1_o 3 0 56(_arch(_uni))))
		(_sig(_int rs2_o 3 0 57(_arch(_uni))))
		(_sig(_int rs3_o 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 60(_arch(_uni))))
		(_sig(_int RSel2 4 0 61(_arch(_uni))))
		(_sig(_int RSel3 4 0 62(_arch(_uni))))
		(_sig(_int RSelD 4 0 63(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 65(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 67(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 68(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 69(_arch(_uni))))
		(_sig(_int RselD_o 4 0 70(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 72(_arch(_uni))))
		(_sig(_int writeData 3 0 75(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 76(_arch(_uni))))
		(_sig(_int writeEnable -1 0 77(_arch(_uni))))
		(_sig(_int WriteValue 3 0 80(_arch(_uni))))
		(_sig(_int rd_out 3 0 83(_arch(_uni))))
		(_sig(_int valid -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 85(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 86(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 87(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 88(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 90(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 91(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 92(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 93(_arch(_uni))))
		(_sig(_int instruct_t 4 0 94(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 95(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 96(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 97(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 6661          1606697288154 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606697288155 2020.11.29 19:48:08)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code beb0eeeab8e8efa8bfb9bce8abe4eeb8edb9bbb8bfb8ed)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606697288257 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606697288258 2020.11.29 19:48:08)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 1c124a1b4e4a4c0a1f105a464b1a4a1b1e1b1b1a1d)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606697288296 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606697288297 2020.11.29 19:48:08)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 4b451c48111f495c4e1959124c4c494d4e4d4c4d4e)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606697288320 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606697288321 2020.11.29 19:48:08)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 5a540e595d0c0c4d5e5a4b01095c5e5f0c5c0e5d5f)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606697288351 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606697288352 2020.11.29 19:48:08)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 79772278742d7b6f797b61207e7e7b7f7c7f7e7f70)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606697288404 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606697288405 2020.11.29 19:48:08)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code b8b6e3ecb6ecbaaeb3bcace1bfbfbabebdbebfbeb1)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606697288431 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606697288432 2020.11.29 19:48:08)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code c8c6939d959e9fdfcec9da939ccecbcfcccd9ececa)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606697288456 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606697288457 2020.11.29 19:48:08)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code e7e9bcb4b5b1b0f0e1b3f5bcb3e1e4e0e3e2b1e1e1)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606697288482 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606697288483 2020.11.29 19:48:08)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code f6f9a4a7f2a1f4e0f3f2e4aca6f0a2f3a0f0f5f0a0)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606697288509 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606697288510 2020.11.29 19:48:08)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 16194711154145004a19054d431013111413401010)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606697288606 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606697288607 2020.11.29 19:48:08)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 737c23737925246477747475372821747a747074777576)
	(_coverage d)
	(_ent
		(_time 1606697288598)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000051 55 5597          1606697288657 structural
(_unit VHDL(system 0 31(structural 0 46))
	(_version ve4)
	(_time 1606697288658 2020.11.29 19:48:08)
	(_source(\../src/System - Copy.vhd\))
	(_parameters dbg tan)
	(_code b2bde2e7b9e4e5a5e5bda7e8b7b5b1b5bbb5b1b5b6)
	(_coverage d)
	(_ent
		(_time 1606697288642)
	)
	(_inst instruct_buffer 0 102(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 115(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 122(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 142(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 170(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 184(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 197(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 209(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 48(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 52(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 52(_arch(_uni))))
		(_sig(_int rs2 3 0 53(_arch(_uni))))
		(_sig(_int rs3 3 0 54(_arch(_uni))))
		(_sig(_int rs1_o 3 0 56(_arch(_uni))))
		(_sig(_int rs2_o 3 0 57(_arch(_uni))))
		(_sig(_int rs3_o 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 60(_arch(_uni))))
		(_sig(_int RSel2 4 0 61(_arch(_uni))))
		(_sig(_int RSel3 4 0 62(_arch(_uni))))
		(_sig(_int RSelD 4 0 63(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 65(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 67(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 68(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 69(_arch(_uni))))
		(_sig(_int RselD_o 4 0 70(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 72(_arch(_uni))))
		(_sig(_int writeData 3 0 75(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 76(_arch(_uni))))
		(_sig(_int writeEnable -1 0 77(_arch(_uni))))
		(_sig(_int WriteValue 3 0 80(_arch(_uni))))
		(_sig(_int rd_out 3 0 83(_arch(_uni))))
		(_sig(_int valid -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 85(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 86(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 87(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 88(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 90(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 91(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 92(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 93(_arch(_uni))))
		(_sig(_int instruct_t 4 0 94(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 95(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 96(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 97(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000044 55 6661          1606697328475 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606697328476 2020.11.29 19:48:48)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 36323f336360672037313460236c663065313330373065)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
V 000053 55 1360          1606697328538 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606697328539 2020.11.29 19:48:48)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 75717974712325637679332f227323727772727374)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
V 000050 55 1482          1606697328568 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606697328569 2020.11.29 19:48:48)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 9490999a98c0968391c686cd939396929192939291)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
V 000052 55 1403          1606697328595 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606697328596 2020.11.29 19:48:48)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code b3b7bde7e6e5e5a4b7b3a2e8e0b5b7b6e5b5e7b4b6)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
V 000050 55 2747          1606697328631 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606697328632 2020.11.29 19:48:48)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code d3d7d281d487d1c5d3d1cb8ad4d4d1d5d6d5d4d5da)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
V 000050 55 1043          1606697328656 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606697328657 2020.11.29 19:48:48)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code f2f6f3a2f6a6f0e4f9f6e6abf5f5f0f4f7f4f5f4fb)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
V 000056 55 1529          1606697328676 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606697328677 2020.11.29 19:48:48)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 020602045554551504031059560401050607540400)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
V 000051 55 1527          1606697328700 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606697328701 2020.11.29 19:48:48)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 11151116454746061745034a451712161514471717)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
V 000056 55 1342          1606697328731 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606697328732 2020.11.29 19:48:48)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 30353934326732263534226a603664356636333666)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
V 000051 55 8369          1606697328752 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606697328753 2020.11.29 19:48:48)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 50555b53550703460c5f430b055655575255065656)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606697328809 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606697328810 2020.11.29 19:48:48)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 8e8b8481d2d8d9998a898988cad5dc8987898d898a888b)
	(_coverage d)
	(_ent
		(_time 1606697328805)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
V 000051 55 5602          1606697328859 structural
(_unit VHDL(system_copy 0 31(structural 0 46))
	(_version ve4)
	(_time 1606697328860 2020.11.29 19:48:48)
	(_source(\../src/System - Copy.vhd\))
	(_parameters dbg tan)
	(_code ada8a7fbf0fbfabafaa2b8f7a8a8fbabaeabfbaaad)
	(_coverage d)
	(_ent
		(_time 1606697328848)
	)
	(_inst instruct_buffer 0 102(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 115(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 122(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 142(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 170(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 184(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 197(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 209(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 48(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 52(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 52(_arch(_uni))))
		(_sig(_int rs2 3 0 53(_arch(_uni))))
		(_sig(_int rs3 3 0 54(_arch(_uni))))
		(_sig(_int rs1_o 3 0 56(_arch(_uni))))
		(_sig(_int rs2_o 3 0 57(_arch(_uni))))
		(_sig(_int rs3_o 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 60(_arch(_uni))))
		(_sig(_int RSel2 4 0 61(_arch(_uni))))
		(_sig(_int RSel3 4 0 62(_arch(_uni))))
		(_sig(_int RSelD 4 0 63(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 65(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 67(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 68(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 69(_arch(_uni))))
		(_sig(_int RselD_o 4 0 70(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 72(_arch(_uni))))
		(_sig(_int writeData 3 0 75(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 76(_arch(_uni))))
		(_sig(_int writeEnable -1 0 77(_arch(_uni))))
		(_sig(_int WriteValue 3 0 80(_arch(_uni))))
		(_sig(_int rd_out 3 0 83(_arch(_uni))))
		(_sig(_int valid -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 85(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 86(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 87(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 88(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 90(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 91(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 92(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 93(_arch(_uni))))
		(_sig(_int instruct_t 4 0 94(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 95(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 96(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 97(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 7968          1606697352028 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606697352029 2020.11.29 19:49:12)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 313e363539676626353636317568363635373336323638)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_var(_int count_down_to_end -8 0 194(_prcs 2((i 3)))))
		(_var(_int start_count_down -1 0 195(_prcs 2((i 2)))))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(30))(_read(3)(31)(32)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(30))(_mon)(_read(32)))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(31))(_sens(30))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(32)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1918314528 1147499625 543257697 1377857396 1936287589 1181902196 694512745 8250)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1699948576 1952671084 1734693408 1702130537 1869881458 1769109280 975791476 32)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1918314528 1164276841 1818386798 1868963941 1699881074 1953720679 1766224485 975791468 32)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
V 000050 55 7968          1606705355115 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606705355116 2020.11.29 22:02:35)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 471146444911105043404047031e40404341454044404e)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_var(_int count_down_to_end -8 0 194(_prcs 2((i 3)))))
		(_var(_int start_count_down -1 0 195(_prcs 2((i 2)))))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(30))(_read(3)(31)(32)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(30))(_mon)(_read(32)))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(31))(_sens(30))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(32)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1918314528 1147499625 543257697 1377857396 1936287589 1181902196 694512745 8250)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1699948576 1952671084 1734693408 1702130537 1869881458 1769109280 975791476 32)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1918314528 1164276841 1818386798 1868963941 1699881074 1953720679 1766224485 975791468 32)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
V 000051 55 9456          1606705376221 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606705376222 2020.11.29 22:02:56)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code bcedbbe9e6eaebabb8bbbbbaf8e7eebbb5bbbfbbb8bab9)
	(_coverage d)
	(_ent
		(_time 1606697328804)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
