/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright (c) 2022 Rockchip Electronics Co., Ltd.
 */

#ifndef __RK3308_H
#define __RK3308_H
#ifdef __cplusplus
  extern "C" {
#endif
/****************************************************************************************/
/*                                                                                      */
/*                               Module Structure Section                               */
/*                                                                                      */
/****************************************************************************************/
#ifndef __ASSEMBLY__
/* GRF Register Structure Define */
struct GRF_REG {
    __IO uint32_t GPIO0A_IOMUX;                       /* Address Offset: 0x0000 */
         uint32_t RESERVED0004;                       /* Address Offset: 0x0004 */
    __IO uint32_t GPIO0B_IOMUX;                       /* Address Offset: 0x0008 */
         uint32_t RESERVED000C;                       /* Address Offset: 0x000C */
    __IO uint32_t GPIO0C_IOMUX;                       /* Address Offset: 0x0010 */
         uint32_t RESERVED0014[3];                    /* Address Offset: 0x0014 */
    __IO uint32_t GPIO1A_IOMUX;                       /* Address Offset: 0x0020 */
         uint32_t RESERVED0024;                       /* Address Offset: 0x0024 */
    __IO uint32_t GPIO1B_IOMUX_L;                     /* Address Offset: 0x0028 */
    __IO uint32_t GPIO1B_IOMUX_H;                     /* Address Offset: 0x002C */
    __IO uint32_t GPIO1C_IOMUX_L;                     /* Address Offset: 0x0030 */
    __IO uint32_t GPIO1C_IOMUX_H;                     /* Address Offset: 0x0034 */
    __IO uint32_t GPIO1D_IOMUX;                       /* Address Offset: 0x0038 */
         uint32_t RESERVED003C;                       /* Address Offset: 0x003C */
    __IO uint32_t GPIO2A_IOMUX;                       /* Address Offset: 0x0040 */
         uint32_t RESERVED0044;                       /* Address Offset: 0x0044 */
    __IO uint32_t GPIO2B_IOMUX;                       /* Address Offset: 0x0048 */
         uint32_t RESERVED004C;                       /* Address Offset: 0x004C */
    __IO uint32_t GPIO2C_IOMUX;                       /* Address Offset: 0x0050 */
         uint32_t RESERVED0054[3];                    /* Address Offset: 0x0054 */
    __IO uint32_t GPIO3A_IOMUX;                       /* Address Offset: 0x0060 */
         uint32_t RESERVED0064;                       /* Address Offset: 0x0064 */
    __IO uint32_t GPIO3B_IOMUX;                       /* Address Offset: 0x0068 */
         uint32_t RESERVED006C[5];                    /* Address Offset: 0x006C */
    __IO uint32_t GPIO4A_IOMUX;                       /* Address Offset: 0x0080 */
         uint32_t RESERVED0084;                       /* Address Offset: 0x0084 */
    __IO uint32_t GPIO4B_IOMUX;                       /* Address Offset: 0x0088 */
         uint32_t RESERVED008C;                       /* Address Offset: 0x008C */
    __IO uint32_t GPIO4C_IOMUX;                       /* Address Offset: 0x0090 */
         uint32_t RESERVED0094;                       /* Address Offset: 0x0094 */
    __IO uint32_t GPIO4D_IOMUX;                       /* Address Offset: 0x0098 */
         uint32_t RESERVED009C;                       /* Address Offset: 0x009C */
    __IO uint32_t GPIO0A_P;                           /* Address Offset: 0x00A0 */
    __IO uint32_t GPIO0B_P;                           /* Address Offset: 0x00A4 */
    __IO uint32_t GPIO0C_P;                           /* Address Offset: 0x00A8 */
         uint32_t RESERVED00AC;                       /* Address Offset: 0x00AC */
    __IO uint32_t GPIO1A_P;                           /* Address Offset: 0x00B0 */
    __IO uint32_t GPIO1B_P;                           /* Address Offset: 0x00B4 */
    __IO uint32_t GPIO1C_P;                           /* Address Offset: 0x00B8 */
    __IO uint32_t GPIO1D_P;                           /* Address Offset: 0x00BC */
    __IO uint32_t GPIO2A_P;                           /* Address Offset: 0x00C0 */
    __IO uint32_t GPIO2B_P;                           /* Address Offset: 0x00C4 */
    __IO uint32_t GPIO2C_P;                           /* Address Offset: 0x00C8 */
         uint32_t RESERVED00CC;                       /* Address Offset: 0x00CC */
    __IO uint32_t GPIO3A_P;                           /* Address Offset: 0x00D0 */
    __IO uint32_t GPIO3B_P;                           /* Address Offset: 0x00D4 */
         uint32_t RESERVED00D8[2];                    /* Address Offset: 0x00D8 */
    __IO uint32_t GPIO4A_P;                           /* Address Offset: 0x00E0 */
    __IO uint32_t GPIO4B_P;                           /* Address Offset: 0x00E4 */
    __IO uint32_t GPIO4C_P;                           /* Address Offset: 0x00E8 */
    __IO uint32_t GPIO4D_P;                           /* Address Offset: 0x00EC */
         uint32_t RESERVED00F0[4];                    /* Address Offset: 0x00F0 */
    __IO uint32_t GPIO0A_E;                           /* Address Offset: 0x0100 */
    __IO uint32_t GPIO0B_E;                           /* Address Offset: 0x0104 */
    __IO uint32_t GPIO0C_E;                           /* Address Offset: 0x0108 */
         uint32_t RESERVED010C;                       /* Address Offset: 0x010C */
    __IO uint32_t GPIO1A_E;                           /* Address Offset: 0x0110 */
    __IO uint32_t GPIO1B_E;                           /* Address Offset: 0x0114 */
    __IO uint32_t GPIO1C_E;                           /* Address Offset: 0x0118 */
    __IO uint32_t GPIO1D_E;                           /* Address Offset: 0x011C */
    __IO uint32_t GPIO2A_E;                           /* Address Offset: 0x0120 */
    __IO uint32_t GPIO2B_E;                           /* Address Offset: 0x0124 */
    __IO uint32_t GPIO2C_E;                           /* Address Offset: 0x0128 */
         uint32_t RESERVED012C;                       /* Address Offset: 0x012C */
    __IO uint32_t GPIO3A_E;                           /* Address Offset: 0x0130 */
    __IO uint32_t GPIO3B_E;                           /* Address Offset: 0x0134 */
         uint32_t RESERVED0138[2];                    /* Address Offset: 0x0138 */
    __IO uint32_t GPIO4A_E;                           /* Address Offset: 0x0140 */
    __IO uint32_t GPIO4B_E;                           /* Address Offset: 0x0144 */
    __IO uint32_t GPIO4C_E;                           /* Address Offset: 0x0148 */
    __IO uint32_t GPIO4D_E;                           /* Address Offset: 0x014C */
    __IO uint32_t GPIO0A_SR;                          /* Address Offset: 0x0150 */
    __IO uint32_t GPIO0B_SR;                          /* Address Offset: 0x0154 */
    __IO uint32_t GPIO0C_SR;                          /* Address Offset: 0x0158 */
         uint32_t RESERVED015C;                       /* Address Offset: 0x015C */
    __IO uint32_t GPIO1A_SR;                          /* Address Offset: 0x0160 */
    __IO uint32_t GPIO1B_SR;                          /* Address Offset: 0x0164 */
    __IO uint32_t GPIO1C_SR;                          /* Address Offset: 0x0168 */
    __IO uint32_t GPIO1D_SR;                          /* Address Offset: 0x016C */
    __IO uint32_t GPIO2A_SR;                          /* Address Offset: 0x0170 */
    __IO uint32_t GPIO2B_SR;                          /* Address Offset: 0x0174 */
    __IO uint32_t GPIO2C_SR;                          /* Address Offset: 0x0178 */
         uint32_t RESERVED017C;                       /* Address Offset: 0x017C */
    __IO uint32_t GPIO3A_SR;                          /* Address Offset: 0x0180 */
    __IO uint32_t GPIO3B_SR;                          /* Address Offset: 0x0184 */
         uint32_t RESERVED0188[2];                    /* Address Offset: 0x0188 */
    __IO uint32_t GPIO4A_SR;                          /* Address Offset: 0x0190 */
    __IO uint32_t GPIO4B_SR;                          /* Address Offset: 0x0194 */
    __IO uint32_t GPIO4C_SR;                          /* Address Offset: 0x0198 */
    __IO uint32_t GPIO4D_SR;                          /* Address Offset: 0x019C */
    __IO uint32_t GPIO0A_SMT;                         /* Address Offset: 0x01A0 */
    __IO uint32_t GPIO0B_SMT;                         /* Address Offset: 0x01A4 */
    __IO uint32_t GPIO0C_SMT;                         /* Address Offset: 0x01A8 */
         uint32_t RESERVED01AC;                       /* Address Offset: 0x01AC */
    __IO uint32_t GPIO1A_SMT;                         /* Address Offset: 0x01B0 */
    __IO uint32_t GPIO1B_SMT;                         /* Address Offset: 0x01B4 */
    __IO uint32_t GPIO1C_SMT;                         /* Address Offset: 0x01B8 */
    __IO uint32_t GPIO1D_SMT;                         /* Address Offset: 0x01BC */
    __IO uint32_t GPIO2A_SMT;                         /* Address Offset: 0x01C0 */
    __IO uint32_t GPIO2B_SMT;                         /* Address Offset: 0x01C4 */
    __IO uint32_t GPIO2C_SMT;                         /* Address Offset: 0x01C8 */
         uint32_t RESERVED01CC;                       /* Address Offset: 0x01CC */
    __IO uint32_t GPIO3A_SMT;                         /* Address Offset: 0x01D0 */
    __IO uint32_t GPIO3B_SMT;                         /* Address Offset: 0x01D4 */
         uint32_t RESERVED01D8[2];                    /* Address Offset: 0x01D8 */
    __IO uint32_t GPIO4A_SMT;                         /* Address Offset: 0x01E0 */
    __IO uint32_t GPIO4B_SMT;                         /* Address Offset: 0x01E4 */
    __IO uint32_t GPIO4C_SMT;                         /* Address Offset: 0x01E8 */
    __IO uint32_t GPIO4D_SMT;                         /* Address Offset: 0x01EC */
         uint32_t RESERVED01F0[68];                   /* Address Offset: 0x01F0 */
    __IO uint32_t SOC_CON0;                           /* Address Offset: 0x0300 */
    __IO uint32_t SOC_CON1;                           /* Address Offset: 0x0304 */
    __IO uint32_t SOC_CON2;                           /* Address Offset: 0x0308 */
    __IO uint32_t SOC_CON3;                           /* Address Offset: 0x030C */
    __IO uint32_t SOC_CON4;                           /* Address Offset: 0x0310 */
    __IO uint32_t SOC_CON5;                           /* Address Offset: 0x0314 */
    __IO uint32_t SOC_CON6;                           /* Address Offset: 0x0318 */
    __IO uint32_t SOC_CON7;                           /* Address Offset: 0x031C */
    __IO uint32_t SOC_CON8;                           /* Address Offset: 0x0320 */
    __IO uint32_t SOC_CON9;                           /* Address Offset: 0x0324 */
    __IO uint32_t SOC_CON10;                          /* Address Offset: 0x0328 */
    __IO uint32_t SOC_CON11;                          /* Address Offset: 0x032C */
         uint32_t RESERVED0330[20];                   /* Address Offset: 0x0330 */
    __I  uint32_t SOC_STATUS0;                        /* Address Offset: 0x0380 */
         uint32_t RESERVED0384[31];                   /* Address Offset: 0x0384 */
    __IO uint32_t CPU_CON0;                           /* Address Offset: 0x0400 */
    __IO uint32_t CPU_CON1;                           /* Address Offset: 0x0404 */
    __IO uint32_t CPU_CON2;                           /* Address Offset: 0x0408 */
         uint32_t RESERVED040C[5];                    /* Address Offset: 0x040C */
    __IO uint32_t CPU_STATUS0;                        /* Address Offset: 0x0420 */
    __I  uint32_t CPU_STATUS1;                        /* Address Offset: 0x0424 */
         uint32_t RESERVED0428[6];                    /* Address Offset: 0x0428 */
    __IO uint32_t PVTM_CON0;                          /* Address Offset: 0x0440 */
    __IO uint32_t PVTM_CON1;                          /* Address Offset: 0x0444 */
    __I  uint32_t PVTM_STATUS0;                       /* Address Offset: 0x0448 */
    __I  uint32_t PVTM_STATUS1;                       /* Address Offset: 0x044C */
         uint32_t RESERVED0450[4];                    /* Address Offset: 0x0450 */
    __IO uint32_t TSADC_TESTBIT_L;                    /* Address Offset: 0x0460 */
    __IO uint32_t TSADC_TESTBIT_H;                    /* Address Offset: 0x0464 */
         uint32_t RESERVED0468[6];                    /* Address Offset: 0x0468 */
    __IO uint32_t USB2_HOST0_CON0;                    /* Address Offset: 0x0480 */
    __IO uint32_t USB2_HOST0_CON1;                    /* Address Offset: 0x0484 */
    __IO uint32_t USB2_OTG_CON0;                      /* Address Offset: 0x0488 */
    __I  uint32_t USB2_HOST0_STATUS0;                 /* Address Offset: 0x048C */
         uint32_t RESERVED0490[4];                    /* Address Offset: 0x0490 */
    __IO uint32_t MAC_CON0;                           /* Address Offset: 0x04A0 */
    __IO uint32_t UPCTL_CON0;                         /* Address Offset: 0x04A4 */
    __IO uint32_t UPCTL_STATUS0;                      /* Address Offset: 0x04A8 */
         uint32_t RESERVED04AC[21];                   /* Address Offset: 0x04AC */
    __IO uint32_t OS_REG0;                            /* Address Offset: 0x0500 */
    __IO uint32_t OS_REG1;                            /* Address Offset: 0x0504 */
    __IO uint32_t OS_REG2;                            /* Address Offset: 0x0508 */
    __IO uint32_t OS_REG3;                            /* Address Offset: 0x050C */
    __IO uint32_t OS_REG4;                            /* Address Offset: 0x0510 */
    __IO uint32_t OS_REG5;                            /* Address Offset: 0x0514 */
    __IO uint32_t OS_REG6;                            /* Address Offset: 0x0518 */
    __IO uint32_t OS_REG7;                            /* Address Offset: 0x051C */
    __IO uint32_t OS_REG8;                            /* Address Offset: 0x0520 */
    __IO uint32_t OS_REG9;                            /* Address Offset: 0x0524 */
    __IO uint32_t OS_REG10;                           /* Address Offset: 0x0528 */
    __IO uint32_t OS_REG11;                           /* Address Offset: 0x052C */
         uint32_t RESERVED0530[52];                   /* Address Offset: 0x0530 */
    __IO uint32_t SOC_CON12;                          /* Address Offset: 0x0600 */
         uint32_t RESERVED0604;                       /* Address Offset: 0x0604 */
    __IO uint32_t SOC_CON13;                          /* Address Offset: 0x0608 */
    __IO uint32_t SOC_CON14;                          /* Address Offset: 0x060C */
    __IO uint32_t SOC_CON15;                          /* Address Offset: 0x0610 */
         uint32_t RESERVED0614[123];                  /* Address Offset: 0x0614 */
    __I  uint32_t CHIP_ID;                            /* Address Offset: 0x0800 */
};
/* USBPHY_GRF Register Structure Define */
struct USBPHY_GRF_REG {
    __IO uint32_t REG0;                               /* Address Offset: 0x0000 */
    __IO uint32_t REG1;                               /* Address Offset: 0x0004 */
    __IO uint32_t REG2;                               /* Address Offset: 0x0008 */
    __IO uint32_t REG3;                               /* Address Offset: 0x000C */
    __IO uint32_t REG4;                               /* Address Offset: 0x0010 */
    __IO uint32_t REG5;                               /* Address Offset: 0x0014 */
    __IO uint32_t REG6;                               /* Address Offset: 0x0018 */
    __IO uint32_t REG7;                               /* Address Offset: 0x001C */
    __IO uint32_t REG8;                               /* Address Offset: 0x0020 */
    __IO uint32_t REG9;                               /* Address Offset: 0x0024 */
    __IO uint32_t REG10;                              /* Address Offset: 0x0028 */
    __IO uint32_t REG11;                              /* Address Offset: 0x002C */
    __IO uint32_t REG12;                              /* Address Offset: 0x0030 */
    __IO uint32_t REG13;                              /* Address Offset: 0x0034 */
    __IO uint32_t REG14;                              /* Address Offset: 0x0038 */
    __IO uint32_t REG15;                              /* Address Offset: 0x003C */
    __IO uint32_t REG16;                              /* Address Offset: 0x0040 */
    __IO uint32_t REG17;                              /* Address Offset: 0x0044 */
    __IO uint32_t REG18;                              /* Address Offset: 0x0048 */
    __IO uint32_t REG19;                              /* Address Offset: 0x004C */
    __IO uint32_t REG20;                              /* Address Offset: 0x0050 */
    __IO uint32_t REG21;                              /* Address Offset: 0x0054 */
    __IO uint32_t REG22;                              /* Address Offset: 0x0058 */
    __IO uint32_t REG23;                              /* Address Offset: 0x005C */
         uint32_t RESERVED0060[40];                   /* Address Offset: 0x0060 */
    __IO uint32_t CON0;                               /* Address Offset: 0x0100 */
    __IO uint32_t CON1;                               /* Address Offset: 0x0104 */
    __IO uint32_t CON2;                               /* Address Offset: 0x0108 */
    __IO uint32_t CON3;                               /* Address Offset: 0x010C */
         uint32_t RESERVED0110[4];                    /* Address Offset: 0x0110 */
    __I  uint32_t STATUS;                             /* Address Offset: 0x0120 */
};
/* DETECT_GRF Register Structure Define */
struct DETECT_GRF_REG {
    __IO uint32_t SDMMC_DETECT_COUNTER;               /* Address Offset: 0x0000 */
    __IO uint32_t SDMMC_DETECT_CON;                   /* Address Offset: 0x0004 */
    __I  uint32_t SDMMC_DETECT_STATUS;                /* Address Offset: 0x0008 */
    __O  uint32_t SDMMC_DETECT_STATUS_CLR;            /* Address Offset: 0x000C */
    __IO uint32_t USB2_DISCONNECT_CON;                /* Address Offset: 0x0010 */
    __IO uint32_t USB2_LINESTATE_CON;                 /* Address Offset: 0x0014 */
    __IO uint32_t USB2_BVALID_CON;                    /* Address Offset: 0x0018 */
    __IO uint32_t USB2_ID_CON;                        /* Address Offset: 0x001C */
    __IO uint32_t USB2_DETECT_IRQ_ENABLE;             /* Address Offset: 0x0020 */
    __I  uint32_t USB2_DETECT_IRQ_STATUS;             /* Address Offset: 0x0024 */
    __O  uint32_t USB2_DETECT_IRQ_STATUS_CLR;         /* Address Offset: 0x0028 */
         uint32_t RESERVED002C;                       /* Address Offset: 0x002C */
    __IO uint32_t ACODEC_HPDET_COUNTER;               /* Address Offset: 0x0030 */
    __IO uint32_t ACODEC_HPDET_CON;                   /* Address Offset: 0x0034 */
    __I  uint32_t ACODEC_HPDET_STATUS;                /* Address Offset: 0x0038 */
    __O  uint32_t ACODEC_HPDET_STATUS_CLR;            /* Address Offset: 0x003C */
};
/* CORE_GRF Register Structure Define */
struct CORE_GRF_REG {
    __IO uint32_t CA35_PEFF_CON0;                     /* Address Offset: 0x0000 */
    __IO uint32_t CA35_PEFF_CON1;                     /* Address Offset: 0x0004 */
    __IO uint32_t CA35_PEFF_CON2;                     /* Address Offset: 0x0008 */
    __IO uint32_t CA35_PEFF_CON3;                     /* Address Offset: 0x000C */
    __IO uint32_t CA35_PEFF_CON4;                     /* Address Offset: 0x0010 */
    __IO uint32_t CA35_PEFF_CON5;                     /* Address Offset: 0x0014 */
    __IO uint32_t CA35_PEFF_CON6;                     /* Address Offset: 0x0018 */
    __IO uint32_t CA35_PEFF_CON7;                     /* Address Offset: 0x001C */
    __IO uint32_t CA35_PEFF_CON8;                     /* Address Offset: 0x0020 */
         uint32_t RESERVED0024[3];                    /* Address Offset: 0x0024 */
    __I  uint32_t CA35_PERF_RD_MAX_LATENCY_NUM;       /* Address Offset: 0x0030 */
    __I  uint32_t CA35_PERF_RD_LATENCY_SAMP_NUM;      /* Address Offset: 0x0034 */
    __I  uint32_t CA35_PERF_RD_LATENCY_ACC_NUM;       /* Address Offset: 0x0038 */
    __I  uint32_t CA35_PERF_RD_AXI_TOTAL_BYTE;        /* Address Offset: 0x003C */
    __I  uint32_t CA35_PERF_WR_AXI_TOTAL_BYTE;        /* Address Offset: 0x0040 */
    __I  uint32_t CA35_PERF_WORKING_CNT;              /* Address Offset: 0x0044 */
    __I  uint32_t CA35_PERF_INT_STATUS;               /* Address Offset: 0x0048 */
         uint32_t RESERVED004C[13];                   /* Address Offset: 0x004C */
    __IO uint32_t COREPVTM_CON0;                      /* Address Offset: 0x0080 */
    __IO uint32_t COREPVTM_CON1;                      /* Address Offset: 0x0084 */
    __IO uint32_t COREPVTM_STATUS0;                   /* Address Offset: 0x0088 */
    __IO uint32_t COREPVTM_STATUS1;                   /* Address Offset: 0x008C */
};
/* DDR_PCTL Register Structure Define */
struct DDR_PCTL_REG {
    __IO uint32_t SCFG;                               /* Address Offset: 0x0000 */
    __IO uint32_t SCTL;                               /* Address Offset: 0x0004 */
    __I  uint32_t STAT;                               /* Address Offset: 0x0008 */
    __I  uint32_t INTRSTAT;                           /* Address Offset: 0x000C */
         uint32_t RESERVED0010[12];                   /* Address Offset: 0x0010 */
    __IO uint32_t MCMD;                               /* Address Offset: 0x0040 */
    __IO uint32_t POWCTL;                             /* Address Offset: 0x0044 */
    __I  uint32_t POWSTAT;                            /* Address Offset: 0x0048 */
    __I  uint32_t CMDTSTAT;                           /* Address Offset: 0x004C */
    __IO uint32_t CMDTSTATEN;                         /* Address Offset: 0x0050 */
         uint32_t RESERVED0054[3];                    /* Address Offset: 0x0054 */
    __IO uint32_t MRRCFG0;                            /* Address Offset: 0x0060 */
    __I  uint32_t MRRSTAT0;                           /* Address Offset: 0x0064 */
    __I  uint32_t MRRSTAT1;                           /* Address Offset: 0x0068 */
         uint32_t RESERVED006C[4];                    /* Address Offset: 0x006C */
    __IO uint32_t MCFG1;                              /* Address Offset: 0x007C */
    __IO uint32_t MCFG;                               /* Address Offset: 0x0080 */
    __IO uint32_t PPCFG;                              /* Address Offset: 0x0084 */
    __I  uint32_t MSTAT;                              /* Address Offset: 0x0088 */
    __IO uint32_t LPDDR2ZQCFG;                        /* Address Offset: 0x008C */
         uint32_t RESERVED0090;                       /* Address Offset: 0x0090 */
    __I  uint32_t DTUPDES;                            /* Address Offset: 0x0094 */
    __I  uint32_t DTUNA;                              /* Address Offset: 0x0098 */
    __I  uint32_t DTUNE;                              /* Address Offset: 0x009C */
    __I  uint32_t DTUPRD0;                            /* Address Offset: 0x00A0 */
    __I  uint32_t DTUPRD1;                            /* Address Offset: 0x00A4 */
    __I  uint32_t DTUPRD2;                            /* Address Offset: 0x00A8 */
    __I  uint32_t DTUPRD3;                            /* Address Offset: 0x00AC */
    __IO uint32_t DTUAWDT;                            /* Address Offset: 0x00B0 */
         uint32_t RESERVED00B4[3];                    /* Address Offset: 0x00B4 */
    __IO uint32_t TOGCNT1U;                           /* Address Offset: 0x00C0 */
    __IO uint32_t TINIT;                              /* Address Offset: 0x00C4 */
    __IO uint32_t TRSTH;                              /* Address Offset: 0x00C8 */
    __IO uint32_t TOGCNT100N;                         /* Address Offset: 0x00CC */
    __IO uint32_t TREFI;                              /* Address Offset: 0x00D0 */
    __IO uint32_t TMRD;                               /* Address Offset: 0x00D4 */
    __IO uint32_t TRFC;                               /* Address Offset: 0x00D8 */
    __IO uint32_t TRP;                                /* Address Offset: 0x00DC */
    __IO uint32_t TRTW;                               /* Address Offset: 0x00E0 */
    __IO uint32_t TAL;                                /* Address Offset: 0x00E4 */
    __IO uint32_t TCL;                                /* Address Offset: 0x00E8 */
    __IO uint32_t TCWL;                               /* Address Offset: 0x00EC */
    __IO uint32_t TRAS;                               /* Address Offset: 0x00F0 */
    __IO uint32_t TRC;                                /* Address Offset: 0x00F4 */
    __IO uint32_t TRCD;                               /* Address Offset: 0x00F8 */
    __IO uint32_t TRRD;                               /* Address Offset: 0x00FC */
    __IO uint32_t TRTP;                               /* Address Offset: 0x0100 */
    __IO uint32_t TWR;                                /* Address Offset: 0x0104 */
    __IO uint32_t TWTR;                               /* Address Offset: 0x0108 */
    __IO uint32_t TEXSR;                              /* Address Offset: 0x010C */
    __IO uint32_t TXP;                                /* Address Offset: 0x0110 */
    __IO uint32_t TXPDLL;                             /* Address Offset: 0x0114 */
    __IO uint32_t TZQCS;                              /* Address Offset: 0x0118 */
    __IO uint32_t TZQCSI;                             /* Address Offset: 0x011C */
    __IO uint32_t TDQS;                               /* Address Offset: 0x0120 */
    __IO uint32_t TCKSRE;                             /* Address Offset: 0x0124 */
    __IO uint32_t TCKSRX;                             /* Address Offset: 0x0128 */
    __IO uint32_t TCKE;                               /* Address Offset: 0x012C */
    __IO uint32_t TMOD;                               /* Address Offset: 0x0130 */
    __IO uint32_t TRSTL;                              /* Address Offset: 0x0134 */
    __IO uint32_t TZQCL;                              /* Address Offset: 0x0138 */
    __IO uint32_t TMRR;                               /* Address Offset: 0x013C */
    __IO uint32_t TCKESR;                             /* Address Offset: 0x0140 */
    __IO uint32_t TDPD;                               /* Address Offset: 0x0144 */
    __IO uint32_t TREFI_MEM_DDR3;                     /* Address Offset: 0x0148 */
         uint32_t RESERVED014C[45];                   /* Address Offset: 0x014C */
    __IO uint32_t DTUWACTL;                           /* Address Offset: 0x0200 */
    __IO uint32_t DTURACTL;                           /* Address Offset: 0x0204 */
    __IO uint32_t DTUCFG;                             /* Address Offset: 0x0208 */
    __IO uint32_t DTUECTL;                            /* Address Offset: 0x020C */
    __IO uint32_t DTUWD0;                             /* Address Offset: 0x0210 */
    __IO uint32_t DTUWD1;                             /* Address Offset: 0x0214 */
    __IO uint32_t DTUWD2;                             /* Address Offset: 0x0218 */
    __IO uint32_t DTUWD3;                             /* Address Offset: 0x021C */
    __IO uint32_t DTUWDM;                             /* Address Offset: 0x0220 */
    __I  uint32_t DTURD0;                             /* Address Offset: 0x0224 */
    __I  uint32_t DTURD1;                             /* Address Offset: 0x0228 */
    __I  uint32_t DTURD2;                             /* Address Offset: 0x022C */
    __I  uint32_t DTURD3;                             /* Address Offset: 0x0230 */
    __IO uint32_t DTULFSRWD;                          /* Address Offset: 0x0234 */
    __IO uint32_t DTULFSRRD;                          /* Address Offset: 0x0238 */
    __I  uint32_t DTUEAF;                             /* Address Offset: 0x023C */
    __IO uint32_t DFITCTRLDELAY;                      /* Address Offset: 0x0240 */
    __IO uint32_t DFIODTCFG;                          /* Address Offset: 0x0244 */
    __IO uint32_t DFIODTCFG1;                         /* Address Offset: 0x0248 */
    __IO uint32_t DFIODTRANKMAP;                      /* Address Offset: 0x024C */
    __IO uint32_t DFITPHYWRDATA;                      /* Address Offset: 0x0250 */
    __IO uint32_t DFITPHYWRLAT;                       /* Address Offset: 0x0254 */
    __IO uint32_t DFITPHYWRDATALAT;                   /* Address Offset: 0x0258 */
         uint32_t RESERVED025C;                       /* Address Offset: 0x025C */
    __IO uint32_t DFITRDDATAEN;                       /* Address Offset: 0x0260 */
    __IO uint32_t DFITPHYRDLAT;                       /* Address Offset: 0x0264 */
         uint32_t RESERVED0268[2];                    /* Address Offset: 0x0268 */
    __IO uint32_t DFITPHYUPDTYPE0;                    /* Address Offset: 0x0270 */
    __IO uint32_t DFITPHYUPDTYPE1;                    /* Address Offset: 0x0274 */
    __IO uint32_t DFITPHYUPDTYPE2;                    /* Address Offset: 0x0278 */
    __IO uint32_t DFITPHYUPDTYPE3;                    /* Address Offset: 0x027C */
    __IO uint32_t DFITCTRLUPDMIN;                     /* Address Offset: 0x0280 */
    __IO uint32_t DFITCTRLUPDMAX;                     /* Address Offset: 0x0284 */
    __IO uint32_t DFITCTRLUPDDLY;                     /* Address Offset: 0x0288 */
         uint32_t RESERVED028C;                       /* Address Offset: 0x028C */
    __IO uint32_t DFIUPDCFG;                          /* Address Offset: 0x0290 */
    __IO uint32_t DFITREFMSKI;                        /* Address Offset: 0x0294 */
    __IO uint32_t DFITCTRLUPDI;                       /* Address Offset: 0x0298 */
         uint32_t RESERVED029C[4];                    /* Address Offset: 0x029C */
    __IO uint32_t DFITRCFG0;                          /* Address Offset: 0x02AC */
    __I  uint32_t DFITRSTAT0;                         /* Address Offset: 0x02B0 */
    __IO uint32_t DFITRWRLVLEN;                       /* Address Offset: 0x02B4 */
    __IO uint32_t DFITRRDLVLEN;                       /* Address Offset: 0x02B8 */
    __IO uint32_t DFITRRDLVLGATEEN;                   /* Address Offset: 0x02BC */
    __I  uint32_t DFISTSTAT0;                         /* Address Offset: 0x02C0 */
    __IO uint32_t DFISTCFG0;                          /* Address Offset: 0x02C4 */
    __IO uint32_t DFISTCFG1;                          /* Address Offset: 0x02C8 */
         uint32_t RESERVED02CC;                       /* Address Offset: 0x02CC */
    __IO uint32_t DFITDRAMCLKEN;                      /* Address Offset: 0x02D0 */
    __IO uint32_t DFITDRAMCLKDIS;                     /* Address Offset: 0x02D4 */
    __IO uint32_t DFISTCFG2;                          /* Address Offset: 0x02D8 */
    __IO uint32_t DFISTPARCLR;                        /* Address Offset: 0x02DC */
    __I  uint32_t DFISTPARLOG;                        /* Address Offset: 0x02E0 */
         uint32_t RESERVED02E4[3];                    /* Address Offset: 0x02E4 */
    __IO uint32_t DFILPCFG0;                          /* Address Offset: 0x02F0 */
         uint32_t RESERVED02F4[3];                    /* Address Offset: 0x02F4 */
    __I  uint32_t DFITRWRLVLRESP0;                    /* Address Offset: 0x0300 */
    __I  uint32_t DFITRWRLVLRESP1;                    /* Address Offset: 0x0304 */
    __I  uint32_t DFITRWRLVLRESP2;                    /* Address Offset: 0x0308 */
    __I  uint32_t DFITRRDLVLRESP0;                    /* Address Offset: 0x030C */
    __I  uint32_t DFITRRDLVLRESP1;                    /* Address Offset: 0x0310 */
    __I  uint32_t DFITRRDLVLRESP2;                    /* Address Offset: 0x0314 */
    __IO uint32_t DFITRWRLVLDELAY0;                   /* Address Offset: 0x0318 */
    __IO uint32_t DFITRWRLVLDELAY1;                   /* Address Offset: 0x031C */
    __IO uint32_t DFITRWRLVLDELAY2;                   /* Address Offset: 0x0320 */
    __IO uint32_t DFITRRDLVLDELAY0;                   /* Address Offset: 0x0324 */
    __IO uint32_t DFITRRDLVLDELAY1;                   /* Address Offset: 0x0328 */
    __IO uint32_t DFITRRDLVLDELAY2;                   /* Address Offset: 0x032C */
    __IO uint32_t DFITRRDLVLGATEDELAY0;               /* Address Offset: 0x0330 */
    __IO uint32_t DFITRRDLVLGATEDELAY1;               /* Address Offset: 0x0334 */
    __IO uint32_t DFITRRDLVLGATEDELAY2;               /* Address Offset: 0x0338 */
    __IO uint32_t DFITRCMD;                           /* Address Offset: 0x033C */
         uint32_t RESERVED0340[46];                   /* Address Offset: 0x0340 */
    __I  uint32_t IPVR;                               /* Address Offset: 0x03F8 */
    __I  uint32_t IPTR;                               /* Address Offset: 0x03FC */
};
/* DDR_MON Register Structure Define */
struct DDR_MON_REG {
    __I  uint32_t IP_VERSION;                         /* Address Offset: 0x0000 */
    __IO uint32_t CTRL;                               /* Address Offset: 0x0004 */
    __I  uint32_t INT_STATUS;                         /* Address Offset: 0x0008 */
    __IO uint32_t INT_MASK;                           /* Address Offset: 0x000C */
    __I  uint32_t TIMER_COUNT;                        /* Address Offset: 0x0010 */
    __I  uint32_t FLOOR_NUMBER;                       /* Address Offset: 0x0014 */
    __I  uint32_t TOP_NUMBER;                         /* Address Offset: 0x0018 */
    __I  uint32_t DFI_ACT_NUM;                        /* Address Offset: 0x001C */
    __I  uint32_t DFI_WR_NUM;                         /* Address Offset: 0x0020 */
    __I  uint32_t DFI_RD_NUM;                         /* Address Offset: 0x0024 */
    __I  uint32_t COUNT_NUM;                          /* Address Offset: 0x0028 */
    __I  uint32_t DFI_ACCESS_NUM;                     /* Address Offset: 0x002C */
         uint32_t RESERVED0030[116];                  /* Address Offset: 0x0030 */
    __IO uint32_t DDR_IF_CTRL;                        /* Address Offset: 0x0200 */
    __IO uint32_t DDR_MSTID;                          /* Address Offset: 0x0204 */
    __IO uint32_t DDR_IDMSK;                          /* Address Offset: 0x0208 */
    __IO uint32_t WR_START_ADDR;                      /* Address Offset: 0x020C */
    __IO uint32_t WR_END_ADDR;                        /* Address Offset: 0x0210 */
    __IO uint32_t RD_START_ADDR;                      /* Address Offset: 0x0214 */
    __IO uint32_t RD_END_ADDR;                        /* Address Offset: 0x0218 */
         uint32_t RESERVED021C[9];                    /* Address Offset: 0x021C */
    __I  uint32_t DDR_FIFO0_ADDR;                     /* Address Offset: 0x0240 */
    __I  uint32_t DDR_FIFO0_ID;                       /* Address Offset: 0x0244 */
    __I  uint32_t DDR_FIFO1_ADDR;                     /* Address Offset: 0x0248 */
    __I  uint32_t DDR_FIFO1_ID;                       /* Address Offset: 0x024C */
    __I  uint32_t DDR_FIFO2_ADDR;                     /* Address Offset: 0x0250 */
    __I  uint32_t DDR_FIFO2_ID;                       /* Address Offset: 0x0254 */
    __I  uint32_t DDR_FIFO3_ADDR;                     /* Address Offset: 0x0258 */
    __I  uint32_t DDR_FIFO3_ID;                       /* Address Offset: 0x025C */
};
/* DDR_STDBY Register Structure Define */
struct DDR_STDBY_REG {
    __IO uint32_t DDR_STDBY_CONTROL0;                 /* Address Offset: 0x0000 */
    __IO uint32_t DDR_STDBY_CONTROL1;                 /* Address Offset: 0x0004 */
    __I  uint32_t DDR_STDBY_STATUS;                   /* Address Offset: 0x0008 */
};
/* I2C Register Structure Define */
struct I2C_REG {
    __IO uint32_t CON;                                /* Address Offset: 0x0000 */
    __IO uint32_t CLKDIV;                             /* Address Offset: 0x0004 */
    __IO uint32_t MRXADDR;                            /* Address Offset: 0x0008 */
    __IO uint32_t MRXRADDR;                           /* Address Offset: 0x000C */
    __IO uint32_t MTXCNT;                             /* Address Offset: 0x0010 */
    __IO uint32_t MRXCNT;                             /* Address Offset: 0x0014 */
    __IO uint32_t IEN;                                /* Address Offset: 0x0018 */
    __IO uint32_t IPD;                                /* Address Offset: 0x001C */
    __I  uint32_t FCNT;                               /* Address Offset: 0x0020 */
    __IO uint32_t SCL_OE_DB;                          /* Address Offset: 0x0024 */
         uint32_t RESERVED0028[54];                   /* Address Offset: 0x0028 */
    __IO uint32_t TXDATA[8];                          /* Address Offset: 0x0100 */
         uint32_t RESERVED0120[56];                   /* Address Offset: 0x0120 */
    __I  uint32_t RXDATA[8];                          /* Address Offset: 0x0200 */
    __I  uint32_t ST;                                 /* Address Offset: 0x0220 */
    __IO uint32_t DBGCTRL;                            /* Address Offset: 0x0224 */
};
/* WDT Register Structure Define */
struct WDT_REG {
    __IO uint32_t CR;                                 /* Address Offset: 0x0000 */
    __IO uint32_t TORR;                               /* Address Offset: 0x0004 */
    __I  uint32_t CCVR;                               /* Address Offset: 0x0008 */
    __IO uint32_t CRR;                                /* Address Offset: 0x000C */
    __I  uint32_t STAT;                               /* Address Offset: 0x0010 */
    __I  uint32_t EOI;                                /* Address Offset: 0x0014 */
};
/* UART Register Structure Define */
struct UART_REG {
    union {
        __IO uint32_t RBR;                                /* Address Offset: 0x0000 */
        __IO uint32_t THR;                                /* Address Offset: 0x0000 */
        __IO uint32_t DLL;                                /* Address Offset: 0x0000 */
    };
    union {
        __IO uint32_t DLH;                                /* Address Offset: 0x0004 */
        __IO uint32_t IER;                                /* Address Offset: 0x0004 */
    };
    union {
        __I  uint32_t IIR;                                /* Address Offset: 0x0008 */
        __O  uint32_t FCR;                                /* Address Offset: 0x0008 */
    };
    __IO uint32_t LCR;                                /* Address Offset: 0x000C */
    __IO uint32_t MCR;                                /* Address Offset: 0x0010 */
    __I  uint32_t LSR;                                /* Address Offset: 0x0014 */
    __I  uint32_t MSR;                                /* Address Offset: 0x0018 */
    __IO uint32_t SCR;                                /* Address Offset: 0x001C */
         uint32_t RESERVED0020[4];                    /* Address Offset: 0x0020 */
    __I  uint32_t SRBR;                               /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[14];                   /* Address Offset: 0x0034 */
    __I  uint32_t STHR;                               /* Address Offset: 0x006C */
    __IO uint32_t FAR;                                /* Address Offset: 0x0070 */
    __I  uint32_t TFR;                                /* Address Offset: 0x0074 */
    __O  uint32_t RFW;                                /* Address Offset: 0x0078 */
    __I  uint32_t USR;                                /* Address Offset: 0x007C */
    __IO uint32_t TFL;                                /* Address Offset: 0x0080 */
    __I  uint32_t RFL;                                /* Address Offset: 0x0084 */
    __O  uint32_t SRR;                                /* Address Offset: 0x0088 */
    __IO uint32_t SRTS;                               /* Address Offset: 0x008C */
    __IO uint32_t SBCR;                               /* Address Offset: 0x0090 */
    __IO uint32_t SDMAM;                              /* Address Offset: 0x0094 */
    __IO uint32_t SFE;                                /* Address Offset: 0x0098 */
    __IO uint32_t SRT;                                /* Address Offset: 0x009C */
    __IO uint32_t STET;                               /* Address Offset: 0x00A0 */
    __IO uint32_t HTX;                                /* Address Offset: 0x00A4 */
    __O  uint32_t DMASA;                              /* Address Offset: 0x00A8 */
         uint32_t RESERVED00AC[18];                   /* Address Offset: 0x00AC */
    __I  uint32_t CPR;                                /* Address Offset: 0x00F4 */
    __I  uint32_t UCV;                                /* Address Offset: 0x00F8 */
    __I  uint32_t CTR;                                /* Address Offset: 0x00FC */
};
/* OWIRE Register Structure Define */
struct OWIRE_REG {
    __IO uint32_t OWR;                                /* Address Offset: 0x0000 */
    __IO uint32_t MODE_CTL;                           /* Address Offset: 0x0004 */
    __IO uint32_t BYPASS_WR;                          /* Address Offset: 0x0008 */
    __IO uint32_t BYPASS_RD;                          /* Address Offset: 0x000C */
    __IO uint32_t BIT_MODE;                           /* Address Offset: 0x0010 */
    __IO uint32_t BYTE_MODE;                          /* Address Offset: 0x0014 */
    __IO uint32_t FIFO_ACCESS;                        /* Address Offset: 0x0018 */
    __IO uint32_t FIFO_STATE;                         /* Address Offset: 0x001C */
    __IO uint32_t START_TIME;                         /* Address Offset: 0x0020 */
    __IO uint32_t PRE_TIME;                           /* Address Offset: 0x0024 */
    __IO uint32_t VALID_TIME;                         /* Address Offset: 0x0028 */
    __IO uint32_t REC_TIME;                           /* Address Offset: 0x002C */
    __IO uint32_t RPP_TIME;                           /* Address Offset: 0x0030 */
    __IO uint32_t DIV;                                /* Address Offset: 0x0034 */
    __IO uint32_t INTR_STATUS;                        /* Address Offset: 0x0038 */
    __IO uint32_t INTR_EN;                            /* Address Offset: 0x003C */
};
/* CAN Register Structure Define */
struct CAN_REG {
    __IO uint32_t MODE;                               /* Address Offset: 0x0000 */
    __IO uint32_t CMD;                                /* Address Offset: 0x0004 */
    __I  uint32_t STATE;                              /* Address Offset: 0x0008 */
    __IO uint32_t INT;                                /* Address Offset: 0x000C */
    __IO uint32_t INT_MASK;                           /* Address Offset: 0x0010 */
         uint32_t RESERVED0014;                       /* Address Offset: 0x0014 */
    __IO uint32_t BITTIMING;                          /* Address Offset: 0x0018 */
         uint32_t RESERVED001C[3];                    /* Address Offset: 0x001C */
    __I  uint32_t ARBITFAIL;                          /* Address Offset: 0x0028 */
    __I  uint32_t ERROR_CODE;                         /* Address Offset: 0x002C */
         uint32_t RESERVED0030;                       /* Address Offset: 0x0030 */
    __I  uint32_t RXERRORCNT;                         /* Address Offset: 0x0034 */
    __I  uint32_t TXERRORCNT;                         /* Address Offset: 0x0038 */
    __IO uint32_t IDCODE;                             /* Address Offset: 0x003C */
    __IO uint32_t IDMASK;                             /* Address Offset: 0x0040 */
         uint32_t RESERVED0044[3];                    /* Address Offset: 0x0044 */
    __IO uint32_t TXFRAMEINFO;                        /* Address Offset: 0x0050 */
    __IO uint32_t TXID;                               /* Address Offset: 0x0054 */
    __IO uint32_t TXDATA1;                            /* Address Offset: 0x0058 */
    __IO uint32_t TXDATA2;                            /* Address Offset: 0x005C */
    __IO uint32_t RXFRAMEINFO;                        /* Address Offset: 0x0060 */
    __I  uint32_t RXID;                               /* Address Offset: 0x0064 */
    __I  uint32_t RXDATA1;                            /* Address Offset: 0x0068 */
    __I  uint32_t RXDATA2;                            /* Address Offset: 0x006C */
    __I  uint32_t RTL_VERSION;                        /* Address Offset: 0x0070 */
};
/* SPI Register Structure Define */
struct SPI_REG {
    __IO uint32_t CTRLR[2];                           /* Address Offset: 0x0000 */
    __IO uint32_t ENR;                                /* Address Offset: 0x0008 */
    __IO uint32_t SER;                                /* Address Offset: 0x000C */
    __IO uint32_t BAUDR;                              /* Address Offset: 0x0010 */
    __IO uint32_t TXFTLR;                             /* Address Offset: 0x0014 */
    __IO uint32_t RXFTLR;                             /* Address Offset: 0x0018 */
    __I  uint32_t TXFLR;                              /* Address Offset: 0x001C */
    __I  uint32_t RXFLR;                              /* Address Offset: 0x0020 */
    __I  uint32_t SR;                                 /* Address Offset: 0x0024 */
    __IO uint32_t IPR;                                /* Address Offset: 0x0028 */
    __IO uint32_t IMR;                                /* Address Offset: 0x002C */
    __I  uint32_t ISR;                                /* Address Offset: 0x0030 */
    __I  uint32_t RISR;                               /* Address Offset: 0x0034 */
    __O  uint32_t ICR;                                /* Address Offset: 0x0038 */
    __IO uint32_t DMACR;                              /* Address Offset: 0x003C */
    __IO uint32_t DMATDLR;                            /* Address Offset: 0x0040 */
    __IO uint32_t DMARDLR;                            /* Address Offset: 0x0044 */
         uint32_t RESERVED0048[238];                  /* Address Offset: 0x0048 */
    __O  uint32_t TXDR;                               /* Address Offset: 0x0400 */
         uint32_t RESERVED0404[255];                  /* Address Offset: 0x0404 */
    __IO uint32_t RXDR;                               /* Address Offset: 0x0800 */
};
/* PWM Register Structure Define */
struct PWM_CHANNEL {
    __I  uint32_t CNT;
    __IO uint32_t PERIOD_HPR;
    __IO uint32_t DUTY_LPR;
    __IO uint32_t CTRL;
};
struct PWM_REG {
         struct PWM_CHANNEL CHANNELS[4];              /* Address Offset: 0x0000 */
    __IO uint32_t INTSTS;                             /* Address Offset: 0x0040 */
    __IO uint32_t INT_EN;                             /* Address Offset: 0x0044 */
         uint32_t RESERVED0048[2];                    /* Address Offset: 0x0048 */
    __IO uint32_t FIFO_CTRL;                          /* Address Offset: 0x0050 */
    __IO uint32_t FIFO_INTSTS;                        /* Address Offset: 0x0054 */
    __IO uint32_t FIFO_TOUTTHR;                       /* Address Offset: 0x0058 */
    __IO uint32_t VERSION_ID;                         /* Address Offset: 0x005C */
    __I  uint32_t FIFO;                               /* Address Offset: 0x0060 */
         uint32_t RESERVED0064[7];                    /* Address Offset: 0x0064 */
    __IO uint32_t PWRMATCH_CTRL;                      /* Address Offset: 0x0080 */
    __IO uint32_t PWRMATCH_LPRE;                      /* Address Offset: 0x0084 */
    __IO uint32_t PWRMATCH_HPRE;                      /* Address Offset: 0x0088 */
    __IO uint32_t PWRMATCH_LD;                        /* Address Offset: 0x008C */
    __IO uint32_t PWRMATCH_HD_ZERO;                   /* Address Offset: 0x0090 */
    __IO uint32_t PWRMATCH_HD_ONE;                    /* Address Offset: 0x0094 */
    __IO uint32_t PWRMATCH_VALUE[10];                 /* Address Offset: 0x0098 */
         uint32_t RESERVED00C0[3];                    /* Address Offset: 0x00C0 */
    __I  uint32_t PWM3_PWRCAPTURE_VALUE;              /* Address Offset: 0x00CC */
    __IO uint32_t FILTER_CTRL;                        /* Address Offset: 0x00D0 */
};
/* TIMER Register Structure Define */
struct TIMER_REG {
    __IO uint32_t LOAD_COUNT[2];                      /* Address Offset: 0x0000 */
    __I  uint32_t CURRENT_VALUE[2];                   /* Address Offset: 0x0008 */
    __IO uint32_t CONTROLREG;                         /* Address Offset: 0x0010 */
         uint32_t RESERVED0014;                       /* Address Offset: 0x0014 */
    __IO uint32_t INTSTATUS;                          /* Address Offset: 0x0018 */
};
/* SARADC Register Structure Define */
struct SARADC_REG {
    __I  uint32_t DATA;                               /* Address Offset: 0x0000 */
    __I  uint32_t STAS;                               /* Address Offset: 0x0004 */
    __IO uint32_t CTRL;                               /* Address Offset: 0x0008 */
    __IO uint32_t DLY_PU_SOC;                         /* Address Offset: 0x000C */
};
/* TSADC Register Structure Define */
struct TSADC_REG {
    __IO uint32_t USER_CON;                           /* Address Offset: 0x0000 */
    __IO uint32_t AUTO_CON;                           /* Address Offset: 0x0004 */
    __IO uint32_t INT_EN;                             /* Address Offset: 0x0008 */
    __IO uint32_t INT_PD;                             /* Address Offset: 0x000C */
         uint32_t RESERVED0010[4];                    /* Address Offset: 0x0010 */
    __I  uint32_t DATA[2];                            /* Address Offset: 0x0020 */
         uint32_t RESERVED0028[2];                    /* Address Offset: 0x0028 */
    __IO uint32_t COMP_INT[2];                        /* Address Offset: 0x0030 */
         uint32_t RESERVED0038[2];                    /* Address Offset: 0x0038 */
    __IO uint32_t COMP_SHUT[2];                       /* Address Offset: 0x0040 */
         uint32_t RESERVED0048[6];                    /* Address Offset: 0x0048 */
    __IO uint32_t HIGHT_INT_DEBOUNCE;                 /* Address Offset: 0x0060 */
    __IO uint32_t HIGHT_TSHUT_DEBOUNCE;               /* Address Offset: 0x0064 */
    __IO uint32_t AUTO_PERIOD;                        /* Address Offset: 0x0068 */
    __IO uint32_t AUTO_PERIOD_HT;                     /* Address Offset: 0x006C */
         uint32_t RESERVED0070[4];                    /* Address Offset: 0x0070 */
    __IO uint32_t COMP_LOW_INT[2];                    /* Address Offset: 0x0080 */
};
/* OTPC Register Structure Define */
struct OTPC_REG {
         uint32_t RESERVED0000[8];                    /* Address Offset: 0x0000 */
    __IO uint32_t OTPC_SBPI_CTRL;                     /* Address Offset: 0x0020 */
    __IO uint32_t OTPC_SBPI_CMD_VALID_PRELOAD;        /* Address Offset: 0x0024 */
    __IO uint32_t OTPC_SBPI_CS_VALID_PRELOAD;         /* Address Offset: 0x0028 */
    __I  uint32_t OTPC_SBPI_STATUS;                   /* Address Offset: 0x002C */
         uint32_t RESERVED0030[52];                   /* Address Offset: 0x0030 */
    __IO uint32_t OTPC_USER_CTRL;                     /* Address Offset: 0x0100 */
    __IO uint32_t OTPC_USER_ADDR;                     /* Address Offset: 0x0104 */
    __IO uint32_t OTPC_USER_ENABLE;                   /* Address Offset: 0x0108 */
         uint32_t RESERVED010C;                       /* Address Offset: 0x010C */
    __I  uint32_t OTPC_USER_STATUS;                   /* Address Offset: 0x0110 */
         uint32_t RESERVED0114[3];                    /* Address Offset: 0x0114 */
    __IO uint32_t OTPC_USER_QP;                       /* Address Offset: 0x0120 */
    __IO uint32_t OTPC_USER_Q;                        /* Address Offset: 0x0124 */
    __IO uint32_t OTPC_USER_QSR;                      /* Address Offset: 0x0128 */
    __IO uint32_t OTPC_USER_QRR;                      /* Address Offset: 0x012C */
         uint32_t RESERVED0130[116];                  /* Address Offset: 0x0130 */
    __IO uint32_t OTPC_INT_CON;                       /* Address Offset: 0x0300 */
    __IO uint32_t OTPC_INT_STATUS;                    /* Address Offset: 0x0304 */
         uint32_t RESERVED0308[318];                  /* Address Offset: 0x0308 */
    __I  uint32_t OTPC_VERSION;                       /* Address Offset: 0x0800 */
};
/* GPIO Register Structure Define */
struct GPIO_REG {
    __IO uint32_t SWPORTA_DR;                         /* Address Offset: 0x0000 */
    __IO uint32_t SWPORTA_DDR;                        /* Address Offset: 0x0004 */
         uint32_t RESERVED0008[10];                   /* Address Offset: 0x0008 */
    __IO uint32_t INTEN;                              /* Address Offset: 0x0030 */
    __IO uint32_t INTMASK;                            /* Address Offset: 0x0034 */
    __IO uint32_t INTTYPE_LEVEL;                      /* Address Offset: 0x0038 */
    __IO uint32_t INT_POLARITY;                       /* Address Offset: 0x003C */
    __I  uint32_t INT_STATUS;                         /* Address Offset: 0x0040 */
    __I  uint32_t INT_RAWSTATUS;                      /* Address Offset: 0x0044 */
    __IO uint32_t DEBOUNCE;                           /* Address Offset: 0x0048 */
    __O  uint32_t PORTA_EOI;                          /* Address Offset: 0x004C */
    __I  uint32_t EXT_PORTA;                          /* Address Offset: 0x0050 */
         uint32_t RESERVED0054[3];                    /* Address Offset: 0x0054 */
    __IO uint32_t LS_SYNC;                            /* Address Offset: 0x0060 */
         uint32_t RESERVED0064;                       /* Address Offset: 0x0064 */
    __IO uint32_t INT_BOTHEDGE;                       /* Address Offset: 0x0068 */
};
/* KEY_READER Register Structure Define */
struct KEY_READER_REG {
    __IO uint32_t CONFIG;                             /* Address Offset: 0x0000 */
         uint32_t RESERVED0004[3];                    /* Address Offset: 0x0004 */
    __I  uint32_t ACCESS_LOCK;                        /* Address Offset: 0x0010 */
         uint32_t RESERVED0014[3];                    /* Address Offset: 0x0014 */
    __IO uint32_t INT_EN;                             /* Address Offset: 0x0020 */
    __IO uint32_t INT_ST;                             /* Address Offset: 0x0024 */
         uint32_t RESERVED0028[6];                    /* Address Offset: 0x0028 */
    __I  uint32_t KEY0;                               /* Address Offset: 0x0040 */
    __I  uint32_t KEY1;                               /* Address Offset: 0x0044 */
    __I  uint32_t KEY2;                               /* Address Offset: 0x0048 */
    __I  uint32_t KEY3;                               /* Address Offset: 0x004C */
    __I  uint32_t KEY4;                               /* Address Offset: 0x0050 */
    __I  uint32_t KEY5;                               /* Address Offset: 0x0054 */
    __I  uint32_t KEY6;                               /* Address Offset: 0x0058 */
    __I  uint32_t KEY7;                               /* Address Offset: 0x005C */
    __I  uint32_t KEY8;                               /* Address Offset: 0x0060 */
    __I  uint32_t KEY9;                               /* Address Offset: 0x0064 */
    __I  uint32_t KEY10;                              /* Address Offset: 0x0068 */
    __I  uint32_t KEY11;                              /* Address Offset: 0x006C */
    __I  uint32_t KEY12;                              /* Address Offset: 0x0070 */
    __I  uint32_t KEY13;                              /* Address Offset: 0x0074 */
    __I  uint32_t KEY14;                              /* Address Offset: 0x0078 */
    __I  uint32_t KEY15;                              /* Address Offset: 0x007C */
    __I  uint32_t KEY16;                              /* Address Offset: 0x0080 */
    __I  uint32_t KEY17;                              /* Address Offset: 0x0084 */
    __I  uint32_t KEY18;                              /* Address Offset: 0x0088 */
    __I  uint32_t KEY19;                              /* Address Offset: 0x008C */
    __I  uint32_t KEY20;                              /* Address Offset: 0x0090 */
    __I  uint32_t KEY21;                              /* Address Offset: 0x0094 */
    __I  uint32_t KEY22;                              /* Address Offset: 0x0098 */
    __I  uint32_t KEY23;                              /* Address Offset: 0x009C */
    __I  uint32_t KEY24;                              /* Address Offset: 0x00A0 */
    __I  uint32_t KEY25;                              /* Address Offset: 0x00A4 */
    __I  uint32_t KEY26;                              /* Address Offset: 0x00A8 */
    __I  uint32_t KEY27;                              /* Address Offset: 0x00AC */
    __I  uint32_t KEY28;                              /* Address Offset: 0x00B0 */
    __I  uint32_t KEY29;                              /* Address Offset: 0x00B4 */
    __I  uint32_t KEY30;                              /* Address Offset: 0x00B8 */
    __I  uint32_t KEY31;                              /* Address Offset: 0x00BC */
    __I  uint32_t KEY32;                              /* Address Offset: 0x00C0 */
    __I  uint32_t KEY33;                              /* Address Offset: 0x00C4 */
};
/* SOTPC Register Structure Define */
struct SOTPC_REG {
         uint32_t RESERVED0000[8];                    /* Address Offset: 0x0000 */
    __IO uint32_t OTPC_SBPI_CTRL;                     /* Address Offset: 0x0020 */
    __IO uint32_t OTPC_SBPI_CMD_VALID_PRELOAD;        /* Address Offset: 0x0024 */
    __IO uint32_t OTPC_SBPI_CS_VALID_PRELOAD;         /* Address Offset: 0x0028 */
    __I  uint32_t OTPC_SBPI_STATUS;                   /* Address Offset: 0x002C */
         uint32_t RESERVED0030[52];                   /* Address Offset: 0x0030 */
    __IO uint32_t OTPC_USER_CTRL;                     /* Address Offset: 0x0100 */
    __IO uint32_t OTPC_USER_ADDR;                     /* Address Offset: 0x0104 */
    __IO uint32_t OTPC_USER_ENABLE;                   /* Address Offset: 0x0108 */
         uint32_t RESERVED010C;                       /* Address Offset: 0x010C */
    __I  uint32_t OTPC_USER_STATUS;                   /* Address Offset: 0x0110 */
         uint32_t RESERVED0114[3];                    /* Address Offset: 0x0114 */
    __IO uint32_t OTPC_USER_QP;                       /* Address Offset: 0x0120 */
    __IO uint32_t OTPC_USER_Q;                        /* Address Offset: 0x0124 */
    __IO uint32_t OTPC_USER_QSR;                      /* Address Offset: 0x0128 */
    __IO uint32_t OTPC_USER_QRR;                      /* Address Offset: 0x012C */
         uint32_t RESERVED0130[116];                  /* Address Offset: 0x0130 */
    __IO uint32_t OTPC_INT_CON;                       /* Address Offset: 0x0300 */
    __IO uint32_t OTPC_INT_STATUS;                    /* Address Offset: 0x0304 */
         uint32_t RESERVED0308[318];                  /* Address Offset: 0x0308 */
    __I  uint32_t OTPC_VERSION;                       /* Address Offset: 0x0800 */
};
/* SGRF Register Structure Define */
struct SGRF_REG {
    __IO uint32_t SOC_CON0;                           /* Address Offset: 0x0000 */
    __IO uint32_t SOC_CON1;                           /* Address Offset: 0x0004 */
    __IO uint32_t CON_TZMA_R0SIZE;                    /* Address Offset: 0x0008 */
    __IO uint32_t CON_SECURE0;                        /* Address Offset: 0x000C */
         uint32_t RESERVED0010;                       /* Address Offset: 0x0010 */
    __IO uint32_t CLKGAT_TIMER;                       /* Address Offset: 0x0014 */
    __IO uint32_t CLKGAT_CON;                         /* Address Offset: 0x0018 */
    __IO uint32_t FAST_BOOT_ADDR;                     /* Address Offset: 0x001C */
    __IO uint32_t FAST_BOOT_EN;                       /* Address Offset: 0x0020 */
         uint32_t RESERVED0024[3];                    /* Address Offset: 0x0024 */
    __IO uint32_t SRST_CON;                           /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[3];                    /* Address Offset: 0x0034 */
    __IO uint32_t DMAC_CON0;                          /* Address Offset: 0x0040 */
    __IO uint32_t DMAC_CON1;                          /* Address Offset: 0x0044 */
    __IO uint32_t DMAC_CON2;                          /* Address Offset: 0x0048 */
    __IO uint32_t DMAC_CON3;                          /* Address Offset: 0x004C */
    __IO uint32_t DMAC_CON4;                          /* Address Offset: 0x0050 */
    __IO uint32_t DMAC_CON5;                          /* Address Offset: 0x0054 */
    __IO uint32_t DMAC_CON6;                          /* Address Offset: 0x0058 */
    __IO uint32_t DMAC_CON7;                          /* Address Offset: 0x005C */
    __IO uint32_t DMAC_CON8;                          /* Address Offset: 0x0060 */
    __IO uint32_t DMAC_CON9;                          /* Address Offset: 0x0064 */
    __IO uint32_t DMAC_CON10;                         /* Address Offset: 0x0068 */
         uint32_t RESERVED006C[9];                    /* Address Offset: 0x006C */
    __IO uint32_t MAIN2SLV_SECURE_CON0;               /* Address Offset: 0x0090 */
    __IO uint32_t MAIN2SLV_SECURE_CON1;               /* Address Offset: 0x0094 */
    __IO uint32_t MAIN2SLV_SECURE_CON2;               /* Address Offset: 0x0098 */
    __IO uint32_t MAIN2SLV_SECURE_CON3;               /* Address Offset: 0x009C */
         uint32_t RESERVED00A0[24];                   /* Address Offset: 0x00A0 */
    __IO uint32_t MAIN2SLV_SECURE_CON4;               /* Address Offset: 0x0100 */
};
/* DMA Register Structure Define */
struct DMA_CHANNEL_STATUS {
    __I  uint32_t CSR;
    __I  uint32_t CPC;
};
struct DMA_CHANNEL_CONFIG {
    __I  uint32_t SAR;
    __I  uint32_t DAR;
    __I  uint32_t CCR;
    __I  uint32_t LC0;
    __I  uint32_t LC1;
    __I  uint32_t PADDING[3];
};
struct DMA_REG {
    __I  uint32_t DSR;                                /* Address Offset: 0x0000 */
    __I  uint32_t DPC;                                /* Address Offset: 0x0004 */
         uint32_t RESERVED0008[6];                    /* Address Offset: 0x0008 */
    __IO uint32_t INTEN;                              /* Address Offset: 0x0020 */
    __I  uint32_t EVENT_RIS;                          /* Address Offset: 0x0024 */
    __I  uint32_t INTMIS;                             /* Address Offset: 0x0028 */
    __O  uint32_t INTCLR;                             /* Address Offset: 0x002C */
    __I  uint32_t FSRD;                               /* Address Offset: 0x0030 */
    __I  uint32_t FSRC;                               /* Address Offset: 0x0034 */
    __IO uint32_t FTRD;                               /* Address Offset: 0x0038 */
         uint32_t RESERVED003C;                       /* Address Offset: 0x003C */
    __I  uint32_t FTR[6];                             /* Address Offset: 0x0040 */
         uint32_t RESERVED0058[42];                   /* Address Offset: 0x0058 */
         struct DMA_CHANNEL_STATUS CHAN_STS[6];       /* Address Offset: 0x0100 */
         uint32_t RESERVED0130[180];                  /* Address Offset: 0x0130 */
         struct DMA_CHANNEL_CONFIG CHAN_CFG[6];       /* Address Offset: 0x0400 */
         uint32_t RESERVED04C0[528];                  /* Address Offset: 0x04C0 */
    __I  uint32_t DBGSTATUS;                          /* Address Offset: 0x0D00 */
    __O  uint32_t DBGCMD;                             /* Address Offset: 0x0D04 */
    __O  uint32_t DBGINST[2];                         /* Address Offset: 0x0D08 */
         uint32_t RESERVED0D10[60];                   /* Address Offset: 0x0D10 */
    __I  uint32_t CR[5];                              /* Address Offset: 0x0E00 */
    __I  uint32_t CRDN;                               /* Address Offset: 0x0E14 */
         uint32_t RESERVED0E18[26];                   /* Address Offset: 0x0E18 */
    __IO uint32_t WD;                                 /* Address Offset: 0x0E80 */
};
/* VOP Register Structure Define */
struct VOP_REG {
    __IO uint32_t REG_CFG_DONE;                       /* Address Offset: 0x0000 */
    __I  uint32_t VERSION;                            /* Address Offset: 0x0004 */
    __IO uint32_t DSP_BG;                             /* Address Offset: 0x0008 */
    __IO uint32_t MCU;                                /* Address Offset: 0x000C */
    __IO uint32_t SYS_CTRL0;                          /* Address Offset: 0x0010 */
    __IO uint32_t SYS_CTRL1;                          /* Address Offset: 0x0014 */
    __IO uint32_t SYS_CTRL2;                          /* Address Offset: 0x0018 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t DSP_CTRL0;                          /* Address Offset: 0x0020 */
    __IO uint32_t DSP_CTRL1;                          /* Address Offset: 0x0024 */
    __IO uint32_t DSP_CTRL2;                          /* Address Offset: 0x0028 */
    __I  uint32_t VOP_STATUS;                         /* Address Offset: 0x002C */
    __IO uint32_t LINE_FLAG;                          /* Address Offset: 0x0030 */
    __IO uint32_t INTR_EN;                            /* Address Offset: 0x0034 */
    __IO uint32_t INTR_CLEAR;                         /* Address Offset: 0x0038 */
    __IO uint32_t INTR_STATUS;                        /* Address Offset: 0x003C */
         uint32_t RESERVED0040[4];                    /* Address Offset: 0x0040 */
    __IO uint32_t WIN0_CTRL0;                         /* Address Offset: 0x0050 */
    __IO uint32_t WIN0_CTRL1;                         /* Address Offset: 0x0054 */
    __IO uint32_t WIN0_COLOR_KEY;                     /* Address Offset: 0x0058 */
    __IO uint32_t WIN0_VIR;                           /* Address Offset: 0x005C */
    __IO uint32_t WIN0_YRGB_MST0;                     /* Address Offset: 0x0060 */
    __IO uint32_t WIN0_CBR_MST0;                      /* Address Offset: 0x0064 */
    __IO uint32_t WIN0_ACT_INFO;                      /* Address Offset: 0x0068 */
    __IO uint32_t WIN0_DSP_INFO;                      /* Address Offset: 0x006C */
    __IO uint32_t WIN0_DSP_ST;                        /* Address Offset: 0x0070 */
    __IO uint32_t WIN0_SCL_FACTOR_YRGB;               /* Address Offset: 0x0074 */
    __IO uint32_t WIN0_SCL_FACTOR_CBR;                /* Address Offset: 0x0078 */
    __IO uint32_t WIN0_SCL_OFFSET;                    /* Address Offset: 0x007C */
    __IO uint32_t WIN0_ALPHA_CTRL;                    /* Address Offset: 0x0080 */
         uint32_t RESERVED0084[3];                    /* Address Offset: 0x0084 */
    __IO uint32_t WIN1_CTRL0;                         /* Address Offset: 0x0090 */
    __IO uint32_t WIN1_CTRL1;                         /* Address Offset: 0x0094 */
    __IO uint32_t WIN1_VIR;                           /* Address Offset: 0x0098 */
         uint32_t RESERVED009C;                       /* Address Offset: 0x009C */
    __IO uint32_t WIN1_MST;                           /* Address Offset: 0x00A0 */
    __IO uint32_t WIN1_DSP_INFO;                      /* Address Offset: 0x00A4 */
    __IO uint32_t WIN1_DSP_ST;                        /* Address Offset: 0x00A8 */
    __IO uint32_t WIN1_COLOR_KEY;                     /* Address Offset: 0x00AC */
         uint32_t RESERVED00B0[3];                    /* Address Offset: 0x00B0 */
    __IO uint32_t WIN1_ALPHA_CTRL;                    /* Address Offset: 0x00BC */
         uint32_t RESERVED00C0[16];                   /* Address Offset: 0x00C0 */
    __IO uint32_t DSP_HTOTAL_HS_END;                  /* Address Offset: 0x0100 */
    __IO uint32_t DSP_HACT_ST_END;                    /* Address Offset: 0x0104 */
    __IO uint32_t DSP_VTOTAL_VS_END;                  /* Address Offset: 0x0108 */
    __IO uint32_t DSP_VACT_ST_END;                    /* Address Offset: 0x010C */
    __IO uint32_t DSP_VS_ST_END_F1;                   /* Address Offset: 0x0110 */
    __IO uint32_t DSP_VACT_ST_END_F1;                 /* Address Offset: 0x0114 */
         uint32_t RESERVED0118[18];                   /* Address Offset: 0x0118 */
    __IO uint32_t BCSH_CTRL;                          /* Address Offset: 0x0160 */
    __IO uint32_t BCSH_COL_BAR;                       /* Address Offset: 0x0164 */
    __IO uint32_t BCSH_BCS;                           /* Address Offset: 0x0168 */
    __IO uint32_t BCSH_H;                             /* Address Offset: 0x016C */
    __IO uint32_t FRC_LOWER01_0;                      /* Address Offset: 0x0170 */
    __IO uint32_t FRC_LOWER01_1;                      /* Address Offset: 0x0174 */
    __IO uint32_t FRC_LOWER10_0;                      /* Address Offset: 0x0178 */
    __IO uint32_t FRC_LOWER10_1;                      /* Address Offset: 0x017C */
    __IO uint32_t FRC_LOWER11_0;                      /* Address Offset: 0x0180 */
    __IO uint32_t FRC_LOWER11_1;                      /* Address Offset: 0x0184 */
         uint32_t RESERVED0188;                       /* Address Offset: 0x0188 */
    __IO uint32_t MCU_RW_BYPASS_PORT;                 /* Address Offset: 0x018C */
    __I  uint32_t DBG_REG_SCAN_LINE;                  /* Address Offset: 0x0190 */
         uint32_t RESERVED0194[24];                   /* Address Offset: 0x0194 */
    __IO uint32_t BLANKING_VALUE;                     /* Address Offset: 0x01F4 */
    __I  uint32_t FLAG_REG_FRM_VALID;                 /* Address Offset: 0x01F8 */
    __O  uint32_t FLAG_REG;                           /* Address Offset: 0x01FC */
         uint32_t RESERVED0200[512];                  /* Address Offset: 0x0200 */
    __IO uint32_t GAMMA_LUT_ADDR;                     /* Address Offset: 0x0A00 */
         uint32_t RESERVED0A04[255];                  /* Address Offset: 0x0A04 */
    __IO uint32_t TVE_CONFIGURATION;                  /* Address Offset: 0x0E00 */
};
/* CRYPTO Register Structure Define */
struct CRYPTO_REG {
    __IO uint32_t CLK_CTL;                            /* Address Offset: 0x0000 */
    __IO uint32_t RST_CTL;                            /* Address Offset: 0x0004 */
    __IO uint32_t DMA_INT_EN;                         /* Address Offset: 0x0008 */
    __IO uint32_t DMA_INT_ST;                         /* Address Offset: 0x000C */
    __IO uint32_t DMA_CTL;                            /* Address Offset: 0x0010 */
    __IO uint32_t DMA_LLI_ADDR;                       /* Address Offset: 0x0014 */
    __IO uint32_t DMA_ST;                             /* Address Offset: 0x0018 */
    __I  uint32_t DMA_STATE;                          /* Address Offset: 0x001C */
    __IO uint32_t DMA_LLI_RADDR;                      /* Address Offset: 0x0020 */
    __IO uint32_t DMA_SRC_RADDR;                      /* Address Offset: 0x0024 */
    __IO uint32_t DMA_DST_RADDR;                      /* Address Offset: 0x0028 */
    __I  uint32_t DMA_ITEM_ID;                        /* Address Offset: 0x002C */
         uint32_t RESERVED0030[4];                    /* Address Offset: 0x0030 */
    __IO uint32_t FIFO_CTL;                           /* Address Offset: 0x0040 */
    __IO uint32_t BC_CTL;                             /* Address Offset: 0x0044 */
    __IO uint32_t HASH_CTL;                           /* Address Offset: 0x0048 */
    __I  uint32_t CIPHER_ST;                          /* Address Offset: 0x004C */
    __IO uint32_t CIPHER_STATE;                       /* Address Offset: 0x0050 */
         uint32_t RESERVED0054[43];                   /* Address Offset: 0x0054 */
    __IO uint32_t CHN_IV_0;                           /* Address Offset: 0x0100 */
    __IO uint32_t CHN_IV_1;                           /* Address Offset: 0x0104 */
    __IO uint32_t CHN_IV_2;                           /* Address Offset: 0x0108 */
    __IO uint32_t CHN_IV_3;                           /* Address Offset: 0x010C */
         uint32_t RESERVED0110[28];                   /* Address Offset: 0x0110 */
    __IO uint32_t CHN_KEY_0;                          /* Address Offset: 0x0180 */
    __IO uint32_t CHN_KEY_1;                          /* Address Offset: 0x0184 */
    __IO uint32_t CHN_KEY_2;                          /* Address Offset: 0x0188 */
    __IO uint32_t CHN_KEY_3;                          /* Address Offset: 0x018C */
         uint32_t RESERVED0190[28];                   /* Address Offset: 0x0190 */
    __O  uint32_t CHN_PKEY_0;                         /* Address Offset: 0x0200 */
    __IO uint32_t CHN_PKEY_1;                         /* Address Offset: 0x0204 */
    __IO uint32_t CHN_PKEY_2;                         /* Address Offset: 0x0208 */
    __IO uint32_t CHN_PKEY_3;                         /* Address Offset: 0x020C */
         uint32_t RESERVED0210[28];                   /* Address Offset: 0x0210 */
    __IO uint32_t CHN_PC_LEN_0;                       /* Address Offset: 0x0280 */
    __IO uint32_t CHN_PC_LEN_1;                       /* Address Offset: 0x0284 */
         uint32_t RESERVED0288[14];                   /* Address Offset: 0x0288 */
    __IO uint32_t CHN_ADA_LEN_0;                      /* Address Offset: 0x02C0 */
    __IO uint32_t CHN_ADA_LEN_1;                      /* Address Offset: 0x02C4 */
         uint32_t RESERVED02C8[14];                   /* Address Offset: 0x02C8 */
    __IO uint32_t CHN_IV_LEN_0;                       /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[7];                    /* Address Offset: 0x0304 */
    __I  uint32_t CHN_TAG_0;                          /* Address Offset: 0x0320 */
    __I  uint32_t CHN_TAG_1;                          /* Address Offset: 0x0324 */
    __I  uint32_t CHN_TAG_2;                          /* Address Offset: 0x0328 */
    __I  uint32_t CHN_TAG_3;                          /* Address Offset: 0x032C */
         uint32_t RESERVED0330[28];                   /* Address Offset: 0x0330 */
    __I  uint32_t HASH_DOUT_0;                        /* Address Offset: 0x03A0 */
    __I  uint32_t HASH_DOUT_1;                        /* Address Offset: 0x03A4 */
    __I  uint32_t HASH_DOUT_2;                        /* Address Offset: 0x03A8 */
    __I  uint32_t HASH_DOUT_3;                        /* Address Offset: 0x03AC */
    __I  uint32_t HASH_DOUT_4;                        /* Address Offset: 0x03B0 */
    __I  uint32_t HASH_DOUT_5;                        /* Address Offset: 0x03B4 */
    __I  uint32_t HASH_DOUT_6;                        /* Address Offset: 0x03B8 */
    __I  uint32_t HASH_DOUT_7;                        /* Address Offset: 0x03BC */
    __I  uint32_t HASH_DOUT_8;                        /* Address Offset: 0x03C0 */
    __I  uint32_t HASH_DOUT_9;                        /* Address Offset: 0x03C4 */
    __I  uint32_t HASH_DOUT_10;                       /* Address Offset: 0x03C8 */
    __I  uint32_t HASH_DOUT_11;                       /* Address Offset: 0x03CC */
    __I  uint32_t HASH_DOUT_12;                       /* Address Offset: 0x03D0 */
    __I  uint32_t HASH_DOUT_13;                       /* Address Offset: 0x03D4 */
    __I  uint32_t HASH_DOUT_14;                       /* Address Offset: 0x03D8 */
    __I  uint32_t HASH_DOUT_15;                       /* Address Offset: 0x03DC */
    __IO uint32_t TAG_VALID;                          /* Address Offset: 0x03E0 */
    __IO uint32_t HASH_VALID;                         /* Address Offset: 0x03E4 */
         uint32_t RESERVED03E8[2];                    /* Address Offset: 0x03E8 */
    __I  uint32_t VERSION;                            /* Address Offset: 0x03F0 */
         uint32_t RESERVED03F4[3];                    /* Address Offset: 0x03F4 */
    __IO uint32_t RNG_CTL;                            /* Address Offset: 0x0400 */
    __IO uint32_t RNG_SAMPLE_CNT;                     /* Address Offset: 0x0404 */
         uint32_t RESERVED0408[2];                    /* Address Offset: 0x0408 */
    __I  uint32_t RNG_DOUT_0;                         /* Address Offset: 0x0410 */
    __I  uint32_t RNG_DOUT_1;                         /* Address Offset: 0x0414 */
    __I  uint32_t RNG_DOUT_2;                         /* Address Offset: 0x0418 */
    __I  uint32_t RNG_DOUT_3;                         /* Address Offset: 0x041C */
    __I  uint32_t RNG_DOUT_4;                         /* Address Offset: 0x0420 */
    __I  uint32_t RNG_DOUT_5;                         /* Address Offset: 0x0424 */
    __IO uint32_t RNG_DOUT_6;                         /* Address Offset: 0x0428 */
    __IO uint32_t RNG_DOUT_7;                         /* Address Offset: 0x042C */
         uint32_t RESERVED0430[20];                   /* Address Offset: 0x0430 */
    __IO uint32_t RAM_CTL;                            /* Address Offset: 0x0480 */
    __I  uint32_t RAM_ST;                             /* Address Offset: 0x0484 */
         uint32_t RESERVED0488[6];                    /* Address Offset: 0x0488 */
    __IO uint32_t DEBUG_CTL;                          /* Address Offset: 0x04A0 */
    __I  uint32_t DEBUG_ST;                           /* Address Offset: 0x04A4 */
    __IO uint32_t DEBUG_MONITOR;                      /* Address Offset: 0x04A8 */
         uint32_t RESERVED04AC[213];                  /* Address Offset: 0x04AC */
    __IO uint32_t PKA_MEM_MAP0;                       /* Address Offset: 0x0800 */
    __IO uint32_t PKA_MEM_MAP1;                       /* Address Offset: 0x0804 */
    __IO uint32_t PKA_MEM_MAP2;                       /* Address Offset: 0x0808 */
    __IO uint32_t PKA_MEM_MAP3;                       /* Address Offset: 0x080C */
    __IO uint32_t PKA_MEM_MAP4;                       /* Address Offset: 0x0810 */
    __IO uint32_t PKA_MEM_MAP5;                       /* Address Offset: 0x0814 */
    __IO uint32_t PKA_MEM_MAP6;                       /* Address Offset: 0x0818 */
    __IO uint32_t PKA_MEM_MAP7;                       /* Address Offset: 0x081C */
    __IO uint32_t PKA_MEM_MAP8;                       /* Address Offset: 0x0820 */
    __IO uint32_t PKA_MEM_MAP9;                       /* Address Offset: 0x0824 */
    __IO uint32_t PKA_MEM_MAP10;                      /* Address Offset: 0x0828 */
    __IO uint32_t PKA_MEM_MAP11;                      /* Address Offset: 0x082C */
    __IO uint32_t PKA_MEM_MAP12;                      /* Address Offset: 0x0830 */
    __IO uint32_t PKA_MEM_MAP13;                      /* Address Offset: 0x0834 */
    __IO uint32_t PKA_MEM_MAP14;                      /* Address Offset: 0x0838 */
    __IO uint32_t PKA_MEM_MAP15;                      /* Address Offset: 0x083C */
    __IO uint32_t PKA_MEM_MAP16;                      /* Address Offset: 0x0840 */
    __IO uint32_t PKA_MEM_MAP17;                      /* Address Offset: 0x0844 */
    __IO uint32_t PKA_MEM_MAP18;                      /* Address Offset: 0x0848 */
    __IO uint32_t PKA_MEM_MAP19;                      /* Address Offset: 0x084C */
    __IO uint32_t PKA_MEM_MAP20;                      /* Address Offset: 0x0850 */
    __IO uint32_t PKA_MEM_MAP21;                      /* Address Offset: 0x0854 */
    __IO uint32_t PKA_MEM_MAP22;                      /* Address Offset: 0x0858 */
    __IO uint32_t PKA_MEM_MAP23;                      /* Address Offset: 0x085C */
    __IO uint32_t PKA_MEM_MAP24;                      /* Address Offset: 0x0860 */
    __IO uint32_t PKA_MEM_MAP25;                      /* Address Offset: 0x0864 */
    __IO uint32_t PKA_MEM_MAP26;                      /* Address Offset: 0x0868 */
    __IO uint32_t PKA_MEM_MAP27;                      /* Address Offset: 0x086C */
    __IO uint32_t PKA_MEM_MAP28;                      /* Address Offset: 0x0870 */
    __IO uint32_t PKA_MEM_MAP29;                      /* Address Offset: 0x0874 */
    __IO uint32_t PKA_MEM_MAP30;                      /* Address Offset: 0x0878 */
    __IO uint32_t PKA_MEM_MAP31;                      /* Address Offset: 0x087C */
    __O  uint32_t PKA_OPCODE;                         /* Address Offset: 0x0880 */
    __IO uint32_t N_NP_TO_T1_ADDR;                    /* Address Offset: 0x0884 */
    __I  uint32_t PKA_STATUS;                         /* Address Offset: 0x0888 */
    __O  uint32_t PKA_SW_RESET;                       /* Address Offset: 0x088C */
    __IO uint32_t PKA_L0;                             /* Address Offset: 0x0890 */
    __IO uint32_t PKA_L1;                             /* Address Offset: 0x0894 */
    __IO uint32_t PKA_L2;                             /* Address Offset: 0x0898 */
    __IO uint32_t PKA_L3;                             /* Address Offset: 0x089C */
    __IO uint32_t PKA_L4;                             /* Address Offset: 0x08A0 */
    __IO uint32_t PKA_L5;                             /* Address Offset: 0x08A4 */
    __IO uint32_t PKA_L6;                             /* Address Offset: 0x08A8 */
    __IO uint32_t PKA_L7;                             /* Address Offset: 0x08AC */
    __I  uint32_t PKA_PIPE_RDY;                       /* Address Offset: 0x08B0 */
    __I  uint32_t PKA_DONE;                           /* Address Offset: 0x08B4 */
    __IO uint32_t PKA_MON_SELECT;                     /* Address Offset: 0x08B8 */
    __IO uint32_t PKA_DEBUG_REG_EN;                   /* Address Offset: 0x08BC */
    __IO uint32_t DEBUG_CNT_ADDR;                     /* Address Offset: 0x08C0 */
    __O  uint32_t DEBUG_EXT_ADDR;                     /* Address Offset: 0x08C4 */
    __I  uint32_t PKA_DEBUG_HALT;                     /* Address Offset: 0x08C8 */
         uint32_t RESERVED08CC;                       /* Address Offset: 0x08CC */
    __I  uint32_t PKA_MON_READ;                       /* Address Offset: 0x08D0 */
    __IO uint32_t PKA_INT_ENA;                        /* Address Offset: 0x08D4 */
    __IO uint32_t PKA_INT_ST;                         /* Address Offset: 0x08D8 */
         uint32_t RESERVED08DC[457];                  /* Address Offset: 0x08DC */
    __IO uint32_t SRAM_ADDR;                          /* Address Offset: 0x1000 */
};
/* I2STDM Register Structure Define */
struct I2STDM_REG {
    __IO uint32_t TXCR;                               /* Address Offset: 0x0000 */
    __IO uint32_t RXCR;                               /* Address Offset: 0x0004 */
    __IO uint32_t CKR;                                /* Address Offset: 0x0008 */
    __IO uint32_t TXFIFOLR;                           /* Address Offset: 0x000C */
    __IO uint32_t DMACR;                              /* Address Offset: 0x0010 */
    __IO uint32_t INTCR;                              /* Address Offset: 0x0014 */
    __I  uint32_t INTSR;                              /* Address Offset: 0x0018 */
    __IO uint32_t XFER;                               /* Address Offset: 0x001C */
    __IO uint32_t CLR;                                /* Address Offset: 0x0020 */
    __O  uint32_t TXDR;                               /* Address Offset: 0x0024 */
    __I  uint32_t RXDR;                               /* Address Offset: 0x0028 */
    __IO uint32_t RXFIFOLR;                           /* Address Offset: 0x002C */
    __IO uint32_t TDM_TXCTRL;                         /* Address Offset: 0x0030 */
    __IO uint32_t TDM_RXCTRL;                         /* Address Offset: 0x0034 */
    __IO uint32_t CLKDIV;                             /* Address Offset: 0x0038 */
    __I  uint32_t VERSION;                            /* Address Offset: 0x003C */
};
/* I2S Register Structure Define */
struct I2S_REG {
    __IO uint32_t TXCR;                               /* Address Offset: 0x0000 */
    __IO uint32_t RXCR;                               /* Address Offset: 0x0004 */
    __IO uint32_t CKR;                                /* Address Offset: 0x0008 */
    __IO uint32_t TXFIFOLR;                           /* Address Offset: 0x000C */
    __IO uint32_t DMACR;                              /* Address Offset: 0x0010 */
    __IO uint32_t INTCR;                              /* Address Offset: 0x0014 */
    __I  uint32_t INTSR;                              /* Address Offset: 0x0018 */
    __IO uint32_t XFER;                               /* Address Offset: 0x001C */
    __IO uint32_t CLR;                                /* Address Offset: 0x0020 */
    __IO uint32_t TXDR;                               /* Address Offset: 0x0024 */
    __IO uint32_t RXDR;                               /* Address Offset: 0x0028 */
};
/* PDM Register Structure Define */
struct PDM_REG {
    __IO uint32_t SYSCONFIG;                          /* Address Offset: 0x0000 */
    __IO uint32_t CTRL[2];                            /* Address Offset: 0x0004 */
    __IO uint32_t CLK_CTRL;                           /* Address Offset: 0x000C */
    __IO uint32_t HPF_CTRL;                           /* Address Offset: 0x0010 */
    __IO uint32_t FIFO_CTRL;                          /* Address Offset: 0x0014 */
    __IO uint32_t DMA_CTRL;                           /* Address Offset: 0x0018 */
    __IO uint32_t INT_EN;                             /* Address Offset: 0x001C */
    __IO uint32_t INT_CLR;                            /* Address Offset: 0x0020 */
    __I  uint32_t INT_ST;                             /* Address Offset: 0x0024 */
         uint32_t RESERVED0028[2];                    /* Address Offset: 0x0028 */
    __I  uint32_t RXFIFO_DATA_REG;                    /* Address Offset: 0x0030 */
    __I  uint32_t DATA0R_REG;                         /* Address Offset: 0x0034 */
    __I  uint32_t DATA0L_REG;                         /* Address Offset: 0x0038 */
    __I  uint32_t DATA1R_REG;                         /* Address Offset: 0x003C */
    __I  uint32_t DATA1L_REG;                         /* Address Offset: 0x0040 */
    __I  uint32_t DATA2R_REG;                         /* Address Offset: 0x0044 */
    __I  uint32_t DATA2L_REG;                         /* Address Offset: 0x0048 */
    __I  uint32_t DATA3R_REG;                         /* Address Offset: 0x004C */
    __I  uint32_t DATA3L_REG;                         /* Address Offset: 0x0050 */
    __I  uint32_t DATA_VALID;                         /* Address Offset: 0x0054 */
    __I  uint32_t VERSION;                            /* Address Offset: 0x0058 */
};
/* SPDIF_TX Register Structure Define */
struct SPDIF_TX_REG {
    __IO uint32_t CFGR;                               /* Address Offset: 0x0000 */
    __IO uint32_t SDBLR;                              /* Address Offset: 0x0004 */
    __IO uint32_t DMACR;                              /* Address Offset: 0x0008 */
    __IO uint32_t INTCR;                              /* Address Offset: 0x000C */
    __IO uint32_t INTSR;                              /* Address Offset: 0x0010 */
         uint32_t RESERVED0014;                       /* Address Offset: 0x0014 */
    __IO uint32_t XFER;                               /* Address Offset: 0x0018 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t SMPDR;                              /* Address Offset: 0x0020 */
         uint32_t RESERVED0024[15];                   /* Address Offset: 0x0024 */
    __IO uint32_t VLDFRN;                             /* Address Offset: 0x0060 */
         uint32_t RESERVED0064[11];                   /* Address Offset: 0x0064 */
    __IO uint32_t USRDRN;                             /* Address Offset: 0x0090 */
         uint32_t RESERVED0094[11];                   /* Address Offset: 0x0094 */
    __IO uint32_t CHNSRN;                             /* Address Offset: 0x00C0 */
         uint32_t RESERVED00C4[15];                   /* Address Offset: 0x00C4 */
    __IO uint32_t BURTSINFO;                          /* Address Offset: 0x0100 */
    __IO uint32_t REPETTION;                          /* Address Offset: 0x0104 */
    __I  uint32_t BURTSINFO_SHD;                      /* Address Offset: 0x0108 */
    __I  uint32_t REPETTION_SHD;                      /* Address Offset: 0x010C */
         uint32_t RESERVED0110[32];                   /* Address Offset: 0x0110 */
    __I  uint32_t USRDR_SHDN;                         /* Address Offset: 0x0190 */
};
/* SPDIF_RX Register Structure Define */
struct SPDIF_RX_REG {
    __I  uint32_t VERSION;                            /* Address Offset: 0x0000 */
    __IO uint32_t CFGR;                               /* Address Offset: 0x0004 */
    __IO uint32_t CLR;                                /* Address Offset: 0x0008 */
    __IO uint32_t CDR;                                /* Address Offset: 0x000C */
    __IO uint32_t DMACR;                              /* Address Offset: 0x0010 */
    __IO uint32_t FIFOCTRL;                           /* Address Offset: 0x0014 */
    __IO uint32_t INTEN;                              /* Address Offset: 0x0018 */
    __IO uint32_t INTMASK;                            /* Address Offset: 0x001C */
    __IO uint32_t INTSR;                              /* Address Offset: 0x0020 */
    __IO uint32_t INTCLR;                             /* Address Offset: 0x0024 */
    __IO uint32_t SMPDR;                              /* Address Offset: 0x0028 */
    __I  uint32_t USRDRN;                             /* Address Offset: 0x002C */
         uint32_t RESERVED0030[11];                   /* Address Offset: 0x0030 */
    __I  uint32_t CHNSRN;                             /* Address Offset: 0x005C */
         uint32_t RESERVED0060[40];                   /* Address Offset: 0x0060 */
    __I  uint32_t BURTSINFO;                          /* Address Offset: 0x0100 */
};
/* VAD Register Structure Define */
struct VAD_REG {
    __IO uint32_t CONTROL;                            /* Address Offset: 0x0000 */
    __IO uint32_t VS_ADDR;                            /* Address Offset: 0x0004 */
    __IO uint32_t ACODEC_BASE_ADDR;                   /* Address Offset: 0x0008 */
    __IO uint32_t OD_ADDR0;                           /* Address Offset: 0x000C */
    __IO uint32_t OD_ADDR1;                           /* Address Offset: 0x0010 */
    __IO uint32_t OD_ADDR2;                           /* Address Offset: 0x0014 */
    __IO uint32_t OD_ADDR3;                           /* Address Offset: 0x0018 */
    __IO uint32_t OD_ADDR4;                           /* Address Offset: 0x001C */
    __IO uint32_t OD_ADDR5;                           /* Address Offset: 0x0020 */
    __IO uint32_t OD_ADDR6;                           /* Address Offset: 0x0024 */
    __IO uint32_t OD_ADDR7;                           /* Address Offset: 0x0028 */
    __IO uint32_t D_DATA0;                            /* Address Offset: 0x002C */
    __IO uint32_t D_DATA1;                            /* Address Offset: 0x0030 */
    __IO uint32_t D_DATA2;                            /* Address Offset: 0x0034 */
    __IO uint32_t D_DATA3;                            /* Address Offset: 0x0038 */
    __IO uint32_t D_DATA4;                            /* Address Offset: 0x003C */
    __IO uint32_t D_DATA5;                            /* Address Offset: 0x0040 */
    __IO uint32_t D_DATA6;                            /* Address Offset: 0x0044 */
    __IO uint32_t D_DATA7;                            /* Address Offset: 0x0048 */
    __IO uint32_t TIMEOUT;                            /* Address Offset: 0x004C */
    __IO uint32_t RAM_START_ADDR;                     /* Address Offset: 0x0050 */
    __IO uint32_t RAM_END_ADDR;                       /* Address Offset: 0x0054 */
    __IO uint32_t RAM_CUR_ADDR;                       /* Address Offset: 0x0058 */
    __IO uint32_t DET_CON0;                           /* Address Offset: 0x005C */
    __IO uint32_t DET_CON1;                           /* Address Offset: 0x0060 */
    __IO uint32_t DET_CON2;                           /* Address Offset: 0x0064 */
    __IO uint32_t DET_CON3;                           /* Address Offset: 0x0068 */
    __IO uint32_t DET_CON4;                           /* Address Offset: 0x006C */
    __IO uint32_t DET_CON5;                           /* Address Offset: 0x0070 */
    __IO uint32_t INT;                                /* Address Offset: 0x0074 */
};
/* SDIO Register Structure Define */
struct SDIO_REG {
    __IO uint32_t CTRL;                               /* Address Offset: 0x0000 */
    __IO uint32_t PWREN;                              /* Address Offset: 0x0004 */
    __IO uint32_t CLKDIV;                             /* Address Offset: 0x0008 */
    __IO uint32_t CLKSRC;                             /* Address Offset: 0x000C */
    __IO uint32_t CLKENA;                             /* Address Offset: 0x0010 */
    __IO uint32_t TMOUT;                              /* Address Offset: 0x0014 */
    __IO uint32_t CTYPE;                              /* Address Offset: 0x0018 */
    __IO uint32_t BLKSIZ;                             /* Address Offset: 0x001C */
    __IO uint32_t BYTCNT;                             /* Address Offset: 0x0020 */
    __IO uint32_t INTMASK;                            /* Address Offset: 0x0024 */
    __IO uint32_t CMDARG;                             /* Address Offset: 0x0028 */
    __IO uint32_t CMD;                                /* Address Offset: 0x002C */
    __I  uint32_t RESP[4];                            /* Address Offset: 0x0030 */
    __IO uint32_t MINTSTS;                            /* Address Offset: 0x0040 */
    __IO uint32_t RINTSTS;                            /* Address Offset: 0x0044 */
    __I  uint32_t STATUS;                             /* Address Offset: 0x0048 */
    __IO uint32_t FIFOTH;                             /* Address Offset: 0x004C */
    __I  uint32_t CDETECT;                            /* Address Offset: 0x0050 */
    __IO uint32_t WRTPRT;                             /* Address Offset: 0x0054 */
         uint32_t RESERVED0058;                       /* Address Offset: 0x0058 */
    __I  uint32_t TCBCNT;                             /* Address Offset: 0x005C */
    __I  uint32_t TBBCNT;                             /* Address Offset: 0x0060 */
    __IO uint32_t DEBNCE;                             /* Address Offset: 0x0064 */
    __IO uint32_t USRID;                              /* Address Offset: 0x0068 */
    __I  uint32_t VERID;                              /* Address Offset: 0x006C */
    __I  uint32_t HCON;                               /* Address Offset: 0x0070 */
    __IO uint32_t UHS_REG;                            /* Address Offset: 0x0074 */
    __IO uint32_t RST_N;                              /* Address Offset: 0x0078 */
         uint32_t RESERVED007C;                       /* Address Offset: 0x007C */
    __IO uint32_t BMOD;                               /* Address Offset: 0x0080 */
    __O  uint32_t PLDMND;                             /* Address Offset: 0x0084 */
    __IO uint32_t DBADDR;                             /* Address Offset: 0x0088 */
    __IO uint32_t IDSTS;                              /* Address Offset: 0x008C */
    __IO uint32_t IDINTEN;                            /* Address Offset: 0x0090 */
    __IO uint32_t DSCADDR;                            /* Address Offset: 0x0094 */
    __IO uint32_t BUFADDR;                            /* Address Offset: 0x0098 */
         uint32_t RESERVED009C[25];                   /* Address Offset: 0x009C */
    __IO uint32_t CARDTHRCTL;                         /* Address Offset: 0x0100 */
    __IO uint32_t BACK_END_POWER;                     /* Address Offset: 0x0104 */
    __IO uint32_t UHS_REG_EXT;                        /* Address Offset: 0x0108 */
    __IO uint32_t EMMC_DDR_REG;                       /* Address Offset: 0x010C */
    __IO uint32_t ENABLE_SHIFT;                       /* Address Offset: 0x0110 */
         uint32_t RESERVED0114[59];                   /* Address Offset: 0x0114 */
    __IO uint32_t FIFO_BASE;                          /* Address Offset: 0x0200 */
};
/* EMMC Register Structure Define */
struct MMC_REG {
    __IO uint32_t CTRL;                               /* Address Offset: 0x0000 */
    __IO uint32_t PWREN;                              /* Address Offset: 0x0004 */
    __IO uint32_t CLKDIV;                             /* Address Offset: 0x0008 */
    __IO uint32_t CLKSRC;                             /* Address Offset: 0x000C */
    __IO uint32_t CLKENA;                             /* Address Offset: 0x0010 */
    __IO uint32_t TMOUT;                              /* Address Offset: 0x0014 */
    __IO uint32_t CTYPE;                              /* Address Offset: 0x0018 */
    __IO uint32_t BLKSIZ;                             /* Address Offset: 0x001C */
    __IO uint32_t BYTCNT;                             /* Address Offset: 0x0020 */
    __IO uint32_t INTMASK;                            /* Address Offset: 0x0024 */
    __IO uint32_t CMDARG;                             /* Address Offset: 0x0028 */
    __IO uint32_t CMD;                                /* Address Offset: 0x002C */
    __I  uint32_t RESP[4];                            /* Address Offset: 0x0030 */
    __IO uint32_t MINTSTS;                            /* Address Offset: 0x0040 */
    __IO uint32_t RINTSTS;                            /* Address Offset: 0x0044 */
    __I  uint32_t STATUS;                             /* Address Offset: 0x0048 */
    __IO uint32_t FIFOTH;                             /* Address Offset: 0x004C */
    __I  uint32_t CDETECT;                            /* Address Offset: 0x0050 */
    __IO uint32_t WRTPRT;                             /* Address Offset: 0x0054 */
         uint32_t RESERVED0058;                       /* Address Offset: 0x0058 */
    __I  uint32_t TCBCNT;                             /* Address Offset: 0x005C */
    __I  uint32_t TBBCNT;                             /* Address Offset: 0x0060 */
    __IO uint32_t DEBNCE;                             /* Address Offset: 0x0064 */
    __IO uint32_t USRID;                              /* Address Offset: 0x0068 */
    __I  uint32_t VERID;                              /* Address Offset: 0x006C */
    __I  uint32_t HCON;                               /* Address Offset: 0x0070 */
    __IO uint32_t UHS_REG;                            /* Address Offset: 0x0074 */
    __IO uint32_t RST_N;                              /* Address Offset: 0x0078 */
         uint32_t RESERVED007C;                       /* Address Offset: 0x007C */
    __IO uint32_t BMOD;                               /* Address Offset: 0x0080 */
    __O  uint32_t PLDMND;                             /* Address Offset: 0x0084 */
    __IO uint32_t DBADDR;                             /* Address Offset: 0x0088 */
    __IO uint32_t IDSTS;                              /* Address Offset: 0x008C */
    __IO uint32_t IDINTEN;                            /* Address Offset: 0x0090 */
    __IO uint32_t DSCADDR;                            /* Address Offset: 0x0094 */
    __IO uint32_t BUFADDR;                            /* Address Offset: 0x0098 */
         uint32_t RESERVED009C[25];                   /* Address Offset: 0x009C */
    __IO uint32_t CARDTHRCTL;                         /* Address Offset: 0x0100 */
    __IO uint32_t BACK_END_POWER;                     /* Address Offset: 0x0104 */
    __IO uint32_t UHS_REG_EXT;                        /* Address Offset: 0x0108 */
    __IO uint32_t EMMC_DDR_REG;                       /* Address Offset: 0x010C */
    __IO uint32_t ENABLE_SHIFT;                       /* Address Offset: 0x0110 */
         uint32_t RESERVED0114[59];                   /* Address Offset: 0x0114 */
    __IO uint32_t FIFO_BASE;                          /* Address Offset: 0x0200 */
};
/* NANDC Register Structure Define */
struct NANDC_REG {
    __IO uint32_t FMCTL;                              /* Address Offset: 0x0000 */
    __IO uint32_t FMWAIT_ASYN;                        /* Address Offset: 0x0004 */
    __IO uint32_t FLCTL;                              /* Address Offset: 0x0008 */
    __IO uint32_t BCHCTL;                             /* Address Offset: 0x000C */
    __IO uint32_t MTRANS_CFG;                         /* Address Offset: 0x0010 */
    __IO uint32_t MTRANS_SADDR0;                      /* Address Offset: 0x0014 */
    __IO uint32_t MTRANS_SADDR1;                      /* Address Offset: 0x0018 */
    __I  uint32_t MTRANS_STAT;                        /* Address Offset: 0x001C */
    __I  uint32_t BCHST0;                             /* Address Offset: 0x0020 */
    __I  uint32_t BCHST1;                             /* Address Offset: 0x0024 */
    __I  uint32_t BCHST2;                             /* Address Offset: 0x0028 */
    __I  uint32_t BCHST3;                             /* Address Offset: 0x002C */
    __I  uint32_t BCHST4;                             /* Address Offset: 0x0030 */
    __I  uint32_t BCHST5;                             /* Address Offset: 0x0034 */
    __I  uint32_t BCHST6;                             /* Address Offset: 0x0038 */
    __I  uint32_t BCHST7;                             /* Address Offset: 0x003C */
         uint32_t RESERVED0040[71];                   /* Address Offset: 0x0040 */
    __I  uint32_t MTRANS_STAT2;                       /* Address Offset: 0x015C */
    __I  uint32_t NANDC_VER;                          /* Address Offset: 0x0160 */
         uint32_t RESERVED0164[2];                    /* Address Offset: 0x0164 */
    __IO uint32_t INTEN;                              /* Address Offset: 0x016C */
    __IO uint32_t INTCLR;                             /* Address Offset: 0x0170 */
    __I  uint32_t INTST;                              /* Address Offset: 0x0174 */
         uint32_t RESERVED0178[34];                   /* Address Offset: 0x0178 */
    __IO uint32_t SPARE0_0;                           /* Address Offset: 0x0200 */
         uint32_t RESERVED0204[11];                   /* Address Offset: 0x0204 */
    __IO uint32_t SPARE1_0;                           /* Address Offset: 0x0230 */
         uint32_t RESERVED0234[187];                  /* Address Offset: 0x0234 */
    __I  uint32_t BCHST8;                             /* Address Offset: 0x0520 */
    __I  uint32_t BCHST9;                             /* Address Offset: 0x0524 */
    __I  uint32_t BCHST10;                            /* Address Offset: 0x0528 */
    __I  uint32_t BCHST11;                            /* Address Offset: 0x052C */
    __I  uint32_t BCHST12;                            /* Address Offset: 0x0530 */
    __I  uint32_t BCHST13;                            /* Address Offset: 0x0534 */
    __I  uint32_t BCHST14;                            /* Address Offset: 0x0538 */
    __I  uint32_t BCHST15;                            /* Address Offset: 0x053C */
         uint32_t RESERVED0540[176];                  /* Address Offset: 0x0540 */
    __IO uint32_t FLASH0_DATA;                        /* Address Offset: 0x0800 */
    __O  uint32_t FLASH0_ADDR;                        /* Address Offset: 0x0804 */
    __O  uint32_t FLASH0_CMD;                         /* Address Offset: 0x0808 */
         uint32_t RESERVED080C[61];                   /* Address Offset: 0x080C */
    __IO uint32_t FLASH1_DATA;                        /* Address Offset: 0x0900 */
    __O  uint32_t FLASH1_ADDR;                        /* Address Offset: 0x0904 */
    __O  uint32_t FLASH1_CMD;                         /* Address Offset: 0x0908 */
};
/* SFC Register Structure Define */
struct SFC_REG {
    __IO uint32_t CTRL;                               /* Address Offset: 0x0000 */
    __IO uint32_t IMR;                                /* Address Offset: 0x0004 */
    __IO uint32_t ICLR;                               /* Address Offset: 0x0008 */
    __IO uint32_t FTLR;                               /* Address Offset: 0x000C */
    __IO uint32_t RCVR;                               /* Address Offset: 0x0010 */
    __IO uint32_t AX;                                 /* Address Offset: 0x0014 */
    __IO uint32_t ABIT;                               /* Address Offset: 0x0018 */
    __IO uint32_t ISR;                                /* Address Offset: 0x001C */
    __IO uint32_t FSR;                                /* Address Offset: 0x0020 */
    __IO uint32_t SR;                                 /* Address Offset: 0x0024 */
    __I  uint32_t RISR;                               /* Address Offset: 0x0028 */
    __IO uint32_t VER;                                /* Address Offset: 0x002C */
    __IO uint32_t QOP;                                /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[19];                   /* Address Offset: 0x0034 */
    __IO uint32_t DMATR;                              /* Address Offset: 0x0080 */
    __IO uint32_t DMAADDR;                            /* Address Offset: 0x0084 */
         uint32_t RESERVED0088[30];                   /* Address Offset: 0x0088 */
    __O  uint32_t CMD;                                /* Address Offset: 0x0100 */
    __O  uint32_t ADDR;                               /* Address Offset: 0x0104 */
    __IO uint32_t DATA;                               /* Address Offset: 0x0108 */
};
/* GMAC Register Structure Define */
struct GMAC_REG {
    __IO uint32_t MAC_CONF;                           /* Address Offset: 0x0000 */
    __IO uint32_t MAC_FRM_FILT;                       /* Address Offset: 0x0004 */
    __IO uint32_t HASH_TAB_HI;                        /* Address Offset: 0x0008 */
    __IO uint32_t HASH_TAB_LO;                        /* Address Offset: 0x000C */
    __IO uint32_t GMII_ADDR;                          /* Address Offset: 0x0010 */
    __IO uint32_t GMII_DATA;                          /* Address Offset: 0x0014 */
    __IO uint32_t FLOW_CTRL;                          /* Address Offset: 0x0018 */
    __IO uint32_t VLAN_TAG;                           /* Address Offset: 0x001C */
         uint32_t RESERVED0020;                       /* Address Offset: 0x0020 */
    __IO uint32_t DEBUG;                              /* Address Offset: 0x0024 */
         uint32_t RESERVED0028;                       /* Address Offset: 0x0028 */
    __IO uint32_t PMT_CTRL_STA;                       /* Address Offset: 0x002C */
         uint32_t RESERVED0030[2];                    /* Address Offset: 0x0030 */
    __I  uint32_t INT_STATUS;                         /* Address Offset: 0x0038 */
    __IO uint32_t INT_MASK;                           /* Address Offset: 0x003C */
    __IO uint32_t MAC_ADDR0_HI;                       /* Address Offset: 0x0040 */
    __IO uint32_t MAC_ADDR0_LO;                       /* Address Offset: 0x0044 */
         uint32_t RESERVED0048[30];                   /* Address Offset: 0x0048 */
    __IO uint32_t AN_CTRL;                            /* Address Offset: 0x00C0 */
    __IO uint32_t AN_STATUS;                          /* Address Offset: 0x00C4 */
    __IO uint32_t AN_ADV;                             /* Address Offset: 0x00C8 */
    __I  uint32_t AN_LINK_PART_AB;                    /* Address Offset: 0x00CC */
    __I  uint32_t AN_EXP;                             /* Address Offset: 0x00D0 */
         uint32_t RESERVED00D4;                       /* Address Offset: 0x00D4 */
    __IO uint32_t INTF_MODE_STA;                      /* Address Offset: 0x00D8 */
         uint32_t RESERVED00DC[9];                    /* Address Offset: 0x00DC */
    __IO uint32_t MMC_CTRL;                           /* Address Offset: 0x0100 */
    __IO uint32_t MMC_RX_INTR;                        /* Address Offset: 0x0104 */
    __I  uint32_t MMC_TX_INTR;                        /* Address Offset: 0x0108 */
    __IO uint32_t MMC_RX_INT_MSK;                     /* Address Offset: 0x010C */
    __IO uint32_t MMC_TX_INT_MSK;                     /* Address Offset: 0x0110 */
    __IO uint32_t MMC_TXOCTETCNT_GB;                  /* Address Offset: 0x0114 */
    __IO uint32_t MMC_TXFRMCNT_GB;                    /* Address Offset: 0x0118 */
         uint32_t RESERVED011C[11];                   /* Address Offset: 0x011C */
    __IO uint32_t MMC_TXUNDFLWERR;                    /* Address Offset: 0x0148 */
         uint32_t RESERVED014C[5];                    /* Address Offset: 0x014C */
    __IO uint32_t MMC_TXCARERR;                       /* Address Offset: 0x0160 */
    __IO uint32_t MMC_TXOCTETCNT_G;                   /* Address Offset: 0x0164 */
    __IO uint32_t MMC_TXFRMCNT_G;                     /* Address Offset: 0x0168 */
         uint32_t RESERVED016C[5];                    /* Address Offset: 0x016C */
    __IO uint32_t MMC_RXFRMCNT_GB;                    /* Address Offset: 0x0180 */
    __IO uint32_t MMC_RXOCTETCNT_GB;                  /* Address Offset: 0x0184 */
    __IO uint32_t MMC_RXOCTETCNT_G;                   /* Address Offset: 0x0188 */
         uint32_t RESERVED018C;                       /* Address Offset: 0x018C */
    __IO uint32_t MMC_RXMCFRMCNT_G;                   /* Address Offset: 0x0190 */
    __IO uint32_t MMC_RXCRCERR;                       /* Address Offset: 0x0194 */
         uint32_t RESERVED0198[12];                   /* Address Offset: 0x0198 */
    __IO uint32_t MMC_RXLENERR;                       /* Address Offset: 0x01C8 */
         uint32_t RESERVED01CC[2];                    /* Address Offset: 0x01CC */
    __IO uint32_t MMC_RXFIFOOVRFLW;                   /* Address Offset: 0x01D4 */
         uint32_t RESERVED01D8[10];                   /* Address Offset: 0x01D8 */
    __IO uint32_t MMC_IPC_INT_MSK;                    /* Address Offset: 0x0200 */
         uint32_t RESERVED0204;                       /* Address Offset: 0x0204 */
    __I  uint32_t MMC_IPC_INTR;                       /* Address Offset: 0x0208 */
         uint32_t RESERVED020C;                       /* Address Offset: 0x020C */
    __IO uint32_t MMC_RXIPV4GFRM;                     /* Address Offset: 0x0210 */
    __IO uint32_t MMC_RXIPV4HDERRFRM;                 /* Address Offset: 0x0214 */
         uint32_t RESERVED0218[3];                    /* Address Offset: 0x0218 */
    __IO uint32_t MMC_RXIPV6GFRM;                     /* Address Offset: 0x0224 */
    __IO uint32_t MMC_RXIPV6HDERRFRM;                 /* Address Offset: 0x0228 */
         uint32_t RESERVED022C[2];                    /* Address Offset: 0x022C */
    __IO uint32_t MMC_RXUDPERRFRM;                    /* Address Offset: 0x0234 */
         uint32_t RESERVED0238;                       /* Address Offset: 0x0238 */
    __IO uint32_t MMC_RXTCPERRFRM;                    /* Address Offset: 0x023C */
         uint32_t RESERVED0240;                       /* Address Offset: 0x0240 */
    __IO uint32_t MMC_RXICMPERRFRM;                   /* Address Offset: 0x0244 */
         uint32_t RESERVED0248[3];                    /* Address Offset: 0x0248 */
    __IO uint32_t MMC_RXIPV4HDERROCT;                 /* Address Offset: 0x0254 */
         uint32_t RESERVED0258[4];                    /* Address Offset: 0x0258 */
    __IO uint32_t MMC_RXIPV6HDERROCT;                 /* Address Offset: 0x0268 */
         uint32_t RESERVED026C[2];                    /* Address Offset: 0x026C */
    __IO uint32_t MMC_RXUDPERROCT;                    /* Address Offset: 0x0274 */
         uint32_t RESERVED0278;                       /* Address Offset: 0x0278 */
    __IO uint32_t MMC_RXTCPERROCT;                    /* Address Offset: 0x027C */
         uint32_t RESERVED0280;                       /* Address Offset: 0x0280 */
    __IO uint32_t MMC_RXICMPERROCT;                   /* Address Offset: 0x0284 */
         uint32_t RESERVED0288[862];                  /* Address Offset: 0x0288 */
    __IO uint32_t BUS_MODE;                           /* Address Offset: 0x1000 */
    __I  uint32_t TX_POLL_DEMAND;                     /* Address Offset: 0x1004 */
    __I  uint32_t RX_POLL_DEMAND;                     /* Address Offset: 0x1008 */
    __IO uint32_t RX_DESC_LIST_ADDR;                  /* Address Offset: 0x100C */
    __IO uint32_t TX_DESC_LIST_ADDR;                  /* Address Offset: 0x1010 */
    __IO uint32_t STATUS;                             /* Address Offset: 0x1014 */
    __IO uint32_t OP_MODE;                            /* Address Offset: 0x1018 */
    __IO uint32_t INT_ENA;                            /* Address Offset: 0x101C */
    __I  uint32_t OVERFLOW_CNT;                       /* Address Offset: 0x1020 */
    __IO uint32_t REC_INT_WDT_TIMER;                  /* Address Offset: 0x1024 */
    __IO uint32_t AXI_BUS_MODE;                       /* Address Offset: 0x1028 */
    __I  uint32_t AXI_STATUS;                         /* Address Offset: 0x102C */
         uint32_t RESERVED1030[6];                    /* Address Offset: 0x1030 */
    __I  uint32_t CUR_HOST_TX_DESC;                   /* Address Offset: 0x1048 */
    __I  uint32_t CUR_HOST_RX_DESC;                   /* Address Offset: 0x104C */
    __I  uint32_t CUR_HOST_TX_BUF_ADDR;               /* Address Offset: 0x1050 */
    __I  uint32_t CUR_HOST_RX_BUF_ADDR;               /* Address Offset: 0x1054 */
};
/* CRU Register Structure Define */
struct CRU_REG {
    __IO uint32_t APLL_CON[5];                        /* Address Offset: 0x0000 */
         uint32_t RESERVED0014[3];                    /* Address Offset: 0x0014 */
    __IO uint32_t DPLL_CON[5];                        /* Address Offset: 0x0020 */
         uint32_t RESERVED0034[3];                    /* Address Offset: 0x0034 */
    __IO uint32_t VPLL0_CON[5];                       /* Address Offset: 0x0040 */
         uint32_t RESERVED0054[3];                    /* Address Offset: 0x0054 */
    __IO uint32_t VPLL1_CON[5];                       /* Address Offset: 0x0060 */
         uint32_t RESERVED0074[11];                   /* Address Offset: 0x0074 */
    __IO uint32_t MODE_CON00;                         /* Address Offset: 0x00A0 */
    __IO uint32_t MISC;                               /* Address Offset: 0x00A4 */
         uint32_t RESERVED00A8[2];                    /* Address Offset: 0x00A8 */
    __IO uint32_t GLB_CNT_TH;                         /* Address Offset: 0x00B0 */
    __IO uint32_t GLB_RST_ST;                         /* Address Offset: 0x00B4 */
    __IO uint32_t GLB_SRST_FST_VALUE;                 /* Address Offset: 0x00B8 */
    __IO uint32_t GLB_SRST_SND_VALUE;                 /* Address Offset: 0x00BC */
    __IO uint32_t GLB_RST_CON;                        /* Address Offset: 0x00C0 */
    __IO uint32_t GLB_PLL_LOCK;                       /* Address Offset: 0x00C4 */
         uint32_t RESERVED00C8[6];                    /* Address Offset: 0x00C8 */
    __IO uint32_t HWFFC_CON0;                         /* Address Offset: 0x00E0 */
         uint32_t RESERVED00E4;                       /* Address Offset: 0x00E4 */
    __IO uint32_t HWFFC_TH;                           /* Address Offset: 0x00E8 */
    __IO uint32_t HWFFC_INTSTS;                       /* Address Offset: 0x00EC */
    __I  uint32_t APLL_CON0_S;                        /* Address Offset: 0x00F0 */
    __I  uint32_t APLL_CON1_S;                        /* Address Offset: 0x00F4 */
    __I  uint32_t CLKSEL_CON0_S;                      /* Address Offset: 0x00F8 */
         uint32_t RESERVED00FC;                       /* Address Offset: 0x00FC */
    __IO uint32_t CRU_CLKSEL_CON[76];                 /* Address Offset: 0x0100 */
         uint32_t RESERVED0230[52];                   /* Address Offset: 0x0230 */
    __IO uint32_t CRU_CLKGATE_CON[16];                /* Address Offset: 0x0300 */
         uint32_t RESERVED0340[16];                   /* Address Offset: 0x0340 */
    __O  uint32_t SSCGTBL0_3;                         /* Address Offset: 0x0380 */
    __O  uint32_t SSCGTBL4_7;                         /* Address Offset: 0x0384 */
    __O  uint32_t SSCGTBL8_11;                        /* Address Offset: 0x0388 */
    __O  uint32_t SSCGTBL12_15;                       /* Address Offset: 0x038C */
    __O  uint32_t SSCGTBL16_19;                       /* Address Offset: 0x0390 */
    __O  uint32_t SSCGTBL20_23;                       /* Address Offset: 0x0394 */
    __O  uint32_t SSCGTBL24_27;                       /* Address Offset: 0x0398 */
    __O  uint32_t SSCGTBL28_31;                       /* Address Offset: 0x039C */
    __O  uint32_t SSCGTBL32_35;                       /* Address Offset: 0x03A0 */
    __O  uint32_t SSCGTBL36_39;                       /* Address Offset: 0x03A4 */
    __O  uint32_t SSCGTBL40_43;                       /* Address Offset: 0x03A8 */
    __O  uint32_t SSCGTBL44_47;                       /* Address Offset: 0x03AC */
    __O  uint32_t SSCGTBL48_51;                       /* Address Offset: 0x03B0 */
    __O  uint32_t SSCGTBL52_55;                       /* Address Offset: 0x03B4 */
    __O  uint32_t SSCGTBL56_59;                       /* Address Offset: 0x03B8 */
    __O  uint32_t SSCGTBL60_63;                       /* Address Offset: 0x03BC */
    __O  uint32_t SSCGTBL64_67;                       /* Address Offset: 0x03C0 */
    __O  uint32_t SSCGTBL68_71;                       /* Address Offset: 0x03C4 */
    __O  uint32_t SSCGTBL72_75;                       /* Address Offset: 0x03C8 */
    __O  uint32_t SSCGTBL76_79;                       /* Address Offset: 0x03CC */
    __O  uint32_t SSCGTBL80_83;                       /* Address Offset: 0x03D0 */
    __O  uint32_t SSCGTBL84_87;                       /* Address Offset: 0x03D4 */
    __O  uint32_t SSCGTBL88_91;                       /* Address Offset: 0x03D8 */
    __O  uint32_t SSCGTBL92_95;                       /* Address Offset: 0x03DC */
    __O  uint32_t SSCGTBL96_99;                       /* Address Offset: 0x03E0 */
    __O  uint32_t SSCGTBL100_103;                     /* Address Offset: 0x03E4 */
    __O  uint32_t SSCGTBL104_107;                     /* Address Offset: 0x03E8 */
    __O  uint32_t SSCGTBL108_111;                     /* Address Offset: 0x03EC */
    __O  uint32_t SSCGTBL112_115;                     /* Address Offset: 0x03F0 */
    __O  uint32_t SSCGTBL116_119;                     /* Address Offset: 0x03F4 */
    __O  uint32_t SSCGTBL120_123;                     /* Address Offset: 0x03F8 */
    __O  uint32_t SSCGTBL124_127;                     /* Address Offset: 0x03FC */
    __IO uint32_t CRU_SOFTRST_CON[10];                /* Address Offset: 0x0400 */
         uint32_t RESERVED0428[22];                   /* Address Offset: 0x0428 */
    __IO uint32_t SDMMC_CON[2];                       /* Address Offset: 0x0480 */
    __IO uint32_t SDIO_CON[2];                        /* Address Offset: 0x0488 */
    __IO uint32_t EMMC_CON[2];                        /* Address Offset: 0x0490 */
};
/* PMU Register Structure Define */
struct PMU_REG {
    __IO uint32_t WAKEUP_CFG0_LO;                     /* Address Offset: 0x0000 */
    __IO uint32_t WAKEUP_CFG0_HI;                     /* Address Offset: 0x0004 */
    __IO uint32_t WAKEUP_CFG1_LO;                     /* Address Offset: 0x0008 */
    __IO uint32_t WAKEUP_CFG1_HI;                     /* Address Offset: 0x000C */
    __IO uint32_t WAKEUP_CFG2_LO;                     /* Address Offset: 0x0010 */
         uint32_t RESERVED0014;                       /* Address Offset: 0x0014 */
    __IO uint32_t PWRDN_CON_LO;                       /* Address Offset: 0x0018 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t PWRDN_ST;                           /* Address Offset: 0x0020 */
    __IO uint32_t PWRMODE_CORE_CON_LO;                /* Address Offset: 0x0024 */
         uint32_t RESERVED0028;                       /* Address Offset: 0x0028 */
    __IO uint32_t PWRMODE_COMMON_CON_LO;              /* Address Offset: 0x002C */
    __IO uint32_t PWRMODE_COMMON_CON_HI;              /* Address Offset: 0x0030 */
    __IO uint32_t SFT_CON_LO;                         /* Address Offset: 0x0034 */
    __IO uint32_t SFT_CON_HI;                         /* Address Offset: 0x0038 */
    __IO uint32_t INT_CON_LO;                         /* Address Offset: 0x003C */
    __IO uint32_t INT_CON_HI;                         /* Address Offset: 0x0040 */
    __IO uint32_t INT_ST;                             /* Address Offset: 0x0044 */
    __IO uint32_t GPIO_POS_INT_CON_LO;                /* Address Offset: 0x0048 */
    __IO uint32_t GPIO_POS_INT_CON_HI;                /* Address Offset: 0x004C */
    __IO uint32_t GPIO_NEG_INT_CON_LO;                /* Address Offset: 0x0050 */
    __IO uint32_t GPIO_NEG_INT_CON_HI;                /* Address Offset: 0x0054 */
    __I  uint32_t GPIO_POS_INT_ST;                    /* Address Offset: 0x0058 */
    __I  uint32_t GPIO_NEG_INT_ST;                    /* Address Offset: 0x005C */
    __IO uint32_t CORE_PWR_ST;                        /* Address Offset: 0x0060 */
    __IO uint32_t BUS_IDLE_REQ_LO;                    /* Address Offset: 0x0064 */
         uint32_t RESERVED0068;                       /* Address Offset: 0x0068 */
    __IO uint32_t BUS_IDLE_ST;                        /* Address Offset: 0x006C */
    __I  uint32_t POWER_ST;                           /* Address Offset: 0x0070 */
    __IO uint32_t OSC_CNT_LO;                         /* Address Offset: 0x0074 */
    __IO uint32_t OSC_CNT_HI;                         /* Address Offset: 0x0078 */
    __IO uint32_t PLLLOCK_CNT_LO;                     /* Address Offset: 0x007C */
    __IO uint32_t PLLLOCK_CNT_HI;                     /* Address Offset: 0x0080 */
    __IO uint32_t PLLRST_CNT_LO;                      /* Address Offset: 0x0084 */
    __IO uint32_t PLLRST_CNT_HI;                      /* Address Offset: 0x0088 */
         uint32_t RESERVED008C[2];                    /* Address Offset: 0x008C */
    __IO uint32_t DDRIO_PWRON_CNT_LO;                 /* Address Offset: 0x0094 */
    __IO uint32_t DDRIO_PWRON_CNT_HI;                 /* Address Offset: 0x0098 */
    __IO uint32_t WAKEUP_RST_CLR_CNT_LO;              /* Address Offset: 0x009C */
    __IO uint32_t WAKEUP_RST_CLR_CNT_HI;              /* Address Offset: 0x00A0 */
    __I  uint32_t DDR_SREF_ST;                        /* Address Offset: 0x00A4 */
    __IO uint32_t SYS_REG0_LO;                        /* Address Offset: 0x00A8 */
    __IO uint32_t SYS_REG0_HI;                        /* Address Offset: 0x00AC */
    __IO uint32_t SYS_REG1_LO;                        /* Address Offset: 0x00B0 */
    __IO uint32_t SYS_REG1_HI;                        /* Address Offset: 0x00B4 */
    __IO uint32_t SYS_REG2_LO;                        /* Address Offset: 0x00B8 */
    __IO uint32_t SYS_REG2_HI;                        /* Address Offset: 0x00BC */
    __IO uint32_t SYS_REG3_LO;                        /* Address Offset: 0x00C0 */
    __IO uint32_t SYS_REG3_HI;                        /* Address Offset: 0x00C4 */
    __IO uint32_t SCU_PWRDN_CNT_LO;                   /* Address Offset: 0x00C8 */
    __IO uint32_t SCU_PWRDN_CNT_HI;                   /* Address Offset: 0x00CC */
    __IO uint32_t SCU_PWRUP_CNT_LO;                   /* Address Offset: 0x00D0 */
    __IO uint32_t SCU_PWRUP_CNT_HI;                   /* Address Offset: 0x00D4 */
    __IO uint32_t TIMEOUT_CNT_LO;                     /* Address Offset: 0x00D8 */
    __IO uint32_t TIMEOUT_CNT_HI;                     /* Address Offset: 0x00DC */
    __IO uint32_t CPU0APM_CON_LO;                     /* Address Offset: 0x00E0 */
    __IO uint32_t CPU1APM_CON_LO;                     /* Address Offset: 0x00E4 */
    __IO uint32_t CPU2APM_CON_LO;                     /* Address Offset: 0x00E8 */
    __IO uint32_t CPU3APM_CON_LO;                     /* Address Offset: 0x00EC */
    __IO uint32_t INFO_TX_CON_LO;                     /* Address Offset: 0x00F0 */
};
/* DDRPHY Register Structure Define */
struct DDRPHY_REG {
    __IO uint32_t REG0;                               /* Address Offset: 0x0000 */
    __IO uint32_t REG1;                               /* Address Offset: 0x0004 */
    __IO uint32_t REG2;                               /* Address Offset: 0x0008 */
    __IO uint32_t REG3;                               /* Address Offset: 0x000C */
         uint32_t RESERVED0010;                       /* Address Offset: 0x0010 */
    __IO uint32_t REG5;                               /* Address Offset: 0x0014 */
    __IO uint32_t REG6;                               /* Address Offset: 0x0018 */
         uint32_t RESERVED001C[2];                    /* Address Offset: 0x001C */
    __IO uint32_t REG9;                               /* Address Offset: 0x0024 */
         uint32_t RESERVED0028;                       /* Address Offset: 0x0028 */
    __IO uint32_t REGB;                               /* Address Offset: 0x002C */
    __IO uint32_t REGC;                               /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[4];                    /* Address Offset: 0x0034 */
    __IO uint32_t REG11;                              /* Address Offset: 0x0044 */
    __IO uint32_t REG12;                              /* Address Offset: 0x0048 */
    __IO uint32_t REG13;                              /* Address Offset: 0x004C */
    __IO uint32_t REG14;                              /* Address Offset: 0x0050 */
         uint32_t RESERVED0054;                       /* Address Offset: 0x0054 */
    __IO uint32_t REG16;                              /* Address Offset: 0x0058 */
    __IO uint32_t REG17;                              /* Address Offset: 0x005C */
    __IO uint32_t REG18;                              /* Address Offset: 0x0060 */
         uint32_t RESERVED0064[7];                    /* Address Offset: 0x0064 */
    __IO uint32_t REG20;                              /* Address Offset: 0x0080 */
    __IO uint32_t REG21;                              /* Address Offset: 0x0084 */
         uint32_t RESERVED0088[4];                    /* Address Offset: 0x0088 */
    __IO uint32_t REG26;                              /* Address Offset: 0x0098 */
    __IO uint32_t REG27;                              /* Address Offset: 0x009C */
    __IO uint32_t REG28;                              /* Address Offset: 0x00A0 */
         uint32_t RESERVED00A4[2];                    /* Address Offset: 0x00A4 */
    __IO uint32_t REG2B;                              /* Address Offset: 0x00AC */
         uint32_t RESERVED00B0[2];                    /* Address Offset: 0x00B0 */
    __IO uint32_t REG2E;                              /* Address Offset: 0x00B8 */
    __IO uint32_t REF2F;                              /* Address Offset: 0x00BC */
    __IO uint32_t REG30;                              /* Address Offset: 0x00C0 */
    __IO uint32_t REG31;                              /* Address Offset: 0x00C4 */
         uint32_t RESERVED00C8[4];                    /* Address Offset: 0x00C8 */
    __IO uint32_t REG36;                              /* Address Offset: 0x00D8 */
    __IO uint32_t REG37;                              /* Address Offset: 0x00DC */
    __IO uint32_t REG38;                              /* Address Offset: 0x00E0 */
         uint32_t RESERVED00E4[2];                    /* Address Offset: 0x00E4 */
    __IO uint32_t REG3B;                              /* Address Offset: 0x00EC */
         uint32_t RESERVED00F0[2];                    /* Address Offset: 0x00F0 */
    __IO uint32_t REG3E;                              /* Address Offset: 0x00F8 */
    __IO uint32_t REF3F;                              /* Address Offset: 0x00FC */
         uint32_t RESERVED0100[48];                   /* Address Offset: 0x0100 */
    __IO uint32_t REG70;                              /* Address Offset: 0x01C0 */
         uint32_t RESERVED01C4[63];                   /* Address Offset: 0x01C4 */
    __IO uint32_t REGB0;                              /* Address Offset: 0x02C0 */
    __IO uint32_t REGB1;                              /* Address Offset: 0x02C4 */
    __IO uint32_t REGB2;                              /* Address Offset: 0x02C8 */
    __IO uint32_t REGB3;                              /* Address Offset: 0x02CC */
    __IO uint32_t REGB4;                              /* Address Offset: 0x02D0 */
    __IO uint32_t REGB5;                              /* Address Offset: 0x02D4 */
    __IO uint32_t REGB6;                              /* Address Offset: 0x02D8 */
    __IO uint32_t REGB7;                              /* Address Offset: 0x02DC */
    __IO uint32_t REGB8;                              /* Address Offset: 0x02E0 */
    __IO uint32_t REGB9;                              /* Address Offset: 0x02E4 */
    __IO uint32_t REGBA;                              /* Address Offset: 0x02E8 */
    __IO uint32_t REGBB;                              /* Address Offset: 0x02EC */
    __IO uint32_t REGBC;                              /* Address Offset: 0x02F0 */
    __IO uint32_t REGBD;                              /* Address Offset: 0x02F4 */
         uint32_t RESERVED02F8[50];                   /* Address Offset: 0x02F8 */
    __I  uint32_t REGF0;                              /* Address Offset: 0x03C0 */
    __I  uint32_t REGF1;                              /* Address Offset: 0x03C4 */
         uint32_t RESERVED03C8[8];                    /* Address Offset: 0x03C8 */
    __I  uint32_t REGFA;                              /* Address Offset: 0x03E8 */
    __I  uint32_t REGFB;                              /* Address Offset: 0x03EC */
    __IO uint32_t REGFC;                              /* Address Offset: 0x03F0 */
         uint32_t RESERVED03F4[2];                    /* Address Offset: 0x03F4 */
    __IO uint32_t REGFF;                              /* Address Offset: 0x03FC */
};
/* OTP_MASK Register Structure Define */
struct OTP_MASK_REG {
    __IO uint32_t OTP_PROG_MASK_0;                    /* Address Offset: 0x0000 */
         uint32_t RESERVED0004[63];                   /* Address Offset: 0x0004 */
    __IO uint32_t OTP_READ_MASK_0;                    /* Address Offset: 0x0100 */
         uint32_t RESERVED0104[63];                   /* Address Offset: 0x0104 */
    __IO uint32_t OTP_MASK_BYPASS;                    /* Address Offset: 0x0200 */
    __IO uint32_t OTP_MASK_INT_CON;                   /* Address Offset: 0x0204 */
    __IO uint32_t OTP_MASK_INT_STATUS;                /* Address Offset: 0x0208 */
    __I  uint32_t OTP_MASK_STATUS;                    /* Address Offset: 0x020C */
    __IO uint32_t OTP_MASK_PROG_LOCK;                 /* Address Offset: 0x0210 */
    __IO uint32_t OTP_MASK_READ_LOCK;                 /* Address Offset: 0x0214 */
    __IO uint32_t OTP_MASK_BYPASS_LOCK;               /* Address Offset: 0x0218 */
};
/* BOOST Register Structure Define */
struct BOOST_REG {
    __IO uint32_t APLL_CON0;                          /* Address Offset: 0x0000 */
    __IO uint32_t APLL_CON1;                          /* Address Offset: 0x0004 */
    __IO uint32_t CLK_CON;                            /* Address Offset: 0x0008 */
    __IO uint32_t BOOST_CON;                          /* Address Offset: 0x000C */
    __I  uint32_t SWITCH_CNT;                         /* Address Offset: 0x0010 */
    __I  uint32_t HIGH_PERF_CNT0;                     /* Address Offset: 0x0014 */
    __I  uint32_t HIGH_PERF_CNT1;                     /* Address Offset: 0x0018 */
    __IO uint32_t STATIS_THRESHOLD;                   /* Address Offset: 0x001C */
    __I  uint32_t SHORT_SWITCH_CNT;                   /* Address Offset: 0x0020 */
    __IO uint32_t SWTICH_THRESHOLD;                   /* Address Offset: 0x0024 */
    __I  uint32_t FSM_STATUS;                         /* Address Offset: 0x0028 */
    __IO uint32_t APLL_LOW_CON0;                      /* Address Offset: 0x002C */
    __IO uint32_t APLL_LOW_CON1;                      /* Address Offset: 0x0030 */
};
/* ACODEC Register Structure Define */
struct ACODEC_REG {
    __IO uint32_t GLB_CON;                            /* Address Offset: 0x0000 */
    __IO uint32_t ADC_DIG_CON1;                       /* Address Offset: 0x0004 */
    __IO uint32_t ADC_DIG_CON2;                       /* Address Offset: 0x0008 */
    __IO uint32_t ADC_DIG_CON3;                       /* Address Offset: 0x000C */
    __IO uint32_t ADC_DIG_CON4;                       /* Address Offset: 0x0010 */
         uint32_t RESERVED0014[2];                    /* Address Offset: 0x0014 */
    __IO uint32_t ADC_DIG_CON7;                       /* Address Offset: 0x001C */
         uint32_t RESERVED0020[8];                    /* Address Offset: 0x0020 */
    __IO uint32_t ALC_DIG_CON0;                       /* Address Offset: 0x0040 */
    __IO uint32_t ALC_DIG_CON1;                       /* Address Offset: 0x0044 */
    __IO uint32_t ALC_DIG_CON2;                       /* Address Offset: 0x0048 */
    __IO uint32_t ALC_DIG_CON3;                       /* Address Offset: 0x004C */
    __IO uint32_t ALC_DIG_CON4;                       /* Address Offset: 0x0050 */
    __IO uint32_t ALC_DIG_CON5;                       /* Address Offset: 0x0054 */
    __IO uint32_t ALC_DIG_CON6;                       /* Address Offset: 0x0058 */
    __IO uint32_t ALC_DIG_CON7;                       /* Address Offset: 0x005C */
    __IO uint32_t ALC_DIG_CON8;                       /* Address Offset: 0x0060 */
    __IO uint32_t ALC_DIG_CON9;                       /* Address Offset: 0x0064 */
         uint32_t RESERVED0068[2];                    /* Address Offset: 0x0068 */
    __I  uint32_t ALC_DIG_CON12;                      /* Address Offset: 0x0070 */
         uint32_t RESERVED0074[164];                  /* Address Offset: 0x0074 */
    __IO uint32_t DAC_DIG_CON1;                       /* Address Offset: 0x0304 */
    __IO uint32_t DAC_DIG_CON2;                       /* Address Offset: 0x0308 */
    __IO uint32_t DAC_DIG_CON3;                       /* Address Offset: 0x030C */
    __IO uint32_t DAC_DIG_CON4;                       /* Address Offset: 0x0310 */
    __IO uint32_t DAC_DIG_CON5;                       /* Address Offset: 0x0314 */
         uint32_t RESERVED0318[4];                    /* Address Offset: 0x0318 */
    __IO uint32_t DAC_DIG_CON10;                      /* Address Offset: 0x0328 */
    __IO uint32_t DAC_DIG_CON11;                      /* Address Offset: 0x032C */
    __IO uint32_t DAC_DIG_CON12;                      /* Address Offset: 0x0330 */
    __IO uint32_t DAC_DIG_CON13;                      /* Address Offset: 0x0334 */
    __I  uint32_t DAC_DIG_CON14;                      /* Address Offset: 0x0338 */
         uint32_t RESERVED033C;                       /* Address Offset: 0x033C */
    __IO uint32_t ADC_ANA_CON0;                       /* Address Offset: 0x0340 */
    __IO uint32_t ADC_ANA_CON1;                       /* Address Offset: 0x0344 */
    __IO uint32_t ADC_ANA_CON2;                       /* Address Offset: 0x0348 */
    __IO uint32_t ADC_ANA_CON3;                       /* Address Offset: 0x034C */
    __IO uint32_t ADC_ANA_CON4;                       /* Address Offset: 0x0350 */
    __IO uint32_t ADC_ANA_CON5;                       /* Address Offset: 0x0354 */
    __IO uint32_t ADC_ANA_CON6;                       /* Address Offset: 0x0358 */
    __IO uint32_t ADC_ANA_CON7;                       /* Address Offset: 0x035C */
    __IO uint32_t ADC_ANA_CON8;                       /* Address Offset: 0x0360 */
         uint32_t RESERVED0364;                       /* Address Offset: 0x0364 */
    __IO uint32_t ADC_ANA_CON10;                      /* Address Offset: 0x0368 */
    __IO uint32_t ADC_ANA_CON11;                      /* Address Offset: 0x036C */
         uint32_t RESERVED0370[52];                   /* Address Offset: 0x0370 */
    __IO uint32_t DAC_ANA_CON0;                       /* Address Offset: 0x0440 */
    __IO uint32_t DAC_ANA_CON1;                       /* Address Offset: 0x0444 */
    __IO uint32_t DAC_ANA_CON2;                       /* Address Offset: 0x0448 */
    __IO uint32_t DAC_ANA_CON3;                       /* Address Offset: 0x044C */
    __IO uint32_t DAC_ANA_CON4;                       /* Address Offset: 0x0450 */
    __IO uint32_t DAC_ANA_CON5;                       /* Address Offset: 0x0454 */
    __IO uint32_t DAC_ANA_CON6;                       /* Address Offset: 0x0458 */
    __IO uint32_t DAC_ANA_CON7;                       /* Address Offset: 0x045C */
    __IO uint32_t DAC_ANA_CON8;                       /* Address Offset: 0x0460 */
         uint32_t RESERVED0464[3];                    /* Address Offset: 0x0464 */
    __IO uint32_t DAC_ANA_CON12;                      /* Address Offset: 0x0470 */
    __IO uint32_t DAC_ANA_CON13;                      /* Address Offset: 0x0474 */
    __IO uint32_t DAC_ANA_CON14;                      /* Address Offset: 0x0478 */
    __IO uint32_t DAC_ANA_CON15;                      /* Address Offset: 0x047C */
};
#endif /*  __ASSEMBLY__  */
/****************************************************************************************/
/*                                                                                      */
/*                                Module Address Section                                */
/*                                                                                      */
/****************************************************************************************/
/* Memory Base */
#define GRF_BASE                       0xFF000000U /* GRF base address */
#define USBPHY_GRF_BASE                0xFF008000U /* USBPHY_GRF base address */
#define DETECT_GRF_BASE                0xFF00B000U /* DETECT_GRF base address */
#define CORE_GRF_BASE                  0xFF00C000U /* CORE_GRF base address */
#define DDR_PCTL_BASE                  0xFF010000U /* DDR_PCTL base address */
#define DDR_MON_BASE                   0xFF020000U /* DDR_MON base address */
#define DDR_STDBY_BASE                 0xFF030000U /* DDR_STDBY base address */
#define I2C0_BASE                      0xFF040000U /* I2C0 base address */
#define I2C1_BASE                      0xFF050000U /* I2C1 base address */
#define I2C2_BASE                      0xFF060000U /* I2C2 base address */
#define I2C3_BASE                      0xFF070000U /* I2C3 base address */
#define WDT_BASE                       0xFF080000U /* WDT base address */
#define UART0_BASE                     0xFF0A0000U /* UART0 base address */
#define UART1_BASE                     0xFF0B0000U /* UART1 base address */
#define UART2_BASE                     0xFF0C0000U /* UART2 base address */
#define UART3_BASE                     0xFF0D0000U /* UART3 base address */
#define UART4_BASE                     0xFF0E0000U /* UART4 base address */
#define OWIRE_BASE                     0xFF100000U /* OWIRE base address */
#define CAN0_BASE                      0xFF110000U /* CAN0 base address */
#define SPI0_BASE                      0xFF120000U /* SPI0 base address */
#define SPI1_BASE                      0xFF130000U /* SPI1 base address */
#define SPI2_BASE                      0xFF140000U /* SPI2 base address */
#define PWM2_BASE                      0xFF160000U /* PWM2 base address */
#define PWM1_BASE                      0xFF170000U /* PWM1 base address */
#define PWM0_BASE                      0xFF180000U /* PWM0 base address */
#define TIMER0_BASE                    0xFF1A0000U /* TIMER0 base address */
#define TIMER1_BASE                    0xFF1A0020U /* TIMER1 base address */
#define TIMER2_BASE                    0xFF1A0040U /* TIMER2 base address */
#define TIMER3_BASE                    0xFF1A0060U /* TIMER3 base address */
#define TIMER4_BASE                    0xFF1A0080U /* TIMER4 base address */
#define TIMER5_BASE                    0xFF1A00A0U /* TIMER5 base address */
#define TIMER6_BASE                    0xFF1B0000U /* TIMER6 base address */
#define TIMER7_BASE                    0xFF1B0020U /* TIMER7 base address */
#define TIMER8_BASE                    0xFF1B0040U /* TIMER8 base address */
#define TIMER9_BASE                    0xFF1B0060U /* TIMER9 base address */
#define TIMER10_BASE                   0xFF1B0080U /* TIMER10 base address */
#define TIMER11_BASE                   0xFF1B00A0U /* TIMER11 base address */
#define SARADC_BASE                    0xFF1E0000U /* SARADC base address */
#define TSADC_BASE                     0xFF1F0000U /* TSADC base address */
#define OTPC_BASE                      0xFF210000U /* OTPC base address */
#define GPIO0_BASE                     0xFF220000U /* GPIO0 base address */
#define GPIO1_BASE                     0xFF230000U /* GPIO1 base address */
#define GPIO2_BASE                     0xFF240000U /* GPIO2 base address */
#define GPIO3_BASE                     0xFF250000U /* GPIO3 base address */
#define GPIO4_BASE                     0xFF260000U /* GPIO4 base address */
#define KEY_READER_BASE                0xFF2A0000U /* KEY_READER base address */
#define SOTPC_BASE                     0xFF2A8000U /* SOTPC base address */
#define SGRF_BASE                      0xFF2B0000U /* SGRF base address */
#define DMA0_BASE                      0xFF2C0000U /* DMA0 base address */
#define DMA1_BASE                      0xFF2D0000U /* DMA1 base address */
#define VOP_BASE                       0xFF2E0000U /* VOP base address */
#define CRYPTO_BASE                    0xFF2F0000U /* CRYPTO base address */
#define I2STDM0_BASE                   0xFF300000U /* I2STDM0 base address */
#define I2STDM1_BASE                   0xFF310000U /* I2STDM1 base address */
#define I2STDM2_BASE                   0xFF320000U /* I2STDM2 base address */
#define I2STDM3_BASE                   0xFF330000U /* I2STDM3 base address */
#define I2S0_BASE                      0xFF350000U /* I2S0 base address */
#define I2S1_BASE                      0xFF360000U /* I2S1 base address */
#define PDM0_BASE                      0xFF380000U /* PDM0 base address */
#define SPDIF_TX_BASE                  0xFF3A0000U /* SPDIF_TX base address */
#define SPDIF_RX_BASE                  0xFF3B0000U /* SPDIF_RX base address */
#define VAD_BASE                       0xFF3C0000U /* VAD base address */
#define SDIO0_BASE                     0xFF480000U /* SDIO0 base address */
#define EMMC_BASE                      0xFF490000U /* EMMC base address */
#define SDIO1_BASE                     0xFF4A0000U /* SDIO1 base address */
#define NANDC_BASE                     0xFF4B0000U /* NANDC base address */
#define SFC_BASE                       0xFF4C0000U /* SFC base address */
#define GMAC0_BASE                     0xFF4E0000U /* GMAC0 base address */
#define CRU_BASE                       0xFF500000U /* CRU base address */
#define PMU_BASE                       0xFF520000U /* PMU base address */
#define DDRPHY_BASE                    0xFF530000U /* DDRPHY base address */
#define OTP_MASK_BASE                  0xFF540000U /* OTP_MASK base address */
#define BOOST_BASE                     0xFF550000U /* BOOST base address */
#define ACODEC_BASE                    0xFF560000U /* ACODEC base address */
/****************************************************************************************/
/*                                                                                      */
/*                               Module Variable Section                                */
/*                                                                                      */
/****************************************************************************************/
/* Module Variable Define */

#define GRF                 ((struct GRF_REG *) GRF_BASE)
#define USBPHY_GRF          ((struct USBPHY_GRF_REG *) USBPHY_GRF_BASE)
#define DETECT_GRF          ((struct DETECT_GRF_REG *) DETECT_GRF_BASE)
#define CORE_GRF            ((struct CORE_GRF_REG *) CORE_GRF_BASE)
#define DDR_PCTL            ((struct DDR_PCTL_REG *) DDR_PCTL_BASE)
#define DDR_MON             ((struct DDR_MON_REG *) DDR_MON_BASE)
#define DDR_STDBY           ((struct DDR_STDBY_REG *) DDR_STDBY_BASE)
#define I2C0                ((struct I2C_REG *) I2C0_BASE)
#define I2C1                ((struct I2C_REG *) I2C1_BASE)
#define I2C2                ((struct I2C_REG *) I2C2_BASE)
#define I2C3                ((struct I2C_REG *) I2C3_BASE)
#define WDT                 ((struct WDT_REG *) WDT_BASE)
#define UART0               ((struct UART_REG *) UART0_BASE)
#define UART1               ((struct UART_REG *) UART1_BASE)
#define UART2               ((struct UART_REG *) UART2_BASE)
#define UART3               ((struct UART_REG *) UART3_BASE)
#define UART4               ((struct UART_REG *) UART4_BASE)
#define OWIRE               ((struct OWIRE_REG *) OWIRE_BASE)
#define CAN0                ((struct CAN_REG *) CAN0_BASE)
#define SPI0                ((struct SPI_REG *) SPI0_BASE)
#define SPI1                ((struct SPI_REG *) SPI1_BASE)
#define SPI2                ((struct SPI_REG *) SPI2_BASE)
#define PWM2                ((struct PWM_REG *) PWM2_BASE)
#define PWM1                ((struct PWM_REG *) PWM1_BASE)
#define PWM0                ((struct PWM_REG *) PWM0_BASE)
#define TIMER0              ((struct TIMER_REG *) TIMER0_BASE)
#define TIMER1              ((struct TIMER_REG *) TIMER1_BASE)
#define TIMER2              ((struct TIMER_REG *) TIMER2_BASE)
#define TIMER3              ((struct TIMER_REG *) TIMER3_BASE)
#define TIMER4              ((struct TIMER_REG *) TIMER4_BASE)
#define TIMER5              ((struct TIMER_REG *) TIMER5_BASE)
#define TIMER6              ((struct TIMER_REG *) TIMER6_BASE)
#define TIMER7              ((struct TIMER_REG *) TIMER7_BASE)
#define TIMER8              ((struct TIMER_REG *) TIMER8_BASE)
#define TIMER9              ((struct TIMER_REG *) TIMER9_BASE)
#define TIMER10             ((struct TIMER_REG *) TIMER10_BASE)
#define TIMER11             ((struct TIMER_REG *) TIMER11_BASE)
#define SARADC              ((struct SARADC_REG *) SARADC_BASE)
#define TSADC               ((struct TSADC_REG *) TSADC_BASE)
#define OTPC                ((struct OTPC_REG *) OTPC_BASE)
#define GPIO0               ((struct GPIO_REG *) GPIO0_BASE)
#define GPIO1               ((struct GPIO_REG *) GPIO1_BASE)
#define GPIO2               ((struct GPIO_REG *) GPIO2_BASE)
#define GPIO3               ((struct GPIO_REG *) GPIO3_BASE)
#define GPIO4               ((struct GPIO_REG *) GPIO4_BASE)
#define KEY_READER          ((struct KEY_READER_REG *) KEY_READER_BASE)
#define SOTPC               ((struct SOTPC_REG *) SOTPC_BASE)
#define SGRF                ((struct SGRF_REG *) SGRF_BASE)
#define DMA0                ((struct DMA_REG *) DMA0_BASE)
#define DMA1                ((struct DMA_REG *) DMA1_BASE)
#define VOP                 ((struct VOP_REG *) VOP_BASE)
#define CRYPTO              ((struct CRYPTO_REG *) CRYPTO_BASE)
#define I2STDM0             ((struct I2STDM_REG *) I2STDM0_BASE)
#define I2STDM1             ((struct I2STDM_REG *) I2STDM1_BASE)
#define I2STDM2             ((struct I2STDM_REG *) I2STDM2_BASE)
#define I2STDM3             ((struct I2STDM_REG *) I2STDM3_BASE)
#define I2S0                ((struct I2S_REG *) I2S0_BASE)
#define I2S1                ((struct I2S_REG *) I2S1_BASE)
#define PDM0                ((struct PDM_REG *) PDM0_BASE)
#define SPDIF_TX            ((struct SPDIF_TX_REG *) SPDIF_TX_BASE)
#define SPDIF_RX            ((struct SPDIF_RX_REG *) SPDIF_RX_BASE)
#define VAD                 ((struct VAD_REG *) VAD_BASE)
#define SDIO0               ((struct SDIO_REG *) SDIO0_BASE)
#define EMMC                ((struct EMMC_REG *) EMMC_BASE)
#define SDIO1               ((struct SDIO_REG *) SDIO1_BASE)
#define NANDC               ((struct NANDC_REG *) NANDC_BASE)
#define SFC                 ((struct SFC_REG *) SFC_BASE)
#define GMAC0               ((struct GMAC_REG *) GMAC0_BASE)
#define CRU                 ((struct CRU_REG *) CRU_BASE)
#define PMU                 ((struct PMU_REG *) PMU_BASE)
#define DDRPHY              ((struct DDRPHY_REG *) DDRPHY_BASE)
#define OTP_MASK            ((struct OTP_MASK_REG *) OTP_MASK_BASE)
#define BOOST               ((struct BOOST_REG *) BOOST_BASE)
#define ACODEC              ((struct ACODEC_REG *) ACODEC_BASE)

#define IS_GRF_INSTANCE(instance) ((instance) == GRF)
#define IS_USBPHY_GRF_INSTANCE(instance) ((instance) == USBPHY_GRF)
#define IS_DETECT_GRF_INSTANCE(instance) ((instance) == DETECT_GRF)
#define IS_CORE_GRF_INSTANCE(instance) ((instance) == CORE_GRF)
#define IS_DDR_PCTL_INSTANCE(instance) ((instance) == DDR_PCTL)
#define IS_DDR_MON_INSTANCE(instance) ((instance) == DDR_MON)
#define IS_DDR_STDBY_INSTANCE(instance) ((instance) == DDR_STDBY)
#define IS_WDT_INSTANCE(instance) ((instance) == WDT)
#define IS_OWIRE_INSTANCE(instance) ((instance) == OWIRE)
#define IS_SARADC_INSTANCE(instance) ((instance) == SARADC)
#define IS_TSADC_INSTANCE(instance) ((instance) == TSADC)
#define IS_OTPC_INSTANCE(instance) ((instance) == OTPC)
#define IS_KEY_READER_INSTANCE(instance) ((instance) == KEY_READER)
#define IS_SOTPC_INSTANCE(instance) ((instance) == SOTPC)
#define IS_SGRF_INSTANCE(instance) ((instance) == SGRF)
#define IS_VOP_INSTANCE(instance) ((instance) == VOP)
#define IS_CRYPTO_INSTANCE(instance) ((instance) == CRYPTO)
#define IS_SPDIF_TX_INSTANCE(instance) ((instance) == SPDIF_TX)
#define IS_SPDIF_RX_INSTANCE(instance) ((instance) == SPDIF_RX)
#define IS_VAD_INSTANCE(instance) ((instance) == VAD)
#define IS_EMMC_INSTANCE(instance) ((instance) == EMMC)
#define IS_NANDC_INSTANCE(instance) ((instance) == NANDC)
#define IS_SFC_INSTANCE(instance) ((instance) == SFC)
#define IS_CRU_INSTANCE(instance) ((instance) == CRU)
#define IS_PMU_INSTANCE(instance) ((instance) == PMU)
#define IS_DDRPHY_INSTANCE(instance) ((instance) == DDRPHY)
#define IS_OTP_MASK_INSTANCE(instance) ((instance) == OTP_MASK)
#define IS_BOOST_INSTANCE(instance) ((instance) == BOOST)
#define IS_ACODEC_INSTANCE(instance) ((instance) == ACODEC)
#define IS_I2C_INSTANCE(instance) (((instance) == I2C0) || ((instance) == I2C1) || ((instance) == I2C2) || ((instance) == I2C3))
#define IS_UART_INSTANCE(instance) (((instance) == UART0) || ((instance) == UART1) || ((instance) == UART2) || ((instance) == UART3) || ((instance) == UART4))
#define IS_CAN_INSTANCE(instance) ((instance) == CAN0)
#define IS_SPI_INSTANCE(instance) (((instance) == SPI0) || ((instance) == SPI1) || ((instance) == SPI2))
#define IS_PWM_INSTANCE(instance) (((instance) == PWM2) || ((instance) == PWM1) || ((instance) == PWM0))
#define IS_TIMER_INSTANCE(instance) (((instance) == TIMER0) || ((instance) == TIMER1) || ((instance) == TIMER2) || ((instance) == TIMER3) || ((instance) == TIMER4) || ((instance) == TIMER5) || ((instance) == TIMER6) || ((instance) == TIMER7) || ((instance) == TIMER8) || ((instance) == TIMER9) || ((instance) == TIMER10) || ((instance) == TIMER11))
#define IS_GPIO_INSTANCE(instance) (((instance) == GPIO0) || ((instance) == GPIO1) || ((instance) == GPIO2) || ((instance) == GPIO3) || ((instance) == GPIO4))
#define IS_DMA_INSTANCE(instance) (((instance) == DMA0) || ((instance) == DMA1))
#define IS_I2STDM_INSTANCE(instance) (((instance) == I2STDM0) || ((instance) == I2STDM1) || ((instance) == I2STDM2) || ((instance) == I2STDM3))
#define IS_I2S_INSTANCE(instance) (((instance) == I2S0) || ((instance) == I2S1))
#define IS_PDM_INSTANCE(instance) ((instance) == PDM0)
#define IS_SDIO_INSTANCE(instance) (((instance) == SDIO0) || ((instance) == SDIO1))
#define IS_GMAC_INSTANCE(instance) ((instance) == GMAC0)
/****************************************************************************************/
/*                                                                                      */
/*                               Register Bitmap Section                                */
/*                                                                                      */
/****************************************************************************************/
/******************************************GRF*******************************************/
/* GPIO0A_IOMUX */
#define GRF_GPIO0A_IOMUX_OFFSET                            (0x0U)
#define GRF_GPIO0A_IOMUX_GPIO0A0_SEL_SHIFT                 (0U)
#define GRF_GPIO0A_IOMUX_GPIO0A0_SEL_MASK                  (0x3U << GRF_GPIO0A_IOMUX_GPIO0A0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO0A_IOMUX_GPIO0A1_SEL_SHIFT                 (2U)
#define GRF_GPIO0A_IOMUX_GPIO0A1_SEL_MASK                  (0x3U << GRF_GPIO0A_IOMUX_GPIO0A1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO0A_IOMUX_GPIO0A2_SEL_SHIFT                 (4U)
#define GRF_GPIO0A_IOMUX_GPIO0A2_SEL_MASK                  (0x3U << GRF_GPIO0A_IOMUX_GPIO0A2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO0A_IOMUX_GPIO0A3_SEL_SHIFT                 (6U)
#define GRF_GPIO0A_IOMUX_GPIO0A3_SEL_MASK                  (0x3U << GRF_GPIO0A_IOMUX_GPIO0A3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO0A_IOMUX_GPIO0A4_SEL_SHIFT                 (8U)
#define GRF_GPIO0A_IOMUX_GPIO0A4_SEL_MASK                  (0x3U << GRF_GPIO0A_IOMUX_GPIO0A4_SEL_SHIFT)                 /* 0x00000300 */
#define GRF_GPIO0A_IOMUX_GPIO0A5_SEL_SHIFT                 (10U)
#define GRF_GPIO0A_IOMUX_GPIO0A5_SEL_MASK                  (0x3U << GRF_GPIO0A_IOMUX_GPIO0A5_SEL_SHIFT)                 /* 0x00000C00 */
#define GRF_GPIO0A_IOMUX_GPIO0A6_SEL_SHIFT                 (12U)
#define GRF_GPIO0A_IOMUX_GPIO0A6_SEL_MASK                  (0x3U << GRF_GPIO0A_IOMUX_GPIO0A6_SEL_SHIFT)                 /* 0x00003000 */
#define GRF_GPIO0A_IOMUX_GPIO0A7_SEL_SHIFT                 (14U)
#define GRF_GPIO0A_IOMUX_GPIO0A7_SEL_MASK                  (0x3U << GRF_GPIO0A_IOMUX_GPIO0A7_SEL_SHIFT)                 /* 0x0000C000 */
/* GPIO0B_IOMUX */
#define GRF_GPIO0B_IOMUX_OFFSET                            (0x8U)
#define GRF_GPIO0B_IOMUX_GPIO0B0_SEL_SHIFT                 (0U)
#define GRF_GPIO0B_IOMUX_GPIO0B0_SEL_MASK                  (0x3U << GRF_GPIO0B_IOMUX_GPIO0B0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO0B_IOMUX_GPIO0B1_SEL_SHIFT                 (2U)
#define GRF_GPIO0B_IOMUX_GPIO0B1_SEL_MASK                  (0x3U << GRF_GPIO0B_IOMUX_GPIO0B1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO0B_IOMUX_GPIO0B2_SEL_SHIFT                 (4U)
#define GRF_GPIO0B_IOMUX_GPIO0B2_SEL_MASK                  (0x3U << GRF_GPIO0B_IOMUX_GPIO0B2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO0B_IOMUX_GPIO0B3_SEL_SHIFT                 (6U)
#define GRF_GPIO0B_IOMUX_GPIO0B3_SEL_MASK                  (0x3U << GRF_GPIO0B_IOMUX_GPIO0B3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO0B_IOMUX_GPIO0B4_SEL_SHIFT                 (8U)
#define GRF_GPIO0B_IOMUX_GPIO0B4_SEL_MASK                  (0x3U << GRF_GPIO0B_IOMUX_GPIO0B4_SEL_SHIFT)                 /* 0x00000300 */
#define GRF_GPIO0B_IOMUX_GPIO0B5_SEL_SHIFT                 (10U)
#define GRF_GPIO0B_IOMUX_GPIO0B5_SEL_MASK                  (0x3U << GRF_GPIO0B_IOMUX_GPIO0B5_SEL_SHIFT)                 /* 0x00000C00 */
#define GRF_GPIO0B_IOMUX_GPIO0B6_SEL_SHIFT                 (12U)
#define GRF_GPIO0B_IOMUX_GPIO0B6_SEL_MASK                  (0x3U << GRF_GPIO0B_IOMUX_GPIO0B6_SEL_SHIFT)                 /* 0x00003000 */
#define GRF_GPIO0B_IOMUX_GPIO0B7_SEL_SHIFT                 (14U)
#define GRF_GPIO0B_IOMUX_GPIO0B7_SEL_MASK                  (0x3U << GRF_GPIO0B_IOMUX_GPIO0B7_SEL_SHIFT)                 /* 0x0000C000 */
/* GPIO0C_IOMUX */
#define GRF_GPIO0C_IOMUX_OFFSET                            (0x10U)
#define GRF_GPIO0C_IOMUX_GPIO0C0_SEL_SHIFT                 (0U)
#define GRF_GPIO0C_IOMUX_GPIO0C0_SEL_MASK                  (0x3U << GRF_GPIO0C_IOMUX_GPIO0C0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO0C_IOMUX_GPIO0C1_SEL_SHIFT                 (2U)
#define GRF_GPIO0C_IOMUX_GPIO0C1_SEL_MASK                  (0x3U << GRF_GPIO0C_IOMUX_GPIO0C1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO0C_IOMUX_GPIO0C2_SEL_SHIFT                 (4U)
#define GRF_GPIO0C_IOMUX_GPIO0C2_SEL_MASK                  (0x3U << GRF_GPIO0C_IOMUX_GPIO0C2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO0C_IOMUX_GPIO0C3_SEL_SHIFT                 (6U)
#define GRF_GPIO0C_IOMUX_GPIO0C3_SEL_MASK                  (0x3U << GRF_GPIO0C_IOMUX_GPIO0C3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO0C_IOMUX_GPIO0C4_SEL_SHIFT                 (8U)
#define GRF_GPIO0C_IOMUX_GPIO0C4_SEL_MASK                  (0x3U << GRF_GPIO0C_IOMUX_GPIO0C4_SEL_SHIFT)                 /* 0x00000300 */
#define GRF_GPIO0C_IOMUX_GPIO0C5_SEL_SHIFT                 (10U)
#define GRF_GPIO0C_IOMUX_GPIO0C5_SEL_MASK                  (0x3U << GRF_GPIO0C_IOMUX_GPIO0C5_SEL_SHIFT)                 /* 0x00000C00 */
/* GPIO1A_IOMUX */
#define GRF_GPIO1A_IOMUX_OFFSET                            (0x20U)
#define GRF_GPIO1A_IOMUX_GPIO1A0_SEL_SHIFT                 (0U)
#define GRF_GPIO1A_IOMUX_GPIO1A0_SEL_MASK                  (0x3U << GRF_GPIO1A_IOMUX_GPIO1A0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO1A_IOMUX_GPIO1A1_SEL_SHIFT                 (2U)
#define GRF_GPIO1A_IOMUX_GPIO1A1_SEL_MASK                  (0x3U << GRF_GPIO1A_IOMUX_GPIO1A1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO1A_IOMUX_GPIO1A2_SEL_SHIFT                 (4U)
#define GRF_GPIO1A_IOMUX_GPIO1A2_SEL_MASK                  (0x3U << GRF_GPIO1A_IOMUX_GPIO1A2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO1A_IOMUX_GPIO1A3_SEL_SHIFT                 (6U)
#define GRF_GPIO1A_IOMUX_GPIO1A3_SEL_MASK                  (0x3U << GRF_GPIO1A_IOMUX_GPIO1A3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO1A_IOMUX_GPIO1A4_SEL_SHIFT                 (8U)
#define GRF_GPIO1A_IOMUX_GPIO1A4_SEL_MASK                  (0x3U << GRF_GPIO1A_IOMUX_GPIO1A4_SEL_SHIFT)                 /* 0x00000300 */
#define GRF_GPIO1A_IOMUX_GPIO1A5_SEL_SHIFT                 (10U)
#define GRF_GPIO1A_IOMUX_GPIO1A5_SEL_MASK                  (0x3U << GRF_GPIO1A_IOMUX_GPIO1A5_SEL_SHIFT)                 /* 0x00000C00 */
#define GRF_GPIO1A_IOMUX_GPIO1A6_SEL_SHIFT                 (12U)
#define GRF_GPIO1A_IOMUX_GPIO1A6_SEL_MASK                  (0x3U << GRF_GPIO1A_IOMUX_GPIO1A6_SEL_SHIFT)                 /* 0x00003000 */
#define GRF_GPIO1A_IOMUX_GPIO1A7_SEL_SHIFT                 (14U)
#define GRF_GPIO1A_IOMUX_GPIO1A7_SEL_MASK                  (0x3U << GRF_GPIO1A_IOMUX_GPIO1A7_SEL_SHIFT)                 /* 0x0000C000 */
/* GPIO1B_IOMUX_L */
#define GRF_GPIO1B_IOMUX_L_OFFSET                          (0x28U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B0_SEL_SHIFT               (0U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B0_SEL_MASK                (0x3U << GRF_GPIO1B_IOMUX_L_GPIO1B0_SEL_SHIFT)               /* 0x00000003 */
#define GRF_GPIO1B_IOMUX_L_GPIO1B1_SEL_SHIFT               (2U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B1_SEL_MASK                (0x3U << GRF_GPIO1B_IOMUX_L_GPIO1B1_SEL_SHIFT)               /* 0x0000000C */
#define GRF_GPIO1B_IOMUX_L_GPIO1B2_SEL_SHIFT               (4U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B2_SEL_MASK                (0x3U << GRF_GPIO1B_IOMUX_L_GPIO1B2_SEL_SHIFT)               /* 0x00000030 */
#define GRF_GPIO1B_IOMUX_L_GPIO1B3_SEL_SHIFT               (6U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B3_SEL_MASK                (0x3U << GRF_GPIO1B_IOMUX_L_GPIO1B3_SEL_SHIFT)               /* 0x000000C0 */
#define GRF_GPIO1B_IOMUX_L_GPIO1B4_SEL_SHIFT               (8U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B4_SEL_MASK                (0x3U << GRF_GPIO1B_IOMUX_L_GPIO1B4_SEL_SHIFT)               /* 0x00000300 */
#define GRF_GPIO1B_IOMUX_L_GPIO1B5_SEL_SHIFT               (10U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B5_SEL_MASK                (0x3U << GRF_GPIO1B_IOMUX_L_GPIO1B5_SEL_SHIFT)               /* 0x00000C00 */
#define GRF_GPIO1B_IOMUX_L_GPIO1B6_SEL_SHIFT               (12U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B6_SEL_MASK                (0xFU << GRF_GPIO1B_IOMUX_L_GPIO1B6_SEL_SHIFT)               /* 0x0000F000 */
/* GPIO1B_IOMUX_H */
#define GRF_GPIO1B_IOMUX_H_OFFSET                          (0x2CU)
#define GRF_GPIO1B_IOMUX_H_GPIO1B7_SEL_SHIFT               (0U)
#define GRF_GPIO1B_IOMUX_H_GPIO1B7_SEL_MASK                (0x3U << GRF_GPIO1B_IOMUX_H_GPIO1B7_SEL_SHIFT)               /* 0x00000003 */
/* GPIO1C_IOMUX_L */
#define GRF_GPIO1C_IOMUX_L_OFFSET                          (0x30U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C0_SEL_SHIFT               (0U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C0_SEL_MASK                (0x3U << GRF_GPIO1C_IOMUX_L_GPIO1C0_SEL_SHIFT)               /* 0x00000003 */
#define GRF_GPIO1C_IOMUX_L_GPIO1C1_SEL_SHIFT               (2U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C1_SEL_MASK                (0x3U << GRF_GPIO1C_IOMUX_L_GPIO1C1_SEL_SHIFT)               /* 0x0000000C */
#define GRF_GPIO1C_IOMUX_L_GPIO1C2_SEL_SHIFT               (4U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C2_SEL_MASK                (0xFU << GRF_GPIO1C_IOMUX_L_GPIO1C2_SEL_SHIFT)               /* 0x000000F0 */
#define GRF_GPIO1C_IOMUX_L_GPIO1C3_SEL_SHIFT               (8U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C3_SEL_MASK                (0xFU << GRF_GPIO1C_IOMUX_L_GPIO1C3_SEL_SHIFT)               /* 0x00000F00 */
#define GRF_GPIO1C_IOMUX_L_GPIO1C4_SEL_SHIFT               (12U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C4_SEL_MASK                (0xFU << GRF_GPIO1C_IOMUX_L_GPIO1C4_SEL_SHIFT)               /* 0x0000F000 */
/* GPIO1C_IOMUX_H */
#define GRF_GPIO1C_IOMUX_H_OFFSET                          (0x34U)
#define GRF_GPIO1C_IOMUX_H_GPIO1C5_SEL_SHIFT               (0U)
#define GRF_GPIO1C_IOMUX_H_GPIO1C5_SEL_MASK                (0xFU << GRF_GPIO1C_IOMUX_H_GPIO1C5_SEL_SHIFT)               /* 0x0000000F */
#define GRF_GPIO1C_IOMUX_H_GPIO1C6_SEL_SHIFT               (4U)
#define GRF_GPIO1C_IOMUX_H_GPIO1C6_SEL_MASK                (0xFU << GRF_GPIO1C_IOMUX_H_GPIO1C6_SEL_SHIFT)               /* 0x000000F0 */
#define GRF_GPIO1C_IOMUX_H_GPIO1C7_SEL_SHIFT               (8U)
#define GRF_GPIO1C_IOMUX_H_GPIO1C7_SEL_MASK                (0xFU << GRF_GPIO1C_IOMUX_H_GPIO1C7_SEL_SHIFT)               /* 0x00000F00 */
/* GPIO1D_IOMUX */
#define GRF_GPIO1D_IOMUX_OFFSET                            (0x38U)
#define GRF_GPIO1D_IOMUX_GPIO1D0_SEL_SHIFT                 (0U)
#define GRF_GPIO1D_IOMUX_GPIO1D0_SEL_MASK                  (0x3U << GRF_GPIO1D_IOMUX_GPIO1D0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO1D_IOMUX_GPIO1D1_SEL_SHIFT                 (2U)
#define GRF_GPIO1D_IOMUX_GPIO1D1_SEL_MASK                  (0x3U << GRF_GPIO1D_IOMUX_GPIO1D1_SEL_SHIFT)                 /* 0x0000000C */
/* GPIO2A_IOMUX */
#define GRF_GPIO2A_IOMUX_OFFSET                            (0x40U)
#define GRF_GPIO2A_IOMUX_GPIO2A0_SEL_SHIFT                 (0U)
#define GRF_GPIO2A_IOMUX_GPIO2A0_SEL_MASK                  (0x3U << GRF_GPIO2A_IOMUX_GPIO2A0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO2A_IOMUX_GPIO2A1_SEL_SHIFT                 (2U)
#define GRF_GPIO2A_IOMUX_GPIO2A1_SEL_MASK                  (0x3U << GRF_GPIO2A_IOMUX_GPIO2A1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO2A_IOMUX_GPIO2A2_SEL_SHIFT                 (4U)
#define GRF_GPIO2A_IOMUX_GPIO2A2_SEL_MASK                  (0x3U << GRF_GPIO2A_IOMUX_GPIO2A2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO2A_IOMUX_GPIO2A3_SEL_SHIFT                 (6U)
#define GRF_GPIO2A_IOMUX_GPIO2A3_SEL_MASK                  (0x3U << GRF_GPIO2A_IOMUX_GPIO2A3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO2A_IOMUX_GPIO2A4_SEL_SHIFT                 (8U)
#define GRF_GPIO2A_IOMUX_GPIO2A4_SEL_MASK                  (0x3U << GRF_GPIO2A_IOMUX_GPIO2A4_SEL_SHIFT)                 /* 0x00000300 */
#define GRF_GPIO2A_IOMUX_GPIO2A5_SEL_SHIFT                 (10U)
#define GRF_GPIO2A_IOMUX_GPIO2A5_SEL_MASK                  (0x3U << GRF_GPIO2A_IOMUX_GPIO2A5_SEL_SHIFT)                 /* 0x00000C00 */
#define GRF_GPIO2A_IOMUX_GPIO2A6_SEL_SHIFT                 (12U)
#define GRF_GPIO2A_IOMUX_GPIO2A6_SEL_MASK                  (0x3U << GRF_GPIO2A_IOMUX_GPIO2A6_SEL_SHIFT)                 /* 0x00003000 */
#define GRF_GPIO2A_IOMUX_GPIO2A7_SEL_SHIFT                 (14U)
#define GRF_GPIO2A_IOMUX_GPIO2A7_SEL_MASK                  (0x3U << GRF_GPIO2A_IOMUX_GPIO2A7_SEL_SHIFT)                 /* 0x0000C000 */
/* GPIO2B_IOMUX */
#define GRF_GPIO2B_IOMUX_OFFSET                            (0x48U)
#define GRF_GPIO2B_IOMUX_GPIO2B0_SEL_SHIFT                 (0U)
#define GRF_GPIO2B_IOMUX_GPIO2B0_SEL_MASK                  (0x3U << GRF_GPIO2B_IOMUX_GPIO2B0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO2B_IOMUX_GPIO2B1_SEL_SHIFT                 (2U)
#define GRF_GPIO2B_IOMUX_GPIO2B1_SEL_MASK                  (0x3U << GRF_GPIO2B_IOMUX_GPIO2B1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO2B_IOMUX_GPIO2B2_SEL_SHIFT                 (4U)
#define GRF_GPIO2B_IOMUX_GPIO2B2_SEL_MASK                  (0x3U << GRF_GPIO2B_IOMUX_GPIO2B2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO2B_IOMUX_GPIO2B3_SEL_SHIFT                 (6U)
#define GRF_GPIO2B_IOMUX_GPIO2B3_SEL_MASK                  (0x3U << GRF_GPIO2B_IOMUX_GPIO2B3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO2B_IOMUX_GPIO2B4_SEL_SHIFT                 (8U)
#define GRF_GPIO2B_IOMUX_GPIO2B4_SEL_MASK                  (0x3U << GRF_GPIO2B_IOMUX_GPIO2B4_SEL_SHIFT)                 /* 0x00000300 */
#define GRF_GPIO2B_IOMUX_GPIO2B5_SEL_SHIFT                 (10U)
#define GRF_GPIO2B_IOMUX_GPIO2B5_SEL_MASK                  (0x3U << GRF_GPIO2B_IOMUX_GPIO2B5_SEL_SHIFT)                 /* 0x00000C00 */
#define GRF_GPIO2B_IOMUX_GPIO2B6_SEL_SHIFT                 (12U)
#define GRF_GPIO2B_IOMUX_GPIO2B6_SEL_MASK                  (0x3U << GRF_GPIO2B_IOMUX_GPIO2B6_SEL_SHIFT)                 /* 0x00003000 */
#define GRF_GPIO2B_IOMUX_GPIO2B7_SEL_SHIFT                 (14U)
#define GRF_GPIO2B_IOMUX_GPIO2B7_SEL_MASK                  (0x3U << GRF_GPIO2B_IOMUX_GPIO2B7_SEL_SHIFT)                 /* 0x0000C000 */
/* GPIO2C_IOMUX */
#define GRF_GPIO2C_IOMUX_OFFSET                            (0x50U)
#define GRF_GPIO2C_IOMUX_GPIO2C0_SEL_SHIFT                 (0U)
#define GRF_GPIO2C_IOMUX_GPIO2C0_SEL_MASK                  (0x3U << GRF_GPIO2C_IOMUX_GPIO2C0_SEL_SHIFT)                 /* 0x00000003 */
/* GPIO3A_IOMUX */
#define GRF_GPIO3A_IOMUX_OFFSET                            (0x60U)
#define GRF_GPIO3A_IOMUX_GPIO3A0_SEL_SHIFT                 (0U)
#define GRF_GPIO3A_IOMUX_GPIO3A0_SEL_MASK                  (0x3U << GRF_GPIO3A_IOMUX_GPIO3A0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO3A_IOMUX_GPIO3A1_SEL_SHIFT                 (2U)
#define GRF_GPIO3A_IOMUX_GPIO3A1_SEL_MASK                  (0x3U << GRF_GPIO3A_IOMUX_GPIO3A1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO3A_IOMUX_GPIO3A2_SEL_SHIFT                 (4U)
#define GRF_GPIO3A_IOMUX_GPIO3A2_SEL_MASK                  (0x3U << GRF_GPIO3A_IOMUX_GPIO3A2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO3A_IOMUX_GPIO3A3_SEL_SHIFT                 (6U)
#define GRF_GPIO3A_IOMUX_GPIO3A3_SEL_MASK                  (0x3U << GRF_GPIO3A_IOMUX_GPIO3A3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO3A_IOMUX_GPIO3A4_SEL_SHIFT                 (8U)
#define GRF_GPIO3A_IOMUX_GPIO3A4_SEL_MASK                  (0x3U << GRF_GPIO3A_IOMUX_GPIO3A4_SEL_SHIFT)                 /* 0x00000300 */
#define GRF_GPIO3A_IOMUX_GPIO3A5_SEL_SHIFT                 (10U)
#define GRF_GPIO3A_IOMUX_GPIO3A5_SEL_MASK                  (0x3U << GRF_GPIO3A_IOMUX_GPIO3A5_SEL_SHIFT)                 /* 0x00000C00 */
#define GRF_GPIO3A_IOMUX_GPIO3A6_SEL_SHIFT                 (12U)
#define GRF_GPIO3A_IOMUX_GPIO3A6_SEL_MASK                  (0x3U << GRF_GPIO3A_IOMUX_GPIO3A6_SEL_SHIFT)                 /* 0x00003000 */
#define GRF_GPIO3A_IOMUX_GPIO3A7_SEL_SHIFT                 (14U)
#define GRF_GPIO3A_IOMUX_GPIO3A7_SEL_MASK                  (0x3U << GRF_GPIO3A_IOMUX_GPIO3A7_SEL_SHIFT)                 /* 0x0000C000 */
/* GPIO3B_IOMUX */
#define GRF_GPIO3B_IOMUX_OFFSET                            (0x68U)
#define GRF_GPIO3B_IOMUX_GPIO3B0_SEL_SHIFT                 (0U)
#define GRF_GPIO3B_IOMUX_GPIO3B0_SEL_MASK                  (0x3U << GRF_GPIO3B_IOMUX_GPIO3B0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO3B_IOMUX_GPIO3B1_SEL_SHIFT                 (2U)
#define GRF_GPIO3B_IOMUX_GPIO3B1_SEL_MASK                  (0x3U << GRF_GPIO3B_IOMUX_GPIO3B1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO3B_IOMUX_GPIO3B2_SEL_SHIFT                 (4U)
#define GRF_GPIO3B_IOMUX_GPIO3B2_SEL_MASK                  (0x3U << GRF_GPIO3B_IOMUX_GPIO3B2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO3B_IOMUX_GPIO3B3_SEL_SHIFT                 (6U)
#define GRF_GPIO3B_IOMUX_GPIO3B3_SEL_MASK                  (0x3U << GRF_GPIO3B_IOMUX_GPIO3B3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO3B_IOMUX_GPIO3B4_SEL_SHIFT                 (8U)
#define GRF_GPIO3B_IOMUX_GPIO3B4_SEL_MASK                  (0xFU << GRF_GPIO3B_IOMUX_GPIO3B4_SEL_SHIFT)                 /* 0x00000F00 */
#define GRF_GPIO3B_IOMUX_GPIO3B5_SEL_SHIFT                 (12U)
#define GRF_GPIO3B_IOMUX_GPIO3B5_SEL_MASK                  (0xFU << GRF_GPIO3B_IOMUX_GPIO3B5_SEL_SHIFT)                 /* 0x0000F000 */
/* GPIO4A_IOMUX */
#define GRF_GPIO4A_IOMUX_OFFSET                            (0x80U)
#define GRF_GPIO4A_IOMUX_GPIO4A0_SEL_SHIFT                 (0U)
#define GRF_GPIO4A_IOMUX_GPIO4A0_SEL_MASK                  (0x3U << GRF_GPIO4A_IOMUX_GPIO4A0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO4A_IOMUX_GPIO4A1_SEL_SHIFT                 (2U)
#define GRF_GPIO4A_IOMUX_GPIO4A1_SEL_MASK                  (0x3U << GRF_GPIO4A_IOMUX_GPIO4A1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO4A_IOMUX_GPIO4A2_SEL_SHIFT                 (4U)
#define GRF_GPIO4A_IOMUX_GPIO4A2_SEL_MASK                  (0x3U << GRF_GPIO4A_IOMUX_GPIO4A2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO4A_IOMUX_GPIO4A3_SEL_SHIFT                 (6U)
#define GRF_GPIO4A_IOMUX_GPIO4A3_SEL_MASK                  (0x3U << GRF_GPIO4A_IOMUX_GPIO4A3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO4A_IOMUX_GPIO4A4_SEL_SHIFT                 (8U)
#define GRF_GPIO4A_IOMUX_GPIO4A4_SEL_MASK                  (0x3U << GRF_GPIO4A_IOMUX_GPIO4A4_SEL_SHIFT)                 /* 0x00000300 */
#define GRF_GPIO4A_IOMUX_GPIO4A5_SEL_SHIFT                 (10U)
#define GRF_GPIO4A_IOMUX_GPIO4A5_SEL_MASK                  (0x3U << GRF_GPIO4A_IOMUX_GPIO4A5_SEL_SHIFT)                 /* 0x00000C00 */
#define GRF_GPIO4A_IOMUX_GPIO4A6_SEL_SHIFT                 (12U)
#define GRF_GPIO4A_IOMUX_GPIO4A6_SEL_MASK                  (0x3U << GRF_GPIO4A_IOMUX_GPIO4A6_SEL_SHIFT)                 /* 0x00003000 */
#define GRF_GPIO4A_IOMUX_GPIO4A7_SEL_SHIFT                 (14U)
#define GRF_GPIO4A_IOMUX_GPIO4A7_SEL_MASK                  (0x3U << GRF_GPIO4A_IOMUX_GPIO4A7_SEL_SHIFT)                 /* 0x0000C000 */
/* GPIO4B_IOMUX */
#define GRF_GPIO4B_IOMUX_OFFSET                            (0x88U)
#define GRF_GPIO4B_IOMUX_GPIO4B0_SEL_SHIFT                 (0U)
#define GRF_GPIO4B_IOMUX_GPIO4B0_SEL_MASK                  (0x3U << GRF_GPIO4B_IOMUX_GPIO4B0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO4B_IOMUX_GPIO4B1_SEL_SHIFT                 (2U)
#define GRF_GPIO4B_IOMUX_GPIO4B1_SEL_MASK                  (0x3U << GRF_GPIO4B_IOMUX_GPIO4B1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO4B_IOMUX_GPIO4B2_SEL_SHIFT                 (4U)
#define GRF_GPIO4B_IOMUX_GPIO4B2_SEL_MASK                  (0x3U << GRF_GPIO4B_IOMUX_GPIO4B2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO4B_IOMUX_GPIO4B3_SEL_SHIFT                 (6U)
#define GRF_GPIO4B_IOMUX_GPIO4B3_SEL_MASK                  (0x3U << GRF_GPIO4B_IOMUX_GPIO4B3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO4B_IOMUX_GPIO4B4_SEL_SHIFT                 (8U)
#define GRF_GPIO4B_IOMUX_GPIO4B4_SEL_MASK                  (0x3U << GRF_GPIO4B_IOMUX_GPIO4B4_SEL_SHIFT)                 /* 0x00000300 */
#define GRF_GPIO4B_IOMUX_GPIO4B5_SEL_SHIFT                 (10U)
#define GRF_GPIO4B_IOMUX_GPIO4B5_SEL_MASK                  (0x3U << GRF_GPIO4B_IOMUX_GPIO4B5_SEL_SHIFT)                 /* 0x00000C00 */
#define GRF_GPIO4B_IOMUX_GPIO4B6_SEL_SHIFT                 (12U)
#define GRF_GPIO4B_IOMUX_GPIO4B6_SEL_MASK                  (0x3U << GRF_GPIO4B_IOMUX_GPIO4B6_SEL_SHIFT)                 /* 0x00003000 */
#define GRF_GPIO4B_IOMUX_GPIO4B7_SEL_SHIFT                 (14U)
#define GRF_GPIO4B_IOMUX_GPIO4B7_SEL_MASK                  (0x3U << GRF_GPIO4B_IOMUX_GPIO4B7_SEL_SHIFT)                 /* 0x0000C000 */
/* GPIO4C_IOMUX */
#define GRF_GPIO4C_IOMUX_OFFSET                            (0x90U)
#define GRF_GPIO4C_IOMUX_GPIO4C0_SEL_SHIFT                 (0U)
#define GRF_GPIO4C_IOMUX_GPIO4C0_SEL_MASK                  (0x3U << GRF_GPIO4C_IOMUX_GPIO4C0_SEL_SHIFT)                 /* 0x00000003 */
/* GPIO4D_IOMUX */
#define GRF_GPIO4D_IOMUX_OFFSET                            (0x98U)
#define GRF_GPIO4D_IOMUX_GPIO4D0_SEL_SHIFT                 (0U)
#define GRF_GPIO4D_IOMUX_GPIO4D0_SEL_MASK                  (0x3U << GRF_GPIO4D_IOMUX_GPIO4D0_SEL_SHIFT)                 /* 0x00000003 */
#define GRF_GPIO4D_IOMUX_GPIO4D1_SEL_SHIFT                 (2U)
#define GRF_GPIO4D_IOMUX_GPIO4D1_SEL_MASK                  (0x3U << GRF_GPIO4D_IOMUX_GPIO4D1_SEL_SHIFT)                 /* 0x0000000C */
#define GRF_GPIO4D_IOMUX_GPIO4D2_SEL_SHIFT                 (4U)
#define GRF_GPIO4D_IOMUX_GPIO4D2_SEL_MASK                  (0x3U << GRF_GPIO4D_IOMUX_GPIO4D2_SEL_SHIFT)                 /* 0x00000030 */
#define GRF_GPIO4D_IOMUX_GPIO4D3_SEL_SHIFT                 (6U)
#define GRF_GPIO4D_IOMUX_GPIO4D3_SEL_MASK                  (0x3U << GRF_GPIO4D_IOMUX_GPIO4D3_SEL_SHIFT)                 /* 0x000000C0 */
#define GRF_GPIO4D_IOMUX_GPIO4D4_SEL_SHIFT                 (8U)
#define GRF_GPIO4D_IOMUX_GPIO4D4_SEL_MASK                  (0x3U << GRF_GPIO4D_IOMUX_GPIO4D4_SEL_SHIFT)                 /* 0x00000300 */
#define GRF_GPIO4D_IOMUX_GPIO4D5_SEL_SHIFT                 (10U)
#define GRF_GPIO4D_IOMUX_GPIO4D5_SEL_MASK                  (0x3U << GRF_GPIO4D_IOMUX_GPIO4D5_SEL_SHIFT)                 /* 0x00000C00 */
#define GRF_GPIO4D_IOMUX_GPIO4D6_SEL_SHIFT                 (12U)
#define GRF_GPIO4D_IOMUX_GPIO4D6_SEL_MASK                  (0x3U << GRF_GPIO4D_IOMUX_GPIO4D6_SEL_SHIFT)                 /* 0x00003000 */
/* GPIO0A_P */
#define GRF_GPIO0A_P_OFFSET                                (0xA0U)
#define GRF_GPIO0A_P_GPIO0A0_P_SHIFT                       (0U)
#define GRF_GPIO0A_P_GPIO0A0_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO0A_P_GPIO0A1_P_SHIFT                       (2U)
#define GRF_GPIO0A_P_GPIO0A1_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO0A_P_GPIO0A2_P_SHIFT                       (4U)
#define GRF_GPIO0A_P_GPIO0A2_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO0A_P_GPIO0A3_P_SHIFT                       (6U)
#define GRF_GPIO0A_P_GPIO0A3_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO0A_P_GPIO0A4_P_SHIFT                       (8U)
#define GRF_GPIO0A_P_GPIO0A4_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO0A_P_GPIO0A5_P_SHIFT                       (10U)
#define GRF_GPIO0A_P_GPIO0A5_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO0A_P_GPIO0A6_P_SHIFT                       (12U)
#define GRF_GPIO0A_P_GPIO0A6_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO0A_P_GPIO0A7_P_SHIFT                       (14U)
#define GRF_GPIO0A_P_GPIO0A7_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO0B_P */
#define GRF_GPIO0B_P_OFFSET                                (0xA4U)
#define GRF_GPIO0B_P_GPIO0B0_P_SHIFT                       (0U)
#define GRF_GPIO0B_P_GPIO0B0_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO0B_P_GPIO0B1_P_SHIFT                       (2U)
#define GRF_GPIO0B_P_GPIO0B1_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO0B_P_GPIO0B2_P_SHIFT                       (4U)
#define GRF_GPIO0B_P_GPIO0B2_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO0B_P_GPIO0B3_P_SHIFT                       (6U)
#define GRF_GPIO0B_P_GPIO0B3_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO0B_P_GPIO0B4_P_SHIFT                       (8U)
#define GRF_GPIO0B_P_GPIO0B4_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO0B_P_GPIO0B5_P_SHIFT                       (10U)
#define GRF_GPIO0B_P_GPIO0B5_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO0B_P_GPIO0B6_P_SHIFT                       (12U)
#define GRF_GPIO0B_P_GPIO0B6_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO0B_P_GPIO0B7_P_SHIFT                       (14U)
#define GRF_GPIO0B_P_GPIO0B7_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO0C_P */
#define GRF_GPIO0C_P_OFFSET                                (0xA8U)
#define GRF_GPIO0C_P_GPIO0C0_P_SHIFT                       (0U)
#define GRF_GPIO0C_P_GPIO0C0_P_MASK                        (0x3U << GRF_GPIO0C_P_GPIO0C0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO0C_P_GPIO0C1_P_SHIFT                       (2U)
#define GRF_GPIO0C_P_GPIO0C1_P_MASK                        (0x3U << GRF_GPIO0C_P_GPIO0C1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO0C_P_GPIO0C2_P_SHIFT                       (4U)
#define GRF_GPIO0C_P_GPIO0C2_P_MASK                        (0x3U << GRF_GPIO0C_P_GPIO0C2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO0C_P_GPIO0C3_P_SHIFT                       (6U)
#define GRF_GPIO0C_P_GPIO0C3_P_MASK                        (0x3U << GRF_GPIO0C_P_GPIO0C3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO0C_P_GPIO0C4_P_SHIFT                       (8U)
#define GRF_GPIO0C_P_GPIO0C4_P_MASK                        (0x3U << GRF_GPIO0C_P_GPIO0C4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO0C_P_GPIO0C5_P_SHIFT                       (10U)
#define GRF_GPIO0C_P_GPIO0C5_P_MASK                        (0x3U << GRF_GPIO0C_P_GPIO0C5_P_SHIFT)                       /* 0x00000C00 */
/* GPIO1A_P */
#define GRF_GPIO1A_P_OFFSET                                (0xB0U)
#define GRF_GPIO1A_P_GPIO1A0_P_SHIFT                       (0U)
#define GRF_GPIO1A_P_GPIO1A0_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1A_P_GPIO1A1_P_SHIFT                       (2U)
#define GRF_GPIO1A_P_GPIO1A1_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO1A_P_GPIO1A2_P_SHIFT                       (4U)
#define GRF_GPIO1A_P_GPIO1A2_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO1A_P_GPIO1A3_P_SHIFT                       (6U)
#define GRF_GPIO1A_P_GPIO1A3_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO1A_P_GPIO1A4_P_SHIFT                       (8U)
#define GRF_GPIO1A_P_GPIO1A4_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO1A_P_GPIO1A5_P_SHIFT                       (10U)
#define GRF_GPIO1A_P_GPIO1A5_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO1A_P_GPIO1A6_P_SHIFT                       (12U)
#define GRF_GPIO1A_P_GPIO1A6_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO1A_P_GPIO1A7_P_SHIFT                       (14U)
#define GRF_GPIO1A_P_GPIO1A7_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO1B_P */
#define GRF_GPIO1B_P_OFFSET                                (0xB4U)
#define GRF_GPIO1B_P_GPIO1B0_P_SHIFT                       (0U)
#define GRF_GPIO1B_P_GPIO1B0_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1B_P_GPIO1B1_P_SHIFT                       (2U)
#define GRF_GPIO1B_P_GPIO1B1_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO1B_P_GPIO1B2_P_SHIFT                       (4U)
#define GRF_GPIO1B_P_GPIO1B2_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO1B_P_GPIO1B3_P_SHIFT                       (6U)
#define GRF_GPIO1B_P_GPIO1B3_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO1B_P_GPIO1B4_P_SHIFT                       (8U)
#define GRF_GPIO1B_P_GPIO1B4_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO1B_P_GPIO1B5_P_SHIFT                       (10U)
#define GRF_GPIO1B_P_GPIO1B5_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO1B_P_GPIO1B6_P_SHIFT                       (12U)
#define GRF_GPIO1B_P_GPIO1B6_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO1B_P_GPIO1B7_P_SHIFT                       (14U)
#define GRF_GPIO1B_P_GPIO1B7_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO1C_P */
#define GRF_GPIO1C_P_OFFSET                                (0xB8U)
#define GRF_GPIO1C_P_GPIO1C0_P_SHIFT                       (0U)
#define GRF_GPIO1C_P_GPIO1C0_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1C_P_GPIO1C1_P_SHIFT                       (2U)
#define GRF_GPIO1C_P_GPIO1C1_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO1C_P_GPIO1C2_P_SHIFT                       (4U)
#define GRF_GPIO1C_P_GPIO1C2_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO1C_P_GPIO1C3_P_SHIFT                       (6U)
#define GRF_GPIO1C_P_GPIO1C3_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO1C_P_GPIO1C4_P_SHIFT                       (8U)
#define GRF_GPIO1C_P_GPIO1C4_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO1C_P_GPIO1C5_P_SHIFT                       (10U)
#define GRF_GPIO1C_P_GPIO1C5_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO1C_P_GPIO1C6_P_SHIFT                       (12U)
#define GRF_GPIO1C_P_GPIO1C6_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO1C_P_GPIO1C7_P_SHIFT                       (14U)
#define GRF_GPIO1C_P_GPIO1C7_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO1D_P */
#define GRF_GPIO1D_P_OFFSET                                (0xBCU)
#define GRF_GPIO1D_P_GPIO1D0_P_SHIFT                       (0U)
#define GRF_GPIO1D_P_GPIO1D0_P_MASK                        (0x3U << GRF_GPIO1D_P_GPIO1D0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1D_P_GPIO1D1_P_SHIFT                       (2U)
#define GRF_GPIO1D_P_GPIO1D1_P_MASK                        (0x3U << GRF_GPIO1D_P_GPIO1D1_P_SHIFT)                       /* 0x0000000C */
/* GPIO2A_P */
#define GRF_GPIO2A_P_OFFSET                                (0xC0U)
#define GRF_GPIO2A_P_GPIO2A0_P_SHIFT                       (0U)
#define GRF_GPIO2A_P_GPIO2A0_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO2A_P_GPIO2A1_P_SHIFT                       (2U)
#define GRF_GPIO2A_P_GPIO2A1_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO2A_P_GPIO2A2_P_SHIFT                       (4U)
#define GRF_GPIO2A_P_GPIO2A2_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO2A_P_GPIO2A3_P_SHIFT                       (6U)
#define GRF_GPIO2A_P_GPIO2A3_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO2A_P_GPIO2A4_P_SHIFT                       (8U)
#define GRF_GPIO2A_P_GPIO2A4_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO2A_P_GPIO2A5_P_SHIFT                       (10U)
#define GRF_GPIO2A_P_GPIO2A5_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO2A_P_GPIO2A6_P_SHIFT                       (12U)
#define GRF_GPIO2A_P_GPIO2A6_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO2A_P_GPIO2A7_P_SHIFT                       (14U)
#define GRF_GPIO2A_P_GPIO2A7_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO2B_P */
#define GRF_GPIO2B_P_OFFSET                                (0xC4U)
#define GRF_GPIO2B_P_GPIO2B0_P_SHIFT                       (0U)
#define GRF_GPIO2B_P_GPIO2B0_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO2B_P_GPIO2B1_P_SHIFT                       (2U)
#define GRF_GPIO2B_P_GPIO2B1_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO2B_P_GPIO2B2_P_SHIFT                       (4U)
#define GRF_GPIO2B_P_GPIO2B2_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO2B_P_GPIO2B3_P_SHIFT                       (6U)
#define GRF_GPIO2B_P_GPIO2B3_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO2B_P_GPIO2B4_P_SHIFT                       (8U)
#define GRF_GPIO2B_P_GPIO2B4_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO2B_P_GPIO2B5_P_SHIFT                       (10U)
#define GRF_GPIO2B_P_GPIO2B5_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO2B_P_GPIO2B6_P_SHIFT                       (12U)
#define GRF_GPIO2B_P_GPIO2B6_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO2B_P_GPIO2B7_P_SHIFT                       (14U)
#define GRF_GPIO2B_P_GPIO2B7_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO2C_P */
#define GRF_GPIO2C_P_OFFSET                                (0xC8U)
#define GRF_GPIO2C_P_GPIO2C0_P_SHIFT                       (0U)
#define GRF_GPIO2C_P_GPIO2C0_P_MASK                        (0x3U << GRF_GPIO2C_P_GPIO2C0_P_SHIFT)                       /* 0x00000003 */
/* GPIO3A_P */
#define GRF_GPIO3A_P_OFFSET                                (0xD0U)
#define GRF_GPIO3A_P_GPIO3A0_P_SHIFT                       (0U)
#define GRF_GPIO3A_P_GPIO3A0_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO3A_P_GPIO3A1_P_SHIFT                       (2U)
#define GRF_GPIO3A_P_GPIO3A1_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO3A_P_GPIO3A2_P_SHIFT                       (4U)
#define GRF_GPIO3A_P_GPIO3A2_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO3A_P_GPIO3A3_P_SHIFT                       (6U)
#define GRF_GPIO3A_P_GPIO3A3_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO3A_P_GPIO3A4_P_SHIFT                       (8U)
#define GRF_GPIO3A_P_GPIO3A4_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO3A_P_GPIO3A5_P_SHIFT                       (10U)
#define GRF_GPIO3A_P_GPIO3A5_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO3A_P_GPIO3A6_P_SHIFT                       (12U)
#define GRF_GPIO3A_P_GPIO3A6_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO3A_P_GPIO3A7_P_SHIFT                       (14U)
#define GRF_GPIO3A_P_GPIO3A7_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO3B_P */
#define GRF_GPIO3B_P_OFFSET                                (0xD4U)
#define GRF_GPIO3B_P_GPIO3B0_P_SHIFT                       (0U)
#define GRF_GPIO3B_P_GPIO3B0_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO3B_P_GPIO3B1_P_SHIFT                       (2U)
#define GRF_GPIO3B_P_GPIO3B1_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO3B_P_GPIO3B2_P_SHIFT                       (4U)
#define GRF_GPIO3B_P_GPIO3B2_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO3B_P_GPIO3B3_P_SHIFT                       (6U)
#define GRF_GPIO3B_P_GPIO3B3_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO3B_P_GPIO3B4_P_SHIFT                       (8U)
#define GRF_GPIO3B_P_GPIO3B4_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO3B_P_GPIO3B5_P_SHIFT                       (10U)
#define GRF_GPIO3B_P_GPIO3B5_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B5_P_SHIFT)                       /* 0x00000C00 */
/* GPIO4A_P */
#define GRF_GPIO4A_P_OFFSET                                (0xE0U)
#define GRF_GPIO4A_P_GPIO4A0_P_SHIFT                       (0U)
#define GRF_GPIO4A_P_GPIO4A0_P_MASK                        (0x3U << GRF_GPIO4A_P_GPIO4A0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO4A_P_GPIO4A1_P_SHIFT                       (2U)
#define GRF_GPIO4A_P_GPIO4A1_P_MASK                        (0x3U << GRF_GPIO4A_P_GPIO4A1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO4A_P_GPIO4A2_P_SHIFT                       (4U)
#define GRF_GPIO4A_P_GPIO4A2_P_MASK                        (0x3U << GRF_GPIO4A_P_GPIO4A2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO4A_P_GPIO4A3_P_SHIFT                       (6U)
#define GRF_GPIO4A_P_GPIO4A3_P_MASK                        (0x3U << GRF_GPIO4A_P_GPIO4A3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO4A_P_GPIO4A4_P_SHIFT                       (8U)
#define GRF_GPIO4A_P_GPIO4A4_P_MASK                        (0x3U << GRF_GPIO4A_P_GPIO4A4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO4A_P_GPIO4A5_P_SHIFT                       (10U)
#define GRF_GPIO4A_P_GPIO4A5_P_MASK                        (0x3U << GRF_GPIO4A_P_GPIO4A5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO4A_P_GPIO4A6_P_SHIFT                       (12U)
#define GRF_GPIO4A_P_GPIO4A6_P_MASK                        (0x3U << GRF_GPIO4A_P_GPIO4A6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO4A_P_GPIO4A7_P_SHIFT                       (14U)
#define GRF_GPIO4A_P_GPIO4A7_P_MASK                        (0x3U << GRF_GPIO4A_P_GPIO4A7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO4B_P */
#define GRF_GPIO4B_P_OFFSET                                (0xE4U)
#define GRF_GPIO4B_P_GPIO4B0_P_SHIFT                       (0U)
#define GRF_GPIO4B_P_GPIO4B0_P_MASK                        (0x3U << GRF_GPIO4B_P_GPIO4B0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO4B_P_GPIO4B1_P_SHIFT                       (2U)
#define GRF_GPIO4B_P_GPIO4B1_P_MASK                        (0x3U << GRF_GPIO4B_P_GPIO4B1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO4B_P_GPIO4B2_P_SHIFT                       (4U)
#define GRF_GPIO4B_P_GPIO4B2_P_MASK                        (0x3U << GRF_GPIO4B_P_GPIO4B2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO4B_P_GPIO4B3_P_SHIFT                       (6U)
#define GRF_GPIO4B_P_GPIO4B3_P_MASK                        (0x3U << GRF_GPIO4B_P_GPIO4B3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO4B_P_GPIO4B4_P_SHIFT                       (8U)
#define GRF_GPIO4B_P_GPIO4B4_P_MASK                        (0x3U << GRF_GPIO4B_P_GPIO4B4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO4B_P_GPIO4B5_P_SHIFT                       (10U)
#define GRF_GPIO4B_P_GPIO4B5_P_MASK                        (0x3U << GRF_GPIO4B_P_GPIO4B5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO4B_P_GPIO4B6_P_SHIFT                       (12U)
#define GRF_GPIO4B_P_GPIO4B6_P_MASK                        (0x3U << GRF_GPIO4B_P_GPIO4B6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO4B_P_GPIO4B7_P_SHIFT                       (14U)
#define GRF_GPIO4B_P_GPIO4B7_P_MASK                        (0x3U << GRF_GPIO4B_P_GPIO4B7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO4C_P */
#define GRF_GPIO4C_P_OFFSET                                (0xE8U)
#define GRF_GPIO4C_P_GPIO4C0_P_SHIFT                       (0U)
#define GRF_GPIO4C_P_GPIO4C0_P_MASK                        (0x3U << GRF_GPIO4C_P_GPIO4C0_P_SHIFT)                       /* 0x00000003 */
/* GPIO4D_P */
#define GRF_GPIO4D_P_OFFSET                                (0xECU)
#define GRF_GPIO4D_P_GPIO4D0_P_SHIFT                       (0U)
#define GRF_GPIO4D_P_GPIO4D0_P_MASK                        (0x3U << GRF_GPIO4D_P_GPIO4D0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO4D_P_GPIO4D1_P_SHIFT                       (2U)
#define GRF_GPIO4D_P_GPIO4D1_P_MASK                        (0x3U << GRF_GPIO4D_P_GPIO4D1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO4D_P_GPIO4D2_P_SHIFT                       (4U)
#define GRF_GPIO4D_P_GPIO4D2_P_MASK                        (0x3U << GRF_GPIO4D_P_GPIO4D2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO4D_P_GPIO4D3_P_SHIFT                       (6U)
#define GRF_GPIO4D_P_GPIO4D3_P_MASK                        (0x3U << GRF_GPIO4D_P_GPIO4D3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO4D_P_GPIO4D4_P_SHIFT                       (8U)
#define GRF_GPIO4D_P_GPIO4D4_P_MASK                        (0x3U << GRF_GPIO4D_P_GPIO4D4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO4D_P_GPIO4D5_P_SHIFT                       (10U)
#define GRF_GPIO4D_P_GPIO4D5_P_MASK                        (0x3U << GRF_GPIO4D_P_GPIO4D5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO4D_P_GPIO4D6_P_SHIFT                       (12U)
#define GRF_GPIO4D_P_GPIO4D6_P_MASK                        (0x3U << GRF_GPIO4D_P_GPIO4D6_P_SHIFT)                       /* 0x00003000 */
/* GPIO0A_E */
#define GRF_GPIO0A_E_OFFSET                                (0x100U)
#define GRF_GPIO0A_E_GPIO0A0_E_SHIFT                       (0U)
#define GRF_GPIO0A_E_GPIO0A0_E_MASK                        (0x3U << GRF_GPIO0A_E_GPIO0A0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO0A_E_GPIO0A1_E_SHIFT                       (2U)
#define GRF_GPIO0A_E_GPIO0A1_E_MASK                        (0x3U << GRF_GPIO0A_E_GPIO0A1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO0A_E_GPIO0A2_E_SHIFT                       (4U)
#define GRF_GPIO0A_E_GPIO0A2_E_MASK                        (0x3U << GRF_GPIO0A_E_GPIO0A2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO0A_E_GPIO0A3_E_SHIFT                       (6U)
#define GRF_GPIO0A_E_GPIO0A3_E_MASK                        (0x3U << GRF_GPIO0A_E_GPIO0A3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO0A_E_GPIO0A4_E_SHIFT                       (8U)
#define GRF_GPIO0A_E_GPIO0A4_E_MASK                        (0x3U << GRF_GPIO0A_E_GPIO0A4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO0A_E_GPIO0A5_E_SHIFT                       (10U)
#define GRF_GPIO0A_E_GPIO0A5_E_MASK                        (0x3U << GRF_GPIO0A_E_GPIO0A5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO0A_E_GPIO0A6_E_SHIFT                       (12U)
#define GRF_GPIO0A_E_GPIO0A6_E_MASK                        (0x3U << GRF_GPIO0A_E_GPIO0A6_E_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO0A_E_GPIO0A7_E_SHIFT                       (14U)
#define GRF_GPIO0A_E_GPIO0A7_E_MASK                        (0x3U << GRF_GPIO0A_E_GPIO0A7_E_SHIFT)                       /* 0x0000C000 */
/* GPIO0B_E */
#define GRF_GPIO0B_E_OFFSET                                (0x104U)
#define GRF_GPIO0B_E_GPIO0B0_E_SHIFT                       (0U)
#define GRF_GPIO0B_E_GPIO0B0_E_MASK                        (0x3U << GRF_GPIO0B_E_GPIO0B0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO0B_E_GPIO0B1_E_SHIFT                       (2U)
#define GRF_GPIO0B_E_GPIO0B1_E_MASK                        (0x3U << GRF_GPIO0B_E_GPIO0B1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO0B_E_GPIO0B2_E_SHIFT                       (4U)
#define GRF_GPIO0B_E_GPIO0B2_E_MASK                        (0x3U << GRF_GPIO0B_E_GPIO0B2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO0B_E_GPIO0B3_E_SHIFT                       (6U)
#define GRF_GPIO0B_E_GPIO0B3_E_MASK                        (0x3U << GRF_GPIO0B_E_GPIO0B3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO0B_E_GPIO0B4_E_SHIFT                       (8U)
#define GRF_GPIO0B_E_GPIO0B4_E_MASK                        (0x3U << GRF_GPIO0B_E_GPIO0B4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO0B_E_GPIO0B5_E_SHIFT                       (10U)
#define GRF_GPIO0B_E_GPIO0B5_E_MASK                        (0x3U << GRF_GPIO0B_E_GPIO0B5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO0B_E_GPIO0B6_E_SHIFT                       (12U)
#define GRF_GPIO0B_E_GPIO0B6_E_MASK                        (0x3U << GRF_GPIO0B_E_GPIO0B6_E_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO0B_E_GPIO0B7_E_SHIFT                       (14U)
#define GRF_GPIO0B_E_GPIO0B7_E_MASK                        (0x3U << GRF_GPIO0B_E_GPIO0B7_E_SHIFT)                       /* 0x0000C000 */
/* GPIO0C_E */
#define GRF_GPIO0C_E_OFFSET                                (0x108U)
#define GRF_GPIO0C_E_GPIO0C0_E_SHIFT                       (0U)
#define GRF_GPIO0C_E_GPIO0C0_E_MASK                        (0x3U << GRF_GPIO0C_E_GPIO0C0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO0C_E_GPIO0C1_E_SHIFT                       (2U)
#define GRF_GPIO0C_E_GPIO0C1_E_MASK                        (0x3U << GRF_GPIO0C_E_GPIO0C1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO0C_E_GPIO0C2_E_SHIFT                       (4U)
#define GRF_GPIO0C_E_GPIO0C2_E_MASK                        (0x3U << GRF_GPIO0C_E_GPIO0C2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO0C_E_GPIO0C3_E_SHIFT                       (6U)
#define GRF_GPIO0C_E_GPIO0C3_E_MASK                        (0x3U << GRF_GPIO0C_E_GPIO0C3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO0C_E_GPIO0C4_E_SHIFT                       (8U)
#define GRF_GPIO0C_E_GPIO0C4_E_MASK                        (0x3U << GRF_GPIO0C_E_GPIO0C4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO0C_E_GPIO0C5_E_SHIFT                       (10U)
#define GRF_GPIO0C_E_GPIO0C5_E_MASK                        (0x3U << GRF_GPIO0C_E_GPIO0C5_E_SHIFT)                       /* 0x00000C00 */
/* GPIO1A_E */
#define GRF_GPIO1A_E_OFFSET                                (0x110U)
#define GRF_GPIO1A_E_GPIO1A0_E_SHIFT                       (0U)
#define GRF_GPIO1A_E_GPIO1A0_E_MASK                        (0x3U << GRF_GPIO1A_E_GPIO1A0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1A_E_GPIO1A1_E_SHIFT                       (2U)
#define GRF_GPIO1A_E_GPIO1A1_E_MASK                        (0x3U << GRF_GPIO1A_E_GPIO1A1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO1A_E_GPIO1A2_E_SHIFT                       (4U)
#define GRF_GPIO1A_E_GPIO1A2_E_MASK                        (0x3U << GRF_GPIO1A_E_GPIO1A2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO1A_E_GPIO1A3_E_SHIFT                       (6U)
#define GRF_GPIO1A_E_GPIO1A3_E_MASK                        (0x3U << GRF_GPIO1A_E_GPIO1A3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO1A_E_GPIO1A4_E_SHIFT                       (8U)
#define GRF_GPIO1A_E_GPIO1A4_E_MASK                        (0x3U << GRF_GPIO1A_E_GPIO1A4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO1A_E_GPIO1A5_E_SHIFT                       (10U)
#define GRF_GPIO1A_E_GPIO1A5_E_MASK                        (0x3U << GRF_GPIO1A_E_GPIO1A5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO1A_E_GPIO1A6_E_SHIFT                       (12U)
#define GRF_GPIO1A_E_GPIO1A6_E_MASK                        (0x3U << GRF_GPIO1A_E_GPIO1A6_E_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO1A_E_GPIO1A7_E_SHIFT                       (14U)
#define GRF_GPIO1A_E_GPIO1A7_E_MASK                        (0x3U << GRF_GPIO1A_E_GPIO1A7_E_SHIFT)                       /* 0x0000C000 */
/* GPIO1B_E */
#define GRF_GPIO1B_E_OFFSET                                (0x114U)
#define GRF_GPIO1B_E_GPIO1B0_E_SHIFT                       (0U)
#define GRF_GPIO1B_E_GPIO1B0_E_MASK                        (0x3U << GRF_GPIO1B_E_GPIO1B0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1B_E_GPIO1B1_E_SHIFT                       (2U)
#define GRF_GPIO1B_E_GPIO1B1_E_MASK                        (0x3U << GRF_GPIO1B_E_GPIO1B1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO1B_E_GPIO1B2_E_SHIFT                       (4U)
#define GRF_GPIO1B_E_GPIO1B2_E_MASK                        (0x3U << GRF_GPIO1B_E_GPIO1B2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO1B_E_GPIO1B3_E_SHIFT                       (6U)
#define GRF_GPIO1B_E_GPIO1B3_E_MASK                        (0x3U << GRF_GPIO1B_E_GPIO1B3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO1B_E_GPIO1B4_E_SHIFT                       (8U)
#define GRF_GPIO1B_E_GPIO1B4_E_MASK                        (0x3U << GRF_GPIO1B_E_GPIO1B4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO1B_E_GPIO1B5_E_SHIFT                       (10U)
#define GRF_GPIO1B_E_GPIO1B5_E_MASK                        (0x3U << GRF_GPIO1B_E_GPIO1B5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO1B_E_GPIO1B6_E_SHIFT                       (12U)
#define GRF_GPIO1B_E_GPIO1B6_E_MASK                        (0x3U << GRF_GPIO1B_E_GPIO1B6_E_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO1B_E_GPIO1B7_E_SHIFT                       (14U)
#define GRF_GPIO1B_E_GPIO1B7_E_MASK                        (0x3U << GRF_GPIO1B_E_GPIO1B7_E_SHIFT)                       /* 0x0000C000 */
/* GPIO1C_E */
#define GRF_GPIO1C_E_OFFSET                                (0x118U)
#define GRF_GPIO1C_E_GPIO1C0_E_SHIFT                       (0U)
#define GRF_GPIO1C_E_GPIO1C0_E_MASK                        (0x3U << GRF_GPIO1C_E_GPIO1C0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1C_E_GPIO1C1_E_SHIFT                       (2U)
#define GRF_GPIO1C_E_GPIO1C1_E_MASK                        (0x3U << GRF_GPIO1C_E_GPIO1C1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO1C_E_GPIO1C2_E_SHIFT                       (4U)
#define GRF_GPIO1C_E_GPIO1C2_E_MASK                        (0x3U << GRF_GPIO1C_E_GPIO1C2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO1C_E_GPIO1C3_E_SHIFT                       (6U)
#define GRF_GPIO1C_E_GPIO1C3_E_MASK                        (0x3U << GRF_GPIO1C_E_GPIO1C3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO1C_E_GPIO1C4_E_SHIFT                       (8U)
#define GRF_GPIO1C_E_GPIO1C4_E_MASK                        (0x3U << GRF_GPIO1C_E_GPIO1C4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO1C_E_GPIO1C5_E_SHIFT                       (10U)
#define GRF_GPIO1C_E_GPIO1C5_E_MASK                        (0x3U << GRF_GPIO1C_E_GPIO1C5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO1C_E_GPIO1C6_E_SHIFT                       (12U)
#define GRF_GPIO1C_E_GPIO1C6_E_MASK                        (0x3U << GRF_GPIO1C_E_GPIO1C6_E_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO1C_E_GPIO1C7_E_SHIFT                       (14U)
#define GRF_GPIO1C_E_GPIO1C7_E_MASK                        (0x3U << GRF_GPIO1C_E_GPIO1C7_E_SHIFT)                       /* 0x0000C000 */
/* GPIO1D_E */
#define GRF_GPIO1D_E_OFFSET                                (0x11CU)
#define GRF_GPIO1D_E_GPIO1D0_E_SHIFT                       (0U)
#define GRF_GPIO1D_E_GPIO1D0_E_MASK                        (0x3U << GRF_GPIO1D_E_GPIO1D0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1D_E_GPIO1D1_E_SHIFT                       (2U)
#define GRF_GPIO1D_E_GPIO1D1_E_MASK                        (0x3U << GRF_GPIO1D_E_GPIO1D1_E_SHIFT)                       /* 0x0000000C */
/* GPIO2A_E */
#define GRF_GPIO2A_E_OFFSET                                (0x120U)
#define GRF_GPIO2A_E_GPIO2A0_E_SHIFT                       (0U)
#define GRF_GPIO2A_E_GPIO2A0_E_MASK                        (0x3U << GRF_GPIO2A_E_GPIO2A0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO2A_E_GPIO2A1_E_SHIFT                       (2U)
#define GRF_GPIO2A_E_GPIO2A1_E_MASK                        (0x3U << GRF_GPIO2A_E_GPIO2A1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO2A_E_GPIO2A2_E_SHIFT                       (4U)
#define GRF_GPIO2A_E_GPIO2A2_E_MASK                        (0x3U << GRF_GPIO2A_E_GPIO2A2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO2A_E_GPIO2A3_E_SHIFT                       (6U)
#define GRF_GPIO2A_E_GPIO2A3_E_MASK                        (0x3U << GRF_GPIO2A_E_GPIO2A3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO2A_E_GPIO2A4_E_SHIFT                       (8U)
#define GRF_GPIO2A_E_GPIO2A4_E_MASK                        (0x3U << GRF_GPIO2A_E_GPIO2A4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO2A_E_GPIO2A5_E_SHIFT                       (10U)
#define GRF_GPIO2A_E_GPIO2A5_E_MASK                        (0x3U << GRF_GPIO2A_E_GPIO2A5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO2A_E_GPIO2A6_E_SHIFT                       (12U)
#define GRF_GPIO2A_E_GPIO2A6_E_MASK                        (0x3U << GRF_GPIO2A_E_GPIO2A6_E_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO2A_E_GPIO2A7_E_SHIFT                       (14U)
#define GRF_GPIO2A_E_GPIO2A7_E_MASK                        (0x3U << GRF_GPIO2A_E_GPIO2A7_E_SHIFT)                       /* 0x0000C000 */
/* GPIO2B_E */
#define GRF_GPIO2B_E_OFFSET                                (0x124U)
#define GRF_GPIO2B_E_GPIO2B0_E_SHIFT                       (0U)
#define GRF_GPIO2B_E_GPIO2B0_E_MASK                        (0x3U << GRF_GPIO2B_E_GPIO2B0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO2B_E_GPIO2B1_E_SHIFT                       (2U)
#define GRF_GPIO2B_E_GPIO2B1_E_MASK                        (0x3U << GRF_GPIO2B_E_GPIO2B1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO2B_E_GPIO2B2_E_SHIFT                       (4U)
#define GRF_GPIO2B_E_GPIO2B2_E_MASK                        (0x3U << GRF_GPIO2B_E_GPIO2B2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO2B_E_GPIO2B3_E_SHIFT                       (6U)
#define GRF_GPIO2B_E_GPIO2B3_E_MASK                        (0x3U << GRF_GPIO2B_E_GPIO2B3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO2B_E_GPIO2B4_E_SHIFT                       (8U)
#define GRF_GPIO2B_E_GPIO2B4_E_MASK                        (0x3U << GRF_GPIO2B_E_GPIO2B4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO2B_E_GPIO2B5_E_SHIFT                       (10U)
#define GRF_GPIO2B_E_GPIO2B5_E_MASK                        (0x3U << GRF_GPIO2B_E_GPIO2B5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO2B_E_GPIO2B6_E_SHIFT                       (12U)
#define GRF_GPIO2B_E_GPIO2B6_E_MASK                        (0x3U << GRF_GPIO2B_E_GPIO2B6_E_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO2B_E_GPIO2B7_E_SHIFT                       (14U)
#define GRF_GPIO2B_E_GPIO2B7_E_MASK                        (0x3U << GRF_GPIO2B_E_GPIO2B7_E_SHIFT)                       /* 0x0000C000 */
/* GPIO2C_E */
#define GRF_GPIO2C_E_OFFSET                                (0x128U)
#define GRF_GPIO2C_E_GPIO2C0_E_SHIFT                       (0U)
#define GRF_GPIO2C_E_GPIO2C0_E_MASK                        (0x3U << GRF_GPIO2C_E_GPIO2C0_E_SHIFT)                       /* 0x00000003 */
/* GPIO3A_E */
#define GRF_GPIO3A_E_OFFSET                                (0x130U)
#define GRF_GPIO3A_E_GPIO3A0_E_SHIFT                       (0U)
#define GRF_GPIO3A_E_GPIO3A0_E_MASK                        (0x3U << GRF_GPIO3A_E_GPIO3A0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO3A_E_GPIO3A1_E_SHIFT                       (2U)
#define GRF_GPIO3A_E_GPIO3A1_E_MASK                        (0x3U << GRF_GPIO3A_E_GPIO3A1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO3A_E_GPIO3A2_E_SHIFT                       (4U)
#define GRF_GPIO3A_E_GPIO3A2_E_MASK                        (0x3U << GRF_GPIO3A_E_GPIO3A2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO3A_E_GPIO3A3_E_SHIFT                       (6U)
#define GRF_GPIO3A_E_GPIO3A3_E_MASK                        (0x3U << GRF_GPIO3A_E_GPIO3A3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO3A_E_GPIO3A4_E_SHIFT                       (8U)
#define GRF_GPIO3A_E_GPIO3A4_E_MASK                        (0x3U << GRF_GPIO3A_E_GPIO3A4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO3A_E_GPIO3A5_E_SHIFT                       (10U)
#define GRF_GPIO3A_E_GPIO3A5_E_MASK                        (0x3U << GRF_GPIO3A_E_GPIO3A5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO3A_E_GPIO3A6_E_SHIFT                       (12U)
#define GRF_GPIO3A_E_GPIO3A6_E_MASK                        (0x3U << GRF_GPIO3A_E_GPIO3A6_E_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO3A_E_GPIO3A7_E_SHIFT                       (14U)
#define GRF_GPIO3A_E_GPIO3A7_E_MASK                        (0x3U << GRF_GPIO3A_E_GPIO3A7_E_SHIFT)                       /* 0x0000C000 */
/* GPIO3B_E */
#define GRF_GPIO3B_E_OFFSET                                (0x134U)
#define GRF_GPIO3B_E_GPIO3B0_E_SHIFT                       (0U)
#define GRF_GPIO3B_E_GPIO3B0_E_MASK                        (0x3U << GRF_GPIO3B_E_GPIO3B0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO3B_E_GPIO3B1_E_SHIFT                       (2U)
#define GRF_GPIO3B_E_GPIO3B1_E_MASK                        (0x3U << GRF_GPIO3B_E_GPIO3B1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO3B_E_GPIO3B2_E_SHIFT                       (4U)
#define GRF_GPIO3B_E_GPIO3B2_E_MASK                        (0x3U << GRF_GPIO3B_E_GPIO3B2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO3B_E_GPIO3B3_E_SHIFT                       (6U)
#define GRF_GPIO3B_E_GPIO3B3_E_MASK                        (0x3U << GRF_GPIO3B_E_GPIO3B3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO3B_E_GPIO3B4_E_SHIFT                       (8U)
#define GRF_GPIO3B_E_GPIO3B4_E_MASK                        (0x3U << GRF_GPIO3B_E_GPIO3B4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO3B_E_GPIO3B5_E_SHIFT                       (10U)
#define GRF_GPIO3B_E_GPIO3B5_E_MASK                        (0x3U << GRF_GPIO3B_E_GPIO3B5_E_SHIFT)                       /* 0x00000C00 */
/* GPIO4A_E */
#define GRF_GPIO4A_E_OFFSET                                (0x140U)
#define GRF_GPIO4A_E_GPIO4A0_E_SHIFT                       (0U)
#define GRF_GPIO4A_E_GPIO4A0_E_MASK                        (0x3U << GRF_GPIO4A_E_GPIO4A0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO4A_E_GPIO4A1_E_SHIFT                       (2U)
#define GRF_GPIO4A_E_GPIO4A1_E_MASK                        (0x3U << GRF_GPIO4A_E_GPIO4A1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO4A_E_GPIO4A2_E_SHIFT                       (4U)
#define GRF_GPIO4A_E_GPIO4A2_E_MASK                        (0x3U << GRF_GPIO4A_E_GPIO4A2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO4A_E_GPIO4A3_E_SHIFT                       (6U)
#define GRF_GPIO4A_E_GPIO4A3_E_MASK                        (0x3U << GRF_GPIO4A_E_GPIO4A3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO4A_E_GPIO4A4_E_SHIFT                       (8U)
#define GRF_GPIO4A_E_GPIO4A4_E_MASK                        (0x3U << GRF_GPIO4A_E_GPIO4A4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO4A_E_GPIO4A5_E_SHIFT                       (10U)
#define GRF_GPIO4A_E_GPIO4A5_E_MASK                        (0x3U << GRF_GPIO4A_E_GPIO4A5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO4A_E_GPIO4A6_E_SHIFT                       (12U)
#define GRF_GPIO4A_E_GPIO4A6_E_MASK                        (0x3U << GRF_GPIO4A_E_GPIO4A6_E_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO4A_E_GPIO4A7_E_SHIFT                       (14U)
#define GRF_GPIO4A_E_GPIO4A7_E_MASK                        (0x3U << GRF_GPIO4A_E_GPIO4A7_E_SHIFT)                       /* 0x0000C000 */
/* GPIO4B_E */
#define GRF_GPIO4B_E_OFFSET                                (0x144U)
#define GRF_GPIO4B_E_GPIO4B0_E_SHIFT                       (0U)
#define GRF_GPIO4B_E_GPIO4B0_E_MASK                        (0x3U << GRF_GPIO4B_E_GPIO4B0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO4B_E_GPIO4B1_E_SHIFT                       (2U)
#define GRF_GPIO4B_E_GPIO4B1_E_MASK                        (0x3U << GRF_GPIO4B_E_GPIO4B1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO4B_E_GPIO4B2_E_SHIFT                       (4U)
#define GRF_GPIO4B_E_GPIO4B2_E_MASK                        (0x3U << GRF_GPIO4B_E_GPIO4B2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO4B_E_GPIO4B3_E_SHIFT                       (6U)
#define GRF_GPIO4B_E_GPIO4B3_E_MASK                        (0x3U << GRF_GPIO4B_E_GPIO4B3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO4B_E_GPIO4B4_E_SHIFT                       (8U)
#define GRF_GPIO4B_E_GPIO4B4_E_MASK                        (0x3U << GRF_GPIO4B_E_GPIO4B4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO4B_E_GPIO4B5_E_SHIFT                       (10U)
#define GRF_GPIO4B_E_GPIO4B5_E_MASK                        (0x3U << GRF_GPIO4B_E_GPIO4B5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO4B_E_GPIO4B6_E_SHIFT                       (12U)
#define GRF_GPIO4B_E_GPIO4B6_E_MASK                        (0x3U << GRF_GPIO4B_E_GPIO4B6_E_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO4B_E_GPIO4B7_E_SHIFT                       (14U)
#define GRF_GPIO4B_E_GPIO4B7_E_MASK                        (0x3U << GRF_GPIO4B_E_GPIO4B7_E_SHIFT)                       /* 0x0000C000 */
/* GPIO4C_E */
#define GRF_GPIO4C_E_OFFSET                                (0x148U)
#define GRF_GPIO4C_E_GPIO4C0_E_SHIFT                       (0U)
#define GRF_GPIO4C_E_GPIO4C0_E_MASK                        (0x3U << GRF_GPIO4C_E_GPIO4C0_E_SHIFT)                       /* 0x00000003 */
/* GPIO4D_E */
#define GRF_GPIO4D_E_OFFSET                                (0x14CU)
#define GRF_GPIO4D_E_GPIO4D0_E_SHIFT                       (0U)
#define GRF_GPIO4D_E_GPIO4D0_E_MASK                        (0x3U << GRF_GPIO4D_E_GPIO4D0_E_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO4D_E_GPIO4D1_E_SHIFT                       (2U)
#define GRF_GPIO4D_E_GPIO4D1_E_MASK                        (0x3U << GRF_GPIO4D_E_GPIO4D1_E_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO4D_E_GPIO4D2_E_SHIFT                       (4U)
#define GRF_GPIO4D_E_GPIO4D2_E_MASK                        (0x3U << GRF_GPIO4D_E_GPIO4D2_E_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO4D_E_GPIO4D3_E_SHIFT                       (6U)
#define GRF_GPIO4D_E_GPIO4D3_E_MASK                        (0x3U << GRF_GPIO4D_E_GPIO4D3_E_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO4D_E_GPIO4D4_E_SHIFT                       (8U)
#define GRF_GPIO4D_E_GPIO4D4_E_MASK                        (0x3U << GRF_GPIO4D_E_GPIO4D4_E_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO4D_E_GPIO4D5_E_SHIFT                       (10U)
#define GRF_GPIO4D_E_GPIO4D5_E_MASK                        (0x3U << GRF_GPIO4D_E_GPIO4D5_E_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO4D_E_GPIO4D6_E_SHIFT                       (12U)
#define GRF_GPIO4D_E_GPIO4D6_E_MASK                        (0x3U << GRF_GPIO4D_E_GPIO4D6_E_SHIFT)                       /* 0x00003000 */
/* GPIO0A_SR */
#define GRF_GPIO0A_SR_OFFSET                               (0x150U)
#define GRF_GPIO0A_SR_GPIO0A0_SR_SHIFT                     (0U)
#define GRF_GPIO0A_SR_GPIO0A0_SR_MASK                      (0x1U << GRF_GPIO0A_SR_GPIO0A0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO0A_SR_GPIO0A1_SR_SHIFT                     (1U)
#define GRF_GPIO0A_SR_GPIO0A1_SR_MASK                      (0x1U << GRF_GPIO0A_SR_GPIO0A1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO0A_SR_GPIO0A2_SR_SHIFT                     (2U)
#define GRF_GPIO0A_SR_GPIO0A2_SR_MASK                      (0x1U << GRF_GPIO0A_SR_GPIO0A2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO0A_SR_GPIO0A3_SR_SHIFT                     (3U)
#define GRF_GPIO0A_SR_GPIO0A3_SR_MASK                      (0x1U << GRF_GPIO0A_SR_GPIO0A3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO0A_SR_GPIO0A4_SR_SHIFT                     (4U)
#define GRF_GPIO0A_SR_GPIO0A4_SR_MASK                      (0x1U << GRF_GPIO0A_SR_GPIO0A4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO0A_SR_GPIO0A5_SR_SHIFT                     (5U)
#define GRF_GPIO0A_SR_GPIO0A5_SR_MASK                      (0x1U << GRF_GPIO0A_SR_GPIO0A5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO0A_SR_GPIO0A6_SR_SHIFT                     (6U)
#define GRF_GPIO0A_SR_GPIO0A6_SR_MASK                      (0x1U << GRF_GPIO0A_SR_GPIO0A6_SR_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO0A_SR_GPIO0A7_SR_SHIFT                     (7U)
#define GRF_GPIO0A_SR_GPIO0A7_SR_MASK                      (0x1U << GRF_GPIO0A_SR_GPIO0A7_SR_SHIFT)                     /* 0x00000080 */
/* GPIO0B_SR */
#define GRF_GPIO0B_SR_OFFSET                               (0x154U)
#define GRF_GPIO0B_SR_GPIO0B0_SR_SHIFT                     (0U)
#define GRF_GPIO0B_SR_GPIO0B0_SR_MASK                      (0x1U << GRF_GPIO0B_SR_GPIO0B0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO0B_SR_GPIO0B1_SR_SHIFT                     (1U)
#define GRF_GPIO0B_SR_GPIO0B1_SR_MASK                      (0x1U << GRF_GPIO0B_SR_GPIO0B1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO0B_SR_GPIO0B2_SR_SHIFT                     (2U)
#define GRF_GPIO0B_SR_GPIO0B2_SR_MASK                      (0x1U << GRF_GPIO0B_SR_GPIO0B2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO0B_SR_GPIO0B3_SR_SHIFT                     (3U)
#define GRF_GPIO0B_SR_GPIO0B3_SR_MASK                      (0x1U << GRF_GPIO0B_SR_GPIO0B3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO0B_SR_GPIO0B4_SR_SHIFT                     (4U)
#define GRF_GPIO0B_SR_GPIO0B4_SR_MASK                      (0x1U << GRF_GPIO0B_SR_GPIO0B4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO0B_SR_GPIO0B5_SR_SHIFT                     (5U)
#define GRF_GPIO0B_SR_GPIO0B5_SR_MASK                      (0x1U << GRF_GPIO0B_SR_GPIO0B5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO0B_SR_GPIO0B6_SR_SHIFT                     (6U)
#define GRF_GPIO0B_SR_GPIO0B6_SR_MASK                      (0x1U << GRF_GPIO0B_SR_GPIO0B6_SR_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO0B_SR_GPIO0B7_SR_SHIFT                     (7U)
#define GRF_GPIO0B_SR_GPIO0B7_SR_MASK                      (0x1U << GRF_GPIO0B_SR_GPIO0B7_SR_SHIFT)                     /* 0x00000080 */
/* GPIO0C_SR */
#define GRF_GPIO0C_SR_OFFSET                               (0x158U)
#define GRF_GPIO0C_SR_GPIO0C0_SR_SHIFT                     (0U)
#define GRF_GPIO0C_SR_GPIO0C0_SR_MASK                      (0x1U << GRF_GPIO0C_SR_GPIO0C0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO0C_SR_GPIO0C1_SR_SHIFT                     (1U)
#define GRF_GPIO0C_SR_GPIO0C1_SR_MASK                      (0x1U << GRF_GPIO0C_SR_GPIO0C1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO0C_SR_GPIO0C2_SR_SHIFT                     (2U)
#define GRF_GPIO0C_SR_GPIO0C2_SR_MASK                      (0x1U << GRF_GPIO0C_SR_GPIO0C2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO0C_SR_GPIO0C3_SR_SHIFT                     (3U)
#define GRF_GPIO0C_SR_GPIO0C3_SR_MASK                      (0x1U << GRF_GPIO0C_SR_GPIO0C3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO0C_SR_GPIO0C4_SR_SHIFT                     (4U)
#define GRF_GPIO0C_SR_GPIO0C4_SR_MASK                      (0x1U << GRF_GPIO0C_SR_GPIO0C4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO0C_SR_GPIO0C5_SR_SHIFT                     (5U)
#define GRF_GPIO0C_SR_GPIO0C5_SR_MASK                      (0x1U << GRF_GPIO0C_SR_GPIO0C5_SR_SHIFT)                     /* 0x00000020 */
/* GPIO1A_SR */
#define GRF_GPIO1A_SR_OFFSET                               (0x160U)
#define GRF_GPIO1A_SR_GPIO1A0_SR_SHIFT                     (0U)
#define GRF_GPIO1A_SR_GPIO1A0_SR_MASK                      (0x1U << GRF_GPIO1A_SR_GPIO1A0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO1A_SR_GPIO1A1_SR_SHIFT                     (1U)
#define GRF_GPIO1A_SR_GPIO1A1_SR_MASK                      (0x1U << GRF_GPIO1A_SR_GPIO1A1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO1A_SR_GPIO1A2_SR_SHIFT                     (2U)
#define GRF_GPIO1A_SR_GPIO1A2_SR_MASK                      (0x1U << GRF_GPIO1A_SR_GPIO1A2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO1A_SR_GPIO1A3_SR_SHIFT                     (3U)
#define GRF_GPIO1A_SR_GPIO1A3_SR_MASK                      (0x1U << GRF_GPIO1A_SR_GPIO1A3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO1A_SR_GPIO1A4_SR_SHIFT                     (4U)
#define GRF_GPIO1A_SR_GPIO1A4_SR_MASK                      (0x1U << GRF_GPIO1A_SR_GPIO1A4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO1A_SR_GPIO1A5_SR_SHIFT                     (5U)
#define GRF_GPIO1A_SR_GPIO1A5_SR_MASK                      (0x1U << GRF_GPIO1A_SR_GPIO1A5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO1A_SR_GPIO1A6_SR_SHIFT                     (6U)
#define GRF_GPIO1A_SR_GPIO1A6_SR_MASK                      (0x1U << GRF_GPIO1A_SR_GPIO1A6_SR_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO1A_SR_GPIO1A7_SR_SHIFT                     (7U)
#define GRF_GPIO1A_SR_GPIO1A7_SR_MASK                      (0x1U << GRF_GPIO1A_SR_GPIO1A7_SR_SHIFT)                     /* 0x00000080 */
/* GPIO1B_SR */
#define GRF_GPIO1B_SR_OFFSET                               (0x164U)
#define GRF_GPIO1B_SR_GPIO1B0_SR_SHIFT                     (0U)
#define GRF_GPIO1B_SR_GPIO1B0_SR_MASK                      (0x1U << GRF_GPIO1B_SR_GPIO1B0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO1B_SR_GPIO1B1_SR_SHIFT                     (1U)
#define GRF_GPIO1B_SR_GPIO1B1_SR_MASK                      (0x1U << GRF_GPIO1B_SR_GPIO1B1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO1B_SR_GPIO1B2_SR_SHIFT                     (2U)
#define GRF_GPIO1B_SR_GPIO1B2_SR_MASK                      (0x1U << GRF_GPIO1B_SR_GPIO1B2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO1B_SR_GPIO1B3_SR_SHIFT                     (3U)
#define GRF_GPIO1B_SR_GPIO1B3_SR_MASK                      (0x1U << GRF_GPIO1B_SR_GPIO1B3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO1B_SR_GPIO1B4_SR_SHIFT                     (4U)
#define GRF_GPIO1B_SR_GPIO1B4_SR_MASK                      (0x1U << GRF_GPIO1B_SR_GPIO1B4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO1B_SR_GPIO1B5_SR_SHIFT                     (5U)
#define GRF_GPIO1B_SR_GPIO1B5_SR_MASK                      (0x1U << GRF_GPIO1B_SR_GPIO1B5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO1B_SR_GPIO1B6_SR_SHIFT                     (6U)
#define GRF_GPIO1B_SR_GPIO1B6_SR_MASK                      (0x1U << GRF_GPIO1B_SR_GPIO1B6_SR_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO1B_SR_GPIO1B7_SR_SHIFT                     (7U)
#define GRF_GPIO1B_SR_GPIO1B7_SR_MASK                      (0x1U << GRF_GPIO1B_SR_GPIO1B7_SR_SHIFT)                     /* 0x00000080 */
/* GPIO1C_SR */
#define GRF_GPIO1C_SR_OFFSET                               (0x168U)
#define GRF_GPIO1C_SR_GPIO1C0_SR_SHIFT                     (0U)
#define GRF_GPIO1C_SR_GPIO1C0_SR_MASK                      (0x1U << GRF_GPIO1C_SR_GPIO1C0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO1C_SR_GPIO1C1_SR_SHIFT                     (1U)
#define GRF_GPIO1C_SR_GPIO1C1_SR_MASK                      (0x1U << GRF_GPIO1C_SR_GPIO1C1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO1C_SR_GPIO1C2_SR_SHIFT                     (2U)
#define GRF_GPIO1C_SR_GPIO1C2_SR_MASK                      (0x1U << GRF_GPIO1C_SR_GPIO1C2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO1C_SR_GPIO1C3_SR_SHIFT                     (3U)
#define GRF_GPIO1C_SR_GPIO1C3_SR_MASK                      (0x1U << GRF_GPIO1C_SR_GPIO1C3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO1C_SR_GPIO1C4_SR_SHIFT                     (4U)
#define GRF_GPIO1C_SR_GPIO1C4_SR_MASK                      (0x1U << GRF_GPIO1C_SR_GPIO1C4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO1C_SR_GPIO1C5_SR_SHIFT                     (5U)
#define GRF_GPIO1C_SR_GPIO1C5_SR_MASK                      (0x1U << GRF_GPIO1C_SR_GPIO1C5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO1C_SR_GPIO1C6_SR_SHIFT                     (6U)
#define GRF_GPIO1C_SR_GPIO1C6_SR_MASK                      (0x1U << GRF_GPIO1C_SR_GPIO1C6_SR_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO1C_SR_GPIO1C7_SR_SHIFT                     (7U)
#define GRF_GPIO1C_SR_GPIO1C7_SR_MASK                      (0x1U << GRF_GPIO1C_SR_GPIO1C7_SR_SHIFT)                     /* 0x00000080 */
/* GPIO1D_SR */
#define GRF_GPIO1D_SR_OFFSET                               (0x16CU)
#define GRF_GPIO1D_SR_GPIO1D0_SR_SHIFT                     (0U)
#define GRF_GPIO1D_SR_GPIO1D0_SR_MASK                      (0x1U << GRF_GPIO1D_SR_GPIO1D0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO1D_SR_GPIO1D1_SR_SHIFT                     (1U)
#define GRF_GPIO1D_SR_GPIO1D1_SR_MASK                      (0x1U << GRF_GPIO1D_SR_GPIO1D1_SR_SHIFT)                     /* 0x00000002 */
/* GPIO2A_SR */
#define GRF_GPIO2A_SR_OFFSET                               (0x170U)
#define GRF_GPIO2A_SR_GPIO2A0_SR_SHIFT                     (0U)
#define GRF_GPIO2A_SR_GPIO2A0_SR_MASK                      (0x1U << GRF_GPIO2A_SR_GPIO2A0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO2A_SR_GPIO2A1_SR_SHIFT                     (1U)
#define GRF_GPIO2A_SR_GPIO2A1_SR_MASK                      (0x1U << GRF_GPIO2A_SR_GPIO2A1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO2A_SR_GPIO2A2_SR_SHIFT                     (2U)
#define GRF_GPIO2A_SR_GPIO2A2_SR_MASK                      (0x1U << GRF_GPIO2A_SR_GPIO2A2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO2A_SR_GPIO2A3_SR_SHIFT                     (3U)
#define GRF_GPIO2A_SR_GPIO2A3_SR_MASK                      (0x1U << GRF_GPIO2A_SR_GPIO2A3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO2A_SR_GPIO2A4_SR_SHIFT                     (4U)
#define GRF_GPIO2A_SR_GPIO2A4_SR_MASK                      (0x1U << GRF_GPIO2A_SR_GPIO2A4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO2A_SR_GPIO2A5_SR_SHIFT                     (5U)
#define GRF_GPIO2A_SR_GPIO2A5_SR_MASK                      (0x1U << GRF_GPIO2A_SR_GPIO2A5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO2A_SR_GPIO2A6_SR_SHIFT                     (6U)
#define GRF_GPIO2A_SR_GPIO2A6_SR_MASK                      (0x1U << GRF_GPIO2A_SR_GPIO2A6_SR_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO2A_SR_GPIO2A7_SR_SHIFT                     (7U)
#define GRF_GPIO2A_SR_GPIO2A7_SR_MASK                      (0x1U << GRF_GPIO2A_SR_GPIO2A7_SR_SHIFT)                     /* 0x00000080 */
/* GPIO2B_SR */
#define GRF_GPIO2B_SR_OFFSET                               (0x174U)
#define GRF_GPIO2B_SR_GPIO2B0_SR_SHIFT                     (0U)
#define GRF_GPIO2B_SR_GPIO2B0_SR_MASK                      (0x1U << GRF_GPIO2B_SR_GPIO2B0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO2B_SR_GPIO2B1_SR_SHIFT                     (1U)
#define GRF_GPIO2B_SR_GPIO2B1_SR_MASK                      (0x1U << GRF_GPIO2B_SR_GPIO2B1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO2B_SR_GPIO2B2_SR_SHIFT                     (2U)
#define GRF_GPIO2B_SR_GPIO2B2_SR_MASK                      (0x1U << GRF_GPIO2B_SR_GPIO2B2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO2B_SR_GPIO2B3_SR_SHIFT                     (3U)
#define GRF_GPIO2B_SR_GPIO2B3_SR_MASK                      (0x1U << GRF_GPIO2B_SR_GPIO2B3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO2B_SR_GPIO2B4_SR_SHIFT                     (4U)
#define GRF_GPIO2B_SR_GPIO2B4_SR_MASK                      (0x1U << GRF_GPIO2B_SR_GPIO2B4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO2B_SR_GPIO2B5_SR_SHIFT                     (5U)
#define GRF_GPIO2B_SR_GPIO2B5_SR_MASK                      (0x1U << GRF_GPIO2B_SR_GPIO2B5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO2B_SR_GPIO2B6_SR_SHIFT                     (6U)
#define GRF_GPIO2B_SR_GPIO2B6_SR_MASK                      (0x1U << GRF_GPIO2B_SR_GPIO2B6_SR_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO2B_SR_GPIO2B7_SR_SHIFT                     (7U)
#define GRF_GPIO2B_SR_GPIO2B7_SR_MASK                      (0x1U << GRF_GPIO2B_SR_GPIO2B7_SR_SHIFT)                     /* 0x00000080 */
/* GPIO2C_SR */
#define GRF_GPIO2C_SR_OFFSET                               (0x178U)
#define GRF_GPIO2C_SR_GPIO2C0_SR_SHIFT                     (0U)
#define GRF_GPIO2C_SR_GPIO2C0_SR_MASK                      (0x1U << GRF_GPIO2C_SR_GPIO2C0_SR_SHIFT)                     /* 0x00000001 */
/* GPIO3A_SR */
#define GRF_GPIO3A_SR_OFFSET                               (0x180U)
#define GRF_GPIO3A_SR_GPIO3A0_SR_SHIFT                     (0U)
#define GRF_GPIO3A_SR_GPIO3A0_SR_MASK                      (0x1U << GRF_GPIO3A_SR_GPIO3A0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO3A_SR_GPIO3A1_SR_SHIFT                     (1U)
#define GRF_GPIO3A_SR_GPIO3A1_SR_MASK                      (0x1U << GRF_GPIO3A_SR_GPIO3A1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO3A_SR_GPIO3A2_SR_SHIFT                     (2U)
#define GRF_GPIO3A_SR_GPIO3A2_SR_MASK                      (0x1U << GRF_GPIO3A_SR_GPIO3A2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO3A_SR_GPIO3A3_SR_SHIFT                     (3U)
#define GRF_GPIO3A_SR_GPIO3A3_SR_MASK                      (0x1U << GRF_GPIO3A_SR_GPIO3A3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO3A_SR_GPIO3A4_SR_SHIFT                     (4U)
#define GRF_GPIO3A_SR_GPIO3A4_SR_MASK                      (0x1U << GRF_GPIO3A_SR_GPIO3A4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO3A_SR_GPIO3A5_SR_SHIFT                     (5U)
#define GRF_GPIO3A_SR_GPIO3A5_SR_MASK                      (0x1U << GRF_GPIO3A_SR_GPIO3A5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO3A_SR_GPIO3A6_SR_SHIFT                     (6U)
#define GRF_GPIO3A_SR_GPIO3A6_SR_MASK                      (0x1U << GRF_GPIO3A_SR_GPIO3A6_SR_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO3A_SR_GPIO3A7_SR_SHIFT                     (7U)
#define GRF_GPIO3A_SR_GPIO3A7_SR_MASK                      (0x1U << GRF_GPIO3A_SR_GPIO3A7_SR_SHIFT)                     /* 0x00000080 */
/* GPIO3B_SR */
#define GRF_GPIO3B_SR_OFFSET                               (0x184U)
#define GRF_GPIO3B_SR_GPIO3B0_SR_SHIFT                     (0U)
#define GRF_GPIO3B_SR_GPIO3B0_SR_MASK                      (0x1U << GRF_GPIO3B_SR_GPIO3B0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO3B_SR_GPIO3B1_SR_SHIFT                     (1U)
#define GRF_GPIO3B_SR_GPIO3B1_SR_MASK                      (0x1U << GRF_GPIO3B_SR_GPIO3B1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO3B_SR_GPIO3B2_SR_SHIFT                     (2U)
#define GRF_GPIO3B_SR_GPIO3B2_SR_MASK                      (0x1U << GRF_GPIO3B_SR_GPIO3B2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO3B_SR_GPIO3B3_SR_SHIFT                     (3U)
#define GRF_GPIO3B_SR_GPIO3B3_SR_MASK                      (0x1U << GRF_GPIO3B_SR_GPIO3B3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO3B_SR_GPIO3B4_SR_SHIFT                     (4U)
#define GRF_GPIO3B_SR_GPIO3B4_SR_MASK                      (0x1U << GRF_GPIO3B_SR_GPIO3B4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO3B_SR_GPIO3B5_SR_SHIFT                     (5U)
#define GRF_GPIO3B_SR_GPIO3B5_SR_MASK                      (0x1U << GRF_GPIO3B_SR_GPIO3B5_SR_SHIFT)                     /* 0x00000020 */
/* GPIO4A_SR */
#define GRF_GPIO4A_SR_OFFSET                               (0x190U)
#define GRF_GPIO4A_SR_GPIO4A0_SR_SHIFT                     (0U)
#define GRF_GPIO4A_SR_GPIO4A0_SR_MASK                      (0x1U << GRF_GPIO4A_SR_GPIO4A0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO4A_SR_GPIO4A1_SR_SHIFT                     (1U)
#define GRF_GPIO4A_SR_GPIO4A1_SR_MASK                      (0x1U << GRF_GPIO4A_SR_GPIO4A1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO4A_SR_GPIO4A2_SR_SHIFT                     (2U)
#define GRF_GPIO4A_SR_GPIO4A2_SR_MASK                      (0x1U << GRF_GPIO4A_SR_GPIO4A2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO4A_SR_GPIO4A3_SR_SHIFT                     (3U)
#define GRF_GPIO4A_SR_GPIO4A3_SR_MASK                      (0x1U << GRF_GPIO4A_SR_GPIO4A3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO4A_SR_GPIO4A4_SR_SHIFT                     (4U)
#define GRF_GPIO4A_SR_GPIO4A4_SR_MASK                      (0x1U << GRF_GPIO4A_SR_GPIO4A4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO4A_SR_GPIO4A5_SR_SHIFT                     (5U)
#define GRF_GPIO4A_SR_GPIO4A5_SR_MASK                      (0x1U << GRF_GPIO4A_SR_GPIO4A5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO4A_SR_GPIO4A6_SR_SHIFT                     (6U)
#define GRF_GPIO4A_SR_GPIO4A6_SR_MASK                      (0x1U << GRF_GPIO4A_SR_GPIO4A6_SR_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO4A_SR_GPIO4A7_SR_SHIFT                     (7U)
#define GRF_GPIO4A_SR_GPIO4A7_SR_MASK                      (0x1U << GRF_GPIO4A_SR_GPIO4A7_SR_SHIFT)                     /* 0x00000080 */
/* GPIO4B_SR */
#define GRF_GPIO4B_SR_OFFSET                               (0x194U)
#define GRF_GPIO4B_SR_GPIO4B0_SR_SHIFT                     (0U)
#define GRF_GPIO4B_SR_GPIO4B0_SR_MASK                      (0x1U << GRF_GPIO4B_SR_GPIO4B0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO4B_SR_GPIO4B1_SR_SHIFT                     (1U)
#define GRF_GPIO4B_SR_GPIO4B1_SR_MASK                      (0x1U << GRF_GPIO4B_SR_GPIO4B1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO4B_SR_GPIO4B2_SR_SHIFT                     (2U)
#define GRF_GPIO4B_SR_GPIO4B2_SR_MASK                      (0x1U << GRF_GPIO4B_SR_GPIO4B2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO4B_SR_GPIO4B3_SR_SHIFT                     (3U)
#define GRF_GPIO4B_SR_GPIO4B3_SR_MASK                      (0x1U << GRF_GPIO4B_SR_GPIO4B3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO4B_SR_GPIO4B4_SR_SHIFT                     (4U)
#define GRF_GPIO4B_SR_GPIO4B4_SR_MASK                      (0x1U << GRF_GPIO4B_SR_GPIO4B4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO4B_SR_GPIO4B5_SR_SHIFT                     (5U)
#define GRF_GPIO4B_SR_GPIO4B5_SR_MASK                      (0x1U << GRF_GPIO4B_SR_GPIO4B5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO4B_SR_GPIO4B6_SR_SHIFT                     (6U)
#define GRF_GPIO4B_SR_GPIO4B6_SR_MASK                      (0x1U << GRF_GPIO4B_SR_GPIO4B6_SR_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO4B_SR_GPIO4B7_SR_SHIFT                     (7U)
#define GRF_GPIO4B_SR_GPIO4B7_SR_MASK                      (0x1U << GRF_GPIO4B_SR_GPIO4B7_SR_SHIFT)                     /* 0x00000080 */
/* GPIO4C_SR */
#define GRF_GPIO4C_SR_OFFSET                               (0x198U)
#define GRF_GPIO4C_SR_GPIO4C0_SR_SHIFT                     (0U)
#define GRF_GPIO4C_SR_GPIO4C0_SR_MASK                      (0x1U << GRF_GPIO4C_SR_GPIO4C0_SR_SHIFT)                     /* 0x00000001 */
/* GPIO4D_SR */
#define GRF_GPIO4D_SR_OFFSET                               (0x19CU)
#define GRF_GPIO4D_SR_GPIO4D0_SR_SHIFT                     (0U)
#define GRF_GPIO4D_SR_GPIO4D0_SR_MASK                      (0x1U << GRF_GPIO4D_SR_GPIO4D0_SR_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO4D_SR_GPIO4D1_SR_SHIFT                     (1U)
#define GRF_GPIO4D_SR_GPIO4D1_SR_MASK                      (0x1U << GRF_GPIO4D_SR_GPIO4D1_SR_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO4D_SR_GPIO4D2_SR_SHIFT                     (2U)
#define GRF_GPIO4D_SR_GPIO4D2_SR_MASK                      (0x1U << GRF_GPIO4D_SR_GPIO4D2_SR_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO4D_SR_GPIO4D3_SR_SHIFT                     (3U)
#define GRF_GPIO4D_SR_GPIO4D3_SR_MASK                      (0x1U << GRF_GPIO4D_SR_GPIO4D3_SR_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO4D_SR_GPIO4D4_SR_SHIFT                     (4U)
#define GRF_GPIO4D_SR_GPIO4D4_SR_MASK                      (0x1U << GRF_GPIO4D_SR_GPIO4D4_SR_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO4D_SR_GPIO4D5_SR_SHIFT                     (5U)
#define GRF_GPIO4D_SR_GPIO4D5_SR_MASK                      (0x1U << GRF_GPIO4D_SR_GPIO4D5_SR_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO4D_SR_GPIO4D6_SR_SHIFT                     (6U)
#define GRF_GPIO4D_SR_GPIO4D6_SR_MASK                      (0x1U << GRF_GPIO4D_SR_GPIO4D6_SR_SHIFT)                     /* 0x00000040 */
/* GPIO0A_SMT */
#define GRF_GPIO0A_SMT_OFFSET                              (0x1A0U)
#define GRF_GPIO0A_SMT_GPIO0A0_SMT_SHIFT                   (0U)
#define GRF_GPIO0A_SMT_GPIO0A0_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO0A_SMT_GPIO0A1_SMT_SHIFT                   (1U)
#define GRF_GPIO0A_SMT_GPIO0A1_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO0A_SMT_GPIO0A2_SMT_SHIFT                   (2U)
#define GRF_GPIO0A_SMT_GPIO0A2_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO0A_SMT_GPIO0A3_SMT_SHIFT                   (3U)
#define GRF_GPIO0A_SMT_GPIO0A3_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO0A_SMT_GPIO0A4_SMT_SHIFT                   (4U)
#define GRF_GPIO0A_SMT_GPIO0A4_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO0A_SMT_GPIO0A5_SMT_SHIFT                   (5U)
#define GRF_GPIO0A_SMT_GPIO0A5_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO0A_SMT_GPIO0A6_SMT_SHIFT                   (6U)
#define GRF_GPIO0A_SMT_GPIO0A6_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO0A_SMT_GPIO0A7_SMT_SHIFT                   (7U)
#define GRF_GPIO0A_SMT_GPIO0A7_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO0B_SMT */
#define GRF_GPIO0B_SMT_OFFSET                              (0x1A4U)
#define GRF_GPIO0B_SMT_GPIO0B0_SMT_SHIFT                   (0U)
#define GRF_GPIO0B_SMT_GPIO0B0_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO0B_SMT_GPIO0B1_SMT_SHIFT                   (1U)
#define GRF_GPIO0B_SMT_GPIO0B1_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO0B_SMT_GPIO0B2_SMT_SHIFT                   (2U)
#define GRF_GPIO0B_SMT_GPIO0B2_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO0B_SMT_GPIO0B3_SMT_SHIFT                   (3U)
#define GRF_GPIO0B_SMT_GPIO0B3_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO0B_SMT_GPIO0B4_SMT_SHIFT                   (4U)
#define GRF_GPIO0B_SMT_GPIO0B4_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO0B_SMT_GPIO0B5_SMT_SHIFT                   (5U)
#define GRF_GPIO0B_SMT_GPIO0B5_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO0B_SMT_GPIO0B6_SMT_SHIFT                   (6U)
#define GRF_GPIO0B_SMT_GPIO0B6_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO0B_SMT_GPIO0B7_SMT_SHIFT                   (7U)
#define GRF_GPIO0B_SMT_GPIO0B7_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO0C_SMT */
#define GRF_GPIO0C_SMT_OFFSET                              (0x1A8U)
#define GRF_GPIO0C_SMT_GPIO0C0_SMT_SHIFT                   (0U)
#define GRF_GPIO0C_SMT_GPIO0C0_SMT_MASK                    (0x1U << GRF_GPIO0C_SMT_GPIO0C0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO0C_SMT_GPIO0C1_SMT_SHIFT                   (1U)
#define GRF_GPIO0C_SMT_GPIO0C1_SMT_MASK                    (0x1U << GRF_GPIO0C_SMT_GPIO0C1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO0C_SMT_GPIO0C2_SMT_SHIFT                   (2U)
#define GRF_GPIO0C_SMT_GPIO0C2_SMT_MASK                    (0x1U << GRF_GPIO0C_SMT_GPIO0C2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO0C_SMT_GPIO0C3_SMT_SHIFT                   (3U)
#define GRF_GPIO0C_SMT_GPIO0C3_SMT_MASK                    (0x1U << GRF_GPIO0C_SMT_GPIO0C3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO0C_SMT_GPIO0C4_SMT_SHIFT                   (4U)
#define GRF_GPIO0C_SMT_GPIO0C4_SMT_MASK                    (0x1U << GRF_GPIO0C_SMT_GPIO0C4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO0C_SMT_GPIO0C5_SMT_SHIFT                   (5U)
#define GRF_GPIO0C_SMT_GPIO0C5_SMT_MASK                    (0x1U << GRF_GPIO0C_SMT_GPIO0C5_SMT_SHIFT)                   /* 0x00000020 */
/* GPIO1A_SMT */
#define GRF_GPIO1A_SMT_OFFSET                              (0x1B0U)
#define GRF_GPIO1A_SMT_GPIO1A0_SMT_SHIFT                   (0U)
#define GRF_GPIO1A_SMT_GPIO1A0_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO1A_SMT_GPIO1A1_SMT_SHIFT                   (1U)
#define GRF_GPIO1A_SMT_GPIO1A1_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO1A_SMT_GPIO1A2_SMT_SHIFT                   (2U)
#define GRF_GPIO1A_SMT_GPIO1A2_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO1A_SMT_GPIO1A3_SMT_SHIFT                   (3U)
#define GRF_GPIO1A_SMT_GPIO1A3_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO1A_SMT_GPIO1A4_SMT_SHIFT                   (4U)
#define GRF_GPIO1A_SMT_GPIO1A4_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO1A_SMT_GPIO1A5_SMT_SHIFT                   (5U)
#define GRF_GPIO1A_SMT_GPIO1A5_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO1A_SMT_GPIO1A6_SMT_SHIFT                   (6U)
#define GRF_GPIO1A_SMT_GPIO1A6_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO1A_SMT_GPIO1A7_SMT_SHIFT                   (7U)
#define GRF_GPIO1A_SMT_GPIO1A7_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO1B_SMT */
#define GRF_GPIO1B_SMT_OFFSET                              (0x1B4U)
#define GRF_GPIO1B_SMT_GPIO1B0_SMT_SHIFT                   (0U)
#define GRF_GPIO1B_SMT_GPIO1B0_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO1B_SMT_GPIO1B1_SMT_SHIFT                   (1U)
#define GRF_GPIO1B_SMT_GPIO1B1_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO1B_SMT_GPIO1B2_SMT_SHIFT                   (2U)
#define GRF_GPIO1B_SMT_GPIO1B2_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO1B_SMT_GPIO1B3_SMT_SHIFT                   (3U)
#define GRF_GPIO1B_SMT_GPIO1B3_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO1B_SMT_GPIO1B4_SMT_SHIFT                   (4U)
#define GRF_GPIO1B_SMT_GPIO1B4_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO1B_SMT_GPIO1B5_SMT_SHIFT                   (5U)
#define GRF_GPIO1B_SMT_GPIO1B5_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO1B_SMT_GPIO1B6_SMT_SHIFT                   (6U)
#define GRF_GPIO1B_SMT_GPIO1B6_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO1B_SMT_GPIO1B7_SMT_SHIFT                   (7U)
#define GRF_GPIO1B_SMT_GPIO1B7_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO1C_SMT */
#define GRF_GPIO1C_SMT_OFFSET                              (0x1B8U)
#define GRF_GPIO1C_SMT_GPIO1C0_SMT_SHIFT                   (0U)
#define GRF_GPIO1C_SMT_GPIO1C0_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO1C_SMT_GPIO1C1_SMT_SHIFT                   (1U)
#define GRF_GPIO1C_SMT_GPIO1C1_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO1C_SMT_GPIO1C2_SMT_SHIFT                   (2U)
#define GRF_GPIO1C_SMT_GPIO1C2_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO1C_SMT_GPIO1C3_SMT_SHIFT                   (3U)
#define GRF_GPIO1C_SMT_GPIO1C3_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO1C_SMT_GPIO1C4_SMT_SHIFT                   (4U)
#define GRF_GPIO1C_SMT_GPIO1C4_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO1C_SMT_GPIO1C5_SMT_SHIFT                   (5U)
#define GRF_GPIO1C_SMT_GPIO1C5_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO1C_SMT_GPIO1C6_SMT_SHIFT                   (6U)
#define GRF_GPIO1C_SMT_GPIO1C6_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO1C_SMT_GPIO1C7_SMT_SHIFT                   (7U)
#define GRF_GPIO1C_SMT_GPIO1C7_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO1D_SMT */
#define GRF_GPIO1D_SMT_OFFSET                              (0x1BCU)
#define GRF_GPIO1D_SMT_GPIO1D0_SMT_SHIFT                   (0U)
#define GRF_GPIO1D_SMT_GPIO1D0_SMT_MASK                    (0x1U << GRF_GPIO1D_SMT_GPIO1D0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO1D_SMT_GPIO1D1_SMT_SHIFT                   (1U)
#define GRF_GPIO1D_SMT_GPIO1D1_SMT_MASK                    (0x1U << GRF_GPIO1D_SMT_GPIO1D1_SMT_SHIFT)                   /* 0x00000002 */
/* GPIO2A_SMT */
#define GRF_GPIO2A_SMT_OFFSET                              (0x1C0U)
#define GRF_GPIO2A_SMT_GPIO2A0_SMT_SHIFT                   (0U)
#define GRF_GPIO2A_SMT_GPIO2A0_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO2A_SMT_GPIO2A1_SMT_SHIFT                   (1U)
#define GRF_GPIO2A_SMT_GPIO2A1_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO2A_SMT_GPIO2A2_SMT_SHIFT                   (2U)
#define GRF_GPIO2A_SMT_GPIO2A2_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO2A_SMT_GPIO2A3_SMT_SHIFT                   (3U)
#define GRF_GPIO2A_SMT_GPIO2A3_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO2A_SMT_GPIO2A4_SMT_SHIFT                   (4U)
#define GRF_GPIO2A_SMT_GPIO2A4_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO2A_SMT_GPIO2A5_SMT_SHIFT                   (5U)
#define GRF_GPIO2A_SMT_GPIO2A5_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO2A_SMT_GPIO2A6_SMT_SHIFT                   (6U)
#define GRF_GPIO2A_SMT_GPIO2A6_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO2A_SMT_GPIO2A7_SMT_SHIFT                   (7U)
#define GRF_GPIO2A_SMT_GPIO2A7_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO2B_SMT */
#define GRF_GPIO2B_SMT_OFFSET                              (0x1C4U)
#define GRF_GPIO2B_SMT_GPIO2B0_SMT_SHIFT                   (0U)
#define GRF_GPIO2B_SMT_GPIO2B0_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO2B_SMT_GPIO2B1_SMT_SHIFT                   (1U)
#define GRF_GPIO2B_SMT_GPIO2B1_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO2B_SMT_GPIO2B2_SMT_SHIFT                   (2U)
#define GRF_GPIO2B_SMT_GPIO2B2_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO2B_SMT_GPIO2B3_SMT_SHIFT                   (3U)
#define GRF_GPIO2B_SMT_GPIO2B3_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO2B_SMT_GPIO2B4_SMT_SHIFT                   (4U)
#define GRF_GPIO2B_SMT_GPIO2B4_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO2B_SMT_GPIO2B5_SMT_SHIFT                   (5U)
#define GRF_GPIO2B_SMT_GPIO2B5_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO2B_SMT_GPIO2B6_SMT_SHIFT                   (6U)
#define GRF_GPIO2B_SMT_GPIO2B6_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO2B_SMT_GPIO2B7_SMT_SHIFT                   (7U)
#define GRF_GPIO2B_SMT_GPIO2B7_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO2C_SMT */
#define GRF_GPIO2C_SMT_OFFSET                              (0x1C8U)
#define GRF_GPIO2C_SMT_GPIO2C0_SMT_SHIFT                   (0U)
#define GRF_GPIO2C_SMT_GPIO2C0_SMT_MASK                    (0x1U << GRF_GPIO2C_SMT_GPIO2C0_SMT_SHIFT)                   /* 0x00000001 */
/* GPIO3A_SMT */
#define GRF_GPIO3A_SMT_OFFSET                              (0x1D0U)
#define GRF_GPIO3A_SMT_GPIO3A0_SMT_SHIFT                   (0U)
#define GRF_GPIO3A_SMT_GPIO3A0_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO3A_SMT_GPIO3A1_SMT_SHIFT                   (1U)
#define GRF_GPIO3A_SMT_GPIO3A1_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO3A_SMT_GPIO3A2_SMT_SHIFT                   (2U)
#define GRF_GPIO3A_SMT_GPIO3A2_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO3A_SMT_GPIO3A3_SMT_SHIFT                   (3U)
#define GRF_GPIO3A_SMT_GPIO3A3_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO3A_SMT_GPIO3A4_SMT_SHIFT                   (4U)
#define GRF_GPIO3A_SMT_GPIO3A4_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO3A_SMT_GPIO3A5_SMT_SHIFT                   (5U)
#define GRF_GPIO3A_SMT_GPIO3A5_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO3A_SMT_GPIO3A6_SMT_SHIFT                   (6U)
#define GRF_GPIO3A_SMT_GPIO3A6_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO3A_SMT_GPIO3A7_SMT_SHIFT                   (7U)
#define GRF_GPIO3A_SMT_GPIO3A7_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO3B_SMT */
#define GRF_GPIO3B_SMT_OFFSET                              (0x1D4U)
#define GRF_GPIO3B_SMT_GPIO3B0_SMT_SHIFT                   (0U)
#define GRF_GPIO3B_SMT_GPIO3B0_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO3B_SMT_GPIO3B1_SMT_SHIFT                   (1U)
#define GRF_GPIO3B_SMT_GPIO3B1_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO3B_SMT_GPIO3B2_SMT_SHIFT                   (2U)
#define GRF_GPIO3B_SMT_GPIO3B2_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO3B_SMT_GPIO3B3_SMT_SHIFT                   (3U)
#define GRF_GPIO3B_SMT_GPIO3B3_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO3B_SMT_GPIO3B4_SMT_SHIFT                   (4U)
#define GRF_GPIO3B_SMT_GPIO3B4_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO3B_SMT_GPIO3B5_SMT_SHIFT                   (5U)
#define GRF_GPIO3B_SMT_GPIO3B5_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B5_SMT_SHIFT)                   /* 0x00000020 */
/* GPIO4A_SMT */
#define GRF_GPIO4A_SMT_OFFSET                              (0x1E0U)
#define GRF_GPIO4A_SMT_GPIO4A0_SMT_SHIFT                   (0U)
#define GRF_GPIO4A_SMT_GPIO4A0_SMT_MASK                    (0x1U << GRF_GPIO4A_SMT_GPIO4A0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO4A_SMT_GPIO4A1_SMT_SHIFT                   (1U)
#define GRF_GPIO4A_SMT_GPIO4A1_SMT_MASK                    (0x1U << GRF_GPIO4A_SMT_GPIO4A1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO4A_SMT_GPIO4A2_SMT_SHIFT                   (2U)
#define GRF_GPIO4A_SMT_GPIO4A2_SMT_MASK                    (0x1U << GRF_GPIO4A_SMT_GPIO4A2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO4A_SMT_GPIO4A3_SMT_SHIFT                   (3U)
#define GRF_GPIO4A_SMT_GPIO4A3_SMT_MASK                    (0x1U << GRF_GPIO4A_SMT_GPIO4A3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO4A_SMT_GPIO4A4_SMT_SHIFT                   (4U)
#define GRF_GPIO4A_SMT_GPIO4A4_SMT_MASK                    (0x1U << GRF_GPIO4A_SMT_GPIO4A4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO4A_SMT_GPIO4A5_SMT_SHIFT                   (5U)
#define GRF_GPIO4A_SMT_GPIO4A5_SMT_MASK                    (0x1U << GRF_GPIO4A_SMT_GPIO4A5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO4A_SMT_GPIO4A6_SMT_SHIFT                   (6U)
#define GRF_GPIO4A_SMT_GPIO4A6_SMT_MASK                    (0x1U << GRF_GPIO4A_SMT_GPIO4A6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO4A_SMT_GPIO4A7_SMT_SHIFT                   (7U)
#define GRF_GPIO4A_SMT_GPIO4A7_SMT_MASK                    (0x1U << GRF_GPIO4A_SMT_GPIO4A7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO4B_SMT */
#define GRF_GPIO4B_SMT_OFFSET                              (0x1E4U)
#define GRF_GPIO4B_SMT_GPIO4B0_SMT_SHIFT                   (0U)
#define GRF_GPIO4B_SMT_GPIO4B0_SMT_MASK                    (0x1U << GRF_GPIO4B_SMT_GPIO4B0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO4B_SMT_GPIO4B1_SMT_SHIFT                   (1U)
#define GRF_GPIO4B_SMT_GPIO4B1_SMT_MASK                    (0x1U << GRF_GPIO4B_SMT_GPIO4B1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO4B_SMT_GPIO4B2_SMT_SHIFT                   (2U)
#define GRF_GPIO4B_SMT_GPIO4B2_SMT_MASK                    (0x1U << GRF_GPIO4B_SMT_GPIO4B2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO4B_SMT_GPIO4B3_SMT_SHIFT                   (3U)
#define GRF_GPIO4B_SMT_GPIO4B3_SMT_MASK                    (0x1U << GRF_GPIO4B_SMT_GPIO4B3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO4B_SMT_GPIO4B4_SMT_SHIFT                   (4U)
#define GRF_GPIO4B_SMT_GPIO4B4_SMT_MASK                    (0x1U << GRF_GPIO4B_SMT_GPIO4B4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO4B_SMT_GPIO4B5_SMT_SHIFT                   (5U)
#define GRF_GPIO4B_SMT_GPIO4B5_SMT_MASK                    (0x1U << GRF_GPIO4B_SMT_GPIO4B5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO4B_SMT_GPIO4B6_SMT_SHIFT                   (6U)
#define GRF_GPIO4B_SMT_GPIO4B6_SMT_MASK                    (0x1U << GRF_GPIO4B_SMT_GPIO4B6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO4B_SMT_GPIO4B7_SMT_SHIFT                   (7U)
#define GRF_GPIO4B_SMT_GPIO4B7_SMT_MASK                    (0x1U << GRF_GPIO4B_SMT_GPIO4B7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO4C_SMT */
#define GRF_GPIO4C_SMT_OFFSET                              (0x1E8U)
#define GRF_GPIO4C_SMT_GPIO4C0_SMT_SHIFT                   (0U)
#define GRF_GPIO4C_SMT_GPIO4C0_SMT_MASK                    (0x1U << GRF_GPIO4C_SMT_GPIO4C0_SMT_SHIFT)                   /* 0x00000001 */
/* GPIO4D_SMT */
#define GRF_GPIO4D_SMT_OFFSET                              (0x1ECU)
#define GRF_GPIO4D_SMT_GPIO4D0_SMT_SHIFT                   (0U)
#define GRF_GPIO4D_SMT_GPIO4D0_SMT_MASK                    (0x1U << GRF_GPIO4D_SMT_GPIO4D0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO4D_SMT_GPIO4D1_SMT_SHIFT                   (1U)
#define GRF_GPIO4D_SMT_GPIO4D1_SMT_MASK                    (0x1U << GRF_GPIO4D_SMT_GPIO4D1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO4D_SMT_GPIO4D2_SMT_SHIFT                   (2U)
#define GRF_GPIO4D_SMT_GPIO4D2_SMT_MASK                    (0x1U << GRF_GPIO4D_SMT_GPIO4D2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO4D_SMT_GPIO4D3_SMT_SHIFT                   (3U)
#define GRF_GPIO4D_SMT_GPIO4D3_SMT_MASK                    (0x1U << GRF_GPIO4D_SMT_GPIO4D3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO4D_SMT_GPIO4D4_SMT_SHIFT                   (4U)
#define GRF_GPIO4D_SMT_GPIO4D4_SMT_MASK                    (0x1U << GRF_GPIO4D_SMT_GPIO4D4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO4D_SMT_GPIO4D5_SMT_SHIFT                   (5U)
#define GRF_GPIO4D_SMT_GPIO4D5_SMT_MASK                    (0x1U << GRF_GPIO4D_SMT_GPIO4D5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO4D_SMT_GPIO4D6_SMT_SHIFT                   (6U)
#define GRF_GPIO4D_SMT_GPIO4D6_SMT_MASK                    (0x1U << GRF_GPIO4D_SMT_GPIO4D6_SMT_SHIFT)                   /* 0x00000040 */
/* SOC_CON0 */
#define GRF_SOC_CON0_OFFSET                                (0x300U)
#define GRF_SOC_CON0_IO_VSEL0_SHIFT                        (0U)
#define GRF_SOC_CON0_IO_VSEL0_MASK                         (0x1U << GRF_SOC_CON0_IO_VSEL0_SHIFT)                        /* 0x00000001 */
#define GRF_SOC_CON0_IO_VSEL1_SHIFT                        (1U)
#define GRF_SOC_CON0_IO_VSEL1_MASK                         (0x1U << GRF_SOC_CON0_IO_VSEL1_SHIFT)                        /* 0x00000002 */
#define GRF_SOC_CON0_IO_VSEL2_SHIFT                        (2U)
#define GRF_SOC_CON0_IO_VSEL2_MASK                         (0x1U << GRF_SOC_CON0_IO_VSEL2_SHIFT)                        /* 0x00000004 */
#define GRF_SOC_CON0_IO_VSEL3_SHIFT                        (3U)
#define GRF_SOC_CON0_IO_VSEL3_MASK                         (0x1U << GRF_SOC_CON0_IO_VSEL3_SHIFT)                        /* 0x00000008 */
#define GRF_SOC_CON0_IO_VSEL4_SHIFT                        (4U)
#define GRF_SOC_CON0_IO_VSEL4_MASK                         (0x1U << GRF_SOC_CON0_IO_VSEL4_SHIFT)                        /* 0x00000010 */
#define GRF_SOC_CON0_IO_VSEL5_SHIFT                        (5U)
#define GRF_SOC_CON0_IO_VSEL5_MASK                         (0x1U << GRF_SOC_CON0_IO_VSEL5_SHIFT)                        /* 0x00000020 */
#define GRF_SOC_CON0_OTG_DRVVBUS_OUT_CTRL_SHIFT            (6U)
#define GRF_SOC_CON0_OTG_DRVVBUS_OUT_CTRL_MASK             (0x1U << GRF_SOC_CON0_OTG_DRVVBUS_OUT_CTRL_SHIFT)            /* 0x00000040 */
#define GRF_SOC_CON0_IO_VSEL3_CTRL_SHIFT                   (8U)
#define GRF_SOC_CON0_IO_VSEL3_CTRL_MASK                    (0x1U << GRF_SOC_CON0_IO_VSEL3_CTRL_SHIFT)                   /* 0x00000100 */
/* SOC_CON1 */
#define GRF_SOC_CON1_OFFSET                                (0x304U)
#define GRF_SOC_CON1_I2S2_8CH_SDI0_SEL_SHIFT               (0U)
#define GRF_SOC_CON1_I2S2_8CH_SDI0_SEL_MASK                (0x3U << GRF_SOC_CON1_I2S2_8CH_SDI0_SEL_SHIFT)               /* 0x00000003 */
#define GRF_SOC_CON1_I2S2_8CH_SDI1_SEL_SHIFT               (2U)
#define GRF_SOC_CON1_I2S2_8CH_SDI1_SEL_MASK                (0x3U << GRF_SOC_CON1_I2S2_8CH_SDI1_SEL_SHIFT)               /* 0x0000000C */
#define GRF_SOC_CON1_I2S2_8CH_SDI2_SEL_SHIFT               (4U)
#define GRF_SOC_CON1_I2S2_8CH_SDI2_SEL_MASK                (0x3U << GRF_SOC_CON1_I2S2_8CH_SDI2_SEL_SHIFT)               /* 0x00000030 */
#define GRF_SOC_CON1_I2S2_8CH_SDI3_SEL_SHIFT               (6U)
#define GRF_SOC_CON1_I2S2_8CH_SDI3_SEL_MASK                (0x3U << GRF_SOC_CON1_I2S2_8CH_SDI3_SEL_SHIFT)               /* 0x000000C0 */
#define GRF_SOC_CON1_I2S3_8CH_SDI0_SEL_SHIFT               (8U)
#define GRF_SOC_CON1_I2S3_8CH_SDI0_SEL_MASK                (0x3U << GRF_SOC_CON1_I2S3_8CH_SDI0_SEL_SHIFT)               /* 0x00000300 */
#define GRF_SOC_CON1_I2S3_8CH_SDI1_SEL_SHIFT               (10U)
#define GRF_SOC_CON1_I2S3_8CH_SDI1_SEL_MASK                (0x3U << GRF_SOC_CON1_I2S3_8CH_SDI1_SEL_SHIFT)               /* 0x00000C00 */
#define GRF_SOC_CON1_I2S1_2CH_SDI0_SEL_SHIFT               (12U)
#define GRF_SOC_CON1_I2S1_2CH_SDI0_SEL_MASK                (0x3U << GRF_SOC_CON1_I2S1_2CH_SDI0_SEL_SHIFT)               /* 0x00003000 */
#define GRF_SOC_CON1_SPDIF_TXSDO_SRC_SEL_SHIFT             (14U)
#define GRF_SOC_CON1_SPDIF_TXSDO_SRC_SEL_MASK              (0x1U << GRF_SOC_CON1_SPDIF_TXSDO_SRC_SEL_SHIFT)             /* 0x00004000 */
#define GRF_SOC_CON1_PMU_DEBUG_TX_OUT_CTRL_SHIFT           (15U)
#define GRF_SOC_CON1_PMU_DEBUG_TX_OUT_CTRL_MASK            (0x1U << GRF_SOC_CON1_PMU_DEBUG_TX_OUT_CTRL_SHIFT)           /* 0x00008000 */
/* SOC_CON2 */
#define GRF_SOC_CON2_OFFSET                                (0x308U)
#define GRF_SOC_CON2_I2S1_8CH_SCLK_IN_TX_SRC_SEL_SHIFT     (0U)
#define GRF_SOC_CON2_I2S1_8CH_SCLK_IN_TX_SRC_SEL_MASK      (0x1U << GRF_SOC_CON2_I2S1_8CH_SCLK_IN_TX_SRC_SEL_SHIFT)     /* 0x00000001 */
#define GRF_SOC_CON2_I2S1_8CH_SCLK_IN_RX_SRC_SEL_SHIFT     (1U)
#define GRF_SOC_CON2_I2S1_8CH_SCLK_IN_RX_SRC_SEL_MASK      (0x1U << GRF_SOC_CON2_I2S1_8CH_SCLK_IN_RX_SRC_SEL_SHIFT)     /* 0x00000002 */
#define GRF_SOC_CON2_I2S1_8CH_MCLK_OUT_SRC_SEL_SHIFT       (2U)
#define GRF_SOC_CON2_I2S1_8CH_MCLK_OUT_SRC_SEL_MASK        (0x1U << GRF_SOC_CON2_I2S1_8CH_MCLK_OUT_SRC_SEL_SHIFT)       /* 0x00000004 */
#define GRF_SOC_CON2_I2S1_8CH_MULTI_IOFUNC_SRC_SEL_SHIFT   (3U)
#define GRF_SOC_CON2_I2S1_8CH_MULTI_IOFUNC_SRC_SEL_MASK    (0x1U << GRF_SOC_CON2_I2S1_8CH_MULTI_IOFUNC_SRC_SEL_SHIFT)   /* 0x00000008 */
#define GRF_SOC_CON2_I2S1_8CH_SD_IOE1_SHIFT                (5U)
#define GRF_SOC_CON2_I2S1_8CH_SD_IOE1_MASK                 (0x1U << GRF_SOC_CON2_I2S1_8CH_SD_IOE1_SHIFT)                /* 0x00000020 */
#define GRF_SOC_CON2_I2S1_8CH_SD_IOE2_SHIFT                (6U)
#define GRF_SOC_CON2_I2S1_8CH_SD_IOE2_MASK                 (0x1U << GRF_SOC_CON2_I2S1_8CH_SD_IOE2_SHIFT)                /* 0x00000040 */
#define GRF_SOC_CON2_I2S1_8CH_SD_IOE3_SHIFT                (7U)
#define GRF_SOC_CON2_I2S1_8CH_SD_IOE3_MASK                 (0x1U << GRF_SOC_CON2_I2S1_8CH_SD_IOE3_SHIFT)                /* 0x00000080 */
#define GRF_SOC_CON2_I2S0_8CH_SCLK_IN_TX_SRC_SEL_SHIFT     (8U)
#define GRF_SOC_CON2_I2S0_8CH_SCLK_IN_TX_SRC_SEL_MASK      (0x1U << GRF_SOC_CON2_I2S0_8CH_SCLK_IN_TX_SRC_SEL_SHIFT)     /* 0x00000100 */
#define GRF_SOC_CON2_I2S0_8CH_SCLK_IN_RX_SRC_SEL_SHIFT     (9U)
#define GRF_SOC_CON2_I2S0_8CH_SCLK_IN_RX_SRC_SEL_MASK      (0x1U << GRF_SOC_CON2_I2S0_8CH_SCLK_IN_RX_SRC_SEL_SHIFT)     /* 0x00000200 */
#define GRF_SOC_CON2_I2S0_8CH_MCLK_OUT_SRC_SEL_SHIFT       (10U)
#define GRF_SOC_CON2_I2S0_8CH_MCLK_OUT_SRC_SEL_MASK        (0x1U << GRF_SOC_CON2_I2S0_8CH_MCLK_OUT_SRC_SEL_SHIFT)       /* 0x00000400 */
#define GRF_SOC_CON2_PDM_MULTI_IOFUNC_SRC_SEL_SHIFT        (12U)
#define GRF_SOC_CON2_PDM_MULTI_IOFUNC_SRC_SEL_MASK         (0x3U << GRF_SOC_CON2_PDM_MULTI_IOFUNC_SRC_SEL_SHIFT)        /* 0x00003000 */
#define GRF_SOC_CON2_I2S_16CH_CTRL_EN_SHIFT                (14U)
#define GRF_SOC_CON2_I2S_16CH_CTRL_EN_MASK                 (0x1U << GRF_SOC_CON2_I2S_16CH_CTRL_EN_SHIFT)                /* 0x00004000 */
#define GRF_SOC_CON2_PMU_POWER_STATE_OUT_CTRL_SHIFT        (15U)
#define GRF_SOC_CON2_PMU_POWER_STATE_OUT_CTRL_MASK         (0x1U << GRF_SOC_CON2_PMU_POWER_STATE_OUT_CTRL_SHIFT)        /* 0x00008000 */
/* SOC_CON3 */
#define GRF_SOC_CON3_OFFSET                                (0x30CU)
#define GRF_SOC_CON3_UART0_CTS_INV_SEL_SHIFT               (0U)
#define GRF_SOC_CON3_UART0_CTS_INV_SEL_MASK                (0x1U << GRF_SOC_CON3_UART0_CTS_INV_SEL_SHIFT)               /* 0x00000001 */
#define GRF_SOC_CON3_UART1_CTS_INV_SEL_SHIFT               (1U)
#define GRF_SOC_CON3_UART1_CTS_INV_SEL_MASK                (0x1U << GRF_SOC_CON3_UART1_CTS_INV_SEL_SHIFT)               /* 0x00000002 */
#define GRF_SOC_CON3_UART2_CTS_INV_SEL_SHIFT               (2U)
#define GRF_SOC_CON3_UART2_CTS_INV_SEL_MASK                (0x1U << GRF_SOC_CON3_UART2_CTS_INV_SEL_SHIFT)               /* 0x00000004 */
#define GRF_SOC_CON3_UART3_CTS_INV_SEL_SHIFT               (3U)
#define GRF_SOC_CON3_UART3_CTS_INV_SEL_MASK                (0x1U << GRF_SOC_CON3_UART3_CTS_INV_SEL_SHIFT)               /* 0x00000008 */
#define GRF_SOC_CON3_UART4_CTS_INV_SEL_SHIFT               (4U)
#define GRF_SOC_CON3_UART4_CTS_INV_SEL_MASK                (0x1U << GRF_SOC_CON3_UART4_CTS_INV_SEL_SHIFT)               /* 0x00000010 */
#define GRF_SOC_CON3_UART0_RTS_INV_SEL_SHIFT               (5U)
#define GRF_SOC_CON3_UART0_RTS_INV_SEL_MASK                (0x1U << GRF_SOC_CON3_UART0_RTS_INV_SEL_SHIFT)               /* 0x00000020 */
#define GRF_SOC_CON3_UART1_RTS_INV_SEL_SHIFT               (6U)
#define GRF_SOC_CON3_UART1_RTS_INV_SEL_MASK                (0x1U << GRF_SOC_CON3_UART1_RTS_INV_SEL_SHIFT)               /* 0x00000040 */
#define GRF_SOC_CON3_UART2_RTS_INV_SEL_SHIFT               (7U)
#define GRF_SOC_CON3_UART2_RTS_INV_SEL_MASK                (0x1U << GRF_SOC_CON3_UART2_RTS_INV_SEL_SHIFT)               /* 0x00000080 */
#define GRF_SOC_CON3_UART3_RTS_INV_SEL_SHIFT               (8U)
#define GRF_SOC_CON3_UART3_RTS_INV_SEL_MASK                (0x1U << GRF_SOC_CON3_UART3_RTS_INV_SEL_SHIFT)               /* 0x00000100 */
#define GRF_SOC_CON3_UART4_RTS_INV_SEL_SHIFT               (9U)
#define GRF_SOC_CON3_UART4_RTS_INV_SEL_MASK                (0x1U << GRF_SOC_CON3_UART4_RTS_INV_SEL_SHIFT)               /* 0x00000200 */
#define GRF_SOC_CON3_UART0_DMA_REQ_CTRL_SHIFT              (10U)
#define GRF_SOC_CON3_UART0_DMA_REQ_CTRL_MASK               (0x1U << GRF_SOC_CON3_UART0_DMA_REQ_CTRL_SHIFT)              /* 0x00000400 */
#define GRF_SOC_CON3_UART1_DMA_REQ_CTRL_SHIFT              (11U)
#define GRF_SOC_CON3_UART1_DMA_REQ_CTRL_MASK               (0x1U << GRF_SOC_CON3_UART1_DMA_REQ_CTRL_SHIFT)              /* 0x00000800 */
#define GRF_SOC_CON3_UART2_DMA_REQ_CTRL_SHIFT              (12U)
#define GRF_SOC_CON3_UART2_DMA_REQ_CTRL_MASK               (0x1U << GRF_SOC_CON3_UART2_DMA_REQ_CTRL_SHIFT)              /* 0x00001000 */
#define GRF_SOC_CON3_UART3_DMA_REQ_CTRL_SHIFT              (13U)
#define GRF_SOC_CON3_UART3_DMA_REQ_CTRL_MASK               (0x1U << GRF_SOC_CON3_UART3_DMA_REQ_CTRL_SHIFT)              /* 0x00002000 */
#define GRF_SOC_CON3_UART4_DMA_REQ_CTRL_SHIFT              (14U)
#define GRF_SOC_CON3_UART4_DMA_REQ_CTRL_MASK               (0x1U << GRF_SOC_CON3_UART4_DMA_REQ_CTRL_SHIFT)              /* 0x00004000 */
/* SOC_CON4 */
#define GRF_SOC_CON4_OFFSET                                (0x310U)
#define GRF_SOC_CON4_GRF_CON_ID_CPU_AR_SHIFT               (0U)
#define GRF_SOC_CON4_GRF_CON_ID_CPU_AR_MASK                (0x1U << GRF_SOC_CON4_GRF_CON_ID_CPU_AR_SHIFT)               /* 0x00000001 */
#define GRF_SOC_CON4_GRF_CON_ID_CPU_AW_SHIFT               (1U)
#define GRF_SOC_CON4_GRF_CON_ID_CPU_AW_MASK                (0x1U << GRF_SOC_CON4_GRF_CON_ID_CPU_AW_SHIFT)               /* 0x00000002 */
#define GRF_SOC_CON4_GRF_CON_ID_CRYPTO_AR_SHIFT            (2U)
#define GRF_SOC_CON4_GRF_CON_ID_CRYPTO_AR_MASK             (0x1U << GRF_SOC_CON4_GRF_CON_ID_CRYPTO_AR_SHIFT)            /* 0x00000004 */
#define GRF_SOC_CON4_GRF_CON_ID_CRYPTO_AW_SHIFT            (3U)
#define GRF_SOC_CON4_GRF_CON_ID_CRYPTO_AW_MASK             (0x1U << GRF_SOC_CON4_GRF_CON_ID_CRYPTO_AW_SHIFT)            /* 0x00000008 */
#define GRF_SOC_CON4_GRF_CON_ID_MAC_AR_SHIFT               (4U)
#define GRF_SOC_CON4_GRF_CON_ID_MAC_AR_MASK                (0x1U << GRF_SOC_CON4_GRF_CON_ID_MAC_AR_SHIFT)               /* 0x00000010 */
#define GRF_SOC_CON4_GRF_CON_ID_MAC_AW_SHIFT               (5U)
#define GRF_SOC_CON4_GRF_CON_ID_MAC_AW_MASK                (0x1U << GRF_SOC_CON4_GRF_CON_ID_MAC_AW_SHIFT)               /* 0x00000020 */
#define GRF_SOC_CON4_GRF_CON_ID_VOP_AR_SHIFT               (6U)
#define GRF_SOC_CON4_GRF_CON_ID_VOP_AR_MASK                (0x1U << GRF_SOC_CON4_GRF_CON_ID_VOP_AR_SHIFT)               /* 0x00000040 */
#define GRF_SOC_CON4_GRF_CON_ID_VOP_AW_SHIFT               (7U)
#define GRF_SOC_CON4_GRF_CON_ID_VOP_AW_MASK                (0x1U << GRF_SOC_CON4_GRF_CON_ID_VOP_AW_SHIFT)               /* 0x00000080 */
#define GRF_SOC_CON4_GRF_CON_ID_DMAC0_AR_SHIFT             (8U)
#define GRF_SOC_CON4_GRF_CON_ID_DMAC0_AR_MASK              (0x1U << GRF_SOC_CON4_GRF_CON_ID_DMAC0_AR_SHIFT)             /* 0x00000100 */
#define GRF_SOC_CON4_GRF_CON_ID_DMAC0_AW_SHIFT             (9U)
#define GRF_SOC_CON4_GRF_CON_ID_DMAC0_AW_MASK              (0x1U << GRF_SOC_CON4_GRF_CON_ID_DMAC0_AW_SHIFT)             /* 0x00000200 */
#define GRF_SOC_CON4_GRF_CON_ID_DMAC1_AR_SHIFT             (10U)
#define GRF_SOC_CON4_GRF_CON_ID_DMAC1_AR_MASK              (0x1U << GRF_SOC_CON4_GRF_CON_ID_DMAC1_AR_SHIFT)             /* 0x00000400 */
#define GRF_SOC_CON4_GRF_CON_ID_DMAC1_AW_SHIFT             (11U)
#define GRF_SOC_CON4_GRF_CON_ID_DMAC1_AW_MASK              (0x1U << GRF_SOC_CON4_GRF_CON_ID_DMAC1_AW_SHIFT)             /* 0x00000800 */
#define GRF_SOC_CON4_GRF_VOP_DCF_IDLE_SHIFT                (12U)
#define GRF_SOC_CON4_GRF_VOP_DCF_IDLE_MASK                 (0x1U << GRF_SOC_CON4_GRF_VOP_DCF_IDLE_SHIFT)                /* 0x00001000 */
/* SOC_CON5 */
#define GRF_SOC_CON5_OFFSET                                (0x314U)
#define GRF_SOC_CON5_GRF_RTC_32K_IOE_SHIFT                 (0U)
#define GRF_SOC_CON5_GRF_RTC_32K_IOE_MASK                  (0x1U << GRF_SOC_CON5_GRF_RTC_32K_IOE_SHIFT)                 /* 0x00000001 */
#define GRF_SOC_CON5_GRF_WIFI_IOE_SHIFT                    (1U)
#define GRF_SOC_CON5_GRF_WIFI_IOE_MASK                     (0x1U << GRF_SOC_CON5_GRF_WIFI_IOE_SHIFT)                    /* 0x00000002 */
#define GRF_SOC_CON5_GRF_UART2_MULTI_IOFUNC_SRC_SEL_SHIFT  (2U)
#define GRF_SOC_CON5_GRF_UART2_MULTI_IOFUNC_SRC_SEL_MASK   (0x3U << GRF_SOC_CON5_GRF_UART2_MULTI_IOFUNC_SRC_SEL_SHIFT)  /* 0x0000000C */
#define GRF_SOC_CON5_GRF_I2C3_MULTI_IOFUNC_SRC_SEL_SHIFT   (4U)
#define GRF_SOC_CON5_GRF_I2C3_MULTI_IOFUNC_SRC_SEL_MASK    (0x1U << GRF_SOC_CON5_GRF_I2C3_MULTI_IOFUNC_SRC_SEL_SHIFT)   /* 0x00000010 */
#define GRF_SOC_CON5_GRF_VNPOR_LATCH_SHIFT                 (5U)
#define GRF_SOC_CON5_GRF_VNPOR_LATCH_MASK                  (0x1U << GRF_SOC_CON5_GRF_VNPOR_LATCH_SHIFT)                 /* 0x00000020 */
#define GRF_SOC_CON5_GRF_VNPOR_DELAY_CTRL_SRC_SEL_SHIFT    (6U)
#define GRF_SOC_CON5_GRF_VNPOR_DELAY_CTRL_SRC_SEL_MASK     (0x1U << GRF_SOC_CON5_GRF_VNPOR_DELAY_CTRL_SRC_SEL_SHIFT)    /* 0x00000040 */
#define GRF_SOC_CON5_GRF_VNPOR_DELAY_CTRL_SHIFT            (7U)
#define GRF_SOC_CON5_GRF_VNPOR_DELAY_CTRL_MASK             (0x1U << GRF_SOC_CON5_GRF_VNPOR_DELAY_CTRL_SHIFT)            /* 0x00000080 */
#define GRF_SOC_CON5_GRF_ACODEC_AD2DA_LOOP_SHIFT           (8U)
#define GRF_SOC_CON5_GRF_ACODEC_AD2DA_LOOP_MASK            (0x1U << GRF_SOC_CON5_GRF_ACODEC_AD2DA_LOOP_SHIFT)           /* 0x00000100 */
#define GRF_SOC_CON5_GRF_SPI1_MULTI_IOFUNC_SRC_SEL_SHIFT   (9U)
#define GRF_SOC_CON5_GRF_SPI1_MULTI_IOFUNC_SRC_SEL_MASK    (0x1U << GRF_SOC_CON5_GRF_SPI1_MULTI_IOFUNC_SRC_SEL_SHIFT)   /* 0x00000200 */
#define GRF_SOC_CON5_GRF_OWIRE_MULTI_IOFUNC_SRC_SEL_SHIFT  (10U)
#define GRF_SOC_CON5_GRF_OWIRE_MULTI_IOFUNC_SRC_SEL_MASK   (0x3U << GRF_SOC_CON5_GRF_OWIRE_MULTI_IOFUNC_SRC_SEL_SHIFT)  /* 0x00000C00 */
#define GRF_SOC_CON5_GRF_CAN_MULTI_IOFUNC_SRC_SEL_SHIFT    (12U)
#define GRF_SOC_CON5_GRF_CAN_MULTI_IOFUNC_SRC_SEL_MASK     (0x3U << GRF_SOC_CON5_GRF_CAN_MULTI_IOFUNC_SRC_SEL_SHIFT)    /* 0x00003000 */
#define GRF_SOC_CON5_GRF_MAC_MULTI_IOFUNC_SRC_SEL_SHIFT    (14U)
#define GRF_SOC_CON5_GRF_MAC_MULTI_IOFUNC_SRC_SEL_MASK     (0x1U << GRF_SOC_CON5_GRF_MAC_MULTI_IOFUNC_SRC_SEL_SHIFT)    /* 0x00004000 */
#define GRF_SOC_CON5_GRF_UART3_MULTI_IOFUNC_SRC_SEL_SHIFT  (15U)
#define GRF_SOC_CON5_GRF_UART3_MULTI_IOFUNC_SRC_SEL_MASK   (0x1U << GRF_SOC_CON5_GRF_UART3_MULTI_IOFUNC_SRC_SEL_SHIFT)  /* 0x00008000 */
/* SOC_CON6 */
#define GRF_SOC_CON6_OFFSET                                (0x318U)
#define GRF_SOC_CON6_HASH_EN_SHIFT                         (0U)
#define GRF_SOC_CON6_HASH_EN_MASK                          (0x1U << GRF_SOC_CON6_HASH_EN_SHIFT)                         /* 0x00000001 */
#define GRF_SOC_CON6_MANICURE_MASK_SHIFT                   (1U)
#define GRF_SOC_CON6_MANICURE_MASK_MASK                    (0x7U << GRF_SOC_CON6_MANICURE_MASK_SHIFT)                   /* 0x0000000E */
#define GRF_SOC_CON6_BANK_OFFSET_SHIFT                     (4U)
#define GRF_SOC_CON6_BANK_OFFSET_MASK                      (0x7U << GRF_SOC_CON6_BANK_OFFSET_SHIFT)                     /* 0x00000070 */
/* SOC_CON7 */
#define GRF_SOC_CON7_OFFSET                                (0x31CU)
#define GRF_SOC_CON7_DDR_BANK_MASK0_SHIFT                  (0U)
#define GRF_SOC_CON7_DDR_BANK_MASK0_MASK                   (0xFFFFFFFFU << GRF_SOC_CON7_DDR_BANK_MASK0_SHIFT)           /* 0xFFFFFFFF */
/* SOC_CON8 */
#define GRF_SOC_CON8_OFFSET                                (0x320U)
#define GRF_SOC_CON8_DDR_BANK_MASK1_SHIFT                  (0U)
#define GRF_SOC_CON8_DDR_BANK_MASK1_MASK                   (0xFFFFFFFFU << GRF_SOC_CON8_DDR_BANK_MASK1_SHIFT)           /* 0xFFFFFFFF */
/* SOC_CON9 */
#define GRF_SOC_CON9_OFFSET                                (0x324U)
#define GRF_SOC_CON9_DDR_BANK_MASK2_SHIFT                  (0U)
#define GRF_SOC_CON9_DDR_BANK_MASK2_MASK                   (0xFFFFFFFFU << GRF_SOC_CON9_DDR_BANK_MASK2_SHIFT)           /* 0xFFFFFFFF */
/* SOC_CON10 */
#define GRF_SOC_CON10_OFFSET                               (0x328U)
#define GRF_SOC_CON10_GRF_CON_CPU2MSCH_REQ_PWRDISCTARG_PWRSTALL_SHIFT (0U)
#define GRF_SOC_CON10_GRF_CON_CPU2MSCH_REQ_PWRDISCTARG_PWRSTALL_MASK (0x1U << GRF_SOC_CON10_GRF_CON_CPU2MSCH_REQ_PWRDISCTARG_PWRSTALL_SHIFT) /* 0x00000001 */
#define GRF_SOC_CON10_GRF_CON_PERI2MSCH_REQ_PWRDISCTARG_PWRSTALL_SHIFT (1U)
#define GRF_SOC_CON10_GRF_CON_PERI2MSCH_REQ_PWRDISCTARG_PWRSTALL_MASK (0x1U << GRF_SOC_CON10_GRF_CON_PERI2MSCH_REQ_PWRDISCTARG_PWRSTALL_SHIFT) /* 0x00000002 */
#define GRF_SOC_CON10_GRF_CON_BUS2MSCH_REQ_PWRDISCTARG_PWRSTALL_SHIFT (2U)
#define GRF_SOC_CON10_GRF_CON_BUS2MSCH_REQ_PWRDISCTARG_PWRSTALL_MASK (0x1U << GRF_SOC_CON10_GRF_CON_BUS2MSCH_REQ_PWRDISCTARG_PWRSTALL_SHIFT) /* 0x00000004 */
#define GRF_SOC_CON10_GRF_CON_CPU2SRVMSCH_REQ_PWRDISCTARG_PWRSTALL_SHIFT (3U)
#define GRF_SOC_CON10_GRF_CON_CPU2SRVMSCH_REQ_PWRDISCTARG_PWRSTALL_MASK (0x1U << GRF_SOC_CON10_GRF_CON_CPU2SRVMSCH_REQ_PWRDISCTARG_PWRSTALL_SHIFT) /* 0x00000008 */
#define GRF_SOC_CON10_GRF_CON_CPU2BUS_REQ_PWRDISCTARG_PWRSTALL_SHIFT (4U)
#define GRF_SOC_CON10_GRF_CON_CPU2BUS_REQ_PWRDISCTARG_PWRSTALL_MASK (0x1U << GRF_SOC_CON10_GRF_CON_CPU2BUS_REQ_PWRDISCTARG_PWRSTALL_SHIFT) /* 0x00000010 */
#define GRF_SOC_CON10_GRF_CON_BUS2PERI_REQ_PWRDISCTARG_PWRSTALL_SHIFT (5U)
#define GRF_SOC_CON10_GRF_CON_BUS2PERI_REQ_PWRDISCTARG_PWRSTALL_MASK (0x1U << GRF_SOC_CON10_GRF_CON_BUS2PERI_REQ_PWRDISCTARG_PWRSTALL_SHIFT) /* 0x00000020 */
#define GRF_SOC_CON10_GRF_CON_BUS2VOICESLV_REQ_PWRDISCTARG_PWRSTALL_SHIFT (6U)
#define GRF_SOC_CON10_GRF_CON_BUS2VOICESLV_REQ_PWRDISCTARG_PWRSTALL_MASK (0x1U << GRF_SOC_CON10_GRF_CON_BUS2VOICESLV_REQ_PWRDISCTARG_PWRSTALL_SHIFT) /* 0x00000040 */
#define GRF_SOC_CON10_GRF_CON_CPU2SERVICEVOICE_REQ_PWRDISCTARG_PWRSTALL_SHIFT (7U)
#define GRF_SOC_CON10_GRF_CON_CPU2SERVICEVOICE_REQ_PWRDISCTARG_PWRSTALL_MASK (0x1U << GRF_SOC_CON10_GRF_CON_CPU2SERVICEVOICE_REQ_PWRDISCTARG_PWRSTALL_SHIFT) /* 0x00000080 */
#define GRF_SOC_CON10_GRF_CON_FW_REQ_LINK_PWRDISCTARG_PWRSTALL_SHIFT (8U)
#define GRF_SOC_CON10_GRF_CON_FW_REQ_LINK_PWRDISCTARG_PWRSTALL_MASK (0x1U << GRF_SOC_CON10_GRF_CON_FW_REQ_LINK_PWRDISCTARG_PWRSTALL_SHIFT) /* 0x00000100 */
/* SOC_CON11 */
#define GRF_SOC_CON11_OFFSET                               (0x32CU)
#define GRF_SOC_CON11_GRF_NPORBYPASS_SMT_SHIFT             (0U)
#define GRF_SOC_CON11_GRF_NPORBYPASS_SMT_MASK              (0x1U << GRF_SOC_CON11_GRF_NPORBYPASS_SMT_SHIFT)             /* 0x00000001 */
#define GRF_SOC_CON11_GRF_NPORBYPASS_SR_SHIFT              (1U)
#define GRF_SOC_CON11_GRF_NPORBYPASS_SR_MASK               (0x1U << GRF_SOC_CON11_GRF_NPORBYPASS_SR_SHIFT)              /* 0x00000002 */
#define GRF_SOC_CON11_GRF_NPORBYPASS_P_SHIFT               (2U)
#define GRF_SOC_CON11_GRF_NPORBYPASS_P_MASK                (0x3U << GRF_SOC_CON11_GRF_NPORBYPASS_P_SHIFT)               /* 0x0000000C */
#define GRF_SOC_CON11_GRF_NPORBYPASS_E_SHIFT               (4U)
#define GRF_SOC_CON11_GRF_NPORBYPASS_E_MASK                (0x3U << GRF_SOC_CON11_GRF_NPORBYPASS_E_SHIFT)               /* 0x00000030 */
#define GRF_SOC_CON11_GRF_WIFICLK_SMT_SHIFT                (6U)
#define GRF_SOC_CON11_GRF_WIFICLK_SMT_MASK                 (0x1U << GRF_SOC_CON11_GRF_WIFICLK_SMT_SHIFT)                /* 0x00000040 */
#define GRF_SOC_CON11_GRF_WIFICLK_SR_SHIFT                 (7U)
#define GRF_SOC_CON11_GRF_WIFICLK_SR_MASK                  (0x1U << GRF_SOC_CON11_GRF_WIFICLK_SR_SHIFT)                 /* 0x00000080 */
#define GRF_SOC_CON11_GRF_WIFICLK_P_SHIFT                  (8U)
#define GRF_SOC_CON11_GRF_WIFICLK_P_MASK                   (0x3U << GRF_SOC_CON11_GRF_WIFICLK_P_SHIFT)                  /* 0x00000300 */
#define GRF_SOC_CON11_GRF_WIFICLK_E_SHIFT                  (10U)
#define GRF_SOC_CON11_GRF_WIFICLK_E_MASK                   (0x3U << GRF_SOC_CON11_GRF_WIFICLK_E_SHIFT)                  /* 0x00000C00 */
/* SOC_STATUS0 */
#define GRF_SOC_STATUS0_OFFSET                             (0x380U)
#define GRF_SOC_STATUS0                                    (0xFU)
#define GRF_SOC_STATUS0_APLL_LOCK_ST_SHIFT                 (0U)
#define GRF_SOC_STATUS0_APLL_LOCK_ST_MASK                  (0x1U << GRF_SOC_STATUS0_APLL_LOCK_ST_SHIFT)                 /* 0x00000001 */
#define GRF_SOC_STATUS0_DPLL_LOCK_ST_SHIFT                 (1U)
#define GRF_SOC_STATUS0_DPLL_LOCK_ST_MASK                  (0x1U << GRF_SOC_STATUS0_DPLL_LOCK_ST_SHIFT)                 /* 0x00000002 */
#define GRF_SOC_STATUS0_VPLL0_LOCK_ST_SHIFT                (2U)
#define GRF_SOC_STATUS0_VPLL0_LOCK_ST_MASK                 (0x1U << GRF_SOC_STATUS0_VPLL0_LOCK_ST_SHIFT)                /* 0x00000004 */
#define GRF_SOC_STATUS0_VPLL1_LOCK_ST_SHIFT                (3U)
#define GRF_SOC_STATUS0_VPLL1_LOCK_ST_MASK                 (0x1U << GRF_SOC_STATUS0_VPLL1_LOCK_ST_SHIFT)                /* 0x00000008 */
#define GRF_SOC_STATUS0_NANDC_MASTER_IDLE_ST_SHIFT         (5U)
#define GRF_SOC_STATUS0_NANDC_MASTER_IDLE_ST_MASK          (0x1U << GRF_SOC_STATUS0_NANDC_MASTER_IDLE_ST_SHIFT)         /* 0x00000020 */
#define GRF_SOC_STATUS0_OTPCS_USER_BUSY_ST_SHIFT           (6U)
#define GRF_SOC_STATUS0_OTPCS_USER_BUSY_ST_MASK            (0x1U << GRF_SOC_STATUS0_OTPCS_USER_BUSY_ST_SHIFT)           /* 0x00000040 */
#define GRF_SOC_STATUS0_OTPCS_SBPI_BUSY_ST_SHIFT           (7U)
#define GRF_SOC_STATUS0_OTPCS_SBPI_BUSY_ST_MASK            (0x1U << GRF_SOC_STATUS0_OTPCS_SBPI_BUSY_ST_SHIFT)           /* 0x00000080 */
#define GRF_SOC_STATUS0_OTPCNS_USER_BUSY_ST_SHIFT          (8U)
#define GRF_SOC_STATUS0_OTPCNS_USER_BUSY_ST_MASK           (0x1U << GRF_SOC_STATUS0_OTPCNS_USER_BUSY_ST_SHIFT)          /* 0x00000100 */
#define GRF_SOC_STATUS0_OTPCNS_SBPI_BUSY_ST_SHIFT          (9U)
#define GRF_SOC_STATUS0_OTPCNS_SBPI_BUSY_ST_MASK           (0x1U << GRF_SOC_STATUS0_OTPCNS_SBPI_BUSY_ST_SHIFT)          /* 0x00000200 */
#define GRF_SOC_STATUS0_RKTIMER_EN_ST_SHIFT                (12U)
#define GRF_SOC_STATUS0_RKTIMER_EN_ST_MASK                 (0x3FU << GRF_SOC_STATUS0_RKTIMER_EN_ST_SHIFT)               /* 0x0003F000 */
#define GRF_SOC_STATUS0_RKSTIMER_EN_ST_SHIFT               (18U)
#define GRF_SOC_STATUS0_RKSTIMER_EN_ST_MASK                (0x3FU << GRF_SOC_STATUS0_RKSTIMER_EN_ST_SHIFT)              /* 0x00FC0000 */
#define GRF_SOC_STATUS0_VOP_DMA_FINISH_SHIFT               (24U)
#define GRF_SOC_STATUS0_VOP_DMA_FINISH_MASK                (0x1U << GRF_SOC_STATUS0_VOP_DMA_FINISH_SHIFT)               /* 0x01000000 */
#define GRF_SOC_STATUS0_VOP_DSP_HOLD_SHIFT                 (25U)
#define GRF_SOC_STATUS0_VOP_DSP_HOLD_MASK                  (0x1U << GRF_SOC_STATUS0_VOP_DSP_HOLD_SHIFT)                 /* 0x02000000 */
#define GRF_SOC_STATUS0_ACODEC_ADC_MASTER_EN_ST_SHIFT      (26U)
#define GRF_SOC_STATUS0_ACODEC_ADC_MASTER_EN_ST_MASK       (0x1U << GRF_SOC_STATUS0_ACODEC_ADC_MASTER_EN_ST_SHIFT)      /* 0x04000000 */
#define GRF_SOC_STATUS0_ACODEC_DAC_MASTER_EN_ST_SHIFT      (27U)
#define GRF_SOC_STATUS0_ACODEC_DAC_MASTER_EN_ST_MASK       (0x1U << GRF_SOC_STATUS0_ACODEC_DAC_MASTER_EN_ST_SHIFT)      /* 0x08000000 */
/* CPU_CON0 */
#define GRF_CPU_CON0_OFFSET                                (0x400U)
#define GRF_CPU_CON0_GRF_CON_DBGL1RSTDISABLE_SHIFT         (0U)
#define GRF_CPU_CON0_GRF_CON_DBGL1RSTDISABLE_MASK          (0x1U << GRF_CPU_CON0_GRF_CON_DBGL1RSTDISABLE_SHIFT)         /* 0x00000001 */
#define GRF_CPU_CON0_GRF_CON_L2RSTDISABLE_SHIFT            (4U)
#define GRF_CPU_CON0_GRF_CON_L2RSTDISABLE_MASK             (0x1U << GRF_CPU_CON0_GRF_CON_L2RSTDISABLE_SHIFT)            /* 0x00000010 */
#define GRF_CPU_CON0_GRF_CON_CFGEND_SHIFT                  (8U)
#define GRF_CPU_CON0_GRF_CON_CFGEND_MASK                   (0xFU << GRF_CPU_CON0_GRF_CON_CFGEND_SHIFT)                  /* 0x00000F00 */
#define GRF_CPU_CON0_GRF_CON_CFGTE_SHIFT                   (12U)
#define GRF_CPU_CON0_GRF_CON_CFGTE_MASK                    (0xFU << GRF_CPU_CON0_GRF_CON_CFGTE_SHIFT)                   /* 0x0000F000 */
/* CPU_CON1 */
#define GRF_CPU_CON1_OFFSET                                (0x404U)
#define GRF_CPU_CON1_GRF_CON_CLREXMONREQ_SHIFT             (0U)
#define GRF_CPU_CON1_GRF_CON_CLREXMONREQ_MASK              (0x1U << GRF_CPU_CON1_GRF_CON_CLREXMONREQ_SHIFT)             /* 0x00000001 */
#define GRF_CPU_CON1_GRF_CON_CFGSDISABLE_SHIFT             (1U)
#define GRF_CPU_CON1_GRF_CON_CFGSDISABLE_MASK              (0x1U << GRF_CPU_CON1_GRF_CON_CFGSDISABLE_SHIFT)             /* 0x00000002 */
#define GRF_CPU_CON1_GRF_CON_EVENTI_SHIFT                  (4U)
#define GRF_CPU_CON1_GRF_CON_EVENTI_MASK                   (0x1U << GRF_CPU_CON1_GRF_CON_EVENTI_SHIFT)                  /* 0x00000010 */
#define GRF_CPU_CON1_GRF_CON_EVENTO_CLEAR_SHIFT            (5U)
#define GRF_CPU_CON1_GRF_CON_EVENTO_CLEAR_MASK             (0x1U << GRF_CPU_CON1_GRF_CON_EVENTO_CLEAR_SHIFT)            /* 0x00000020 */
#define GRF_CPU_CON1_GRF_CON_CPU_EMA_DETECT_EN_SHIFT       (6U)
#define GRF_CPU_CON1_GRF_CON_CPU_EMA_DETECT_EN_MASK        (0x1U << GRF_CPU_CON1_GRF_CON_CPU_EMA_DETECT_EN_SHIFT)       /* 0x00000040 */
/* CPU_CON2 */
#define GRF_CPU_CON2_OFFSET                                (0x408U)
#define GRF_CPU_CON2_GRF_EMA_L2D_SHIFT                     (0U)
#define GRF_CPU_CON2_GRF_EMA_L2D_MASK                      (0x7U << GRF_CPU_CON2_GRF_EMA_L2D_SHIFT)                     /* 0x00000007 */
#define GRF_CPU_CON2_GRF_EMAW_L2D_SHIFT                    (3U)
#define GRF_CPU_CON2_GRF_EMAW_L2D_MASK                     (0x3U << GRF_CPU_CON2_GRF_EMAW_L2D_SHIFT)                    /* 0x00000018 */
#define GRF_CPU_CON2_GRF_EMA_RA_SHIFT                      (5U)
#define GRF_CPU_CON2_GRF_EMA_RA_MASK                       (0x7U << GRF_CPU_CON2_GRF_EMA_RA_SHIFT)                      /* 0x000000E0 */
#define GRF_CPU_CON2_GRF_EMAW_RA_SHIFT                     (8U)
#define GRF_CPU_CON2_GRF_EMAW_RA_MASK                      (0x3U << GRF_CPU_CON2_GRF_EMAW_RA_SHIFT)                     /* 0x00000300 */
#define GRF_CPU_CON2_GRF_EMAS_RA_SHIFT                     (10U)
#define GRF_CPU_CON2_GRF_EMAS_RA_MASK                      (0x1U << GRF_CPU_CON2_GRF_EMAS_RA_SHIFT)                     /* 0x00000400 */
/* CPU_STATUS0 */
#define GRF_CPU_STATUS0_OFFSET                             (0x420U)
#define GRF_CPU_STATUS0_GRF_ST_SMPNAMP_SHIFT               (0U)
#define GRF_CPU_STATUS0_GRF_ST_SMPNAMP_MASK                (0xFU << GRF_CPU_STATUS0_GRF_ST_SMPNAMP_SHIFT)               /* 0x0000000F */
#define GRF_CPU_STATUS0_EVENTO_RISING_EDGE_SHIFT           (10U)
#define GRF_CPU_STATUS0_EVENTO_RISING_EDGE_MASK            (0x1U << GRF_CPU_STATUS0_EVENTO_RISING_EDGE_SHIFT)           /* 0x00000400 */
#define GRF_CPU_STATUS0_GRF_ST_JTAGTOP_SHIFT               (11U)
#define GRF_CPU_STATUS0_GRF_ST_JTAGTOP_MASK                (0x1U << GRF_CPU_STATUS0_GRF_ST_JTAGTOP_SHIFT)               /* 0x00000800 */
#define GRF_CPU_STATUS0_GRF_ST_JTAGNSW_SHIFT               (12U)
#define GRF_CPU_STATUS0_GRF_ST_JTAGNSW_MASK                (0x1U << GRF_CPU_STATUS0_GRF_ST_JTAGNSW_SHIFT)               /* 0x00001000 */
#define GRF_CPU_STATUS0_GRF_ST_CLREXMONACK_SHIFT           (13U)
#define GRF_CPU_STATUS0_GRF_ST_CLREXMONACK_MASK            (0x1U << GRF_CPU_STATUS0_GRF_ST_CLREXMONACK_SHIFT)           /* 0x00002000 */
#define GRF_CPU_STATUS0_GRF_ST_L2FLUSHDONE_SHIFT           (14U)
#define GRF_CPU_STATUS0_GRF_ST_L2FLUSHDONE_MASK            (0x1U << GRF_CPU_STATUS0_GRF_ST_L2FLUSHDONE_SHIFT)           /* 0x00004000 */
#define GRF_CPU_STATUS0_GRF_ST_CPU_BOOST_FSM_SHIFT         (15U)
#define GRF_CPU_STATUS0_GRF_ST_CPU_BOOST_FSM_MASK          (0x7FU << GRF_CPU_STATUS0_GRF_ST_CPU_BOOST_FSM_SHIFT)        /* 0x003F8000 */
/* CPU_STATUS1 */
#define GRF_CPU_STATUS1_OFFSET                             (0x424U)
#define GRF_CPU_STATUS1                                    (0x0U)
#define GRF_CPU_STATUS1_GRF_ST_STANDBYWFE_SHIFT            (0U)
#define GRF_CPU_STATUS1_GRF_ST_STANDBYWFE_MASK             (0xFU << GRF_CPU_STATUS1_GRF_ST_STANDBYWFE_SHIFT)            /* 0x0000000F */
#define GRF_CPU_STATUS1_GRF_ST_STANDBYWFI_SHIFT            (4U)
#define GRF_CPU_STATUS1_GRF_ST_STANDBYWFI_MASK             (0xFU << GRF_CPU_STATUS1_GRF_ST_STANDBYWFI_SHIFT)            /* 0x000000F0 */
#define GRF_CPU_STATUS1_GRF_ST_STANDBYWFIL2_SHIFT          (12U)
#define GRF_CPU_STATUS1_GRF_ST_STANDBYWFIL2_MASK           (0x1U << GRF_CPU_STATUS1_GRF_ST_STANDBYWFIL2_SHIFT)          /* 0x00001000 */
/* PVTM_CON0 */
#define GRF_PVTM_CON0_OFFSET                               (0x440U)
#define GRF_PVTM_CON0_PVTM_PMU_START_SHIFT                 (0U)
#define GRF_PVTM_CON0_PVTM_PMU_START_MASK                  (0x1U << GRF_PVTM_CON0_PVTM_PMU_START_SHIFT)                 /* 0x00000001 */
#define GRF_PVTM_CON0_PVTM_PMU_OSC_EN_SHIFT                (1U)
#define GRF_PVTM_CON0_PVTM_PMU_OSC_EN_MASK                 (0x1U << GRF_PVTM_CON0_PVTM_PMU_OSC_EN_SHIFT)                /* 0x00000002 */
#define GRF_PVTM_CON0_PVTM_PMU_CLKOUT_DIV_SHIFT            (2U)
#define GRF_PVTM_CON0_PVTM_PMU_CLKOUT_DIV_MASK             (0x3FFU << GRF_PVTM_CON0_PVTM_PMU_CLKOUT_DIV_SHIFT)          /* 0x00000FFC */
/* PVTM_CON1 */
#define GRF_PVTM_CON1_OFFSET                               (0x444U)
#define GRF_PVTM_CON1_PVTM_PMU_CAL_CNT_SHIFT               (0U)
#define GRF_PVTM_CON1_PVTM_PMU_CAL_CNT_MASK                (0xFFFFFFFFU << GRF_PVTM_CON1_PVTM_PMU_CAL_CNT_SHIFT)        /* 0xFFFFFFFF */
/* PVTM_STATUS0 */
#define GRF_PVTM_STATUS0_OFFSET                            (0x448U)
#define GRF_PVTM_STATUS0                                   (0x0U)
#define GRF_PVTM_STATUS0_PVTM_PMU_FREQ_DONE_SHIFT          (0U)
#define GRF_PVTM_STATUS0_PVTM_PMU_FREQ_DONE_MASK           (0x1U << GRF_PVTM_STATUS0_PVTM_PMU_FREQ_DONE_SHIFT)          /* 0x00000001 */
/* PVTM_STATUS1 */
#define GRF_PVTM_STATUS1_OFFSET                            (0x44CU)
#define GRF_PVTM_STATUS1                                   (0x0U)
#define GRF_PVTM_STATUS1_PVTM_PMU_FREQ_CNT_SHIFT           (0U)
#define GRF_PVTM_STATUS1_PVTM_PMU_FREQ_CNT_MASK            (0xFFFFFFFFU << GRF_PVTM_STATUS1_PVTM_PMU_FREQ_CNT_SHIFT)    /* 0xFFFFFFFF */
/* TSADC_TESTBIT_L */
#define GRF_TSADC_TESTBIT_L_OFFSET                         (0x460U)
#define GRF_TSADC_TESTBIT_L_GRF_TSADC_TESTBIT_L_SHIFT      (0U)
#define GRF_TSADC_TESTBIT_L_GRF_TSADC_TESTBIT_L_MASK       (0xFFFFU << GRF_TSADC_TESTBIT_L_GRF_TSADC_TESTBIT_L_SHIFT)   /* 0x0000FFFF */
/* TSADC_TESTBIT_H */
#define GRF_TSADC_TESTBIT_H_OFFSET                         (0x464U)
#define GRF_TSADC_TESTBIT_H_GRF_TSADC_TESTBIT_H_SHIFT      (0U)
#define GRF_TSADC_TESTBIT_H_GRF_TSADC_TESTBIT_H_MASK       (0xFFFFU << GRF_TSADC_TESTBIT_H_GRF_TSADC_TESTBIT_H_SHIFT)   /* 0x0000FFFF */
/* USB2_HOST0_CON0 */
#define GRF_USB2_HOST0_CON0_OFFSET                         (0x480U)
#define GRF_USB2_HOST0_CON0_GRF_CON_HOST0_FLADJ_VAL_SHIFT  (0U)
#define GRF_USB2_HOST0_CON0_GRF_CON_HOST0_FLADJ_VAL_MASK   (0x3FU << GRF_USB2_HOST0_CON0_GRF_CON_HOST0_FLADJ_VAL_SHIFT) /* 0x0000003F */
#define GRF_USB2_HOST0_CON0_GRF_CON_HOST0_FLADJ_VAL_COMMON_SHIFT (6U)
#define GRF_USB2_HOST0_CON0_GRF_CON_HOST0_FLADJ_VAL_COMMON_MASK (0x3FU << GRF_USB2_HOST0_CON0_GRF_CON_HOST0_FLADJ_VAL_COMMON_SHIFT) /* 0x00000FC0 */
/* USB2_HOST0_CON1 */
#define GRF_USB2_HOST0_CON1_OFFSET                         (0x484U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_APP_START_CLK_SHIFT (0U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_APP_START_CLK_MASK (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_APP_START_CLK_SHIFT) /* 0x00000001 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_HUBSETUP_MIN_SHIFT (1U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_HUBSETUP_MIN_MASK (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_HUBSETUP_MIN_SHIFT) /* 0x00000002 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCR16_EN_SHIFT  (2U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCR16_EN_MASK   (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCR16_EN_SHIFT)  /* 0x00000004 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCR4_EN_SHIFT   (3U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCR4_EN_MASK    (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCR4_EN_SHIFT)   /* 0x00000008 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCR8_EN_SHIFT   (4U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCR8_EN_MASK    (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCR8_EN_SHIFT)   /* 0x00000010 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCRX_EN_SHIFT   (5U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCRX_EN_MASK    (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_INCRX_EN_SHIFT)   /* 0x00000020 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_SIM_MODE_SHIFT   (6U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_SIM_MODE_MASK    (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_SIM_MODE_SHIFT)   /* 0x00000040 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_WORD_IF_SHIFT    (7U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_WORD_IF_MASK     (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_WORD_IF_SHIFT)    /* 0x00000080 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_AUTOPPD_ON_OVERCUR_EN_SHIFT (8U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_AUTOPPD_ON_OVERCUR_EN_MASK (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_AUTOPPD_ON_OVERCUR_EN_SHIFT) /* 0x00000100 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_APP_PRT_OVRCUR_SHIFT (9U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_APP_PRT_OVRCUR_MASK (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_APP_PRT_OVRCUR_SHIFT) /* 0x00000200 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_OHCI_CLKCKTRST_SHIFT (10U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_OHCI_CLKCKTRST_MASK (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_OHCI_CLKCKTRST_SHIFT) /* 0x00000400 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_OHCI_CNTSEL_SHIFT (11U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_OHCI_CNTSEL_MASK (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_OHCI_CNTSEL_SHIFT) /* 0x00000800 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_OHCI_SUSP_LGCY_SHIFT (12U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_OHCI_SUSP_LGCY_MASK (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_OHCI_SUSP_LGCY_SHIFT) /* 0x00001000 */
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_ARB_PAUSE_SHIFT  (13U)
#define GRF_USB2_HOST0_CON1_GRF_CON_HOST0_ARB_PAUSE_MASK   (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_HOST0_ARB_PAUSE_SHIFT)  /* 0x00002000 */
#define GRF_USB2_HOST0_CON1_GRF_CON_USBPHY_HOST_PORT_WAKEUP_IRQ_EN_SHIFT (14U)
#define GRF_USB2_HOST0_CON1_GRF_CON_USBPHY_HOST_PORT_WAKEUP_IRQ_EN_MASK (0x1U << GRF_USB2_HOST0_CON1_GRF_CON_USBPHY_HOST_PORT_WAKEUP_IRQ_EN_SHIFT) /* 0x00004000 */
/* USB2_OTG_CON0 */
#define GRF_USB2_OTG_CON0_OFFSET                           (0x488U)
#define GRF_USB2_OTG_CON0_OTG_SCALEDOWN_MODE_SHIFT         (0U)
#define GRF_USB2_OTG_CON0_OTG_SCALEDOWN_MODE_MASK          (0x3U << GRF_USB2_OTG_CON0_OTG_SCALEDOWN_MODE_SHIFT)         /* 0x00000003 */
#define GRF_USB2_OTG_CON0_OTG_DBNCE_FLTR_BYPASS_SHIFT      (2U)
#define GRF_USB2_OTG_CON0_OTG_DBNCE_FLTR_BYPASS_MASK       (0x1U << GRF_USB2_OTG_CON0_OTG_DBNCE_FLTR_BYPASS_SHIFT)      /* 0x00000004 */
/* USB2_HOST0_STATUS0 */
#define GRF_USB2_HOST0_STATUS0_OFFSET                      (0x48CU)
#define GRF_USB2_HOST0_STATUS0                             (0x0U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_XFER_CNT_SHIFT (0U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_XFER_CNT_MASK (0x7FFU << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_XFER_CNT_SHIFT) /* 0x000007FF */
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_USBSTS_SHIFT (11U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_USBSTS_MASK (0x3FU << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_USBSTS_SHIFT) /* 0x0001F800 */
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_LPSMC_STATE_SHIFT (17U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_LPSMC_STATE_MASK (0xFU << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_LPSMC_STATE_SHIFT) /* 0x001E0000 */
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_RMTWKP_SHIFT (21U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_RMTWKP_MASK (0x1U << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_RMTWKP_SHIFT) /* 0x00200000 */
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_BUFACC_SHIFT (22U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_BUFACC_MASK (0x1U << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_BUFACC_SHIFT) /* 0x00400000 */
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_GLOBALSUSPEND_SHIFT (23U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_GLOBALSUSPEND_MASK (0x1U << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_GLOBALSUSPEND_SHIFT) /* 0x00800000 */
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_DRWE_SHIFT (24U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_DRWE_MASK (0x1U << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_DRWE_SHIFT) /* 0x01000000 */
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_RWE_SHIFT (25U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_RWE_MASK (0x1U << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_RWE_SHIFT) /* 0x02000000 */
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_CCS_SHIFT (26U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_CCS_MASK (0x1U << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_OHCI_CCS_SHIFT) /* 0x04000000 */
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_XFER_PRDC_SHIFT (27U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_XFER_PRDC_MASK (0x1U << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_XFER_PRDC_SHIFT) /* 0x08000000 */
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_BUFACC_SHIFT (28U)
#define GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_BUFACC_MASK (0x1U << GRF_USB2_HOST0_STATUS0_GRF_STAT_HOST0_EHCI_BUFACC_SHIFT) /* 0x10000000 */
#define GRF_USB2_HOST0_STATUS0_HOST0_EHCI_PME_STATUS_SHIFT (29U)
#define GRF_USB2_HOST0_STATUS0_HOST0_EHCI_PME_STATUS_MASK  (0x1U << GRF_USB2_HOST0_STATUS0_HOST0_EHCI_PME_STATUS_SHIFT) /* 0x20000000 */
#define GRF_USB2_HOST0_STATUS0_HOST0_EHCI_POWER_STATE_ACK_SHIFT (30U)
#define GRF_USB2_HOST0_STATUS0_HOST0_EHCI_POWER_STATE_ACK_MASK (0x1U << GRF_USB2_HOST0_STATUS0_HOST0_EHCI_POWER_STATE_ACK_SHIFT) /* 0x40000000 */
/* MAC_CON0 */
#define GRF_MAC_CON0_OFFSET                                (0x4A0U)
#define GRF_MAC_CON0_GRF_MAC2IO_MAC_SPEED_SHIFT            (0U)
#define GRF_MAC_CON0_GRF_MAC2IO_MAC_SPEED_MASK             (0x1U << GRF_MAC_CON0_GRF_MAC2IO_MAC_SPEED_SHIFT)            /* 0x00000001 */
#define GRF_MAC_CON0_GRF_CON_MAC2IO_FLOWCTRL_SHIFT         (1U)
#define GRF_MAC_CON0_GRF_CON_MAC2IO_FLOWCTRL_MASK          (0x1U << GRF_MAC_CON0_GRF_CON_MAC2IO_FLOWCTRL_SHIFT)         /* 0x00000002 */
#define GRF_MAC_CON0_GRF_CON_MAC2IO_PHY_INTF_SEL_SHIFT     (2U)
#define GRF_MAC_CON0_GRF_CON_MAC2IO_PHY_INTF_SEL_MASK      (0x7U << GRF_MAC_CON0_GRF_CON_MAC2IO_PHY_INTF_SEL_SHIFT)     /* 0x0000001C */
/* UPCTL_CON0 */
#define GRF_UPCTL_CON0_OFFSET                              (0x4A4U)
#define GRF_UPCTL_CON0_DDR_16BIT_EN_SHIFT                  (0U)
#define GRF_UPCTL_CON0_DDR_16BIT_EN_MASK                   (0x1U << GRF_UPCTL_CON0_DDR_16BIT_EN_SHIFT)                  /* 0x00000001 */
#define GRF_UPCTL_CON0_UPCTL_LP_RESET_MODE_SHIFT           (1U)
#define GRF_UPCTL_CON0_UPCTL_LP_RESET_MODE_MASK            (0x1U << GRF_UPCTL_CON0_UPCTL_LP_RESET_MODE_SHIFT)           /* 0x00000002 */
#define GRF_UPCTL_CON0_UPCTL_ABURSTINT_SHIFT               (2U)
#define GRF_UPCTL_CON0_UPCTL_ABURSTINT_MASK                (0x1U << GRF_UPCTL_CON0_UPCTL_ABURSTINT_SHIFT)               /* 0x00000004 */
#define GRF_UPCTL_CON0_UPCTL_ANFIFO_SHIFT                  (3U)
#define GRF_UPCTL_CON0_UPCTL_ANFIFO_MASK                   (0x1U << GRF_UPCTL_CON0_UPCTL_ANFIFO_SHIFT)                  /* 0x00000008 */
#define GRF_UPCTL_CON0_UPCTL_C_ACTIVE_IN_SHIFT             (4U)
#define GRF_UPCTL_CON0_UPCTL_C_ACTIVE_IN_MASK              (0x1U << GRF_UPCTL_CON0_UPCTL_C_ACTIVE_IN_SHIFT)             /* 0x00000010 */
#define GRF_UPCTL_CON0_CSYSREQ_UPCTL_DDRSTDBY_SHIFT        (5U)
#define GRF_UPCTL_CON0_CSYSREQ_UPCTL_DDRSTDBY_MASK         (0x1U << GRF_UPCTL_CON0_CSYSREQ_UPCTL_DDRSTDBY_SHIFT)        /* 0x00000020 */
#define GRF_UPCTL_CON0_CSYSREQ_UPCTL_PMU_SHIFT             (6U)
#define GRF_UPCTL_CON0_CSYSREQ_UPCTL_PMU_MASK              (0x1U << GRF_UPCTL_CON0_CSYSREQ_UPCTL_PMU_SHIFT)             /* 0x00000040 */
#define GRF_UPCTL_CON0_GRF_DFI_INIT_START_SHIFT            (7U)
#define GRF_UPCTL_CON0_GRF_DFI_INIT_START_MASK             (0x1U << GRF_UPCTL_CON0_GRF_DFI_INIT_START_SHIFT)            /* 0x00000080 */
#define GRF_UPCTL_CON0_DFI_INIT_START_SEL_SHIFT            (8U)
#define GRF_UPCTL_CON0_DFI_INIT_START_SEL_MASK             (0x1U << GRF_UPCTL_CON0_DFI_INIT_START_SEL_SHIFT)            /* 0x00000100 */
/* UPCTL_STATUS0 */
#define GRF_UPCTL_STATUS0_OFFSET                           (0x4A8U)
#define GRF_UPCTL_STATUS0_DDRUPCTL_BBFLAGS_SHIFT           (0U)
#define GRF_UPCTL_STATUS0_DDRUPCTL_BBFLAGS_MASK            (0xFFFFU << GRF_UPCTL_STATUS0_DDRUPCTL_BBFLAGS_SHIFT)        /* 0x0000FFFF */
#define GRF_UPCTL_STATUS0_GRF_DDRUPCTL_STAT_SHIFT          (16U)
#define GRF_UPCTL_STATUS0_GRF_DDRUPCTL_STAT_MASK           (0x7U << GRF_UPCTL_STATUS0_GRF_DDRUPCTL_STAT_SHIFT)          /* 0x00070000 */
#define GRF_UPCTL_STATUS0_UPCTRL_C_SYSACK_SHIFT            (19U)
#define GRF_UPCTL_STATUS0_UPCTRL_C_SYSACK_MASK             (0x1U << GRF_UPCTL_STATUS0_UPCTRL_C_SYSACK_SHIFT)            /* 0x00080000 */
#define GRF_UPCTL_STATUS0_UPCTRL_C_ACTIVE_SHIFT            (20U)
#define GRF_UPCTL_STATUS0_UPCTRL_C_ACTIVE_MASK             (0x1U << GRF_UPCTL_STATUS0_UPCTRL_C_ACTIVE_SHIFT)            /* 0x00100000 */
#define GRF_UPCTL_STATUS0_DFI_SCRAMBLE_KEY_READY_SHIFT     (21U)
#define GRF_UPCTL_STATUS0_DFI_SCRAMBLE_KEY_READY_MASK      (0x1U << GRF_UPCTL_STATUS0_DFI_SCRAMBLE_KEY_READY_SHIFT)     /* 0x00200000 */
#define GRF_UPCTL_STATUS0_CPU2MSCH_REQ_PWRDISCTARG_PWRACTIVE_SHIFT (22U)
#define GRF_UPCTL_STATUS0_CPU2MSCH_REQ_PWRDISCTARG_PWRACTIVE_MASK (0x1U << GRF_UPCTL_STATUS0_CPU2MSCH_REQ_PWRDISCTARG_PWRACTIVE_SHIFT) /* 0x00400000 */
#define GRF_UPCTL_STATUS0_PERI2MSCH_REQ_PWRDISCTARG_PWRACTIVE_SHIFT (23U)
#define GRF_UPCTL_STATUS0_PERI2MSCH_REQ_PWRDISCTARG_PWRACTIVE_MASK (0x1U << GRF_UPCTL_STATUS0_PERI2MSCH_REQ_PWRDISCTARG_PWRACTIVE_SHIFT) /* 0x00800000 */
#define GRF_UPCTL_STATUS0_BUS2MSCH_REQ_PWRDISCTARG_PWRACTIVE_SHIFT (24U)
#define GRF_UPCTL_STATUS0_BUS2MSCH_REQ_PWRDISCTARG_PWRACTIVE_MASK (0x1U << GRF_UPCTL_STATUS0_BUS2MSCH_REQ_PWRDISCTARG_PWRACTIVE_SHIFT) /* 0x01000000 */
#define GRF_UPCTL_STATUS0_CPU2SRVMSCH_REQ_PWRDISCTARG_PWRACTIVE_SHIFT (25U)
#define GRF_UPCTL_STATUS0_CPU2SRVMSCH_REQ_PWRDISCTARG_PWRACTIVE_MASK (0x1U << GRF_UPCTL_STATUS0_CPU2SRVMSCH_REQ_PWRDISCTARG_PWRACTIVE_SHIFT) /* 0x02000000 */
#define GRF_UPCTL_STATUS0_CPU2BUS_REQ_PWRDISCTARG_PWRACTIVE_SHIFT (26U)
#define GRF_UPCTL_STATUS0_CPU2BUS_REQ_PWRDISCTARG_PWRACTIVE_MASK (0x1U << GRF_UPCTL_STATUS0_CPU2BUS_REQ_PWRDISCTARG_PWRACTIVE_SHIFT) /* 0x04000000 */
#define GRF_UPCTL_STATUS0_BUS2PERI_REQ_PWRDISCTARG_PWRACTIVE_SHIFT (27U)
#define GRF_UPCTL_STATUS0_BUS2PERI_REQ_PWRDISCTARG_PWRACTIVE_MASK (0x1U << GRF_UPCTL_STATUS0_BUS2PERI_REQ_PWRDISCTARG_PWRACTIVE_SHIFT) /* 0x08000000 */
#define GRF_UPCTL_STATUS0_BUS2VOICESLV_REQ_PWRDISCTARG_PWRACTIVE_SHIFT (28U)
#define GRF_UPCTL_STATUS0_BUS2VOICESLV_REQ_PWRDISCTARG_PWRACTIVE_MASK (0x1U << GRF_UPCTL_STATUS0_BUS2VOICESLV_REQ_PWRDISCTARG_PWRACTIVE_SHIFT) /* 0x10000000 */
#define GRF_UPCTL_STATUS0_CPU2SERVICEVOICESLV_REQ_PWRDISCTARG_PWRACTIVE_SHIFT (29U)
#define GRF_UPCTL_STATUS0_CPU2SERVICEVOICESLV_REQ_PWRDISCTARG_PWRACTIVE_MASK (0x1U << GRF_UPCTL_STATUS0_CPU2SERVICEVOICESLV_REQ_PWRDISCTARG_PWRACTIVE_SHIFT) /* 0x20000000 */
#define GRF_UPCTL_STATUS0_FW_REQ_PWRDISCTARG_PWRACTIVE_SHIFT (30U)
#define GRF_UPCTL_STATUS0_FW_REQ_PWRDISCTARG_PWRACTIVE_MASK (0x1U << GRF_UPCTL_STATUS0_FW_REQ_PWRDISCTARG_PWRACTIVE_SHIFT) /* 0x40000000 */
/* OS_REG0 */
#define GRF_OS_REG0_OFFSET                                 (0x500U)
#define GRF_OS_REG0_GRF_OS_REG0_SHIFT                      (0U)
#define GRF_OS_REG0_GRF_OS_REG0_MASK                       (0xFFFFFFFFU << GRF_OS_REG0_GRF_OS_REG0_SHIFT)               /* 0xFFFFFFFF */
/* OS_REG1 */
#define GRF_OS_REG1_OFFSET                                 (0x504U)
#define GRF_OS_REG1_GRF_OS_REG1_SHIFT                      (0U)
#define GRF_OS_REG1_GRF_OS_REG1_MASK                       (0xFFFFFFFFU << GRF_OS_REG1_GRF_OS_REG1_SHIFT)               /* 0xFFFFFFFF */
/* OS_REG2 */
#define GRF_OS_REG2_OFFSET                                 (0x508U)
#define GRF_OS_REG2_GRF_OS_REG2_SHIFT                      (0U)
#define GRF_OS_REG2_GRF_OS_REG2_MASK                       (0xFFFFFFFFU << GRF_OS_REG2_GRF_OS_REG2_SHIFT)               /* 0xFFFFFFFF */
/* OS_REG3 */
#define GRF_OS_REG3_OFFSET                                 (0x50CU)
#define GRF_OS_REG3_GRF_OS_REG3_SHIFT                      (0U)
#define GRF_OS_REG3_GRF_OS_REG3_MASK                       (0xFFFFFFFFU << GRF_OS_REG3_GRF_OS_REG3_SHIFT)               /* 0xFFFFFFFF */
/* OS_REG4 */
#define GRF_OS_REG4_OFFSET                                 (0x510U)
#define GRF_OS_REG4_GRF_OS_REG4_SHIFT                      (0U)
#define GRF_OS_REG4_GRF_OS_REG4_MASK                       (0xFFFFFFFFU << GRF_OS_REG4_GRF_OS_REG4_SHIFT)               /* 0xFFFFFFFF */
/* OS_REG5 */
#define GRF_OS_REG5_OFFSET                                 (0x514U)
#define GRF_OS_REG5_GRF_OS_REG5_SHIFT                      (0U)
#define GRF_OS_REG5_GRF_OS_REG5_MASK                       (0xFFFFFFFFU << GRF_OS_REG5_GRF_OS_REG5_SHIFT)               /* 0xFFFFFFFF */
/* OS_REG6 */
#define GRF_OS_REG6_OFFSET                                 (0x518U)
#define GRF_OS_REG6_GRF_OS_REG6_SHIFT                      (0U)
#define GRF_OS_REG6_GRF_OS_REG6_MASK                       (0xFFFFFFFFU << GRF_OS_REG6_GRF_OS_REG6_SHIFT)               /* 0xFFFFFFFF */
/* OS_REG7 */
#define GRF_OS_REG7_OFFSET                                 (0x51CU)
#define GRF_OS_REG7_GRF_OS_REG7_SHIFT                      (0U)
#define GRF_OS_REG7_GRF_OS_REG7_MASK                       (0xFFFFFFFFU << GRF_OS_REG7_GRF_OS_REG7_SHIFT)               /* 0xFFFFFFFF */
/* OS_REG8 */
#define GRF_OS_REG8_OFFSET                                 (0x520U)
#define GRF_OS_REG8_GRF_OS_REG8_SHIFT                      (0U)
#define GRF_OS_REG8_GRF_OS_REG8_MASK                       (0xFFFFFFFFU << GRF_OS_REG8_GRF_OS_REG8_SHIFT)               /* 0xFFFFFFFF */
/* OS_REG9 */
#define GRF_OS_REG9_OFFSET                                 (0x524U)
#define GRF_OS_REG9_GRF_OS_REG9_SHIFT                      (0U)
#define GRF_OS_REG9_GRF_OS_REG9_MASK                       (0xFFFFFFFFU << GRF_OS_REG9_GRF_OS_REG9_SHIFT)               /* 0xFFFFFFFF */
/* OS_REG10 */
#define GRF_OS_REG10_OFFSET                                (0x528U)
#define GRF_OS_REG10_GRF_OS_REG10_SHIFT                    (0U)
#define GRF_OS_REG10_GRF_OS_REG10_MASK                     (0xFFFFFFFFU << GRF_OS_REG10_GRF_OS_REG10_SHIFT)             /* 0xFFFFFFFF */
/* OS_REG11 */
#define GRF_OS_REG11_OFFSET                                (0x52CU)
#define GRF_OS_REG11_GRF_OS_REG11_SHIFT                    (0U)
#define GRF_OS_REG11_GRF_OS_REG11_MASK                     (0xFFFFFFFFU << GRF_OS_REG11_GRF_OS_REG11_SHIFT)             /* 0xFFFFFFFF */
/* SOC_CON12 */
#define GRF_SOC_CON12_OFFSET                               (0x600U)
#define GRF_SOC_CON12_GRF_NOC_MSCH_MAINDDR3_SHIFT          (0U)
#define GRF_SOC_CON12_GRF_NOC_MSCH_MAINDDR3_MASK           (0x1U << GRF_SOC_CON12_GRF_NOC_MSCH_MAINDDR3_SHIFT)          /* 0x00000001 */
#define GRF_SOC_CON12_GRF_NOC_MSCH_MAIN_PARTIALPOP_SHIFT   (1U)
#define GRF_SOC_CON12_GRF_NOC_MSCH_MAIN_PARTIALPOP_MASK    (0x1U << GRF_SOC_CON12_GRF_NOC_MSCH_MAIN_PARTIALPOP_SHIFT)   /* 0x00000002 */
#define GRF_SOC_CON12_GRF_GPIO2A4_PAD_OUT_SRC_SEL_SHIFT    (2U)
#define GRF_SOC_CON12_GRF_GPIO2A4_PAD_OUT_SRC_SEL_MASK     (0x1U << GRF_SOC_CON12_GRF_GPIO2A4_PAD_OUT_SRC_SEL_SHIFT)    /* 0x00000004 */
#define GRF_SOC_CON12_GRF_GPIO2A4_PAD_OEN_CTRL_SHIFT       (3U)
#define GRF_SOC_CON12_GRF_GPIO2A4_PAD_OEN_CTRL_MASK        (0x1U << GRF_SOC_CON12_GRF_GPIO2A4_PAD_OEN_CTRL_SHIFT)       /* 0x00000008 */
/* SOC_CON13 */
#define GRF_SOC_CON13_OFFSET                               (0x608U)
#define GRF_SOC_CON13_GPIO2A2_SEL_PLUS_SHIFT               (0U)
#define GRF_SOC_CON13_GPIO2A2_SEL_PLUS_MASK                (0x7U << GRF_SOC_CON13_GPIO2A2_SEL_PLUS_SHIFT)               /* 0x00000007 */
#define GRF_SOC_CON13_GPIO2A2_SEL_SRC_CTRL_SHIFT           (3U)
#define GRF_SOC_CON13_GPIO2A2_SEL_SRC_CTRL_MASK            (0x1U << GRF_SOC_CON13_GPIO2A2_SEL_SRC_CTRL_SHIFT)           /* 0x00000008 */
#define GRF_SOC_CON13_GPIO2A3_SEL_PLUS_SHIFT               (4U)
#define GRF_SOC_CON13_GPIO2A3_SEL_PLUS_MASK                (0x7U << GRF_SOC_CON13_GPIO2A3_SEL_PLUS_SHIFT)               /* 0x00000070 */
#define GRF_SOC_CON13_GPIO2A3_SEL_SRC_CTRL_SHIFT           (7U)
#define GRF_SOC_CON13_GPIO2A3_SEL_SRC_CTRL_MASK            (0x1U << GRF_SOC_CON13_GPIO2A3_SEL_SRC_CTRL_SHIFT)           /* 0x00000080 */
#define GRF_SOC_CON13_GRF_I2C3_MULTI_IOFUNC_SRC_SEL_PLUS_SHIFT (8U)
#define GRF_SOC_CON13_GRF_I2C3_MULTI_IOFUNC_SRC_SEL_PLUS_MASK (0x3U << GRF_SOC_CON13_GRF_I2C3_MULTI_IOFUNC_SRC_SEL_PLUS_SHIFT) /* 0x00000300 */
#define GRF_SOC_CON13_GRF_I2C3_MULTI_IOFUNC_SRC_SEL_CTRL_SHIFT (10U)
#define GRF_SOC_CON13_GRF_I2C3_MULTI_IOFUNC_SRC_SEL_CTRL_MASK (0x1U << GRF_SOC_CON13_GRF_I2C3_MULTI_IOFUNC_SRC_SEL_CTRL_SHIFT) /* 0x00000400 */
#define GRF_SOC_CON13_GRF_UART2_M1_IOFUNC_AUTO_SWITCH_CTRL_SHIFT (12U)
#define GRF_SOC_CON13_GRF_UART2_M1_IOFUNC_AUTO_SWITCH_CTRL_MASK (0x1U << GRF_SOC_CON13_GRF_UART2_M1_IOFUNC_AUTO_SWITCH_CTRL_SHIFT) /* 0x00001000 */
/* SOC_CON14 */
#define GRF_SOC_CON14_OFFSET                               (0x60CU)
#define GRF_SOC_CON14_GPIO0_PRESETN_CTRL_SHIFT             (0U)
#define GRF_SOC_CON14_GPIO0_PRESETN_CTRL_MASK              (0x1U << GRF_SOC_CON14_GPIO0_PRESETN_CTRL_SHIFT)             /* 0x00000001 */
#define GRF_SOC_CON14_GPIO1_PRESETN_CTRL_SHIFT             (1U)
#define GRF_SOC_CON14_GPIO1_PRESETN_CTRL_MASK              (0x1U << GRF_SOC_CON14_GPIO1_PRESETN_CTRL_SHIFT)             /* 0x00000002 */
#define GRF_SOC_CON14_GPIO2_PRESETN_CTRL_SHIFT             (2U)
#define GRF_SOC_CON14_GPIO2_PRESETN_CTRL_MASK              (0x1U << GRF_SOC_CON14_GPIO2_PRESETN_CTRL_SHIFT)             /* 0x00000004 */
#define GRF_SOC_CON14_GPIO3_PRESETN_CTRL_SHIFT             (3U)
#define GRF_SOC_CON14_GPIO3_PRESETN_CTRL_MASK              (0x1U << GRF_SOC_CON14_GPIO3_PRESETN_CTRL_SHIFT)             /* 0x00000008 */
#define GRF_SOC_CON14_GPIO4_PRESETN_CTRL_SHIFT             (4U)
#define GRF_SOC_CON14_GPIO4_PRESETN_CTRL_MASK              (0x1U << GRF_SOC_CON14_GPIO4_PRESETN_CTRL_SHIFT)             /* 0x00000010 */
#define GRF_SOC_CON14_PWM0_PRESETN_CTRL_SHIFT              (5U)
#define GRF_SOC_CON14_PWM0_PRESETN_CTRL_MASK               (0x1U << GRF_SOC_CON14_PWM0_PRESETN_CTRL_SHIFT)              /* 0x00000020 */
#define GRF_SOC_CON14_PWM1_PRESETN_CTRL_SHIFT              (6U)
#define GRF_SOC_CON14_PWM1_PRESETN_CTRL_MASK               (0x1U << GRF_SOC_CON14_PWM1_PRESETN_CTRL_SHIFT)              /* 0x00000040 */
#define GRF_SOC_CON14_PWM2_PRESETN_CTRL_SHIFT              (7U)
#define GRF_SOC_CON14_PWM2_PRESETN_CTRL_MASK               (0x1U << GRF_SOC_CON14_PWM2_PRESETN_CTRL_SHIFT)              /* 0x00000080 */
#define GRF_SOC_CON14_PWM0_RESETN_CTRL_SHIFT               (8U)
#define GRF_SOC_CON14_PWM0_RESETN_CTRL_MASK                (0x1U << GRF_SOC_CON14_PWM0_RESETN_CTRL_SHIFT)               /* 0x00000100 */
#define GRF_SOC_CON14_PWM1_RESETN_CTRL_SHIFT               (9U)
#define GRF_SOC_CON14_PWM1_RESETN_CTRL_MASK                (0x1U << GRF_SOC_CON14_PWM1_RESETN_CTRL_SHIFT)               /* 0x00000200 */
#define GRF_SOC_CON14_PWM2_RESETN_CTRL_SHIFT               (10U)
#define GRF_SOC_CON14_PWM2_RESETN_CTRL_MASK                (0x1U << GRF_SOC_CON14_PWM2_RESETN_CTRL_SHIFT)               /* 0x00000400 */
/* SOC_CON15 */
#define GRF_SOC_CON15_OFFSET                               (0x610U)
#define GRF_SOC_CON15_GPIO3B2_SEL_PLUS_SHIFT               (0U)
#define GRF_SOC_CON15_GPIO3B2_SEL_PLUS_MASK                (0x7U << GRF_SOC_CON15_GPIO3B2_SEL_PLUS_SHIFT)               /* 0x00000007 */
#define GRF_SOC_CON15_GPIO3B2_SEL_SRC_CTRL_SHIFT           (3U)
#define GRF_SOC_CON15_GPIO3B2_SEL_SRC_CTRL_MASK            (0x1U << GRF_SOC_CON15_GPIO3B2_SEL_SRC_CTRL_SHIFT)           /* 0x00000008 */
#define GRF_SOC_CON15_GPIO3B3_SEL_PLUS_SHIFT               (4U)
#define GRF_SOC_CON15_GPIO3B3_SEL_PLUS_MASK                (0x7U << GRF_SOC_CON15_GPIO3B3_SEL_PLUS_SHIFT)               /* 0x00000070 */
#define GRF_SOC_CON15_GPIO3B3_SEL_SRC_CTRL_SHIFT           (7U)
#define GRF_SOC_CON15_GPIO3B3_SEL_SRC_CTRL_MASK            (0x1U << GRF_SOC_CON15_GPIO3B3_SEL_SRC_CTRL_SHIFT)           /* 0x00000080 */
#define GRF_SOC_CON15_GPIO2C0_SEL_PLUS_SHIFT               (8U)
#define GRF_SOC_CON15_GPIO2C0_SEL_PLUS_MASK                (0x7U << GRF_SOC_CON15_GPIO2C0_SEL_PLUS_SHIFT)               /* 0x00000700 */
#define GRF_SOC_CON15_GPIO2C0_SEL_SRC_CTRL_SHIFT           (11U)
#define GRF_SOC_CON15_GPIO2C0_SEL_SRC_CTRL_MASK            (0x1U << GRF_SOC_CON15_GPIO2C0_SEL_SRC_CTRL_SHIFT)           /* 0x00000800 */
/* CHIP_ID */
#define GRF_CHIP_ID_OFFSET                                 (0x800U)
#define GRF_CHIP_ID                                        (0x3308U)
#define GRF_CHIP_ID_CHIP_ID_SHIFT                          (0U)
#define GRF_CHIP_ID_CHIP_ID_MASK                           (0xFFFFU << GRF_CHIP_ID_CHIP_ID_SHIFT)                       /* 0x0000FFFF */
/***************************************USBPHY_GRF***************************************/
/* REG0 */
#define USBPHY_GRF_REG0_OFFSET                             (0x0U)
#define USBPHY_GRF_REG0_USBPHY_REG0_SHIFT                  (0U)
#define USBPHY_GRF_REG0_USBPHY_REG0_MASK                   (0xFFFFU << USBPHY_GRF_REG0_USBPHY_REG0_SHIFT)               /* 0x0000FFFF */
/* REG1 */
#define USBPHY_GRF_REG1_OFFSET                             (0x4U)
#define USBPHY_GRF_REG1_USBPHY_REG1_SHIFT                  (0U)
#define USBPHY_GRF_REG1_USBPHY_REG1_MASK                   (0xFFFFU << USBPHY_GRF_REG1_USBPHY_REG1_SHIFT)               /* 0x0000FFFF */
/* REG2 */
#define USBPHY_GRF_REG2_OFFSET                             (0x8U)
#define USBPHY_GRF_REG2_USBPHY_REG2_SHIFT                  (0U)
#define USBPHY_GRF_REG2_USBPHY_REG2_MASK                   (0xFFFFU << USBPHY_GRF_REG2_USBPHY_REG2_SHIFT)               /* 0x0000FFFF */
/* REG3 */
#define USBPHY_GRF_REG3_OFFSET                             (0xCU)
#define USBPHY_GRF_REG3_USBPHY_REG3_SHIFT                  (0U)
#define USBPHY_GRF_REG3_USBPHY_REG3_MASK                   (0xFFFFU << USBPHY_GRF_REG3_USBPHY_REG3_SHIFT)               /* 0x0000FFFF */
/* REG4 */
#define USBPHY_GRF_REG4_OFFSET                             (0x10U)
#define USBPHY_GRF_REG4_USBPHY_REG4_SHIFT                  (0U)
#define USBPHY_GRF_REG4_USBPHY_REG4_MASK                   (0xFFFFU << USBPHY_GRF_REG4_USBPHY_REG4_SHIFT)               /* 0x0000FFFF */
/* REG5 */
#define USBPHY_GRF_REG5_OFFSET                             (0x14U)
#define USBPHY_GRF_REG5_USBPHY_REG5_SHIFT                  (0U)
#define USBPHY_GRF_REG5_USBPHY_REG5_MASK                   (0xFFFFU << USBPHY_GRF_REG5_USBPHY_REG5_SHIFT)               /* 0x0000FFFF */
/* REG6 */
#define USBPHY_GRF_REG6_OFFSET                             (0x18U)
#define USBPHY_GRF_REG6_USBPHY_REG6_SHIFT                  (0U)
#define USBPHY_GRF_REG6_USBPHY_REG6_MASK                   (0xFFFFU << USBPHY_GRF_REG6_USBPHY_REG6_SHIFT)               /* 0x0000FFFF */
/* REG7 */
#define USBPHY_GRF_REG7_OFFSET                             (0x1CU)
#define USBPHY_GRF_REG7_USBPHY_REG7_SHIFT                  (0U)
#define USBPHY_GRF_REG7_USBPHY_REG7_MASK                   (0xFFFFU << USBPHY_GRF_REG7_USBPHY_REG7_SHIFT)               /* 0x0000FFFF */
/* REG8 */
#define USBPHY_GRF_REG8_OFFSET                             (0x20U)
#define USBPHY_GRF_REG8_USBPHY_REG8_SHIFT                  (0U)
#define USBPHY_GRF_REG8_USBPHY_REG8_MASK                   (0xFFFFU << USBPHY_GRF_REG8_USBPHY_REG8_SHIFT)               /* 0x0000FFFF */
/* REG9 */
#define USBPHY_GRF_REG9_OFFSET                             (0x24U)
#define USBPHY_GRF_REG9_USBPHY_REG9_SHIFT                  (0U)
#define USBPHY_GRF_REG9_USBPHY_REG9_MASK                   (0xFFFFU << USBPHY_GRF_REG9_USBPHY_REG9_SHIFT)               /* 0x0000FFFF */
/* REG10 */
#define USBPHY_GRF_REG10_OFFSET                            (0x28U)
#define USBPHY_GRF_REG10_USBPHY_REG10_SHIFT                (0U)
#define USBPHY_GRF_REG10_USBPHY_REG10_MASK                 (0xFFFFU << USBPHY_GRF_REG10_USBPHY_REG10_SHIFT)             /* 0x0000FFFF */
/* REG11 */
#define USBPHY_GRF_REG11_OFFSET                            (0x2CU)
#define USBPHY_GRF_REG11_USBPHY_REG11_SHIFT                (0U)
#define USBPHY_GRF_REG11_USBPHY_REG11_MASK                 (0xFFFFU << USBPHY_GRF_REG11_USBPHY_REG11_SHIFT)             /* 0x0000FFFF */
/* REG12 */
#define USBPHY_GRF_REG12_OFFSET                            (0x30U)
#define USBPHY_GRF_REG12_USBPHY_REG12_SHIFT                (0U)
#define USBPHY_GRF_REG12_USBPHY_REG12_MASK                 (0xFFFFU << USBPHY_GRF_REG12_USBPHY_REG12_SHIFT)             /* 0x0000FFFF */
/* REG13 */
#define USBPHY_GRF_REG13_OFFSET                            (0x34U)
#define USBPHY_GRF_REG13_USBPHY_REG13_SHIFT                (0U)
#define USBPHY_GRF_REG13_USBPHY_REG13_MASK                 (0xFFFFU << USBPHY_GRF_REG13_USBPHY_REG13_SHIFT)             /* 0x0000FFFF */
/* REG14 */
#define USBPHY_GRF_REG14_OFFSET                            (0x38U)
#define USBPHY_GRF_REG14_USBPHY_REG14_SHIFT                (0U)
#define USBPHY_GRF_REG14_USBPHY_REG14_MASK                 (0xFFFFU << USBPHY_GRF_REG14_USBPHY_REG14_SHIFT)             /* 0x0000FFFF */
/* REG15 */
#define USBPHY_GRF_REG15_OFFSET                            (0x3CU)
#define USBPHY_GRF_REG15_USBPHY_REG15_SHIFT                (0U)
#define USBPHY_GRF_REG15_USBPHY_REG15_MASK                 (0xFFFFU << USBPHY_GRF_REG15_USBPHY_REG15_SHIFT)             /* 0x0000FFFF */
/* REG16 */
#define USBPHY_GRF_REG16_OFFSET                            (0x40U)
#define USBPHY_GRF_REG16_USBPHY_REG16_SHIFT                (0U)
#define USBPHY_GRF_REG16_USBPHY_REG16_MASK                 (0xFFFFU << USBPHY_GRF_REG16_USBPHY_REG16_SHIFT)             /* 0x0000FFFF */
/* REG17 */
#define USBPHY_GRF_REG17_OFFSET                            (0x44U)
#define USBPHY_GRF_REG17_USBPHY_REG17_SHIFT                (0U)
#define USBPHY_GRF_REG17_USBPHY_REG17_MASK                 (0xFFFFU << USBPHY_GRF_REG17_USBPHY_REG17_SHIFT)             /* 0x0000FFFF */
/* REG18 */
#define USBPHY_GRF_REG18_OFFSET                            (0x48U)
#define USBPHY_GRF_REG18_USBPHY_REG18_SHIFT                (0U)
#define USBPHY_GRF_REG18_USBPHY_REG18_MASK                 (0xFFFFU << USBPHY_GRF_REG18_USBPHY_REG18_SHIFT)             /* 0x0000FFFF */
/* REG19 */
#define USBPHY_GRF_REG19_OFFSET                            (0x4CU)
#define USBPHY_GRF_REG19_USBPHY_REG19_SHIFT                (0U)
#define USBPHY_GRF_REG19_USBPHY_REG19_MASK                 (0xFFFFU << USBPHY_GRF_REG19_USBPHY_REG19_SHIFT)             /* 0x0000FFFF */
/* REG20 */
#define USBPHY_GRF_REG20_OFFSET                            (0x50U)
#define USBPHY_GRF_REG20_USBPHY_REG20_SHIFT                (0U)
#define USBPHY_GRF_REG20_USBPHY_REG20_MASK                 (0xFFFFU << USBPHY_GRF_REG20_USBPHY_REG20_SHIFT)             /* 0x0000FFFF */
/* REG21 */
#define USBPHY_GRF_REG21_OFFSET                            (0x54U)
#define USBPHY_GRF_REG21_USBPHY_REG21_SHIFT                (0U)
#define USBPHY_GRF_REG21_USBPHY_REG21_MASK                 (0xFFFFU << USBPHY_GRF_REG21_USBPHY_REG21_SHIFT)             /* 0x0000FFFF */
/* REG22 */
#define USBPHY_GRF_REG22_OFFSET                            (0x58U)
#define USBPHY_GRF_REG22_USBPHY_REG22_SHIFT                (0U)
#define USBPHY_GRF_REG22_USBPHY_REG22_MASK                 (0xFFFFU << USBPHY_GRF_REG22_USBPHY_REG22_SHIFT)             /* 0x0000FFFF */
/* REG23 */
#define USBPHY_GRF_REG23_OFFSET                            (0x5CU)
#define USBPHY_GRF_REG23_USBPHY_REG23_SHIFT                (0U)
#define USBPHY_GRF_REG23_USBPHY_REG23_MASK                 (0xFFFFU << USBPHY_GRF_REG23_USBPHY_REG23_SHIFT)             /* 0x0000FFFF */
/* CON0 */
#define USBPHY_GRF_CON0_OFFSET                             (0x100U)
#define USBPHY_GRF_CON0_USBOTG_UTMI_SEL_SHIFT              (0U)
#define USBPHY_GRF_CON0_USBOTG_UTMI_SEL_MASK               (0x1U << USBPHY_GRF_CON0_USBOTG_UTMI_SEL_SHIFT)              /* 0x00000001 */
#define USBPHY_GRF_CON0_USBOTG_UTMI_SUSPEND_N_SHIFT        (1U)
#define USBPHY_GRF_CON0_USBOTG_UTMI_SUSPEND_N_MASK         (0x1U << USBPHY_GRF_CON0_USBOTG_UTMI_SUSPEND_N_SHIFT)        /* 0x00000002 */
#define USBPHY_GRF_CON0_USBOTG_UTMI_OPMODE_SHIFT           (2U)
#define USBPHY_GRF_CON0_USBOTG_UTMI_OPMODE_MASK            (0x3U << USBPHY_GRF_CON0_USBOTG_UTMI_OPMODE_SHIFT)           /* 0x0000000C */
#define USBPHY_GRF_CON0_USBOTG_UTMI_XCVRSELECT_SHIFT       (4U)
#define USBPHY_GRF_CON0_USBOTG_UTMI_XCVRSELECT_MASK        (0x3U << USBPHY_GRF_CON0_USBOTG_UTMI_XCVRSELECT_SHIFT)       /* 0x00000030 */
#define USBPHY_GRF_CON0_USBOTG_UTMI_TERMSELECT_SHIFT       (6U)
#define USBPHY_GRF_CON0_USBOTG_UTMI_TERMSELECT_MASK        (0x1U << USBPHY_GRF_CON0_USBOTG_UTMI_TERMSELECT_SHIFT)       /* 0x00000040 */
#define USBPHY_GRF_CON0_USBOTG_UTMI_DPPULLDOWN_SHIFT       (7U)
#define USBPHY_GRF_CON0_USBOTG_UTMI_DPPULLDOWN_MASK        (0x1U << USBPHY_GRF_CON0_USBOTG_UTMI_DPPULLDOWN_SHIFT)       /* 0x00000080 */
#define USBPHY_GRF_CON0_USBOTG_UTMI_DMPULLDOWN_SHIFT       (8U)
#define USBPHY_GRF_CON0_USBOTG_UTMI_DMPULLDOWN_MASK        (0x1U << USBPHY_GRF_CON0_USBOTG_UTMI_DMPULLDOWN_SHIFT)       /* 0x00000100 */
#define USBPHY_GRF_CON0_USBOTG_UTMI_IDDIG_SEL_SHIFT        (9U)
#define USBPHY_GRF_CON0_USBOTG_UTMI_IDDIG_SEL_MASK         (0x1U << USBPHY_GRF_CON0_USBOTG_UTMI_IDDIG_SEL_SHIFT)        /* 0x00000200 */
#define USBPHY_GRF_CON0_USBOTG_UTMI_IDDIG_SHIFT            (10U)
#define USBPHY_GRF_CON0_USBOTG_UTMI_IDDIG_MASK             (0x1U << USBPHY_GRF_CON0_USBOTG_UTMI_IDDIG_SHIFT)            /* 0x00000400 */
/* CON1 */
#define USBPHY_GRF_CON1_OFFSET                             (0x104U)
#define USBPHY_GRF_CON1_USBHOST_UTMI_SEL_SHIFT             (0U)
#define USBPHY_GRF_CON1_USBHOST_UTMI_SEL_MASK              (0x1U << USBPHY_GRF_CON1_USBHOST_UTMI_SEL_SHIFT)             /* 0x00000001 */
#define USBPHY_GRF_CON1_USBHOST_UTMI_SUSPEND_N_SHIFT       (1U)
#define USBPHY_GRF_CON1_USBHOST_UTMI_SUSPEND_N_MASK        (0x1U << USBPHY_GRF_CON1_USBHOST_UTMI_SUSPEND_N_SHIFT)       /* 0x00000002 */
#define USBPHY_GRF_CON1_USBHOST_UTMI_OPMODE_SHIFT          (2U)
#define USBPHY_GRF_CON1_USBHOST_UTMI_OPMODE_MASK           (0x3U << USBPHY_GRF_CON1_USBHOST_UTMI_OPMODE_SHIFT)          /* 0x0000000C */
#define USBPHY_GRF_CON1_USBHOST_UTMI_XCVRSELECT_SHIFT      (4U)
#define USBPHY_GRF_CON1_USBHOST_UTMI_XCVRSELECT_MASK       (0x3U << USBPHY_GRF_CON1_USBHOST_UTMI_XCVRSELECT_SHIFT)      /* 0x00000030 */
#define USBPHY_GRF_CON1_USBHOST_UTMI_TERMSELECT_SHIFT      (6U)
#define USBPHY_GRF_CON1_USBHOST_UTMI_TERMSELECT_MASK       (0x1U << USBPHY_GRF_CON1_USBHOST_UTMI_TERMSELECT_SHIFT)      /* 0x00000040 */
#define USBPHY_GRF_CON1_USBHOST_UTMI_DPPULLDOWN_SHIFT      (7U)
#define USBPHY_GRF_CON1_USBHOST_UTMI_DPPULLDOWN_MASK       (0x1U << USBPHY_GRF_CON1_USBHOST_UTMI_DPPULLDOWN_SHIFT)      /* 0x00000080 */
#define USBPHY_GRF_CON1_USBHOST_UTMI_DMPULLDOWN_SHIFT      (8U)
#define USBPHY_GRF_CON1_USBHOST_UTMI_DMPULLDOWN_MASK       (0x1U << USBPHY_GRF_CON1_USBHOST_UTMI_DMPULLDOWN_SHIFT)      /* 0x00000100 */
/* CON2 */
#define USBPHY_GRF_CON2_OFFSET                             (0x108U)
#define USBPHY_GRF_CON2_USBOTG_DISABLE_0_SHIFT             (0U)
#define USBPHY_GRF_CON2_USBOTG_DISABLE_0_MASK              (0x1U << USBPHY_GRF_CON2_USBOTG_DISABLE_0_SHIFT)             /* 0x00000001 */
#define USBPHY_GRF_CON2_USBOTG_DISABLE_1_SHIFT             (1U)
#define USBPHY_GRF_CON2_USBOTG_DISABLE_1_MASK              (0x1U << USBPHY_GRF_CON2_USBOTG_DISABLE_1_SHIFT)             /* 0x00000002 */
#define USBPHY_GRF_CON2_BYPASSDMEN_USBOTG_SHIFT            (2U)
#define USBPHY_GRF_CON2_BYPASSDMEN_USBOTG_MASK             (0x1U << USBPHY_GRF_CON2_BYPASSDMEN_USBOTG_SHIFT)            /* 0x00000004 */
#define USBPHY_GRF_CON2_BYPASSSEL_USBOTG_SHIFT             (3U)
#define USBPHY_GRF_CON2_BYPASSSEL_USBOTG_MASK              (0x1U << USBPHY_GRF_CON2_BYPASSSEL_USBOTG_SHIFT)             /* 0x00000008 */
#define USBPHY_GRF_CON2_USBPHY_COMMONONN_SHIFT             (4U)
#define USBPHY_GRF_CON2_USBPHY_COMMONONN_MASK              (0x1U << USBPHY_GRF_CON2_USBPHY_COMMONONN_SHIFT)             /* 0x00000010 */
#define USBPHY_GRF_CON2_IDP_SINK_EN_USBOTG_SHIFT           (7U)
#define USBPHY_GRF_CON2_IDP_SINK_EN_USBOTG_MASK            (0x1U << USBPHY_GRF_CON2_IDP_SINK_EN_USBOTG_SHIFT)           /* 0x00000080 */
#define USBPHY_GRF_CON2_IDM_SINK_EN_USBOTG_SHIFT           (8U)
#define USBPHY_GRF_CON2_IDM_SINK_EN_USBOTG_MASK            (0x1U << USBPHY_GRF_CON2_IDM_SINK_EN_USBOTG_SHIFT)           /* 0x00000100 */
#define USBPHY_GRF_CON2_IDP_SRC_EN_USBOTG_SHIFT            (9U)
#define USBPHY_GRF_CON2_IDP_SRC_EN_USBOTG_MASK             (0x1U << USBPHY_GRF_CON2_IDP_SRC_EN_USBOTG_SHIFT)            /* 0x00000200 */
#define USBPHY_GRF_CON2_RDM_PDWN_EN_USBOTG_SHIFT           (10U)
#define USBPHY_GRF_CON2_RDM_PDWN_EN_USBOTG_MASK            (0x1U << USBPHY_GRF_CON2_RDM_PDWN_EN_USBOTG_SHIFT)           /* 0x00000400 */
#define USBPHY_GRF_CON2_VDP_SRC_EN_USBOTG_SHIFT            (11U)
#define USBPHY_GRF_CON2_VDP_SRC_EN_USBOTG_MASK             (0x1U << USBPHY_GRF_CON2_VDP_SRC_EN_USBOTG_SHIFT)            /* 0x00000800 */
#define USBPHY_GRF_CON2_VDM_SRC_EN_USBOTG_SHIFT            (12U)
#define USBPHY_GRF_CON2_VDM_SRC_EN_USBOTG_MASK             (0x1U << USBPHY_GRF_CON2_VDM_SRC_EN_USBOTG_SHIFT)            /* 0x00001000 */
/* CON3 */
#define USBPHY_GRF_CON3_OFFSET                             (0x10CU)
#define USBPHY_GRF_CON3_USBHOST_UTMI_DRVVBUS_SHIFT         (0U)
#define USBPHY_GRF_CON3_USBHOST_UTMI_DRVVBUS_MASK          (0x1U << USBPHY_GRF_CON3_USBHOST_UTMI_DRVVBUS_SHIFT)         /* 0x00000001 */
#define USBPHY_GRF_CON3_USBHOST_UTMI_CHRGVBUS_SHIFT        (1U)
#define USBPHY_GRF_CON3_USBHOST_UTMI_CHRGVBUS_MASK         (0x1U << USBPHY_GRF_CON3_USBHOST_UTMI_CHRGVBUS_SHIFT)        /* 0x00000002 */
#define USBPHY_GRF_CON3_USBHOST_UTMI_DISCHRGVBUS_SHIFT     (2U)
#define USBPHY_GRF_CON3_USBHOST_UTMI_DISCHRGVBUS_MASK      (0x1U << USBPHY_GRF_CON3_USBHOST_UTMI_DISCHRGVBUS_SHIFT)     /* 0x00000004 */
#define USBPHY_GRF_CON3_USBHOST_UTMI_DPPULLDOWN_SHIFT      (3U)
#define USBPHY_GRF_CON3_USBHOST_UTMI_DPPULLDOWN_MASK       (0x1U << USBPHY_GRF_CON3_USBHOST_UTMI_DPPULLDOWN_SHIFT)      /* 0x00000008 */
#define USBPHY_GRF_CON3_USBHOST_UTMI_DMPULLDOWN_SHIFT      (4U)
#define USBPHY_GRF_CON3_USBHOST_UTMI_DMPULLDOWN_MASK       (0x1U << USBPHY_GRF_CON3_USBHOST_UTMI_DMPULLDOWN_SHIFT)      /* 0x00000010 */
#define USBPHY_GRF_CON3_USBHOST_UTMI_IDPULLUP_SHIFT        (5U)
#define USBPHY_GRF_CON3_USBHOST_UTMI_IDPULLUP_MASK         (0x1U << USBPHY_GRF_CON3_USBHOST_UTMI_IDPULLUP_SHIFT)        /* 0x00000020 */
#define USBPHY_GRF_CON3_USBOTG_UTMI_FS_XVER_OWN_SHIFT      (6U)
#define USBPHY_GRF_CON3_USBOTG_UTMI_FS_XVER_OWN_MASK       (0x1U << USBPHY_GRF_CON3_USBOTG_UTMI_FS_XVER_OWN_SHIFT)      /* 0x00000040 */
#define USBPHY_GRF_CON3_USBOTG_UTMI_FS_OE_SHIFT            (7U)
#define USBPHY_GRF_CON3_USBOTG_UTMI_FS_OE_MASK             (0x1U << USBPHY_GRF_CON3_USBOTG_UTMI_FS_OE_SHIFT)            /* 0x00000080 */
#define USBPHY_GRF_CON3_USBOTG_UTMI_FS_DATA_SHIFT          (8U)
#define USBPHY_GRF_CON3_USBOTG_UTMI_FS_DATA_MASK           (0x1U << USBPHY_GRF_CON3_USBOTG_UTMI_FS_DATA_SHIFT)          /* 0x00000100 */
#define USBPHY_GRF_CON3_USBOTG_UTMI_FS_SE0_SHIFT           (9U)
#define USBPHY_GRF_CON3_USBOTG_UTMI_FS_SE0_MASK            (0x1U << USBPHY_GRF_CON3_USBOTG_UTMI_FS_SE0_SHIFT)           /* 0x00000200 */
#define USBPHY_GRF_CON3_USBOTG_UTMI_DRVVBUS_SEL_SHIFT      (10U)
#define USBPHY_GRF_CON3_USBOTG_UTMI_DRVVBUS_SEL_MASK       (0x1U << USBPHY_GRF_CON3_USBOTG_UTMI_DRVVBUS_SEL_SHIFT)      /* 0x00000400 */
#define USBPHY_GRF_CON3_USBOTG_UTMI_DRVVBUS_SHIFT          (11U)
#define USBPHY_GRF_CON3_USBOTG_UTMI_DRVVBUS_MASK           (0x1U << USBPHY_GRF_CON3_USBOTG_UTMI_DRVVBUS_SHIFT)          /* 0x00000800 */
/* STATUS */
#define USBPHY_GRF_STATUS_OFFSET                           (0x120U)
#define USBPHY_GRF_STATUS                                  (0x0U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_VPI_SHIFT            (0U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_VPI_MASK             (0x1U << USBPHY_GRF_STATUS_USBOTG_UTMI_VPI_SHIFT)            /* 0x00000001 */
#define USBPHY_GRF_STATUS_USBOTG_UTMI_VMI_SHIFT            (1U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_VMI_MASK             (0x1U << USBPHY_GRF_STATUS_USBOTG_UTMI_VMI_SHIFT)            /* 0x00000002 */
#define USBPHY_GRF_STATUS_USBOTG_UTMI_VBUSVALID_SHIFT      (2U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_VBUSVALID_MASK       (0x1U << USBPHY_GRF_STATUS_USBOTG_UTMI_VBUSVALID_SHIFT)      /* 0x00000004 */
#define USBPHY_GRF_STATUS_USBOTG_UTMI_SESSEND_SHIFT        (3U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_SESSEND_MASK         (0x1U << USBPHY_GRF_STATUS_USBOTG_UTMI_SESSEND_SHIFT)        /* 0x00000008 */
#define USBPHY_GRF_STATUS_USBOTG_UTMI_LINESTATE_SHIFT      (4U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_LINESTATE_MASK       (0x3U << USBPHY_GRF_STATUS_USBOTG_UTMI_LINESTATE_SHIFT)      /* 0x00000030 */
#define USBPHY_GRF_STATUS_USBOTG_UTMI_IDDIG_SHIFT          (6U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_IDDIG_MASK           (0x1U << USBPHY_GRF_STATUS_USBOTG_UTMI_IDDIG_SHIFT)          /* 0x00000040 */
#define USBPHY_GRF_STATUS_USBOTG_UTMI_HOSTDISCONNECT_SHIFT (7U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_HOSTDISCONNECT_MASK  (0x1U << USBPHY_GRF_STATUS_USBOTG_UTMI_HOSTDISCONNECT_SHIFT) /* 0x00000080 */
#define USBPHY_GRF_STATUS_USBOTG_UTMI_FS_XVER_OWN_SHIFT    (8U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_FS_XVER_OWN_MASK     (0x1U << USBPHY_GRF_STATUS_USBOTG_UTMI_FS_XVER_OWN_SHIFT)    /* 0x00000100 */
#define USBPHY_GRF_STATUS_USBOTG_UTMI_BVALID_SHIFT         (9U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_BVALID_MASK          (0x1U << USBPHY_GRF_STATUS_USBOTG_UTMI_BVALID_SHIFT)         /* 0x00000200 */
#define USBPHY_GRF_STATUS_USBOTG_UTMI_AVALID_SHIFT         (10U)
#define USBPHY_GRF_STATUS_USBOTG_UTMI_AVALID_MASK          (0x1U << USBPHY_GRF_STATUS_USBOTG_UTMI_AVALID_SHIFT)         /* 0x00000400 */
#define USBPHY_GRF_STATUS_USBOTG_PHY_LS_FS_RCV_SHIFT       (11U)
#define USBPHY_GRF_STATUS_USBOTG_PHY_LS_FS_RCV_MASK        (0x1U << USBPHY_GRF_STATUS_USBOTG_PHY_LS_FS_RCV_SHIFT)       /* 0x00000800 */
#define USBPHY_GRF_STATUS_USBHOST_UTMI_VPI_SHIFT           (12U)
#define USBPHY_GRF_STATUS_USBHOST_UTMI_VPI_MASK            (0x1U << USBPHY_GRF_STATUS_USBHOST_UTMI_VPI_SHIFT)           /* 0x00001000 */
#define USBPHY_GRF_STATUS_USBHOST_UTMI_VMI_SHIFT           (13U)
#define USBPHY_GRF_STATUS_USBHOST_UTMI_VMI_MASK            (0x1U << USBPHY_GRF_STATUS_USBHOST_UTMI_VMI_SHIFT)           /* 0x00002000 */
#define USBPHY_GRF_STATUS_USBHOST_UTMI_VBUSVALID_SHIFT     (14U)
#define USBPHY_GRF_STATUS_USBHOST_UTMI_VBUSVALID_MASK      (0x1U << USBPHY_GRF_STATUS_USBHOST_UTMI_VBUSVALID_SHIFT)     /* 0x00004000 */
#define USBPHY_GRF_STATUS_USBHOST_UTMI_SESSEND_SHIFT       (15U)
#define USBPHY_GRF_STATUS_USBHOST_UTMI_SESSEND_MASK        (0x1U << USBPHY_GRF_STATUS_USBHOST_UTMI_SESSEND_SHIFT)       /* 0x00008000 */
#define USBPHY_GRF_STATUS_USBHOST_UTMI_LINESTATE_SHIFT     (16U)
#define USBPHY_GRF_STATUS_USBHOST_UTMI_LINESTATE_MASK      (0x3U << USBPHY_GRF_STATUS_USBHOST_UTMI_LINESTATE_SHIFT)     /* 0x00030000 */
#define USBPHY_GRF_STATUS_USBHOST_UTMI_IDDIG_O_SHIFT       (18U)
#define USBPHY_GRF_STATUS_USBHOST_UTMI_IDDIG_O_MASK        (0x1U << USBPHY_GRF_STATUS_USBHOST_UTMI_IDDIG_O_SHIFT)       /* 0x00040000 */
#define USBPHY_GRF_STATUS_USBHOST_UTMI_HOSTDISCONNECT_SHIFT (19U)
#define USBPHY_GRF_STATUS_USBHOST_UTMI_HOSTDISCONNECT_MASK (0x1U << USBPHY_GRF_STATUS_USBHOST_UTMI_HOSTDISCONNECT_SHIFT) /* 0x00080000 */
#define USBPHY_GRF_STATUS_USBHOST_UTMI_BVALID_SHIFT        (20U)
#define USBPHY_GRF_STATUS_USBHOST_UTMI_BVALID_MASK         (0x1U << USBPHY_GRF_STATUS_USBHOST_UTMI_BVALID_SHIFT)        /* 0x00100000 */
#define USBPHY_GRF_STATUS_USBHOST_UTMI_AVALID_SHIFT        (21U)
#define USBPHY_GRF_STATUS_USBHOST_UTMI_AVALID_MASK         (0x1U << USBPHY_GRF_STATUS_USBHOST_UTMI_AVALID_SHIFT)        /* 0x00200000 */
#define USBPHY_GRF_STATUS_USBHOST_PHY_LS_FS_RCV_SHIFT      (22U)
#define USBPHY_GRF_STATUS_USBHOST_PHY_LS_FS_RCV_MASK       (0x1U << USBPHY_GRF_STATUS_USBHOST_PHY_LS_FS_RCV_SHIFT)      /* 0x00400000 */
#define USBPHY_GRF_STATUS_GRF_STAT_USBPHY_DCP_DETECTED_SHIFT (23U)
#define USBPHY_GRF_STATUS_GRF_STAT_USBPHY_DCP_DETECTED_MASK (0x1U << USBPHY_GRF_STATUS_GRF_STAT_USBPHY_DCP_DETECTED_SHIFT) /* 0x00800000 */
#define USBPHY_GRF_STATUS_GRF_STAT_USBPHY_CP_DETECTED_SHIFT (24U)
#define USBPHY_GRF_STATUS_GRF_STAT_USBPHY_CP_DETECTED_MASK (0x1U << USBPHY_GRF_STATUS_GRF_STAT_USBPHY_CP_DETECTED_SHIFT) /* 0x01000000 */
#define USBPHY_GRF_STATUS_GRF_STAT_USBPHY_DP_DETECTED_SHIFT (25U)
#define USBPHY_GRF_STATUS_GRF_STAT_USBPHY_DP_DETECTED_MASK (0x1U << USBPHY_GRF_STATUS_GRF_STAT_USBPHY_DP_DETECTED_SHIFT) /* 0x02000000 */
/***************************************DETECT_GRF***************************************/
/* SDMMC_DETECT_COUNTER */
#define DETECT_GRF_SDMMC_DETECT_COUNTER_OFFSET             (0x0U)
#define DETECT_GRF_SDMMC_DETECT_COUNTER_SDMMC_DETECTN_COUNT_SHIFT (0U)
#define DETECT_GRF_SDMMC_DETECT_COUNTER_SDMMC_DETECTN_COUNT_MASK (0xFFFFFFFFU << DETECT_GRF_SDMMC_DETECT_COUNTER_SDMMC_DETECTN_COUNT_SHIFT) /* 0xFFFFFFFF */
/* SDMMC_DETECT_CON */
#define DETECT_GRF_SDMMC_DETECT_CON_OFFSET                 (0x4U)
#define DETECT_GRF_SDMMC_DETECT_CON_SDMMC_DETECTN_POS_IRQ_ENABLE_SHIFT (0U)
#define DETECT_GRF_SDMMC_DETECT_CON_SDMMC_DETECTN_POS_IRQ_ENABLE_MASK (0x1U << DETECT_GRF_SDMMC_DETECT_CON_SDMMC_DETECTN_POS_IRQ_ENABLE_SHIFT) /* 0x00000001 */
#define DETECT_GRF_SDMMC_DETECT_CON_SDMMC_DETECTN_NEG_IRQ_ENABLE_SHIFT (1U)
#define DETECT_GRF_SDMMC_DETECT_CON_SDMMC_DETECTN_NEG_IRQ_ENABLE_MASK (0x1U << DETECT_GRF_SDMMC_DETECT_CON_SDMMC_DETECTN_NEG_IRQ_ENABLE_SHIFT) /* 0x00000002 */
/* SDMMC_DETECT_STATUS */
#define DETECT_GRF_SDMMC_DETECT_STATUS_OFFSET              (0x8U)
#define DETECT_GRF_SDMMC_DETECT_STATUS                     (0x0U)
#define DETECT_GRF_SDMMC_DETECT_STATUS_SDMMC_DETECTN_POS_IRQ_SHIFT (0U)
#define DETECT_GRF_SDMMC_DETECT_STATUS_SDMMC_DETECTN_POS_IRQ_MASK (0x1U << DETECT_GRF_SDMMC_DETECT_STATUS_SDMMC_DETECTN_POS_IRQ_SHIFT) /* 0x00000001 */
#define DETECT_GRF_SDMMC_DETECT_STATUS_SDMMC_DETECTN_NEG_IRQ_SHIFT (1U)
#define DETECT_GRF_SDMMC_DETECT_STATUS_SDMMC_DETECTN_NEG_IRQ_MASK (0x1U << DETECT_GRF_SDMMC_DETECT_STATUS_SDMMC_DETECTN_NEG_IRQ_SHIFT) /* 0x00000002 */
/* SDMMC_DETECT_STATUS_CLR */
#define DETECT_GRF_SDMMC_DETECT_STATUS_CLR_OFFSET          (0xCU)
#define DETECT_GRF_SDMMC_DETECT_STATUS_CLR_SDMMC_DETECTN_POS_IRQ_CLR_SHIFT (0U)
#define DETECT_GRF_SDMMC_DETECT_STATUS_CLR_SDMMC_DETECTN_POS_IRQ_CLR_MASK (0x1U << DETECT_GRF_SDMMC_DETECT_STATUS_CLR_SDMMC_DETECTN_POS_IRQ_CLR_SHIFT) /* 0x00000001 */
#define DETECT_GRF_SDMMC_DETECT_STATUS_CLR_SDMMC_DETECTN_NEG_IRQ_CLR_SHIFT (1U)
#define DETECT_GRF_SDMMC_DETECT_STATUS_CLR_SDMMC_DETECTN_NEG_IRQ_CLR_MASK (0x1U << DETECT_GRF_SDMMC_DETECT_STATUS_CLR_SDMMC_DETECTN_NEG_IRQ_CLR_SHIFT) /* 0x00000002 */
/* USB2_DISCONNECT_CON */
#define DETECT_GRF_USB2_DISCONNECT_CON_OFFSET              (0x10U)
#define DETECT_GRF_USB2_DISCONNECT_CON_DISCONNECT_FILTER_CON_SHIFT (0U)
#define DETECT_GRF_USB2_DISCONNECT_CON_DISCONNECT_FILTER_CON_MASK (0xFFFFFFFFU << DETECT_GRF_USB2_DISCONNECT_CON_DISCONNECT_FILTER_CON_SHIFT) /* 0xFFFFFFFF */
/* USB2_LINESTATE_CON */
#define DETECT_GRF_USB2_LINESTATE_CON_OFFSET               (0x14U)
#define DETECT_GRF_USB2_LINESTATE_CON_LINESTATE_FILTER_CON_SHIFT (0U)
#define DETECT_GRF_USB2_LINESTATE_CON_LINESTATE_FILTER_CON_MASK (0xFFFFFFFFU << DETECT_GRF_USB2_LINESTATE_CON_LINESTATE_FILTER_CON_SHIFT) /* 0xFFFFFFFF */
/* USB2_BVALID_CON */
#define DETECT_GRF_USB2_BVALID_CON_OFFSET                  (0x18U)
#define DETECT_GRF_USB2_BVALID_CON_BVALID_FILTER_CON_SHIFT (0U)
#define DETECT_GRF_USB2_BVALID_CON_BVALID_FILTER_CON_MASK  (0xFFFFFFFFU << DETECT_GRF_USB2_BVALID_CON_BVALID_FILTER_CON_SHIFT) /* 0xFFFFFFFF */
/* USB2_ID_CON */
#define DETECT_GRF_USB2_ID_CON_OFFSET                      (0x1CU)
#define DETECT_GRF_USB2_ID_CON_ID_FILTER_CON_SHIFT         (0U)
#define DETECT_GRF_USB2_ID_CON_ID_FILTER_CON_MASK          (0xFFFFFFFFU << DETECT_GRF_USB2_ID_CON_ID_FILTER_CON_SHIFT)  /* 0xFFFFFFFF */
/* USB2_DETECT_IRQ_ENABLE */
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OFFSET           (0x20U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_LINESTATE_IRQ_EN_SHIFT (0U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_LINESTATE_IRQ_EN_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_LINESTATE_IRQ_EN_SHIFT) /* 0x00000001 */
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_HOST0_LINESTATE_IRQ_EN_SHIFT (1U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_HOST0_LINESTATE_IRQ_EN_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_ENABLE_HOST0_LINESTATE_IRQ_EN_SHIFT) /* 0x00000002 */
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_BVALID_POS_IRQ_EN_SHIFT (2U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_BVALID_POS_IRQ_EN_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_BVALID_POS_IRQ_EN_SHIFT) /* 0x00000004 */
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_BVALID_NEG_IRQ_EN_SHIFT (3U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_BVALID_NEG_IRQ_EN_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_BVALID_NEG_IRQ_EN_SHIFT) /* 0x00000008 */
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_ID_POS_IRQ_EN_SHIFT (4U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_ID_POS_IRQ_EN_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_ID_POS_IRQ_EN_SHIFT) /* 0x00000010 */
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_ID_NEG_IRQ_EN_SHIFT (5U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_ID_NEG_IRQ_EN_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_ID_NEG_IRQ_EN_SHIFT) /* 0x00000020 */
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_DISCONNECT_POS_IRQ_EN_SHIFT (6U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_DISCONNECT_POS_IRQ_EN_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_DISCONNECT_POS_IRQ_EN_SHIFT) /* 0x00000040 */
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_DISCONNECT_NEG_IRQ_EN_SHIFT (7U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_DISCONNECT_NEG_IRQ_EN_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_ENABLE_OTG0_DISCONNECT_NEG_IRQ_EN_SHIFT) /* 0x00000080 */
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_HOST0_DISCONNECT_POS_IRQ_EN_SHIFT (8U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_HOST0_DISCONNECT_POS_IRQ_EN_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_ENABLE_HOST0_DISCONNECT_POS_IRQ_EN_SHIFT) /* 0x00000100 */
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_HOST0_DISCONNECT_NEG_IRQ_EN_SHIFT (9U)
#define DETECT_GRF_USB2_DETECT_IRQ_ENABLE_HOST0_DISCONNECT_NEG_IRQ_EN_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_ENABLE_HOST0_DISCONNECT_NEG_IRQ_EN_SHIFT) /* 0x00000200 */
/* USB2_DETECT_IRQ_STATUS */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OFFSET           (0x24U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS                  (0x0U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_LINESTATE_IRQ_SHIFT (0U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_LINESTATE_IRQ_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_LINESTATE_IRQ_SHIFT) /* 0x00000001 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_HOST0_LINESTATE_IRQ_SHIFT (1U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_HOST0_LINESTATE_IRQ_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_HOST0_LINESTATE_IRQ_SHIFT) /* 0x00000002 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_BVALID_POS_IRQ_SHIFT (2U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_BVALID_POS_IRQ_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_BVALID_POS_IRQ_SHIFT) /* 0x00000004 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_BVALID_NEG_IRQ_SHIFT (3U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_BVALID_NEG_IRQ_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_BVALID_NEG_IRQ_SHIFT) /* 0x00000008 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_ID_POS_IRQ_SHIFT (4U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_ID_POS_IRQ_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_ID_POS_IRQ_SHIFT) /* 0x00000010 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_ID_NEG_IRQ_SHIFT (5U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_ID_NEG_IRQ_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_ID_NEG_IRQ_SHIFT) /* 0x00000020 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_DISCONNECT_POS_IRQ_SHIFT (6U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_DISCONNECT_POS_IRQ_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_DISCONNECT_POS_IRQ_SHIFT) /* 0x00000040 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_DISCONNECT_NEG_IRQ_SHIFT (7U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_DISCONNECT_NEG_IRQ_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_OTG0_DISCONNECT_NEG_IRQ_SHIFT) /* 0x00000080 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_HOST0_DISCONNECT_POS_IRQ_SHIFT (8U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_HOST0_DISCONNECT_POS_IRQ_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_HOST0_DISCONNECT_POS_IRQ_SHIFT) /* 0x00000100 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_HOST0_DISCONNECT_NEG_IRQ_SHIFT (9U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_HOST0_DISCONNECT_NEG_IRQ_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_HOST0_DISCONNECT_NEG_IRQ_SHIFT) /* 0x00000200 */
/* USB2_DETECT_IRQ_STATUS_CLR */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OFFSET       (0x28U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_LINESTATE_IRQ_CLR_SHIFT (0U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_LINESTATE_IRQ_CLR_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_LINESTATE_IRQ_CLR_SHIFT) /* 0x00000001 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_HOST0_LINESTATE_IRQ_CLR_SHIFT (1U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_HOST0_LINESTATE_IRQ_CLR_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_HOST0_LINESTATE_IRQ_CLR_SHIFT) /* 0x00000002 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_BVALID_POS_IRQ_CLR_SHIFT (2U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_BVALID_POS_IRQ_CLR_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_BVALID_POS_IRQ_CLR_SHIFT) /* 0x00000004 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_BVALID_NEG_IRQ_CLR_SHIFT (3U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_BVALID_NEG_IRQ_CLR_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_BVALID_NEG_IRQ_CLR_SHIFT) /* 0x00000008 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_ID_POS_IRQ_CLR_SHIFT (4U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_ID_POS_IRQ_CLR_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_ID_POS_IRQ_CLR_SHIFT) /* 0x00000010 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_ID_NEG_IRQ_CLR_SHIFT (5U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_ID_NEG_IRQ_CLR_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_ID_NEG_IRQ_CLR_SHIFT) /* 0x00000020 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_DISCONNECT_POS_IRQ_CLR_SHIFT (6U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_DISCONNECT_POS_IRQ_CLR_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_DISCONNECT_POS_IRQ_CLR_SHIFT) /* 0x00000040 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_DISCONNECT_NEG_IRQ_CLR_SHIFT (7U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_DISCONNECT_NEG_IRQ_CLR_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_OTG0_DISCONNECT_NEG_IRQ_CLR_SHIFT) /* 0x00000080 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_HOST0_DISCONNECT_POS_IRQ_CLR_SHIFT (8U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_HOST0_DISCONNECT_POS_IRQ_CLR_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_HOST0_DISCONNECT_POS_IRQ_CLR_SHIFT) /* 0x00000100 */
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_HOST0_DISCONNECT_NEG_IRQ_CLR_SHIFT (9U)
#define DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_HOST0_DISCONNECT_NEG_IRQ_CLR_MASK (0x1U << DETECT_GRF_USB2_DETECT_IRQ_STATUS_CLR_HOST0_DISCONNECT_NEG_IRQ_CLR_SHIFT) /* 0x00000200 */
/* ACODEC_HPDET_COUNTER */
#define DETECT_GRF_ACODEC_HPDET_COUNTER_OFFSET             (0x30U)
#define DETECT_GRF_ACODEC_HPDET_COUNTER_ACODEC_HPDET_COUNT_SHIFT (0U)
#define DETECT_GRF_ACODEC_HPDET_COUNTER_ACODEC_HPDET_COUNT_MASK (0xFFFFFFFFU << DETECT_GRF_ACODEC_HPDET_COUNTER_ACODEC_HPDET_COUNT_SHIFT) /* 0xFFFFFFFF */
/* ACODEC_HPDET_CON */
#define DETECT_GRF_ACODEC_HPDET_CON_OFFSET                 (0x34U)
#define DETECT_GRF_ACODEC_HPDET_CON_ACODEC_HPDET_POS_IRQ_ENABLE_SHIFT (0U)
#define DETECT_GRF_ACODEC_HPDET_CON_ACODEC_HPDET_POS_IRQ_ENABLE_MASK (0x1U << DETECT_GRF_ACODEC_HPDET_CON_ACODEC_HPDET_POS_IRQ_ENABLE_SHIFT) /* 0x00000001 */
#define DETECT_GRF_ACODEC_HPDET_CON_ACODEC_HPDET_NEG_IRQ_ENABLE_SHIFT (1U)
#define DETECT_GRF_ACODEC_HPDET_CON_ACODEC_HPDET_NEG_IRQ_ENABLE_MASK (0x1U << DETECT_GRF_ACODEC_HPDET_CON_ACODEC_HPDET_NEG_IRQ_ENABLE_SHIFT) /* 0x00000002 */
/* ACODEC_HPDET_STATUS */
#define DETECT_GRF_ACODEC_HPDET_STATUS_OFFSET              (0x38U)
#define DETECT_GRF_ACODEC_HPDET_STATUS                     (0x0U)
#define DETECT_GRF_ACODEC_HPDET_STATUS_ACODEC_HPDET_POS_IRQ_SHIFT (0U)
#define DETECT_GRF_ACODEC_HPDET_STATUS_ACODEC_HPDET_POS_IRQ_MASK (0x1U << DETECT_GRF_ACODEC_HPDET_STATUS_ACODEC_HPDET_POS_IRQ_SHIFT) /* 0x00000001 */
#define DETECT_GRF_ACODEC_HPDET_STATUS_ACODEC_HPDET_NEG_IRQ_SHIFT (1U)
#define DETECT_GRF_ACODEC_HPDET_STATUS_ACODEC_HPDET_NEG_IRQ_MASK (0x1U << DETECT_GRF_ACODEC_HPDET_STATUS_ACODEC_HPDET_NEG_IRQ_SHIFT) /* 0x00000002 */
/* ACODEC_HPDET_STATUS_CLR */
#define DETECT_GRF_ACODEC_HPDET_STATUS_CLR_OFFSET          (0x3CU)
#define DETECT_GRF_ACODEC_HPDET_STATUS_CLR_ACODEC_HPDET_POS_IRQ_CLR_SHIFT (0U)
#define DETECT_GRF_ACODEC_HPDET_STATUS_CLR_ACODEC_HPDET_POS_IRQ_CLR_MASK (0x1U << DETECT_GRF_ACODEC_HPDET_STATUS_CLR_ACODEC_HPDET_POS_IRQ_CLR_SHIFT) /* 0x00000001 */
#define DETECT_GRF_ACODEC_HPDET_STATUS_CLR_ACODEC_HPDET_NEG_IRQ_CLR_SHIFT (1U)
#define DETECT_GRF_ACODEC_HPDET_STATUS_CLR_ACODEC_HPDET_NEG_IRQ_CLR_MASK (0x1U << DETECT_GRF_ACODEC_HPDET_STATUS_CLR_ACODEC_HPDET_NEG_IRQ_CLR_SHIFT) /* 0x00000002 */
/****************************************CORE_GRF****************************************/
/* CA35_PEFF_CON0 */
#define CORE_GRF_CA35_PEFF_CON0_OFFSET                     (0x0U)
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_PERF_WORK_SHIFT (0U)
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_PERF_WORK_MASK (0x1U << CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_PERF_WORK_SHIFT) /* 0x00000001 */
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_PERF_CLR_SHIFT (1U)
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_PERF_CLR_MASK  (0x1U << CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_PERF_CLR_SHIFT) /* 0x00000002 */
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_CNT_TYPE_SHIFT (2U)
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_CNT_TYPE_MASK  (0x1U << CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_CNT_TYPE_SHIFT) /* 0x00000004 */
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_CNT_TYPE_WRAP_SHIFT (3U)
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_CNT_TYPE_WRAP_MASK (0x1U << CORE_GRF_CA35_PEFF_CON0_CA35_SW_AXI_CNT_TYPE_WRAP_SHIFT) /* 0x00000008 */
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AR_CNT_ID_TYPE_SHIFT (4U)
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AR_CNT_ID_TYPE_MASK (0x1U << CORE_GRF_CA35_PEFF_CON0_CA35_SW_AR_CNT_ID_TYPE_SHIFT) /* 0x00000010 */
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AW_CNT_ID_TYPE_SHIFT (5U)
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_AW_CNT_ID_TYPE_MASK (0x1U << CORE_GRF_CA35_PEFF_CON0_CA35_SW_AW_CNT_ID_TYPE_SHIFT) /* 0x00000020 */
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_DDR_ALIGN_TYPE_SHIFT (6U)
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_DDR_ALIGN_TYPE_MASK (0x3U << CORE_GRF_CA35_PEFF_CON0_CA35_SW_DDR_ALIGN_TYPE_SHIFT) /* 0x000000C0 */
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_RD_LATENCY_ID_SHIFT (8U)
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_RD_LATENCY_ID_MASK (0x3FU << CORE_GRF_CA35_PEFF_CON0_CA35_SW_RD_LATENCY_ID_SHIFT) /* 0x00003F00 */
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_RD_LATENCY_ID_RANGE_E_SHIFT (15U)
#define CORE_GRF_CA35_PEFF_CON0_CA35_SW_RD_LATENCY_ID_RANGE_E_MASK (0x1U << CORE_GRF_CA35_PEFF_CON0_CA35_SW_RD_LATENCY_ID_RANGE_E_SHIFT) /* 0x00008000 */
/* CA35_PEFF_CON1 */
#define CORE_GRF_CA35_PEFF_CON1_OFFSET                     (0x4U)
#define CORE_GRF_CA35_PEFF_CON1_CA35_SW_RD_LATENCY_THR_SHIFT (0U)
#define CORE_GRF_CA35_PEFF_CON1_CA35_SW_RD_LATENCY_THR_MASK (0xFFFU << CORE_GRF_CA35_PEFF_CON1_CA35_SW_RD_LATENCY_THR_SHIFT) /* 0x00000FFF */
/* CA35_PEFF_CON2 */
#define CORE_GRF_CA35_PEFF_CON2_OFFSET                     (0x8U)
#define CORE_GRF_CA35_PEFF_CON2_CA35_SW_AR_COUNT_ID_SHIFT  (0U)
#define CORE_GRF_CA35_PEFF_CON2_CA35_SW_AR_COUNT_ID_MASK   (0x3FU << CORE_GRF_CA35_PEFF_CON2_CA35_SW_AR_COUNT_ID_SHIFT) /* 0x0000003F */
#define CORE_GRF_CA35_PEFF_CON2_CA35_SW_AW_COUNT_ID_SHIFT  (8U)
#define CORE_GRF_CA35_PEFF_CON2_CA35_SW_AW_COUNT_ID_MASK   (0x1FU << CORE_GRF_CA35_PEFF_CON2_CA35_SW_AW_COUNT_ID_SHIFT) /* 0x00001F00 */
#define CORE_GRF_CA35_PEFF_CON2_CA35_SW_AXI_PERF_INT_E_SHIFT (14U)
#define CORE_GRF_CA35_PEFF_CON2_CA35_SW_AXI_PERF_INT_E_MASK (0x1U << CORE_GRF_CA35_PEFF_CON2_CA35_SW_AXI_PERF_INT_E_SHIFT) /* 0x00004000 */
#define CORE_GRF_CA35_PEFF_CON2_CA35_SW_AXI_PERF_INT_CLR_SHIFT (15U)
#define CORE_GRF_CA35_PEFF_CON2_CA35_SW_AXI_PERF_INT_CLR_MASK (0x1U << CORE_GRF_CA35_PEFF_CON2_CA35_SW_AXI_PERF_INT_CLR_SHIFT) /* 0x00008000 */
/* CA35_PEFF_CON3 */
#define CORE_GRF_CA35_PEFF_CON3_OFFSET                     (0xCU)
#define CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_MSK_SHIFT (0U)
#define CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_MSK_MASK (0x3FU << CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_MSK_SHIFT) /* 0x0000003F */
#define CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_TYPE_SHIFT (8U)
#define CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_TYPE_MASK (0x1FU << CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_TYPE_SHIFT) /* 0x00001F00 */
#define CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_BMSK_SHIFT (14U)
#define CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_BMSK_MASK (0x1U << CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_BMSK_SHIFT) /* 0x00004000 */
#define CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_SHIFT    (15U)
#define CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_MASK     (0x1U << CORE_GRF_CA35_PEFF_CON3_CA35_SW_AR_MON_ID_SHIFT)    /* 0x00008000 */
/* CA35_PEFF_CON4 */
#define CORE_GRF_CA35_PEFF_CON4_OFFSET                     (0x10U)
#define CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_MSK_SHIFT (0U)
#define CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_MSK_MASK (0x3FU << CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_MSK_SHIFT) /* 0x0000003F */
#define CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_TYPE_SHIFT (8U)
#define CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_TYPE_MASK (0x1FU << CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_TYPE_SHIFT) /* 0x00001F00 */
#define CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_BMSK_SHIFT (14U)
#define CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_BMSK_MASK (0x1U << CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_BMSK_SHIFT) /* 0x00004000 */
#define CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_SHIFT    (15U)
#define CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_MASK     (0x1U << CORE_GRF_CA35_PEFF_CON4_CA35_SW_AW_MON_ID_SHIFT)    /* 0x00008000 */
/* CA35_PEFF_CON5 */
#define CORE_GRF_CA35_PEFF_CON5_OFFSET                     (0x14U)
#define CORE_GRF_CA35_PEFF_CON5_CA35_SW_ARADDR_MON_ST_SHIFT (0U)
#define CORE_GRF_CA35_PEFF_CON5_CA35_SW_ARADDR_MON_ST_MASK (0xFFFFFFFFU << CORE_GRF_CA35_PEFF_CON5_CA35_SW_ARADDR_MON_ST_SHIFT) /* 0xFFFFFFFF */
/* CA35_PEFF_CON6 */
#define CORE_GRF_CA35_PEFF_CON6_OFFSET                     (0x18U)
#define CORE_GRF_CA35_PEFF_CON6_CA35_SW_ARADDR_MON_END_SHIFT (0U)
#define CORE_GRF_CA35_PEFF_CON6_CA35_SW_ARADDR_MON_END_MASK (0xFFFFFFFFU << CORE_GRF_CA35_PEFF_CON6_CA35_SW_ARADDR_MON_END_SHIFT) /* 0xFFFFFFFF */
/* CA35_PEFF_CON7 */
#define CORE_GRF_CA35_PEFF_CON7_OFFSET                     (0x1CU)
#define CORE_GRF_CA35_PEFF_CON7_CA35_SW_AWADDR_MON_ST_SHIFT (0U)
#define CORE_GRF_CA35_PEFF_CON7_CA35_SW_AWADDR_MON_ST_MASK (0xFFFFFFFFU << CORE_GRF_CA35_PEFF_CON7_CA35_SW_AWADDR_MON_ST_SHIFT) /* 0xFFFFFFFF */
/* CA35_PEFF_CON8 */
#define CORE_GRF_CA35_PEFF_CON8_OFFSET                     (0x20U)
#define CORE_GRF_CA35_PEFF_CON8_CA35_SW_AWADDR_MON_END_SHIFT (0U)
#define CORE_GRF_CA35_PEFF_CON8_CA35_SW_AWADDR_MON_END_MASK (0xFFFFFFFFU << CORE_GRF_CA35_PEFF_CON8_CA35_SW_AWADDR_MON_END_SHIFT) /* 0xFFFFFFFF */
/* CA35_PERF_RD_MAX_LATENCY_NUM */
#define CORE_GRF_CA35_PERF_RD_MAX_LATENCY_NUM_OFFSET       (0x30U)
#define CORE_GRF_CA35_PERF_RD_MAX_LATENCY_NUM              (0x0U)
#define CORE_GRF_CA35_PERF_RD_MAX_LATENCY_NUM_RD_MAX_LATENCY_R_SHIFT (0U)
#define CORE_GRF_CA35_PERF_RD_MAX_LATENCY_NUM_RD_MAX_LATENCY_R_MASK (0x1FFFU << CORE_GRF_CA35_PERF_RD_MAX_LATENCY_NUM_RD_MAX_LATENCY_R_SHIFT) /* 0x00001FFF */
/* CA35_PERF_RD_LATENCY_SAMP_NUM */
#define CORE_GRF_CA35_PERF_RD_LATENCY_SAMP_NUM_OFFSET      (0x34U)
#define CORE_GRF_CA35_PERF_RD_LATENCY_SAMP_NUM             (0x0U)
#define CORE_GRF_CA35_PERF_RD_LATENCY_SAMP_NUM_RD_LATENCY_SAMP_R_SHIFT (0U)
#define CORE_GRF_CA35_PERF_RD_LATENCY_SAMP_NUM_RD_LATENCY_SAMP_R_MASK (0x7FFFFFFU << CORE_GRF_CA35_PERF_RD_LATENCY_SAMP_NUM_RD_LATENCY_SAMP_R_SHIFT) /* 0x07FFFFFF */
/* CA35_PERF_RD_LATENCY_ACC_NUM */
#define CORE_GRF_CA35_PERF_RD_LATENCY_ACC_NUM_OFFSET       (0x38U)
#define CORE_GRF_CA35_PERF_RD_LATENCY_ACC_NUM              (0x0U)
#define CORE_GRF_CA35_PERF_RD_LATENCY_ACC_NUM_RD_LATENCY_ACC_CNT_R_SHIFT (0U)
#define CORE_GRF_CA35_PERF_RD_LATENCY_ACC_NUM_RD_LATENCY_ACC_CNT_R_MASK (0xFFFFFFFFU << CORE_GRF_CA35_PERF_RD_LATENCY_ACC_NUM_RD_LATENCY_ACC_CNT_R_SHIFT) /* 0xFFFFFFFF */
/* CA35_PERF_RD_AXI_TOTAL_BYTE */
#define CORE_GRF_CA35_PERF_RD_AXI_TOTAL_BYTE_OFFSET        (0x3CU)
#define CORE_GRF_CA35_PERF_RD_AXI_TOTAL_BYTE               (0x0U)
#define CORE_GRF_CA35_PERF_RD_AXI_TOTAL_BYTE_RD_AXI_TOTAL_BYTE_SHIFT (0U)
#define CORE_GRF_CA35_PERF_RD_AXI_TOTAL_BYTE_RD_AXI_TOTAL_BYTE_MASK (0xFFFFFFFFU << CORE_GRF_CA35_PERF_RD_AXI_TOTAL_BYTE_RD_AXI_TOTAL_BYTE_SHIFT) /* 0xFFFFFFFF */
/* CA35_PERF_WR_AXI_TOTAL_BYTE */
#define CORE_GRF_CA35_PERF_WR_AXI_TOTAL_BYTE_OFFSET        (0x40U)
#define CORE_GRF_CA35_PERF_WR_AXI_TOTAL_BYTE               (0x0U)
#define CORE_GRF_CA35_PERF_WR_AXI_TOTAL_BYTE_WR_AXI_TOTAL_BYTE_SHIFT (0U)
#define CORE_GRF_CA35_PERF_WR_AXI_TOTAL_BYTE_WR_AXI_TOTAL_BYTE_MASK (0xFFFFFFFFU << CORE_GRF_CA35_PERF_WR_AXI_TOTAL_BYTE_WR_AXI_TOTAL_BYTE_SHIFT) /* 0xFFFFFFFF */
/* CA35_PERF_WORKING_CNT */
#define CORE_GRF_CA35_PERF_WORKING_CNT_OFFSET              (0x44U)
#define CORE_GRF_CA35_PERF_WORKING_CNT                     (0x0U)
#define CORE_GRF_CA35_PERF_WORKING_CNT_WORKING_CNT_R_SHIFT (0U)
#define CORE_GRF_CA35_PERF_WORKING_CNT_WORKING_CNT_R_MASK  (0xFFFFFFFFU << CORE_GRF_CA35_PERF_WORKING_CNT_WORKING_CNT_R_SHIFT) /* 0xFFFFFFFF */
/* CA35_PERF_INT_STATUS */
#define CORE_GRF_CA35_PERF_INT_STATUS_OFFSET               (0x48U)
#define CORE_GRF_CA35_PERF_INT_STATUS                      (0x0U)
#define CORE_GRF_CA35_PERF_INT_STATUS_A35_AR_MON_AXI_HIT_FLAG_SHIFT (0U)
#define CORE_GRF_CA35_PERF_INT_STATUS_A35_AR_MON_AXI_HIT_FLAG_MASK (0x1U << CORE_GRF_CA35_PERF_INT_STATUS_A35_AR_MON_AXI_HIT_FLAG_SHIFT) /* 0x00000001 */
#define CORE_GRF_CA35_PERF_INT_STATUS_A35_AR_MON_AXI_ID_STATUS_SHIFT (8U)
#define CORE_GRF_CA35_PERF_INT_STATUS_A35_AR_MON_AXI_ID_STATUS_MASK (0x7FU << CORE_GRF_CA35_PERF_INT_STATUS_A35_AR_MON_AXI_ID_STATUS_SHIFT) /* 0x00007F00 */
#define CORE_GRF_CA35_PERF_INT_STATUS_A35_AW_MON_AXI_HIT_FLAG_SHIFT (16U)
#define CORE_GRF_CA35_PERF_INT_STATUS_A35_AW_MON_AXI_HIT_FLAG_MASK (0x1U << CORE_GRF_CA35_PERF_INT_STATUS_A35_AW_MON_AXI_HIT_FLAG_SHIFT) /* 0x00010000 */
#define CORE_GRF_CA35_PERF_INT_STATUS_A35_AW_MON_AXI_ID_STATUS_SHIFT (24U)
#define CORE_GRF_CA35_PERF_INT_STATUS_A35_AW_MON_AXI_ID_STATUS_MASK (0x7FU << CORE_GRF_CA35_PERF_INT_STATUS_A35_AW_MON_AXI_ID_STATUS_SHIFT) /* 0x7F000000 */
/* COREPVTM_CON0 */
#define CORE_GRF_COREPVTM_CON0_OFFSET                      (0x80U)
#define CORE_GRF_COREPVTM_CON0_COREPVTM_START_SHIFT        (0U)
#define CORE_GRF_COREPVTM_CON0_COREPVTM_START_MASK         (0x1U << CORE_GRF_COREPVTM_CON0_COREPVTM_START_SHIFT)        /* 0x00000001 */
#define CORE_GRF_COREPVTM_CON0_COREPVTM_OSC_EN_SHIFT       (1U)
#define CORE_GRF_COREPVTM_CON0_COREPVTM_OSC_EN_MASK        (0x1U << CORE_GRF_COREPVTM_CON0_COREPVTM_OSC_EN_SHIFT)       /* 0x00000002 */
#define CORE_GRF_COREPVTM_CON0_COREPVTM_OSC_SEL_SHIFT      (2U)
#define CORE_GRF_COREPVTM_CON0_COREPVTM_OSC_SEL_MASK       (0x3U << CORE_GRF_COREPVTM_CON0_COREPVTM_OSC_SEL_SHIFT)      /* 0x0000000C */
/* COREPVTM_CON1 */
#define CORE_GRF_COREPVTM_CON1_OFFSET                      (0x84U)
#define CORE_GRF_COREPVTM_CON1_COREPVTM_CAL_CNT_SHIFT      (0U)
#define CORE_GRF_COREPVTM_CON1_COREPVTM_CAL_CNT_MASK       (0xFFFFFFFFU << CORE_GRF_COREPVTM_CON1_COREPVTM_CAL_CNT_SHIFT) /* 0xFFFFFFFF */
/* COREPVTM_STATUS0 */
#define CORE_GRF_COREPVTM_STATUS0_OFFSET                   (0x88U)
#define CORE_GRF_COREPVTM_STATUS0_COREPVTM_FREQ_DONE_SHIFT (0U)
#define CORE_GRF_COREPVTM_STATUS0_COREPVTM_FREQ_DONE_MASK  (0x1U << CORE_GRF_COREPVTM_STATUS0_COREPVTM_FREQ_DONE_SHIFT) /* 0x00000001 */
/* COREPVTM_STATUS1 */
#define CORE_GRF_COREPVTM_STATUS1_OFFSET                   (0x8CU)
#define CORE_GRF_COREPVTM_STATUS1_COREPVTM_FREQ_CNT_SHIFT  (0U)
#define CORE_GRF_COREPVTM_STATUS1_COREPVTM_FREQ_CNT_MASK   (0xFFFFFFFFU << CORE_GRF_COREPVTM_STATUS1_COREPVTM_FREQ_CNT_SHIFT) /* 0xFFFFFFFF */
/****************************************DDR_PCTL****************************************/
/* SCFG */
#define DDR_PCTL_SCFG_OFFSET                               (0x0U)
#define DDR_PCTL_SCFG_HW_LOW_POWER_EN_SHIFT                (0U)
#define DDR_PCTL_SCFG_HW_LOW_POWER_EN_MASK                 (0x1U << DDR_PCTL_SCFG_HW_LOW_POWER_EN_SHIFT)                /* 0x00000001 */
#define DDR_PCTL_SCFG_NFIFO_NIF1_DIS_SHIFT                 (6U)
#define DDR_PCTL_SCFG_NFIFO_NIF1_DIS_MASK                  (0x1U << DDR_PCTL_SCFG_NFIFO_NIF1_DIS_SHIFT)                 /* 0x00000040 */
#define DDR_PCTL_SCFG_AC_PDD_EN_SHIFT                      (7U)
#define DDR_PCTL_SCFG_AC_PDD_EN_MASK                       (0x1U << DDR_PCTL_SCFG_AC_PDD_EN_SHIFT)                      /* 0x00000080 */
#define DDR_PCTL_SCFG_BBFLAGS_TIMING_SHIFT                 (8U)
#define DDR_PCTL_SCFG_BBFLAGS_TIMING_MASK                  (0xFU << DDR_PCTL_SCFG_BBFLAGS_TIMING_SHIFT)                 /* 0x00000F00 */
/* SCTL */
#define DDR_PCTL_SCTL_OFFSET                               (0x4U)
#define DDR_PCTL_SCTL_STATE_CMD_SHIFT                      (0U)
#define DDR_PCTL_SCTL_STATE_CMD_MASK                       (0x7U << DDR_PCTL_SCTL_STATE_CMD_SHIFT)                      /* 0x00000007 */
/* STAT */
#define DDR_PCTL_STAT_OFFSET                               (0x8U)
#define DDR_PCTL_STAT                                      (0x0U)
#define DDR_PCTL_STAT_CTL_STAT_SHIFT                       (0U)
#define DDR_PCTL_STAT_CTL_STAT_MASK                        (0x7U << DDR_PCTL_STAT_CTL_STAT_SHIFT)                       /* 0x00000007 */
#define DDR_PCTL_STAT_LP_TRIG_SHIFT                        (4U)
#define DDR_PCTL_STAT_LP_TRIG_MASK                         (0x7U << DDR_PCTL_STAT_LP_TRIG_SHIFT)                        /* 0x00000070 */
/* INTRSTAT */
#define DDR_PCTL_INTRSTAT_OFFSET                           (0xCU)
#define DDR_PCTL_INTRSTAT                                  (0x0U)
#define DDR_PCTL_INTRSTAT_ECC_INTR_SHIFT                   (0U)
#define DDR_PCTL_INTRSTAT_ECC_INTR_MASK                    (0x1U << DDR_PCTL_INTRSTAT_ECC_INTR_SHIFT)                   /* 0x00000001 */
#define DDR_PCTL_INTRSTAT_PARITY_INTR_SHIFT                (1U)
#define DDR_PCTL_INTRSTAT_PARITY_INTR_MASK                 (0x1U << DDR_PCTL_INTRSTAT_PARITY_INTR_SHIFT)                /* 0x00000002 */
/* MCMD */
#define DDR_PCTL_MCMD_OFFSET                               (0x40U)
#define DDR_PCTL_MCMD_CMD_OPCODE_SHIFT                     (0U)
#define DDR_PCTL_MCMD_CMD_OPCODE_MASK                      (0xFU << DDR_PCTL_MCMD_CMD_OPCODE_SHIFT)                     /* 0x0000000F */
#define DDR_PCTL_MCMD_CMD_ADDR_SHIFT                       (4U)
#define DDR_PCTL_MCMD_CMD_ADDR_MASK                        (0x1FFFU << DDR_PCTL_MCMD_CMD_ADDR_SHIFT)                    /* 0x0001FFF0 */
#define DDR_PCTL_MCMD_BANK_ADDR_SHIFT                      (17U)
#define DDR_PCTL_MCMD_BANK_ADDR_MASK                       (0x7U << DDR_PCTL_MCMD_BANK_ADDR_SHIFT)                      /* 0x000E0000 */
#define DDR_PCTL_MCMD_RANK_SEL_SHIFT                       (20U)
#define DDR_PCTL_MCMD_RANK_SEL_MASK                        (0xFU << DDR_PCTL_MCMD_RANK_SEL_SHIFT)                       /* 0x00F00000 */
#define DDR_PCTL_MCMD_CMD_ADD_DEL_SHIFT                    (24U)
#define DDR_PCTL_MCMD_CMD_ADD_DEL_MASK                     (0xFU << DDR_PCTL_MCMD_CMD_ADD_DEL_SHIFT)                    /* 0x0F000000 */
#define DDR_PCTL_MCMD_START_CMD_SHIFT                      (31U)
#define DDR_PCTL_MCMD_START_CMD_MASK                       (0x1U << DDR_PCTL_MCMD_START_CMD_SHIFT)                      /* 0x80000000 */
/* POWCTL */
#define DDR_PCTL_POWCTL_OFFSET                             (0x44U)
#define DDR_PCTL_POWCTL_POWER_UP_START_SHIFT               (0U)
#define DDR_PCTL_POWCTL_POWER_UP_START_MASK                (0x1U << DDR_PCTL_POWCTL_POWER_UP_START_SHIFT)               /* 0x00000001 */
/* POWSTAT */
#define DDR_PCTL_POWSTAT_OFFSET                            (0x48U)
#define DDR_PCTL_POWSTAT                                   (0x0U)
#define DDR_PCTL_POWSTAT_POWER_UP_DONE_SHIFT               (0U)
#define DDR_PCTL_POWSTAT_POWER_UP_DONE_MASK                (0x1U << DDR_PCTL_POWSTAT_POWER_UP_DONE_SHIFT)               /* 0x00000001 */
/* CMDTSTAT */
#define DDR_PCTL_CMDTSTAT_OFFSET                           (0x4CU)
#define DDR_PCTL_CMDTSTAT                                  (0x0U)
#define DDR_PCTL_CMDTSTAT_CMD_TSTAT_SHIFT                  (0U)
#define DDR_PCTL_CMDTSTAT_CMD_TSTAT_MASK                   (0x1U << DDR_PCTL_CMDTSTAT_CMD_TSTAT_SHIFT)                  /* 0x00000001 */
/* CMDTSTATEN */
#define DDR_PCTL_CMDTSTATEN_OFFSET                         (0x50U)
#define DDR_PCTL_CMDTSTATEN_CMD_TSTAT_EN_SHIFT             (0U)
#define DDR_PCTL_CMDTSTATEN_CMD_TSTAT_EN_MASK              (0x1U << DDR_PCTL_CMDTSTATEN_CMD_TSTAT_EN_SHIFT)             /* 0x00000001 */
/* MRRCFG0 */
#define DDR_PCTL_MRRCFG0_OFFSET                            (0x60U)
#define DDR_PCTL_MRRCFG0_MRR_BYTE_SEL_SHIFT                (0U)
#define DDR_PCTL_MRRCFG0_MRR_BYTE_SEL_MASK                 (0xFU << DDR_PCTL_MRRCFG0_MRR_BYTE_SEL_SHIFT)                /* 0x0000000F */
/* MRRSTAT0 */
#define DDR_PCTL_MRRSTAT0_OFFSET                           (0x64U)
#define DDR_PCTL_MRRSTAT0                                  (0x0U)
#define DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT0_SHIFT              (0U)
#define DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT0_MASK               (0xFFU << DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT0_SHIFT)             /* 0x000000FF */
#define DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT1_SHIFT              (8U)
#define DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT1_MASK               (0xFFU << DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT1_SHIFT)             /* 0x0000FF00 */
#define DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT2_SHIFT              (16U)
#define DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT2_MASK               (0xFFU << DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT2_SHIFT)             /* 0x00FF0000 */
#define DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT3_SHIFT              (24U)
#define DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT3_MASK               (0xFFU << DDR_PCTL_MRRSTAT0_MRRSTAT_BEAT3_SHIFT)             /* 0xFF000000 */
/* MRRSTAT1 */
#define DDR_PCTL_MRRSTAT1_OFFSET                           (0x68U)
#define DDR_PCTL_MRRSTAT1                                  (0x0U)
#define DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT4_SHIFT              (0U)
#define DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT4_MASK               (0xFFU << DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT4_SHIFT)             /* 0x000000FF */
#define DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT5_SHIFT              (8U)
#define DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT5_MASK               (0xFFU << DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT5_SHIFT)             /* 0x0000FF00 */
#define DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT6_SHIFT              (16U)
#define DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT6_MASK               (0xFFU << DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT6_SHIFT)             /* 0x00FF0000 */
#define DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT7_SHIFT              (24U)
#define DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT7_MASK               (0xFFU << DDR_PCTL_MRRSTAT1_MRRSTAT_BEAT7_SHIFT)             /* 0xFF000000 */
/* MCFG1 */
#define DDR_PCTL_MCFG1_OFFSET                              (0x7CU)
#define DDR_PCTL_MCFG1_SR_IDLE_SHIFT                       (0U)
#define DDR_PCTL_MCFG1_SR_IDLE_MASK                        (0xFFU << DDR_PCTL_MCFG1_SR_IDLE_SHIFT)                      /* 0x000000FF */
#define DDR_PCTL_MCFG1_TFAW_CFG_OFFSET_SHIFT               (8U)
#define DDR_PCTL_MCFG1_TFAW_CFG_OFFSET_MASK                (0x7U << DDR_PCTL_MCFG1_TFAW_CFG_OFFSET_SHIFT)               /* 0x00000700 */
#define DDR_PCTL_MCFG1_HW_IDLE_SHIFT                       (16U)
#define DDR_PCTL_MCFG1_HW_IDLE_MASK                        (0xFFU << DDR_PCTL_MCFG1_HW_IDLE_SHIFT)                      /* 0x00FF0000 */
#define DDR_PCTL_MCFG1_ZQ_RESISTOR_SHARED_SHIFT            (24U)
#define DDR_PCTL_MCFG1_ZQ_RESISTOR_SHARED_MASK             (0x1U << DDR_PCTL_MCFG1_ZQ_RESISTOR_SHARED_SHIFT)            /* 0x01000000 */
#define DDR_PCTL_MCFG1_HW_EXIT_IDLE_EN_SHIFT               (31U)
#define DDR_PCTL_MCFG1_HW_EXIT_IDLE_EN_MASK                (0x1U << DDR_PCTL_MCFG1_HW_EXIT_IDLE_EN_SHIFT)               /* 0x80000000 */
/* MCFG */
#define DDR_PCTL_MCFG_OFFSET                               (0x80U)
#define DDR_PCTL_MCFG_MEM_BL_SHIFT                         (0U)
#define DDR_PCTL_MCFG_MEM_BL_MASK                          (0x1U << DDR_PCTL_MCFG_MEM_BL_SHIFT)                         /* 0x00000001 */
#define DDR_PCTL_MCFG_CKE_OR_EN_SHIFT                      (1U)
#define DDR_PCTL_MCFG_CKE_OR_EN_MASK                       (0x1U << DDR_PCTL_MCFG_CKE_OR_EN_SHIFT)                      /* 0x00000002 */
#define DDR_PCTL_MCFG_BL8INT_EN_SHIFT                      (2U)
#define DDR_PCTL_MCFG_BL8INT_EN_MASK                       (0x1U << DDR_PCTL_MCFG_BL8INT_EN_SHIFT)                      /* 0x00000004 */
#define DDR_PCTL_MCFG_TWO_T_EN_SHIFT                       (3U)
#define DDR_PCTL_MCFG_TWO_T_EN_MASK                        (0x1U << DDR_PCTL_MCFG_TWO_T_EN_SHIFT)                       /* 0x00000008 */
#define DDR_PCTL_MCFG_STAGGER_CS_SHIFT                     (4U)
#define DDR_PCTL_MCFG_STAGGER_CS_MASK                      (0x1U << DDR_PCTL_MCFG_STAGGER_CS_SHIFT)                     /* 0x00000010 */
#define DDR_PCTL_MCFG_DDR3_EN_SHIFT                        (5U)
#define DDR_PCTL_MCFG_DDR3_EN_MASK                         (0x1U << DDR_PCTL_MCFG_DDR3_EN_SHIFT)                        /* 0x00000020 */
#define DDR_PCTL_MCFG_LPDDR2_S4_SHIFT                      (6U)
#define DDR_PCTL_MCFG_LPDDR2_S4_MASK                       (0x1U << DDR_PCTL_MCFG_LPDDR2_S4_SHIFT)                      /* 0x00000040 */
#define DDR_PCTL_MCFG_MDDR_LPDDR2_BST_EVEN_SHIFT           (7U)
#define DDR_PCTL_MCFG_MDDR_LPDDR2_BST_EVEN_MASK            (0x1U << DDR_PCTL_MCFG_MDDR_LPDDR2_BST_EVEN_SHIFT)           /* 0x00000080 */
#define DDR_PCTL_MCFG_PD_IDLE_SHIFT                        (8U)
#define DDR_PCTL_MCFG_PD_IDLE_MASK                         (0xFFU << DDR_PCTL_MCFG_PD_IDLE_SHIFT)                       /* 0x0000FF00 */
#define DDR_PCTL_MCFG_PD_TYPE_SHIFT                        (16U)
#define DDR_PCTL_MCFG_PD_TYPE_MASK                         (0x1U << DDR_PCTL_MCFG_PD_TYPE_SHIFT)                        /* 0x00010000 */
#define DDR_PCTL_MCFG_PD_EXIT_MODE_SHIFT                   (17U)
#define DDR_PCTL_MCFG_PD_EXIT_MODE_MASK                    (0x1U << DDR_PCTL_MCFG_PD_EXIT_MODE_SHIFT)                   /* 0x00020000 */
#define DDR_PCTL_MCFG_TFAW_CFG_SHIFT                       (18U)
#define DDR_PCTL_MCFG_TFAW_CFG_MASK                        (0x3U << DDR_PCTL_MCFG_TFAW_CFG_SHIFT)                       /* 0x000C0000 */
#define DDR_PCTL_MCFG_MDDR_LPDDR23_BL_SHIFT                (20U)
#define DDR_PCTL_MCFG_MDDR_LPDDR23_BL_MASK                 (0x3U << DDR_PCTL_MCFG_MDDR_LPDDR23_BL_SHIFT)                /* 0x00300000 */
#define DDR_PCTL_MCFG_MDDR_LPDDR23_EN_SHIFT                (22U)
#define DDR_PCTL_MCFG_MDDR_LPDDR23_EN_MASK                 (0x3U << DDR_PCTL_MCFG_MDDR_LPDDR23_EN_SHIFT)                /* 0x00C00000 */
#define DDR_PCTL_MCFG_MDDR_LPDDR23_CLOCK_STOP_IDLE_SHIFT   (24U)
#define DDR_PCTL_MCFG_MDDR_LPDDR23_CLOCK_STOP_IDLE_MASK    (0xFFU << DDR_PCTL_MCFG_MDDR_LPDDR23_CLOCK_STOP_IDLE_SHIFT)  /* 0xFF000000 */
/* PPCFG */
#define DDR_PCTL_PPCFG_OFFSET                              (0x84U)
#define DDR_PCTL_PPCFG_PPMEM_EN_SHIFT                      (0U)
#define DDR_PCTL_PPCFG_PPMEM_EN_MASK                       (0x1U << DDR_PCTL_PPCFG_PPMEM_EN_SHIFT)                      /* 0x00000001 */
#define DDR_PCTL_PPCFG_RPMEM_DIS_SHIFT                     (1U)
#define DDR_PCTL_PPCFG_RPMEM_DIS_MASK                      (0xFFU << DDR_PCTL_PPCFG_RPMEM_DIS_SHIFT)                    /* 0x000001FE */
/* MSTAT */
#define DDR_PCTL_MSTAT_OFFSET                              (0x88U)
#define DDR_PCTL_MSTAT                                     (0x0U)
#define DDR_PCTL_MSTAT_POWER_DOWN_SHIFT                    (0U)
#define DDR_PCTL_MSTAT_POWER_DOWN_MASK                     (0x1U << DDR_PCTL_MSTAT_POWER_DOWN_SHIFT)                    /* 0x00000001 */
#define DDR_PCTL_MSTAT_CLOCK_STOP_SHIFT                    (1U)
#define DDR_PCTL_MSTAT_CLOCK_STOP_MASK                     (0x1U << DDR_PCTL_MSTAT_CLOCK_STOP_SHIFT)                    /* 0x00000002 */
#define DDR_PCTL_MSTAT_SELF_REFRESH_SHIFT                  (2U)
#define DDR_PCTL_MSTAT_SELF_REFRESH_MASK                   (0x1U << DDR_PCTL_MSTAT_SELF_REFRESH_SHIFT)                  /* 0x00000004 */
/* LPDDR2ZQCFG */
#define DDR_PCTL_LPDDR2ZQCFG_OFFSET                        (0x8CU)
#define DDR_PCTL_LPDDR2ZQCFG_ZQCS_MA_SHIFT                 (0U)
#define DDR_PCTL_LPDDR2ZQCFG_ZQCS_MA_MASK                  (0xFFU << DDR_PCTL_LPDDR2ZQCFG_ZQCS_MA_SHIFT)                /* 0x000000FF */
#define DDR_PCTL_LPDDR2ZQCFG_ZQCS_OP_SHIFT                 (8U)
#define DDR_PCTL_LPDDR2ZQCFG_ZQCS_OP_MASK                  (0xFFU << DDR_PCTL_LPDDR2ZQCFG_ZQCS_OP_SHIFT)                /* 0x0000FF00 */
#define DDR_PCTL_LPDDR2ZQCFG_ZQCL_MA_SHIFT                 (16U)
#define DDR_PCTL_LPDDR2ZQCFG_ZQCL_MA_MASK                  (0xFFU << DDR_PCTL_LPDDR2ZQCFG_ZQCL_MA_SHIFT)                /* 0x00FF0000 */
#define DDR_PCTL_LPDDR2ZQCFG_ZQCL_OP_SHIFT                 (24U)
#define DDR_PCTL_LPDDR2ZQCFG_ZQCL_OP_MASK                  (0xFFU << DDR_PCTL_LPDDR2ZQCFG_ZQCL_OP_SHIFT)                /* 0xFF000000 */
/* DTUPDES */
#define DDR_PCTL_DTUPDES_OFFSET                            (0x94U)
#define DDR_PCTL_DTUPDES                                   (0x0U)
#define DDR_PCTL_DTUPDES_DTU_ERR_B0_SHIFT                  (0U)
#define DDR_PCTL_DTUPDES_DTU_ERR_B0_MASK                   (0x1U << DDR_PCTL_DTUPDES_DTU_ERR_B0_SHIFT)                  /* 0x00000001 */
#define DDR_PCTL_DTUPDES_DTU_ERR_B1_SHIFT                  (1U)
#define DDR_PCTL_DTUPDES_DTU_ERR_B1_MASK                   (0x1U << DDR_PCTL_DTUPDES_DTU_ERR_B1_SHIFT)                  /* 0x00000002 */
#define DDR_PCTL_DTUPDES_DTU_ERR_B2_SHIFT                  (2U)
#define DDR_PCTL_DTUPDES_DTU_ERR_B2_MASK                   (0x1U << DDR_PCTL_DTUPDES_DTU_ERR_B2_SHIFT)                  /* 0x00000004 */
#define DDR_PCTL_DTUPDES_DTU_ERR_B3_SHIFT                  (3U)
#define DDR_PCTL_DTUPDES_DTU_ERR_B3_MASK                   (0x1U << DDR_PCTL_DTUPDES_DTU_ERR_B3_SHIFT)                  /* 0x00000008 */
#define DDR_PCTL_DTUPDES_DTU_ERR_B4_SHIFT                  (4U)
#define DDR_PCTL_DTUPDES_DTU_ERR_B4_MASK                   (0x1U << DDR_PCTL_DTUPDES_DTU_ERR_B4_SHIFT)                  /* 0x00000010 */
#define DDR_PCTL_DTUPDES_DTU_ERR_B5_SHIFT                  (5U)
#define DDR_PCTL_DTUPDES_DTU_ERR_B5_MASK                   (0x1U << DDR_PCTL_DTUPDES_DTU_ERR_B5_SHIFT)                  /* 0x00000020 */
#define DDR_PCTL_DTUPDES_DTU_ERR_B6_SHIFT                  (6U)
#define DDR_PCTL_DTUPDES_DTU_ERR_B6_MASK                   (0x1U << DDR_PCTL_DTUPDES_DTU_ERR_B6_SHIFT)                  /* 0x00000040 */
#define DDR_PCTL_DTUPDES_DTU_ERR_B7_SHIFT                  (7U)
#define DDR_PCTL_DTUPDES_DTU_ERR_B7_MASK                   (0x1U << DDR_PCTL_DTUPDES_DTU_ERR_B7_SHIFT)                  /* 0x00000080 */
#define DDR_PCTL_DTUPDES_DTU_RANDOM_ERROR_SHIFT            (8U)
#define DDR_PCTL_DTUPDES_DTU_RANDOM_ERROR_MASK             (0x1U << DDR_PCTL_DTUPDES_DTU_RANDOM_ERROR_SHIFT)            /* 0x00000100 */
#define DDR_PCTL_DTUPDES_DTU_EAFFL_SHIFT                   (9U)
#define DDR_PCTL_DTUPDES_DTU_EAFFL_MASK                    (0xFU << DDR_PCTL_DTUPDES_DTU_EAFFL_SHIFT)                   /* 0x00001E00 */
#define DDR_PCTL_DTUPDES_DTU_RD_MISSING_SHIFT              (13U)
#define DDR_PCTL_DTUPDES_DTU_RD_MISSING_MASK               (0x1U << DDR_PCTL_DTUPDES_DTU_RD_MISSING_SHIFT)              /* 0x00002000 */
/* DTUNA */
#define DDR_PCTL_DTUNA_OFFSET                              (0x98U)
#define DDR_PCTL_DTUNA                                     (0x0U)
#define DDR_PCTL_DTUNA_DTU_NUM_ADDRESS_SHIFT               (0U)
#define DDR_PCTL_DTUNA_DTU_NUM_ADDRESS_MASK                (0xFFFFFFFFU << DDR_PCTL_DTUNA_DTU_NUM_ADDRESS_SHIFT)        /* 0xFFFFFFFF */
/* DTUNE */
#define DDR_PCTL_DTUNE_OFFSET                              (0x9CU)
#define DDR_PCTL_DTUNE                                     (0x0U)
#define DDR_PCTL_DTUNE_DTU_NUM_ERRORS_SHIFT                (0U)
#define DDR_PCTL_DTUNE_DTU_NUM_ERRORS_MASK                 (0xFFFFFFFFU << DDR_PCTL_DTUNE_DTU_NUM_ERRORS_SHIFT)         /* 0xFFFFFFFF */
/* DTUPRD0 */
#define DDR_PCTL_DTUPRD0_OFFSET                            (0xA0U)
#define DDR_PCTL_DTUPRD0                                   (0x0U)
#define DDR_PCTL_DTUPRD0_DTU_ALLBITS_0_SHIFT               (0U)
#define DDR_PCTL_DTUPRD0_DTU_ALLBITS_0_MASK                (0xFFFFU << DDR_PCTL_DTUPRD0_DTU_ALLBITS_0_SHIFT)            /* 0x0000FFFF */
#define DDR_PCTL_DTUPRD0_DTU_ALLBITS_1_SHIFT               (16U)
#define DDR_PCTL_DTUPRD0_DTU_ALLBITS_1_MASK                (0xFFFFU << DDR_PCTL_DTUPRD0_DTU_ALLBITS_1_SHIFT)            /* 0xFFFF0000 */
/* DTUPRD1 */
#define DDR_PCTL_DTUPRD1_OFFSET                            (0xA4U)
#define DDR_PCTL_DTUPRD1                                   (0x0U)
#define DDR_PCTL_DTUPRD1_DTU_ALLBITS_2_SHIFT               (0U)
#define DDR_PCTL_DTUPRD1_DTU_ALLBITS_2_MASK                (0xFFFFU << DDR_PCTL_DTUPRD1_DTU_ALLBITS_2_SHIFT)            /* 0x0000FFFF */
#define DDR_PCTL_DTUPRD1_DTU_ALLBITS_3_SHIFT               (16U)
#define DDR_PCTL_DTUPRD1_DTU_ALLBITS_3_MASK                (0xFFFFU << DDR_PCTL_DTUPRD1_DTU_ALLBITS_3_SHIFT)            /* 0xFFFF0000 */
/* DTUPRD2 */
#define DDR_PCTL_DTUPRD2_OFFSET                            (0xA8U)
#define DDR_PCTL_DTUPRD2                                   (0x0U)
#define DDR_PCTL_DTUPRD2_DTU_ALLBITS_4_SHIFT               (0U)
#define DDR_PCTL_DTUPRD2_DTU_ALLBITS_4_MASK                (0xFFFFU << DDR_PCTL_DTUPRD2_DTU_ALLBITS_4_SHIFT)            /* 0x0000FFFF */
#define DDR_PCTL_DTUPRD2_DTU_ALLBITS_5_SHIFT               (16U)
#define DDR_PCTL_DTUPRD2_DTU_ALLBITS_5_MASK                (0xFFFFU << DDR_PCTL_DTUPRD2_DTU_ALLBITS_5_SHIFT)            /* 0xFFFF0000 */
/* DTUPRD3 */
#define DDR_PCTL_DTUPRD3_OFFSET                            (0xACU)
#define DDR_PCTL_DTUPRD3                                   (0x0U)
#define DDR_PCTL_DTUPRD3_DTU_ALLBITS_6_SHIFT               (0U)
#define DDR_PCTL_DTUPRD3_DTU_ALLBITS_6_MASK                (0xFFFFU << DDR_PCTL_DTUPRD3_DTU_ALLBITS_6_SHIFT)            /* 0x0000FFFF */
#define DDR_PCTL_DTUPRD3_DTU_ALLBITS_7_SHIFT               (16U)
#define DDR_PCTL_DTUPRD3_DTU_ALLBITS_7_MASK                (0xFFFFU << DDR_PCTL_DTUPRD3_DTU_ALLBITS_7_SHIFT)            /* 0xFFFF0000 */
/* DTUAWDT */
#define DDR_PCTL_DTUAWDT_OFFSET                            (0xB0U)
#define DDR_PCTL_DTUAWDT_COLUMN_ADDR_WIDTH_SHIFT           (0U)
#define DDR_PCTL_DTUAWDT_COLUMN_ADDR_WIDTH_MASK            (0x3U << DDR_PCTL_DTUAWDT_COLUMN_ADDR_WIDTH_SHIFT)           /* 0x00000003 */
#define DDR_PCTL_DTUAWDT_BANK_ADDR_WIDTH_SHIFT             (3U)
#define DDR_PCTL_DTUAWDT_BANK_ADDR_WIDTH_MASK              (0x3U << DDR_PCTL_DTUAWDT_BANK_ADDR_WIDTH_SHIFT)             /* 0x00000018 */
#define DDR_PCTL_DTUAWDT_ROW_ADDR_WIDTH_SHIFT              (6U)
#define DDR_PCTL_DTUAWDT_ROW_ADDR_WIDTH_MASK               (0x3U << DDR_PCTL_DTUAWDT_ROW_ADDR_WIDTH_SHIFT)              /* 0x000000C0 */
#define DDR_PCTL_DTUAWDT_NUMBER_RANKS_SHIFT                (9U)
#define DDR_PCTL_DTUAWDT_NUMBER_RANKS_MASK                 (0x3U << DDR_PCTL_DTUAWDT_NUMBER_RANKS_SHIFT)                /* 0x00000600 */
/* TOGCNT1U */
#define DDR_PCTL_TOGCNT1U_OFFSET                           (0xC0U)
#define DDR_PCTL_TOGCNT1U_TOGGLE_COUNTER_1U_SHIFT          (0U)
#define DDR_PCTL_TOGCNT1U_TOGGLE_COUNTER_1U_MASK           (0x3FFU << DDR_PCTL_TOGCNT1U_TOGGLE_COUNTER_1U_SHIFT)        /* 0x000003FF */
/* TINIT */
#define DDR_PCTL_TINIT_OFFSET                              (0xC4U)
#define DDR_PCTL_TINIT_T_INIT_SHIFT                        (0U)
#define DDR_PCTL_TINIT_T_INIT_MASK                         (0x1FFU << DDR_PCTL_TINIT_T_INIT_SHIFT)                      /* 0x000001FF */
/* TRSTH */
#define DDR_PCTL_TRSTH_OFFSET                              (0xC8U)
#define DDR_PCTL_TRSTH_T_RSTH_SHIFT                        (0U)
#define DDR_PCTL_TRSTH_T_RSTH_MASK                         (0x3FFU << DDR_PCTL_TRSTH_T_RSTH_SHIFT)                      /* 0x000003FF */
/* TOGCNT100N */
#define DDR_PCTL_TOGCNT100N_OFFSET                         (0xCCU)
#define DDR_PCTL_TOGCNT100N_TOGGLE_COUNTER_100N_SHIFT      (0U)
#define DDR_PCTL_TOGCNT100N_TOGGLE_COUNTER_100N_MASK       (0x7FU << DDR_PCTL_TOGCNT100N_TOGGLE_COUNTER_100N_SHIFT)     /* 0x0000007F */
/* TREFI */
#define DDR_PCTL_TREFI_OFFSET                              (0xD0U)
#define DDR_PCTL_TREFI_T_REFI_SHIFT                        (0U)
#define DDR_PCTL_TREFI_T_REFI_MASK                         (0x1FFFU << DDR_PCTL_TREFI_T_REFI_SHIFT)                     /* 0x00001FFF */
#define DDR_PCTL_TREFI_NUM_ADD_REF_SHIFT                   (16U)
#define DDR_PCTL_TREFI_NUM_ADD_REF_MASK                    (0x7U << DDR_PCTL_TREFI_NUM_ADD_REF_SHIFT)                   /* 0x00070000 */
#define DDR_PCTL_TREFI_UPD_REF_SHIFT                       (31U)
#define DDR_PCTL_TREFI_UPD_REF_MASK                        (0x1U << DDR_PCTL_TREFI_UPD_REF_SHIFT)                       /* 0x80000000 */
/* TMRD */
#define DDR_PCTL_TMRD_OFFSET                               (0xD4U)
#define DDR_PCTL_TMRD_T_MRD_SHIFT                          (0U)
#define DDR_PCTL_TMRD_T_MRD_MASK                           (0x7U << DDR_PCTL_TMRD_T_MRD_SHIFT)                          /* 0x00000007 */
/* TRFC */
#define DDR_PCTL_TRFC_OFFSET                               (0xD8U)
#define DDR_PCTL_TRFC_T_RFC_SHIFT                          (0U)
#define DDR_PCTL_TRFC_T_RFC_MASK                           (0x1FFU << DDR_PCTL_TRFC_T_RFC_SHIFT)                        /* 0x000001FF */
/* TRP */
#define DDR_PCTL_TRP_OFFSET                                (0xDCU)
#define DDR_PCTL_TRP_T_RP_SHIFT                            (0U)
#define DDR_PCTL_TRP_T_RP_MASK                             (0x1FU << DDR_PCTL_TRP_T_RP_SHIFT)                           /* 0x0000001F */
#define DDR_PCTL_TRP_PREA_EXTRA_SHIFT                      (16U)
#define DDR_PCTL_TRP_PREA_EXTRA_MASK                       (0x3U << DDR_PCTL_TRP_PREA_EXTRA_SHIFT)                      /* 0x00030000 */
/* TRTW */
#define DDR_PCTL_TRTW_OFFSET                               (0xE0U)
#define DDR_PCTL_TRTW_T_RTW_SHIFT                          (0U)
#define DDR_PCTL_TRTW_T_RTW_MASK                           (0xFU << DDR_PCTL_TRTW_T_RTW_SHIFT)                          /* 0x0000000F */
/* TAL */
#define DDR_PCTL_TAL_OFFSET                                (0xE4U)
#define DDR_PCTL_TAL_T_AL_SHIFT                            (0U)
#define DDR_PCTL_TAL_T_AL_MASK                             (0xFU << DDR_PCTL_TAL_T_AL_SHIFT)                            /* 0x0000000F */
/* TCL */
#define DDR_PCTL_TCL_OFFSET                                (0xE8U)
#define DDR_PCTL_TCL_T_CL_SHIFT                            (0U)
#define DDR_PCTL_TCL_T_CL_MASK                             (0xFU << DDR_PCTL_TCL_T_CL_SHIFT)                            /* 0x0000000F */
/* TCWL */
#define DDR_PCTL_TCWL_OFFSET                               (0xECU)
#define DDR_PCTL_TCWL_T_CWL_SHIFT                          (0U)
#define DDR_PCTL_TCWL_T_CWL_MASK                           (0xFU << DDR_PCTL_TCWL_T_CWL_SHIFT)                          /* 0x0000000F */
/* TRAS */
#define DDR_PCTL_TRAS_OFFSET                               (0xF0U)
#define DDR_PCTL_TRAS_T_RAS_SHIFT                          (0U)
#define DDR_PCTL_TRAS_T_RAS_MASK                           (0x3FU << DDR_PCTL_TRAS_T_RAS_SHIFT)                         /* 0x0000003F */
/* TRC */
#define DDR_PCTL_TRC_OFFSET                                (0xF4U)
#define DDR_PCTL_TRC_T_RC_SHIFT                            (0U)
#define DDR_PCTL_TRC_T_RC_MASK                             (0x3FU << DDR_PCTL_TRC_T_RC_SHIFT)                           /* 0x0000003F */
/* TRCD */
#define DDR_PCTL_TRCD_OFFSET                               (0xF8U)
#define DDR_PCTL_TRCD_T_RCD_SHIFT                          (0U)
#define DDR_PCTL_TRCD_T_RCD_MASK                           (0x1FU << DDR_PCTL_TRCD_T_RCD_SHIFT)                         /* 0x0000001F */
/* TRRD */
#define DDR_PCTL_TRRD_OFFSET                               (0xFCU)
#define DDR_PCTL_TRRD_T_RRD_SHIFT                          (0U)
#define DDR_PCTL_TRRD_T_RRD_MASK                           (0xFU << DDR_PCTL_TRRD_T_RRD_SHIFT)                          /* 0x0000000F */
/* TRTP */
#define DDR_PCTL_TRTP_OFFSET                               (0x100U)
#define DDR_PCTL_TRTP_T_RTP_SHIFT                          (0U)
#define DDR_PCTL_TRTP_T_RTP_MASK                           (0xFU << DDR_PCTL_TRTP_T_RTP_SHIFT)                          /* 0x0000000F */
/* TWR */
#define DDR_PCTL_TWR_OFFSET                                (0x104U)
#define DDR_PCTL_TWR_T_WR_SHIFT                            (0U)
#define DDR_PCTL_TWR_T_WR_MASK                             (0x1FU << DDR_PCTL_TWR_T_WR_SHIFT)                           /* 0x0000001F */
/* TWTR */
#define DDR_PCTL_TWTR_OFFSET                               (0x108U)
#define DDR_PCTL_TWTR_T_WTR_SHIFT                          (0U)
#define DDR_PCTL_TWTR_T_WTR_MASK                           (0xFU << DDR_PCTL_TWTR_T_WTR_SHIFT)                          /* 0x0000000F */
/* TEXSR */
#define DDR_PCTL_TEXSR_OFFSET                              (0x10CU)
#define DDR_PCTL_TEXSR_T_EXSR_SHIFT                        (0U)
#define DDR_PCTL_TEXSR_T_EXSR_MASK                         (0x3FFU << DDR_PCTL_TEXSR_T_EXSR_SHIFT)                      /* 0x000003FF */
/* TXP */
#define DDR_PCTL_TXP_OFFSET                                (0x110U)
#define DDR_PCTL_TXP_T_XP_SHIFT                            (0U)
#define DDR_PCTL_TXP_T_XP_MASK                             (0x7U << DDR_PCTL_TXP_T_XP_SHIFT)                            /* 0x00000007 */
/* TXPDLL */
#define DDR_PCTL_TXPDLL_OFFSET                             (0x114U)
#define DDR_PCTL_TXPDLL_T_XPDLL_SHIFT                      (0U)
#define DDR_PCTL_TXPDLL_T_XPDLL_MASK                       (0x3FU << DDR_PCTL_TXPDLL_T_XPDLL_SHIFT)                     /* 0x0000003F */
/* TZQCS */
#define DDR_PCTL_TZQCS_OFFSET                              (0x118U)
#define DDR_PCTL_TZQCS_T_ZQCS_SHIFT                        (0U)
#define DDR_PCTL_TZQCS_T_ZQCS_MASK                         (0x7FU << DDR_PCTL_TZQCS_T_ZQCS_SHIFT)                       /* 0x0000007F */
/* TZQCSI */
#define DDR_PCTL_TZQCSI_OFFSET                             (0x11CU)
#define DDR_PCTL_TZQCSI_T_ZQCSI_SHIFT                      (0U)
#define DDR_PCTL_TZQCSI_T_ZQCSI_MASK                       (0xFFFFFFFFU << DDR_PCTL_TZQCSI_T_ZQCSI_SHIFT)               /* 0xFFFFFFFF */
/* TDQS */
#define DDR_PCTL_TDQS_OFFSET                               (0x120U)
#define DDR_PCTL_TDQS_T_DQS_SHIFT                          (0U)
#define DDR_PCTL_TDQS_T_DQS_MASK                           (0xFU << DDR_PCTL_TDQS_T_DQS_SHIFT)                          /* 0x0000000F */
/* TCKSRE */
#define DDR_PCTL_TCKSRE_OFFSET                             (0x124U)
#define DDR_PCTL_TCKSRE_T_CKSRE_SHIFT                      (0U)
#define DDR_PCTL_TCKSRE_T_CKSRE_MASK                       (0x1FU << DDR_PCTL_TCKSRE_T_CKSRE_SHIFT)                     /* 0x0000001F */
/* TCKSRX */
#define DDR_PCTL_TCKSRX_OFFSET                             (0x128U)
#define DDR_PCTL_TCKSRX_T_CKSRX_SHIFT                      (0U)
#define DDR_PCTL_TCKSRX_T_CKSRX_MASK                       (0x1FU << DDR_PCTL_TCKSRX_T_CKSRX_SHIFT)                     /* 0x0000001F */
/* TCKE */
#define DDR_PCTL_TCKE_OFFSET                               (0x12CU)
#define DDR_PCTL_TCKE_T_CKE_SHIFT                          (0U)
#define DDR_PCTL_TCKE_T_CKE_MASK                           (0x7U << DDR_PCTL_TCKE_T_CKE_SHIFT)                          /* 0x00000007 */
/* TMOD */
#define DDR_PCTL_TMOD_OFFSET                               (0x130U)
#define DDR_PCTL_TMOD_T_MOD_SHIFT                          (0U)
#define DDR_PCTL_TMOD_T_MOD_MASK                           (0x1FU << DDR_PCTL_TMOD_T_MOD_SHIFT)                         /* 0x0000001F */
/* TRSTL */
#define DDR_PCTL_TRSTL_OFFSET                              (0x134U)
#define DDR_PCTL_TRSTL_T_RSTL_SHIFT                        (0U)
#define DDR_PCTL_TRSTL_T_RSTL_MASK                         (0x7FU << DDR_PCTL_TRSTL_T_RSTL_SHIFT)                       /* 0x0000007F */
/* TZQCL */
#define DDR_PCTL_TZQCL_OFFSET                              (0x138U)
#define DDR_PCTL_TZQCL_T_ZQCL_SHIFT                        (0U)
#define DDR_PCTL_TZQCL_T_ZQCL_MASK                         (0x3FFU << DDR_PCTL_TZQCL_T_ZQCL_SHIFT)                      /* 0x000003FF */
/* TMRR */
#define DDR_PCTL_TMRR_OFFSET                               (0x13CU)
#define DDR_PCTL_TMRR_T_MRR_SHIFT                          (0U)
#define DDR_PCTL_TMRR_T_MRR_MASK                           (0xFFU << DDR_PCTL_TMRR_T_MRR_SHIFT)                         /* 0x000000FF */
/* TCKESR */
#define DDR_PCTL_TCKESR_OFFSET                             (0x140U)
#define DDR_PCTL_TCKESR_T_CKESR_SHIFT                      (0U)
#define DDR_PCTL_TCKESR_T_CKESR_MASK                       (0xFU << DDR_PCTL_TCKESR_T_CKESR_SHIFT)                      /* 0x0000000F */
/* TDPD */
#define DDR_PCTL_TDPD_OFFSET                               (0x144U)
#define DDR_PCTL_TDPD_T_DPD_SHIFT                          (0U)
#define DDR_PCTL_TDPD_T_DPD_MASK                           (0x3FFU << DDR_PCTL_TDPD_T_DPD_SHIFT)                        /* 0x000003FF */
/* TREFI_MEM_DDR3 */
#define DDR_PCTL_TREFI_MEM_DDR3_OFFSET                     (0x148U)
#define DDR_PCTL_TREFI_MEM_DDR3_T_REFI_MEM_DDR3_SHIFT      (0U)
#define DDR_PCTL_TREFI_MEM_DDR3_T_REFI_MEM_DDR3_MASK       (0x7FFFU << DDR_PCTL_TREFI_MEM_DDR3_T_REFI_MEM_DDR3_SHIFT)   /* 0x00007FFF */
/* DTUWACTL */
#define DDR_PCTL_DTUWACTL_OFFSET                           (0x200U)
#define DDR_PCTL_DTUWACTL_DTU_WR_COL_SHIFT                 (0U)
#define DDR_PCTL_DTUWACTL_DTU_WR_COL_MASK                  (0x3FFU << DDR_PCTL_DTUWACTL_DTU_WR_COL_SHIFT)               /* 0x000003FF */
#define DDR_PCTL_DTUWACTL_DTU_WR_BANK_SHIFT                (10U)
#define DDR_PCTL_DTUWACTL_DTU_WR_BANK_MASK                 (0x7U << DDR_PCTL_DTUWACTL_DTU_WR_BANK_SHIFT)                /* 0x00001C00 */
#define DDR_PCTL_DTUWACTL_DTU_WR_ROW_SHIFT                 (13U)
#define DDR_PCTL_DTUWACTL_DTU_WR_ROW_MASK                  (0xFFFFU << DDR_PCTL_DTUWACTL_DTU_WR_ROW_SHIFT)              /* 0x1FFFE000 */
#define DDR_PCTL_DTUWACTL_DTU_WR_RANK_SHIFT                (30U)
#define DDR_PCTL_DTUWACTL_DTU_WR_RANK_MASK                 (0x3U << DDR_PCTL_DTUWACTL_DTU_WR_RANK_SHIFT)                /* 0xC0000000 */
/* DTURACTL */
#define DDR_PCTL_DTURACTL_OFFSET                           (0x204U)
#define DDR_PCTL_DTURACTL_DTU_RD_COL_SHIFT                 (0U)
#define DDR_PCTL_DTURACTL_DTU_RD_COL_MASK                  (0x3FFU << DDR_PCTL_DTURACTL_DTU_RD_COL_SHIFT)               /* 0x000003FF */
#define DDR_PCTL_DTURACTL_DTU_RD_BANK_SHIFT                (10U)
#define DDR_PCTL_DTURACTL_DTU_RD_BANK_MASK                 (0x7U << DDR_PCTL_DTURACTL_DTU_RD_BANK_SHIFT)                /* 0x00001C00 */
#define DDR_PCTL_DTURACTL_DTU_RD_ROW_SHIFT                 (13U)
#define DDR_PCTL_DTURACTL_DTU_RD_ROW_MASK                  (0xFFFFU << DDR_PCTL_DTURACTL_DTU_RD_ROW_SHIFT)              /* 0x1FFFE000 */
#define DDR_PCTL_DTURACTL_DTU_RD_RANK_SHIFT                (30U)
#define DDR_PCTL_DTURACTL_DTU_RD_RANK_MASK                 (0x3U << DDR_PCTL_DTURACTL_DTU_RD_RANK_SHIFT)                /* 0xC0000000 */
/* DTUCFG */
#define DDR_PCTL_DTUCFG_OFFSET                             (0x208U)
#define DDR_PCTL_DTUCFG_DTU_ENABLE_SHIFT                   (0U)
#define DDR_PCTL_DTUCFG_DTU_ENABLE_MASK                    (0x1U << DDR_PCTL_DTUCFG_DTU_ENABLE_SHIFT)                   /* 0x00000001 */
#define DDR_PCTL_DTUCFG_DTU_NALEN_SHIFT                    (1U)
#define DDR_PCTL_DTUCFG_DTU_NALEN_MASK                     (0x3FU << DDR_PCTL_DTUCFG_DTU_NALEN_SHIFT)                   /* 0x0000007E */
#define DDR_PCTL_DTUCFG_DTU_INCR_COLS_SHIFT                (7U)
#define DDR_PCTL_DTUCFG_DTU_INCR_COLS_MASK                 (0x1U << DDR_PCTL_DTUCFG_DTU_INCR_COLS_SHIFT)                /* 0x00000080 */
#define DDR_PCTL_DTUCFG_DTU_INCR_BANKS_SHIFT               (8U)
#define DDR_PCTL_DTUCFG_DTU_INCR_BANKS_MASK                (0x1U << DDR_PCTL_DTUCFG_DTU_INCR_BANKS_SHIFT)               /* 0x00000100 */
#define DDR_PCTL_DTUCFG_DTU_GENERATE_RANDOM_SHIFT          (9U)
#define DDR_PCTL_DTUCFG_DTU_GENERATE_RANDOM_MASK           (0x1U << DDR_PCTL_DTUCFG_DTU_GENERATE_RANDOM_SHIFT)          /* 0x00000200 */
#define DDR_PCTL_DTUCFG_DTU_TARGET_LANE_SHIFT              (10U)
#define DDR_PCTL_DTUCFG_DTU_TARGET_LANE_MASK               (0xFU << DDR_PCTL_DTUCFG_DTU_TARGET_LANE_SHIFT)              /* 0x00003C00 */
#define DDR_PCTL_DTUCFG_DTU_DATA_MASK_EN_SHIFT             (14U)
#define DDR_PCTL_DTUCFG_DTU_DATA_MASK_EN_MASK              (0x1U << DDR_PCTL_DTUCFG_DTU_DATA_MASK_EN_SHIFT)             /* 0x00004000 */
#define DDR_PCTL_DTUCFG_DTU_WR_MULTI_RD_SHIFT              (15U)
#define DDR_PCTL_DTUCFG_DTU_WR_MULTI_RD_MASK               (0x1U << DDR_PCTL_DTUCFG_DTU_WR_MULTI_RD_SHIFT)              /* 0x00008000 */
#define DDR_PCTL_DTUCFG_DTU_ROW_INCREMENTS_SHIFT           (16U)
#define DDR_PCTL_DTUCFG_DTU_ROW_INCREMENTS_MASK            (0x7FU << DDR_PCTL_DTUCFG_DTU_ROW_INCREMENTS_SHIFT)          /* 0x007F0000 */
/* DTUECTL */
#define DDR_PCTL_DTUECTL_OFFSET                            (0x20CU)
#define DDR_PCTL_DTUECTL_RUN_DTU_SHIFT                     (0U)
#define DDR_PCTL_DTUECTL_RUN_DTU_MASK                      (0x1U << DDR_PCTL_DTUECTL_RUN_DTU_SHIFT)                     /* 0x00000001 */
#define DDR_PCTL_DTUECTL_RUN_ERROR_REPORTS_SHIFT           (1U)
#define DDR_PCTL_DTUECTL_RUN_ERROR_REPORTS_MASK            (0x1U << DDR_PCTL_DTUECTL_RUN_ERROR_REPORTS_SHIFT)           /* 0x00000002 */
#define DDR_PCTL_DTUECTL_WR_MULTI_RD_RST_SHIFT             (2U)
#define DDR_PCTL_DTUECTL_WR_MULTI_RD_RST_MASK              (0x1U << DDR_PCTL_DTUECTL_WR_MULTI_RD_RST_SHIFT)             /* 0x00000004 */
/* DTUWD0 */
#define DDR_PCTL_DTUWD0_OFFSET                             (0x210U)
#define DDR_PCTL_DTUWD0_DTU_WR_BYTE0_SHIFT                 (0U)
#define DDR_PCTL_DTUWD0_DTU_WR_BYTE0_MASK                  (0xFFU << DDR_PCTL_DTUWD0_DTU_WR_BYTE0_SHIFT)                /* 0x000000FF */
#define DDR_PCTL_DTUWD0_DTU_WR_BYTE1_SHIFT                 (8U)
#define DDR_PCTL_DTUWD0_DTU_WR_BYTE1_MASK                  (0xFFU << DDR_PCTL_DTUWD0_DTU_WR_BYTE1_SHIFT)                /* 0x0000FF00 */
#define DDR_PCTL_DTUWD0_DTU_WR_BYTE2_SHIFT                 (16U)
#define DDR_PCTL_DTUWD0_DTU_WR_BYTE2_MASK                  (0xFFU << DDR_PCTL_DTUWD0_DTU_WR_BYTE2_SHIFT)                /* 0x00FF0000 */
#define DDR_PCTL_DTUWD0_DTU_WR_BYTE3_SHIFT                 (24U)
#define DDR_PCTL_DTUWD0_DTU_WR_BYTE3_MASK                  (0xFFU << DDR_PCTL_DTUWD0_DTU_WR_BYTE3_SHIFT)                /* 0xFF000000 */
/* DTUWD1 */
#define DDR_PCTL_DTUWD1_OFFSET                             (0x214U)
#define DDR_PCTL_DTUWD1_DTU_WR_BYTE4_SHIFT                 (0U)
#define DDR_PCTL_DTUWD1_DTU_WR_BYTE4_MASK                  (0xFFU << DDR_PCTL_DTUWD1_DTU_WR_BYTE4_SHIFT)                /* 0x000000FF */
#define DDR_PCTL_DTUWD1_DTU_WR_BYTE5_SHIFT                 (8U)
#define DDR_PCTL_DTUWD1_DTU_WR_BYTE5_MASK                  (0xFFU << DDR_PCTL_DTUWD1_DTU_WR_BYTE5_SHIFT)                /* 0x0000FF00 */
#define DDR_PCTL_DTUWD1_DTU_WR_BYTE6_SHIFT                 (16U)
#define DDR_PCTL_DTUWD1_DTU_WR_BYTE6_MASK                  (0xFFU << DDR_PCTL_DTUWD1_DTU_WR_BYTE6_SHIFT)                /* 0x00FF0000 */
#define DDR_PCTL_DTUWD1_DTU_WR_BYTE7_SHIFT                 (24U)
#define DDR_PCTL_DTUWD1_DTU_WR_BYTE7_MASK                  (0xFFU << DDR_PCTL_DTUWD1_DTU_WR_BYTE7_SHIFT)                /* 0xFF000000 */
/* DTUWD2 */
#define DDR_PCTL_DTUWD2_OFFSET                             (0x218U)
#define DDR_PCTL_DTUWD2_DTU_WR_BYTE8_SHIFT                 (0U)
#define DDR_PCTL_DTUWD2_DTU_WR_BYTE8_MASK                  (0xFFU << DDR_PCTL_DTUWD2_DTU_WR_BYTE8_SHIFT)                /* 0x000000FF */
#define DDR_PCTL_DTUWD2_DTU_WR_BYTE9_SHIFT                 (8U)
#define DDR_PCTL_DTUWD2_DTU_WR_BYTE9_MASK                  (0xFFU << DDR_PCTL_DTUWD2_DTU_WR_BYTE9_SHIFT)                /* 0x0000FF00 */
#define DDR_PCTL_DTUWD2_DTU_WR_BYTE10_SHIFT                (16U)
#define DDR_PCTL_DTUWD2_DTU_WR_BYTE10_MASK                 (0xFFU << DDR_PCTL_DTUWD2_DTU_WR_BYTE10_SHIFT)               /* 0x00FF0000 */
#define DDR_PCTL_DTUWD2_DTU_WR_BYTE11_SHIFT                (24U)
#define DDR_PCTL_DTUWD2_DTU_WR_BYTE11_MASK                 (0xFFU << DDR_PCTL_DTUWD2_DTU_WR_BYTE11_SHIFT)               /* 0xFF000000 */
/* DTUWD3 */
#define DDR_PCTL_DTUWD3_OFFSET                             (0x21CU)
#define DDR_PCTL_DTUWD3_DTU_WR_BYTE12_SHIFT                (0U)
#define DDR_PCTL_DTUWD3_DTU_WR_BYTE12_MASK                 (0xFFU << DDR_PCTL_DTUWD3_DTU_WR_BYTE12_SHIFT)               /* 0x000000FF */
#define DDR_PCTL_DTUWD3_DTU_WR_BYTE13_SHIFT                (8U)
#define DDR_PCTL_DTUWD3_DTU_WR_BYTE13_MASK                 (0xFFU << DDR_PCTL_DTUWD3_DTU_WR_BYTE13_SHIFT)               /* 0x0000FF00 */
#define DDR_PCTL_DTUWD3_DTU_WR_BYTE14_SHIFT                (16U)
#define DDR_PCTL_DTUWD3_DTU_WR_BYTE14_MASK                 (0xFFU << DDR_PCTL_DTUWD3_DTU_WR_BYTE14_SHIFT)               /* 0x00FF0000 */
#define DDR_PCTL_DTUWD3_DTU_WR_BYTE15_SHIFT                (24U)
#define DDR_PCTL_DTUWD3_DTU_WR_BYTE15_MASK                 (0xFFU << DDR_PCTL_DTUWD3_DTU_WR_BYTE15_SHIFT)               /* 0xFF000000 */
/* DTUWDM */
#define DDR_PCTL_DTUWDM_OFFSET                             (0x220U)
#define DDR_PCTL_DTUWDM_DM_WR_BYTE0_SHIFT                  (0U)
#define DDR_PCTL_DTUWDM_DM_WR_BYTE0_MASK                   (0xFFFFU << DDR_PCTL_DTUWDM_DM_WR_BYTE0_SHIFT)               /* 0x0000FFFF */
/* DTURD0 */
#define DDR_PCTL_DTURD0_OFFSET                             (0x224U)
#define DDR_PCTL_DTURD0                                    (0x0U)
#define DDR_PCTL_DTURD0_DTU_RD_BYTE0_SHIFT                 (0U)
#define DDR_PCTL_DTURD0_DTU_RD_BYTE0_MASK                  (0xFFU << DDR_PCTL_DTURD0_DTU_RD_BYTE0_SHIFT)                /* 0x000000FF */
#define DDR_PCTL_DTURD0_DTU_RD_BYTE1_SHIFT                 (8U)
#define DDR_PCTL_DTURD0_DTU_RD_BYTE1_MASK                  (0xFFU << DDR_PCTL_DTURD0_DTU_RD_BYTE1_SHIFT)                /* 0x0000FF00 */
#define DDR_PCTL_DTURD0_DTU_RD_BYTE2_SHIFT                 (16U)
#define DDR_PCTL_DTURD0_DTU_RD_BYTE2_MASK                  (0xFFU << DDR_PCTL_DTURD0_DTU_RD_BYTE2_SHIFT)                /* 0x00FF0000 */
#define DDR_PCTL_DTURD0_DTU_RD_BYTE3_SHIFT                 (24U)
#define DDR_PCTL_DTURD0_DTU_RD_BYTE3_MASK                  (0xFFU << DDR_PCTL_DTURD0_DTU_RD_BYTE3_SHIFT)                /* 0xFF000000 */
/* DTURD1 */
#define DDR_PCTL_DTURD1_OFFSET                             (0x228U)
#define DDR_PCTL_DTURD1                                    (0x0U)
#define DDR_PCTL_DTURD1_DTU_RD_BYTE4_SHIFT                 (0U)
#define DDR_PCTL_DTURD1_DTU_RD_BYTE4_MASK                  (0xFFU << DDR_PCTL_DTURD1_DTU_RD_BYTE4_SHIFT)                /* 0x000000FF */
#define DDR_PCTL_DTURD1_DTU_RD_BYTE5_SHIFT                 (8U)
#define DDR_PCTL_DTURD1_DTU_RD_BYTE5_MASK                  (0xFFU << DDR_PCTL_DTURD1_DTU_RD_BYTE5_SHIFT)                /* 0x0000FF00 */
#define DDR_PCTL_DTURD1_DTU_RD_BYTE6_SHIFT                 (16U)
#define DDR_PCTL_DTURD1_DTU_RD_BYTE6_MASK                  (0xFFU << DDR_PCTL_DTURD1_DTU_RD_BYTE6_SHIFT)                /* 0x00FF0000 */
#define DDR_PCTL_DTURD1_DTU_RD_BYTE7_SHIFT                 (24U)
#define DDR_PCTL_DTURD1_DTU_RD_BYTE7_MASK                  (0xFFU << DDR_PCTL_DTURD1_DTU_RD_BYTE7_SHIFT)                /* 0xFF000000 */
/* DTURD2 */
#define DDR_PCTL_DTURD2_OFFSET                             (0x22CU)
#define DDR_PCTL_DTURD2                                    (0x0U)
#define DDR_PCTL_DTURD2_DTU_RD_BYTE8_SHIFT                 (0U)
#define DDR_PCTL_DTURD2_DTU_RD_BYTE8_MASK                  (0xFFU << DDR_PCTL_DTURD2_DTU_RD_BYTE8_SHIFT)                /* 0x000000FF */
#define DDR_PCTL_DTURD2_DTU_RD_BYTE9_SHIFT                 (8U)
#define DDR_PCTL_DTURD2_DTU_RD_BYTE9_MASK                  (0xFFU << DDR_PCTL_DTURD2_DTU_RD_BYTE9_SHIFT)                /* 0x0000FF00 */
#define DDR_PCTL_DTURD2_DTU_RD_BYTE10_SHIFT                (16U)
#define DDR_PCTL_DTURD2_DTU_RD_BYTE10_MASK                 (0xFFU << DDR_PCTL_DTURD2_DTU_RD_BYTE10_SHIFT)               /* 0x00FF0000 */
#define DDR_PCTL_DTURD2_DTU_RD_BYTE11_SHIFT                (24U)
#define DDR_PCTL_DTURD2_DTU_RD_BYTE11_MASK                 (0xFFU << DDR_PCTL_DTURD2_DTU_RD_BYTE11_SHIFT)               /* 0xFF000000 */
/* DTURD3 */
#define DDR_PCTL_DTURD3_OFFSET                             (0x230U)
#define DDR_PCTL_DTURD3                                    (0x0U)
#define DDR_PCTL_DTURD3_DTU_RD_BYTE12_SHIFT                (0U)
#define DDR_PCTL_DTURD3_DTU_RD_BYTE12_MASK                 (0xFFU << DDR_PCTL_DTURD3_DTU_RD_BYTE12_SHIFT)               /* 0x000000FF */
#define DDR_PCTL_DTURD3_DTU_RD_BYTE13_SHIFT                (8U)
#define DDR_PCTL_DTURD3_DTU_RD_BYTE13_MASK                 (0xFFU << DDR_PCTL_DTURD3_DTU_RD_BYTE13_SHIFT)               /* 0x0000FF00 */
#define DDR_PCTL_DTURD3_DTU_RD_BYTE14_SHIFT                (16U)
#define DDR_PCTL_DTURD3_DTU_RD_BYTE14_MASK                 (0xFFU << DDR_PCTL_DTURD3_DTU_RD_BYTE14_SHIFT)               /* 0x00FF0000 */
#define DDR_PCTL_DTURD3_DTU_RD_BYTE15_SHIFT                (24U)
#define DDR_PCTL_DTURD3_DTU_RD_BYTE15_MASK                 (0xFFU << DDR_PCTL_DTURD3_DTU_RD_BYTE15_SHIFT)               /* 0xFF000000 */
/* DTULFSRWD */
#define DDR_PCTL_DTULFSRWD_OFFSET                          (0x234U)
#define DDR_PCTL_DTULFSRWD_DTU_LFSR_WSEED_SHIFT            (0U)
#define DDR_PCTL_DTULFSRWD_DTU_LFSR_WSEED_MASK             (0xFFFFFFFFU << DDR_PCTL_DTULFSRWD_DTU_LFSR_WSEED_SHIFT)     /* 0xFFFFFFFF */
/* DTULFSRRD */
#define DDR_PCTL_DTULFSRRD_OFFSET                          (0x238U)
#define DDR_PCTL_DTULFSRRD_DTU_LFSR_RSEED_SHIFT            (0U)
#define DDR_PCTL_DTULFSRRD_DTU_LFSR_RSEED_MASK             (0xFFFFFFFFU << DDR_PCTL_DTULFSRRD_DTU_LFSR_RSEED_SHIFT)     /* 0xFFFFFFFF */
/* DTUEAF */
#define DDR_PCTL_DTUEAF_OFFSET                             (0x23CU)
#define DDR_PCTL_DTUEAF                                    (0x0U)
#define DDR_PCTL_DTUEAF_EA_COLUMN_SHIFT                    (0U)
#define DDR_PCTL_DTUEAF_EA_COLUMN_MASK                     (0x3FFU << DDR_PCTL_DTUEAF_EA_COLUMN_SHIFT)                  /* 0x000003FF */
#define DDR_PCTL_DTUEAF_EA_BANK_SHIFT                      (10U)
#define DDR_PCTL_DTUEAF_EA_BANK_MASK                       (0x7U << DDR_PCTL_DTUEAF_EA_BANK_SHIFT)                      /* 0x00001C00 */
#define DDR_PCTL_DTUEAF_EA_ROW_SHIFT                       (13U)
#define DDR_PCTL_DTUEAF_EA_ROW_MASK                        (0xFFFFU << DDR_PCTL_DTUEAF_EA_ROW_SHIFT)                    /* 0x1FFFE000 */
#define DDR_PCTL_DTUEAF_EA_RANK_SHIFT                      (30U)
#define DDR_PCTL_DTUEAF_EA_RANK_MASK                       (0x3U << DDR_PCTL_DTUEAF_EA_RANK_SHIFT)                      /* 0xC0000000 */
/* DFITCTRLDELAY */
#define DDR_PCTL_DFITCTRLDELAY_OFFSET                      (0x240U)
#define DDR_PCTL_DFITCTRLDELAY_TCTRL_DELAY_SHIFT           (0U)
#define DDR_PCTL_DFITCTRLDELAY_TCTRL_DELAY_MASK            (0xFU << DDR_PCTL_DFITCTRLDELAY_TCTRL_DELAY_SHIFT)           /* 0x0000000F */
/* DFIODTCFG */
#define DDR_PCTL_DFIODTCFG_OFFSET                          (0x244U)
#define DDR_PCTL_DFIODTCFG_RANK0_ODT_READ_NSEL_SHIFT       (0U)
#define DDR_PCTL_DFIODTCFG_RANK0_ODT_READ_NSEL_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK0_ODT_READ_NSEL_SHIFT)       /* 0x00000001 */
#define DDR_PCTL_DFIODTCFG_RANK0_ODT_READ_SEL_SHIFT        (1U)
#define DDR_PCTL_DFIODTCFG_RANK0_ODT_READ_SEL_MASK         (0x1U << DDR_PCTL_DFIODTCFG_RANK0_ODT_READ_SEL_SHIFT)        /* 0x00000002 */
#define DDR_PCTL_DFIODTCFG_RANK0_ODT_WRITE_NSE_SHIFT       (2U)
#define DDR_PCTL_DFIODTCFG_RANK0_ODT_WRITE_NSE_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK0_ODT_WRITE_NSE_SHIFT)       /* 0x00000004 */
#define DDR_PCTL_DFIODTCFG_RANK0_ODT_WRITE_SEL_SHIFT       (3U)
#define DDR_PCTL_DFIODTCFG_RANK0_ODT_WRITE_SEL_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK0_ODT_WRITE_SEL_SHIFT)       /* 0x00000008 */
#define DDR_PCTL_DFIODTCFG_RANK0_ODT_DEFAULT_SHIFT         (4U)
#define DDR_PCTL_DFIODTCFG_RANK0_ODT_DEFAULT_MASK          (0x1U << DDR_PCTL_DFIODTCFG_RANK0_ODT_DEFAULT_SHIFT)         /* 0x00000010 */
#define DDR_PCTL_DFIODTCFG_RANK1_ODT_READ_NSEL_SHIFT       (8U)
#define DDR_PCTL_DFIODTCFG_RANK1_ODT_READ_NSEL_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK1_ODT_READ_NSEL_SHIFT)       /* 0x00000100 */
#define DDR_PCTL_DFIODTCFG_RANK1_ODT_READ_SEL_SHIFT        (9U)
#define DDR_PCTL_DFIODTCFG_RANK1_ODT_READ_SEL_MASK         (0x1U << DDR_PCTL_DFIODTCFG_RANK1_ODT_READ_SEL_SHIFT)        /* 0x00000200 */
#define DDR_PCTL_DFIODTCFG_RANK1_ODT_WRITE_NSE_SHIFT       (10U)
#define DDR_PCTL_DFIODTCFG_RANK1_ODT_WRITE_NSE_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK1_ODT_WRITE_NSE_SHIFT)       /* 0x00000400 */
#define DDR_PCTL_DFIODTCFG_RANK1_ODT_WRITE_SEL_SHIFT       (11U)
#define DDR_PCTL_DFIODTCFG_RANK1_ODT_WRITE_SEL_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK1_ODT_WRITE_SEL_SHIFT)       /* 0x00000800 */
#define DDR_PCTL_DFIODTCFG_RANK1_ODT_DEFAULT_SHIFT         (12U)
#define DDR_PCTL_DFIODTCFG_RANK1_ODT_DEFAULT_MASK          (0x1U << DDR_PCTL_DFIODTCFG_RANK1_ODT_DEFAULT_SHIFT)         /* 0x00001000 */
#define DDR_PCTL_DFIODTCFG_RANK2_ODT_READ_NSEL_SHIFT       (16U)
#define DDR_PCTL_DFIODTCFG_RANK2_ODT_READ_NSEL_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK2_ODT_READ_NSEL_SHIFT)       /* 0x00010000 */
#define DDR_PCTL_DFIODTCFG_RANK2_ODT_READ_SEL_SHIFT        (17U)
#define DDR_PCTL_DFIODTCFG_RANK2_ODT_READ_SEL_MASK         (0x1U << DDR_PCTL_DFIODTCFG_RANK2_ODT_READ_SEL_SHIFT)        /* 0x00020000 */
#define DDR_PCTL_DFIODTCFG_RANK2_ODT_WRITE_NSE_SHIFT       (18U)
#define DDR_PCTL_DFIODTCFG_RANK2_ODT_WRITE_NSE_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK2_ODT_WRITE_NSE_SHIFT)       /* 0x00040000 */
#define DDR_PCTL_DFIODTCFG_RANK2_ODT_WRITE_SEL_SHIFT       (19U)
#define DDR_PCTL_DFIODTCFG_RANK2_ODT_WRITE_SEL_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK2_ODT_WRITE_SEL_SHIFT)       /* 0x00080000 */
#define DDR_PCTL_DFIODTCFG_RANK2_ODT_DEFAULT_SHIFT         (20U)
#define DDR_PCTL_DFIODTCFG_RANK2_ODT_DEFAULT_MASK          (0x1U << DDR_PCTL_DFIODTCFG_RANK2_ODT_DEFAULT_SHIFT)         /* 0x00100000 */
#define DDR_PCTL_DFIODTCFG_RANK3_ODT_READ_NSEL_SHIFT       (24U)
#define DDR_PCTL_DFIODTCFG_RANK3_ODT_READ_NSEL_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK3_ODT_READ_NSEL_SHIFT)       /* 0x01000000 */
#define DDR_PCTL_DFIODTCFG_RANK3_ODT_READ_SEL_SHIFT        (25U)
#define DDR_PCTL_DFIODTCFG_RANK3_ODT_READ_SEL_MASK         (0x1U << DDR_PCTL_DFIODTCFG_RANK3_ODT_READ_SEL_SHIFT)        /* 0x02000000 */
#define DDR_PCTL_DFIODTCFG_RANK3_ODT_WRITE_NSE_SHIFT       (26U)
#define DDR_PCTL_DFIODTCFG_RANK3_ODT_WRITE_NSE_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK3_ODT_WRITE_NSE_SHIFT)       /* 0x04000000 */
#define DDR_PCTL_DFIODTCFG_RANK3_ODT_WRITE_SEL_SHIFT       (27U)
#define DDR_PCTL_DFIODTCFG_RANK3_ODT_WRITE_SEL_MASK        (0x1U << DDR_PCTL_DFIODTCFG_RANK3_ODT_WRITE_SEL_SHIFT)       /* 0x08000000 */
#define DDR_PCTL_DFIODTCFG_RANK3_ODT_DEFAULT_SHIFT         (28U)
#define DDR_PCTL_DFIODTCFG_RANK3_ODT_DEFAULT_MASK          (0x1U << DDR_PCTL_DFIODTCFG_RANK3_ODT_DEFAULT_SHIFT)         /* 0x10000000 */
/* DFIODTCFG1 */
#define DDR_PCTL_DFIODTCFG1_OFFSET                         (0x248U)
#define DDR_PCTL_DFIODTCFG1_ODT_LAT_W_SHIFT                (0U)
#define DDR_PCTL_DFIODTCFG1_ODT_LAT_W_MASK                 (0x1FU << DDR_PCTL_DFIODTCFG1_ODT_LAT_W_SHIFT)               /* 0x0000001F */
#define DDR_PCTL_DFIODTCFG1_ODT_LAT_R_SHIFT                (8U)
#define DDR_PCTL_DFIODTCFG1_ODT_LAT_R_MASK                 (0x1FU << DDR_PCTL_DFIODTCFG1_ODT_LAT_R_SHIFT)               /* 0x00001F00 */
#define DDR_PCTL_DFIODTCFG1_ODT_LEN_BL8_W_SHIFT            (16U)
#define DDR_PCTL_DFIODTCFG1_ODT_LEN_BL8_W_MASK             (0x7U << DDR_PCTL_DFIODTCFG1_ODT_LEN_BL8_W_SHIFT)            /* 0x00070000 */
#define DDR_PCTL_DFIODTCFG1_ODT_LEN_BL8_R_SHIFT            (24U)
#define DDR_PCTL_DFIODTCFG1_ODT_LEN_BL8_R_MASK             (0x7U << DDR_PCTL_DFIODTCFG1_ODT_LEN_BL8_R_SHIFT)            /* 0x07000000 */
/* DFIODTRANKMAP */
#define DDR_PCTL_DFIODTRANKMAP_OFFSET                      (0x24CU)
#define DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP0_SHIFT         (0U)
#define DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP0_MASK          (0xFU << DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP0_SHIFT)         /* 0x0000000F */
#define DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP1_SHIFT         (4U)
#define DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP1_MASK          (0xFU << DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP1_SHIFT)         /* 0x000000F0 */
#define DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP2_SHIFT         (8U)
#define DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP2_MASK          (0xFU << DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP2_SHIFT)         /* 0x00000F00 */
#define DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP3_SHIFT         (12U)
#define DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP3_MASK          (0xFU << DDR_PCTL_DFIODTRANKMAP_ODT_RANK_MAP3_SHIFT)         /* 0x0000F000 */
/* DFITPHYWRDATA */
#define DDR_PCTL_DFITPHYWRDATA_OFFSET                      (0x250U)
#define DDR_PCTL_DFITPHYWRDATA_TPHY_WRDATA_SHIFT           (0U)
#define DDR_PCTL_DFITPHYWRDATA_TPHY_WRDATA_MASK            (0x3FU << DDR_PCTL_DFITPHYWRDATA_TPHY_WRDATA_SHIFT)          /* 0x0000003F */
/* DFITPHYWRLAT */
#define DDR_PCTL_DFITPHYWRLAT_OFFSET                       (0x254U)
#define DDR_PCTL_DFITPHYWRLAT_TPHY_WRLAT_SHIFT             (0U)
#define DDR_PCTL_DFITPHYWRLAT_TPHY_WRLAT_MASK              (0x3FU << DDR_PCTL_DFITPHYWRLAT_TPHY_WRLAT_SHIFT)            /* 0x0000003F */
/* DFITPHYWRDATALAT */
#define DDR_PCTL_DFITPHYWRDATALAT_OFFSET                   (0x258U)
#define DDR_PCTL_DFITPHYWRDATALAT_TPHY_WRDATA_LAT_SHIFT    (0U)
#define DDR_PCTL_DFITPHYWRDATALAT_TPHY_WRDATA_LAT_MASK     (0x3FU << DDR_PCTL_DFITPHYWRDATALAT_TPHY_WRDATA_LAT_SHIFT)   /* 0x0000003F */
/* DFITRDDATAEN */
#define DDR_PCTL_DFITRDDATAEN_OFFSET                       (0x260U)
#define DDR_PCTL_DFITRDDATAEN_TRDDATA_EN_SHIFT             (0U)
#define DDR_PCTL_DFITRDDATAEN_TRDDATA_EN_MASK              (0x3FU << DDR_PCTL_DFITRDDATAEN_TRDDATA_EN_SHIFT)            /* 0x0000003F */
/* DFITPHYRDLAT */
#define DDR_PCTL_DFITPHYRDLAT_OFFSET                       (0x264U)
#define DDR_PCTL_DFITPHYRDLAT_TPHY_RDLAT_SHIFT             (0U)
#define DDR_PCTL_DFITPHYRDLAT_TPHY_RDLAT_MASK              (0x3FU << DDR_PCTL_DFITPHYRDLAT_TPHY_RDLAT_SHIFT)            /* 0x0000003F */
/* DFITPHYUPDTYPE0 */
#define DDR_PCTL_DFITPHYUPDTYPE0_OFFSET                    (0x270U)
#define DDR_PCTL_DFITPHYUPDTYPE0_TPHYUPD_TYPE0_SHIFT       (0U)
#define DDR_PCTL_DFITPHYUPDTYPE0_TPHYUPD_TYPE0_MASK        (0xFFFU << DDR_PCTL_DFITPHYUPDTYPE0_TPHYUPD_TYPE0_SHIFT)     /* 0x00000FFF */
/* DFITPHYUPDTYPE1 */
#define DDR_PCTL_DFITPHYUPDTYPE1_OFFSET                    (0x274U)
#define DDR_PCTL_DFITPHYUPDTYPE1_TPHYUPD_TYPE1_SHIFT       (0U)
#define DDR_PCTL_DFITPHYUPDTYPE1_TPHYUPD_TYPE1_MASK        (0xFFFU << DDR_PCTL_DFITPHYUPDTYPE1_TPHYUPD_TYPE1_SHIFT)     /* 0x00000FFF */
/* DFITPHYUPDTYPE2 */
#define DDR_PCTL_DFITPHYUPDTYPE2_OFFSET                    (0x278U)
#define DDR_PCTL_DFITPHYUPDTYPE2_TPHYUPD_TYPE2_SHIFT       (0U)
#define DDR_PCTL_DFITPHYUPDTYPE2_TPHYUPD_TYPE2_MASK        (0xFFFU << DDR_PCTL_DFITPHYUPDTYPE2_TPHYUPD_TYPE2_SHIFT)     /* 0x00000FFF */
/* DFITPHYUPDTYPE3 */
#define DDR_PCTL_DFITPHYUPDTYPE3_OFFSET                    (0x27CU)
#define DDR_PCTL_DFITPHYUPDTYPE3_TPHYUPD_TYPE3_SHIFT       (0U)
#define DDR_PCTL_DFITPHYUPDTYPE3_TPHYUPD_TYPE3_MASK        (0xFFFU << DDR_PCTL_DFITPHYUPDTYPE3_TPHYUPD_TYPE3_SHIFT)     /* 0x00000FFF */
/* DFITCTRLUPDMIN */
#define DDR_PCTL_DFITCTRLUPDMIN_OFFSET                     (0x280U)
#define DDR_PCTL_DFITCTRLUPDMIN_TCTRLUPD_MIN_SHIFT         (0U)
#define DDR_PCTL_DFITCTRLUPDMIN_TCTRLUPD_MIN_MASK          (0xFFFFU << DDR_PCTL_DFITCTRLUPDMIN_TCTRLUPD_MIN_SHIFT)      /* 0x0000FFFF */
/* DFITCTRLUPDMAX */
#define DDR_PCTL_DFITCTRLUPDMAX_OFFSET                     (0x284U)
#define DDR_PCTL_DFITCTRLUPDMAX_TCTRLUPD_MAX_SHIFT         (0U)
#define DDR_PCTL_DFITCTRLUPDMAX_TCTRLUPD_MAX_MASK          (0xFFFFU << DDR_PCTL_DFITCTRLUPDMAX_TCTRLUPD_MAX_SHIFT)      /* 0x0000FFFF */
/* DFITCTRLUPDDLY */
#define DDR_PCTL_DFITCTRLUPDDLY_OFFSET                     (0x288U)
#define DDR_PCTL_DFITCTRLUPDDLY_TCTRLUPD_DLY_SHIFT         (0U)
#define DDR_PCTL_DFITCTRLUPDDLY_TCTRLUPD_DLY_MASK          (0xFU << DDR_PCTL_DFITCTRLUPDDLY_TCTRLUPD_DLY_SHIFT)         /* 0x0000000F */
/* DFIUPDCFG */
#define DDR_PCTL_DFIUPDCFG_OFFSET                          (0x290U)
#define DDR_PCTL_DFIUPDCFG_DFI_CTRLUPD_EN_SHIFT            (0U)
#define DDR_PCTL_DFIUPDCFG_DFI_CTRLUPD_EN_MASK             (0x1U << DDR_PCTL_DFIUPDCFG_DFI_CTRLUPD_EN_SHIFT)            /* 0x00000001 */
#define DDR_PCTL_DFIUPDCFG_DFI_PHYUPD_EN_SHIFT             (1U)
#define DDR_PCTL_DFIUPDCFG_DFI_PHYUPD_EN_MASK              (0x1U << DDR_PCTL_DFIUPDCFG_DFI_PHYUPD_EN_SHIFT)             /* 0x00000002 */
/* DFITREFMSKI */
#define DDR_PCTL_DFITREFMSKI_OFFSET                        (0x294U)
#define DDR_PCTL_DFITREFMSKI_TREFMSKI_SHIFT                (0U)
#define DDR_PCTL_DFITREFMSKI_TREFMSKI_MASK                 (0xFFU << DDR_PCTL_DFITREFMSKI_TREFMSKI_SHIFT)               /* 0x000000FF */
/* DFITCTRLUPDI */
#define DDR_PCTL_DFITCTRLUPDI_OFFSET                       (0x298U)
#define DDR_PCTL_DFITCTRLUPDI_TCTRLUPD_INTERVAL_SHIFT      (0U)
#define DDR_PCTL_DFITCTRLUPDI_TCTRLUPD_INTERVAL_MASK       (0xFFFFFFFFU << DDR_PCTL_DFITCTRLUPDI_TCTRLUPD_INTERVAL_SHIFT) /* 0xFFFFFFFF */
/* DFITRCFG0 */
#define DDR_PCTL_DFITRCFG0_OFFSET                          (0x2ACU)
#define DDR_PCTL_DFITRCFG0_DFI_RDLVL_RANK_SEL_SHIFT        (0U)
#define DDR_PCTL_DFITRCFG0_DFI_RDLVL_RANK_SEL_MASK         (0xFU << DDR_PCTL_DFITRCFG0_DFI_RDLVL_RANK_SEL_SHIFT)        /* 0x0000000F */
#define DDR_PCTL_DFITRCFG0_DFI_RDLVL_EDGE_SHIFT            (4U)
#define DDR_PCTL_DFITRCFG0_DFI_RDLVL_EDGE_MASK             (0x1FFU << DDR_PCTL_DFITRCFG0_DFI_RDLVL_EDGE_SHIFT)          /* 0x00001FF0 */
#define DDR_PCTL_DFITRCFG0_DFI_WRLVL_RANK_SEL_SHIFT        (16U)
#define DDR_PCTL_DFITRCFG0_DFI_WRLVL_RANK_SEL_MASK         (0xFU << DDR_PCTL_DFITRCFG0_DFI_WRLVL_RANK_SEL_SHIFT)        /* 0x000F0000 */
/* DFITRSTAT0 */
#define DDR_PCTL_DFITRSTAT0_OFFSET                         (0x2B0U)
#define DDR_PCTL_DFITRSTAT0                                (0x0U)
#define DDR_PCTL_DFITRSTAT0_DFI_RDLVL_MODE_SHIFT           (0U)
#define DDR_PCTL_DFITRSTAT0_DFI_RDLVL_MODE_MASK            (0x3U << DDR_PCTL_DFITRSTAT0_DFI_RDLVL_MODE_SHIFT)           /* 0x00000003 */
#define DDR_PCTL_DFITRSTAT0_DFI_RDLVL_GATE_MODE_SHIFT      (8U)
#define DDR_PCTL_DFITRSTAT0_DFI_RDLVL_GATE_MODE_MASK       (0x3U << DDR_PCTL_DFITRSTAT0_DFI_RDLVL_GATE_MODE_SHIFT)      /* 0x00000300 */
#define DDR_PCTL_DFITRSTAT0_DFI_WRLVL_MODE_SHIFT           (16U)
#define DDR_PCTL_DFITRSTAT0_DFI_WRLVL_MODE_MASK            (0x3U << DDR_PCTL_DFITRSTAT0_DFI_WRLVL_MODE_SHIFT)           /* 0x00030000 */
/* DFITRWRLVLEN */
#define DDR_PCTL_DFITRWRLVLEN_OFFSET                       (0x2B4U)
#define DDR_PCTL_DFITRWRLVLEN_DFI_WRLVL_EN_SHIFT           (0U)
#define DDR_PCTL_DFITRWRLVLEN_DFI_WRLVL_EN_MASK            (0x1FFU << DDR_PCTL_DFITRWRLVLEN_DFI_WRLVL_EN_SHIFT)         /* 0x000001FF */
/* DFITRRDLVLEN */
#define DDR_PCTL_DFITRRDLVLEN_OFFSET                       (0x2B8U)
#define DDR_PCTL_DFITRRDLVLEN_DFI_RDLVL_EN_SHIFT           (0U)
#define DDR_PCTL_DFITRRDLVLEN_DFI_RDLVL_EN_MASK            (0x1FFU << DDR_PCTL_DFITRRDLVLEN_DFI_RDLVL_EN_SHIFT)         /* 0x000001FF */
/* DFITRRDLVLGATEEN */
#define DDR_PCTL_DFITRRDLVLGATEEN_OFFSET                   (0x2BCU)
#define DDR_PCTL_DFITRRDLVLGATEEN_DFI_RDLVL_GATE_EN_SHIFT  (0U)
#define DDR_PCTL_DFITRRDLVLGATEEN_DFI_RDLVL_GATE_EN_MASK   (0x1FFU << DDR_PCTL_DFITRRDLVLGATEEN_DFI_RDLVL_GATE_EN_SHIFT) /* 0x000001FF */
/* DFISTSTAT0 */
#define DDR_PCTL_DFISTSTAT0_OFFSET                         (0x2C0U)
#define DDR_PCTL_DFISTSTAT0                                (0x0U)
#define DDR_PCTL_DFISTSTAT0_DFI_INIT_COMPLETE_SHIFT        (0U)
#define DDR_PCTL_DFISTSTAT0_DFI_INIT_COMPLETE_MASK         (0x1U << DDR_PCTL_DFISTSTAT0_DFI_INIT_COMPLETE_SHIFT)        /* 0x00000001 */
#define DDR_PCTL_DFISTSTAT0_DFI_INIT_START_SHIFT           (1U)
#define DDR_PCTL_DFISTSTAT0_DFI_INIT_START_MASK            (0x1U << DDR_PCTL_DFISTSTAT0_DFI_INIT_START_SHIFT)           /* 0x00000002 */
#define DDR_PCTL_DFISTSTAT0_DFI_FREQ_RATIO_SHIFT           (4U)
#define DDR_PCTL_DFISTSTAT0_DFI_FREQ_RATIO_MASK            (0x3U << DDR_PCTL_DFISTSTAT0_DFI_FREQ_RATIO_SHIFT)           /* 0x00000030 */
#define DDR_PCTL_DFISTSTAT0_DFI_DATA_BYTE_DISABLE_SHIFT    (16U)
#define DDR_PCTL_DFISTSTAT0_DFI_DATA_BYTE_DISABLE_MASK     (0x1FFU << DDR_PCTL_DFISTSTAT0_DFI_DATA_BYTE_DISABLE_SHIFT)  /* 0x01FF0000 */
/* DFISTCFG0 */
#define DDR_PCTL_DFISTCFG0_OFFSET                          (0x2C4U)
#define DDR_PCTL_DFISTCFG0_DFI_INIT_START_SHIFT            (0U)
#define DDR_PCTL_DFISTCFG0_DFI_INIT_START_MASK             (0x1U << DDR_PCTL_DFISTCFG0_DFI_INIT_START_SHIFT)            /* 0x00000001 */
#define DDR_PCTL_DFISTCFG0_DFI_FREQ_RATIO_EN_SHIFT         (1U)
#define DDR_PCTL_DFISTCFG0_DFI_FREQ_RATIO_EN_MASK          (0x1U << DDR_PCTL_DFISTCFG0_DFI_FREQ_RATIO_EN_SHIFT)         /* 0x00000002 */
#define DDR_PCTL_DFISTCFG0_DFI_DATA_BYTE_DISABLE_EN_SHIFT  (2U)
#define DDR_PCTL_DFISTCFG0_DFI_DATA_BYTE_DISABLE_EN_MASK   (0x1U << DDR_PCTL_DFISTCFG0_DFI_DATA_BYTE_DISABLE_EN_SHIFT)  /* 0x00000004 */
/* DFISTCFG1 */
#define DDR_PCTL_DFISTCFG1_OFFSET                          (0x2C8U)
#define DDR_PCTL_DFISTCFG1_DFI_DRAM_CLK_DISABLE_EN_SHIFT   (0U)
#define DDR_PCTL_DFISTCFG1_DFI_DRAM_CLK_DISABLE_EN_MASK    (0x1U << DDR_PCTL_DFISTCFG1_DFI_DRAM_CLK_DISABLE_EN_SHIFT)   /* 0x00000001 */
#define DDR_PCTL_DFISTCFG1_DFI_DRAM_CLK_DISABLE_EN_DPD_SHIFT (1U)
#define DDR_PCTL_DFISTCFG1_DFI_DRAM_CLK_DISABLE_EN_DPD_MASK (0x1U << DDR_PCTL_DFISTCFG1_DFI_DRAM_CLK_DISABLE_EN_DPD_SHIFT) /* 0x00000002 */
/* DFITDRAMCLKEN */
#define DDR_PCTL_DFITDRAMCLKEN_OFFSET                      (0x2D0U)
#define DDR_PCTL_DFITDRAMCLKEN_TDRAM_CLK_ENABLE_SHIFT      (0U)
#define DDR_PCTL_DFITDRAMCLKEN_TDRAM_CLK_ENABLE_MASK       (0xFU << DDR_PCTL_DFITDRAMCLKEN_TDRAM_CLK_ENABLE_SHIFT)      /* 0x0000000F */
/* DFITDRAMCLKDIS */
#define DDR_PCTL_DFITDRAMCLKDIS_OFFSET                     (0x2D4U)
#define DDR_PCTL_DFITDRAMCLKDIS_TDRAM_CLK_DISABLE_SHIFT    (0U)
#define DDR_PCTL_DFITDRAMCLKDIS_TDRAM_CLK_DISABLE_MASK     (0xFU << DDR_PCTL_DFITDRAMCLKDIS_TDRAM_CLK_DISABLE_SHIFT)    /* 0x0000000F */
/* DFISTCFG2 */
#define DDR_PCTL_DFISTCFG2_OFFSET                          (0x2D8U)
#define DDR_PCTL_DFISTCFG2_PARITY_INTR_EN_SHIFT            (0U)
#define DDR_PCTL_DFISTCFG2_PARITY_INTR_EN_MASK             (0x1U << DDR_PCTL_DFISTCFG2_PARITY_INTR_EN_SHIFT)            /* 0x00000001 */
#define DDR_PCTL_DFISTCFG2_PARITY_EN_SHIFT                 (1U)
#define DDR_PCTL_DFISTCFG2_PARITY_EN_MASK                  (0x1U << DDR_PCTL_DFISTCFG2_PARITY_EN_SHIFT)                 /* 0x00000002 */
/* DFISTPARCLR */
#define DDR_PCTL_DFISTPARCLR_OFFSET                        (0x2DCU)
#define DDR_PCTL_DFISTPARCLR_PARITY_INTR_CLR_SHIFT         (0U)
#define DDR_PCTL_DFISTPARCLR_PARITY_INTR_CLR_MASK          (0x1U << DDR_PCTL_DFISTPARCLR_PARITY_INTR_CLR_SHIFT)         /* 0x00000001 */
#define DDR_PCTL_DFISTPARCLR_PARITY_LOG_CLR_SHIFT          (1U)
#define DDR_PCTL_DFISTPARCLR_PARITY_LOG_CLR_MASK           (0x1U << DDR_PCTL_DFISTPARCLR_PARITY_LOG_CLR_SHIFT)          /* 0x00000002 */
/* DFISTPARLOG */
#define DDR_PCTL_DFISTPARLOG_OFFSET                        (0x2E0U)
#define DDR_PCTL_DFISTPARLOG                               (0x0U)
#define DDR_PCTL_DFISTPARLOG_PARITY_ERR_CNT_SHIFT          (0U)
#define DDR_PCTL_DFISTPARLOG_PARITY_ERR_CNT_MASK           (0xFFFFFFFFU << DDR_PCTL_DFISTPARLOG_PARITY_ERR_CNT_SHIFT)   /* 0xFFFFFFFF */
/* DFILPCFG0 */
#define DDR_PCTL_DFILPCFG0_OFFSET                          (0x2F0U)
#define DDR_PCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT              (0U)
#define DDR_PCTL_DFILPCFG0_DFI_LP_EN_PD_MASK               (0x1U << DDR_PCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT)              /* 0x00000001 */
#define DDR_PCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT          (4U)
#define DDR_PCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK           (0xFU << DDR_PCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT)          /* 0x000000F0 */
#define DDR_PCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT              (8U)
#define DDR_PCTL_DFILPCFG0_DFI_LP_EN_SR_MASK               (0x1U << DDR_PCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT)              /* 0x00000100 */
#define DDR_PCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT          (12U)
#define DDR_PCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK           (0xFU << DDR_PCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT)          /* 0x0000F000 */
#define DDR_PCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT              (16U)
#define DDR_PCTL_DFILPCFG0_DFI_TLP_RESP_MASK               (0xFU << DDR_PCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT)              /* 0x000F0000 */
#define DDR_PCTL_DFILPCFG0_DFI_LP_EN_DPD_SHIFT             (24U)
#define DDR_PCTL_DFILPCFG0_DFI_LP_EN_DPD_MASK              (0x1U << DDR_PCTL_DFILPCFG0_DFI_LP_EN_DPD_SHIFT)             /* 0x01000000 */
#define DDR_PCTL_DFILPCFG0_DFI_LP_WAKEUP_DPD_SHIFT         (28U)
#define DDR_PCTL_DFILPCFG0_DFI_LP_WAKEUP_DPD_MASK          (0xFU << DDR_PCTL_DFILPCFG0_DFI_LP_WAKEUP_DPD_SHIFT)         /* 0xF0000000 */
/* DFITRWRLVLRESP0 */
#define DDR_PCTL_DFITRWRLVLRESP0_OFFSET                    (0x300U)
#define DDR_PCTL_DFITRWRLVLRESP0                           (0x0U)
#define DDR_PCTL_DFITRWRLVLRESP0_DFI_WRLVL_RESP0_SHIFT     (0U)
#define DDR_PCTL_DFITRWRLVLRESP0_DFI_WRLVL_RESP0_MASK      (0xFFFFFFFFU << DDR_PCTL_DFITRWRLVLRESP0_DFI_WRLVL_RESP0_SHIFT) /* 0xFFFFFFFF */
/* DFITRWRLVLRESP1 */
#define DDR_PCTL_DFITRWRLVLRESP1_OFFSET                    (0x304U)
#define DDR_PCTL_DFITRWRLVLRESP1                           (0x0U)
#define DDR_PCTL_DFITRWRLVLRESP1_DFI_WRLVL_RESP1_SHIFT     (0U)
#define DDR_PCTL_DFITRWRLVLRESP1_DFI_WRLVL_RESP1_MASK      (0xFFFFFFFFU << DDR_PCTL_DFITRWRLVLRESP1_DFI_WRLVL_RESP1_SHIFT) /* 0xFFFFFFFF */
/* DFITRWRLVLRESP2 */
#define DDR_PCTL_DFITRWRLVLRESP2_OFFSET                    (0x308U)
#define DDR_PCTL_DFITRWRLVLRESP2                           (0x0U)
#define DDR_PCTL_DFITRWRLVLRESP2_DFI_WRLVL_RESP2_SHIFT     (0U)
#define DDR_PCTL_DFITRWRLVLRESP2_DFI_WRLVL_RESP2_MASK      (0xFFU << DDR_PCTL_DFITRWRLVLRESP2_DFI_WRLVL_RESP2_SHIFT)    /* 0x000000FF */
/* DFITRRDLVLRESP0 */
#define DDR_PCTL_DFITRRDLVLRESP0_OFFSET                    (0x30CU)
#define DDR_PCTL_DFITRRDLVLRESP0                           (0x0U)
#define DDR_PCTL_DFITRRDLVLRESP0_DFI_RDLVL_RESP0_SHIFT     (0U)
#define DDR_PCTL_DFITRRDLVLRESP0_DFI_RDLVL_RESP0_MASK      (0xFFFFFFFFU << DDR_PCTL_DFITRRDLVLRESP0_DFI_RDLVL_RESP0_SHIFT) /* 0xFFFFFFFF */
/* DFITRRDLVLRESP1 */
#define DDR_PCTL_DFITRRDLVLRESP1_OFFSET                    (0x310U)
#define DDR_PCTL_DFITRRDLVLRESP1                           (0x0U)
#define DDR_PCTL_DFITRRDLVLRESP1_DFI_RDLVL_RESP1_SHIFT     (0U)
#define DDR_PCTL_DFITRRDLVLRESP1_DFI_RDLVL_RESP1_MASK      (0xFFFFFFFFU << DDR_PCTL_DFITRRDLVLRESP1_DFI_RDLVL_RESP1_SHIFT) /* 0xFFFFFFFF */
/* DFITRRDLVLRESP2 */
#define DDR_PCTL_DFITRRDLVLRESP2_OFFSET                    (0x314U)
#define DDR_PCTL_DFITRRDLVLRESP2                           (0x0U)
#define DDR_PCTL_DFITRRDLVLRESP2_DFI_RDLVL_RESP2_SHIFT     (0U)
#define DDR_PCTL_DFITRRDLVLRESP2_DFI_RDLVL_RESP2_MASK      (0xFFU << DDR_PCTL_DFITRRDLVLRESP2_DFI_RDLVL_RESP2_SHIFT)    /* 0x000000FF */
/* DFITRWRLVLDELAY0 */
#define DDR_PCTL_DFITRWRLVLDELAY0_OFFSET                   (0x318U)
#define DDR_PCTL_DFITRWRLVLDELAY0_DFI_WRLVL_DELAY0_SHIFT   (0U)
#define DDR_PCTL_DFITRWRLVLDELAY0_DFI_WRLVL_DELAY0_MASK    (0xFFFFFFFFU << DDR_PCTL_DFITRWRLVLDELAY0_DFI_WRLVL_DELAY0_SHIFT) /* 0xFFFFFFFF */
/* DFITRWRLVLDELAY1 */
#define DDR_PCTL_DFITRWRLVLDELAY1_OFFSET                   (0x31CU)
#define DDR_PCTL_DFITRWRLVLDELAY1_DFI_WRLVL_DELAY1_SHIFT   (0U)
#define DDR_PCTL_DFITRWRLVLDELAY1_DFI_WRLVL_DELAY1_MASK    (0xFFFFFFFFU << DDR_PCTL_DFITRWRLVLDELAY1_DFI_WRLVL_DELAY1_SHIFT) /* 0xFFFFFFFF */
/* DFITRWRLVLDELAY2 */
#define DDR_PCTL_DFITRWRLVLDELAY2_OFFSET                   (0x320U)
#define DDR_PCTL_DFITRWRLVLDELAY2_DFI_WRLVL_DELAY2_SHIFT   (0U)
#define DDR_PCTL_DFITRWRLVLDELAY2_DFI_WRLVL_DELAY2_MASK    (0xFFU << DDR_PCTL_DFITRWRLVLDELAY2_DFI_WRLVL_DELAY2_SHIFT)  /* 0x000000FF */
/* DFITRRDLVLDELAY0 */
#define DDR_PCTL_DFITRRDLVLDELAY0_OFFSET                   (0x324U)
#define DDR_PCTL_DFITRRDLVLDELAY0_DFI_RDLVL_DELAY0_SHIFT   (0U)
#define DDR_PCTL_DFITRRDLVLDELAY0_DFI_RDLVL_DELAY0_MASK    (0xFFFFFFFFU << DDR_PCTL_DFITRRDLVLDELAY0_DFI_RDLVL_DELAY0_SHIFT) /* 0xFFFFFFFF */
/* DFITRRDLVLDELAY1 */
#define DDR_PCTL_DFITRRDLVLDELAY1_OFFSET                   (0x328U)
#define DDR_PCTL_DFITRRDLVLDELAY1_DFI_RDLVL_DELAY1_SHIFT   (0U)
#define DDR_PCTL_DFITRRDLVLDELAY1_DFI_RDLVL_DELAY1_MASK    (0xFFFFFFFFU << DDR_PCTL_DFITRRDLVLDELAY1_DFI_RDLVL_DELAY1_SHIFT) /* 0xFFFFFFFF */
/* DFITRRDLVLDELAY2 */
#define DDR_PCTL_DFITRRDLVLDELAY2_OFFSET                   (0x32CU)
#define DDR_PCTL_DFITRRDLVLDELAY2_DFI_RDLVL_DELAY2_SHIFT   (0U)
#define DDR_PCTL_DFITRRDLVLDELAY2_DFI_RDLVL_DELAY2_MASK    (0xFFU << DDR_PCTL_DFITRRDLVLDELAY2_DFI_RDLVL_DELAY2_SHIFT)  /* 0x000000FF */
/* DFITRRDLVLGATEDELAY0 */
#define DDR_PCTL_DFITRRDLVLGATEDELAY0_OFFSET               (0x330U)
#define DDR_PCTL_DFITRRDLVLGATEDELAY0_DFI_RDLVL_GATE_DELAY0_SHIFT (0U)
#define DDR_PCTL_DFITRRDLVLGATEDELAY0_DFI_RDLVL_GATE_DELAY0_MASK (0xFFFFFFFFU << DDR_PCTL_DFITRRDLVLGATEDELAY0_DFI_RDLVL_GATE_DELAY0_SHIFT) /* 0xFFFFFFFF */
/* DFITRRDLVLGATEDELAY1 */
#define DDR_PCTL_DFITRRDLVLGATEDELAY1_OFFSET               (0x334U)
#define DDR_PCTL_DFITRRDLVLGATEDELAY1_DFI_RDLVL_GATE_DELAY1_SHIFT (0U)
#define DDR_PCTL_DFITRRDLVLGATEDELAY1_DFI_RDLVL_GATE_DELAY1_MASK (0xFFFFFFFFU << DDR_PCTL_DFITRRDLVLGATEDELAY1_DFI_RDLVL_GATE_DELAY1_SHIFT) /* 0xFFFFFFFF */
/* DFITRRDLVLGATEDELAY2 */
#define DDR_PCTL_DFITRRDLVLGATEDELAY2_OFFSET               (0x338U)
#define DDR_PCTL_DFITRRDLVLGATEDELAY2_DFI_RDLVL_GATE_DELAY2_SHIFT (0U)
#define DDR_PCTL_DFITRRDLVLGATEDELAY2_DFI_RDLVL_GATE_DELAY2_MASK (0xFFU << DDR_PCTL_DFITRRDLVLGATEDELAY2_DFI_RDLVL_GATE_DELAY2_SHIFT) /* 0x000000FF */
/* DFITRCMD */
#define DDR_PCTL_DFITRCMD_OFFSET                           (0x33CU)
#define DDR_PCTL_DFITRCMD_DFITRCMD_OPCODE_SHIFT            (0U)
#define DDR_PCTL_DFITRCMD_DFITRCMD_OPCODE_MASK             (0x3U << DDR_PCTL_DFITRCMD_DFITRCMD_OPCODE_SHIFT)            /* 0x00000003 */
#define DDR_PCTL_DFITRCMD_DFITRCMD_EN_SHIFT                (4U)
#define DDR_PCTL_DFITRCMD_DFITRCMD_EN_MASK                 (0x1FFU << DDR_PCTL_DFITRCMD_DFITRCMD_EN_SHIFT)              /* 0x00001FF0 */
#define DDR_PCTL_DFITRCMD_DFITRCMD_START_SHIFT             (31U)
#define DDR_PCTL_DFITRCMD_DFITRCMD_START_MASK              (0x1U << DDR_PCTL_DFITRCMD_DFITRCMD_START_SHIFT)             /* 0x80000000 */
/* IPVR */
#define DDR_PCTL_IPVR_OFFSET                               (0x3F8U)
#define DDR_PCTL_IPVR                                      (0x0U)
#define DDR_PCTL_IPVR_IP_VERSION_SHIFT                     (0U)
#define DDR_PCTL_IPVR_IP_VERSION_MASK                      (0xFFFFFFFFU << DDR_PCTL_IPVR_IP_VERSION_SHIFT)              /* 0xFFFFFFFF */
/* IPTR */
#define DDR_PCTL_IPTR_OFFSET                               (0x3FCU)
#define DDR_PCTL_IPTR                                      (0x44574300U)
#define DDR_PCTL_IPTR_IP_TYPE_SHIFT                        (0U)
#define DDR_PCTL_IPTR_IP_TYPE_MASK                         (0xFFFFFFFFU << DDR_PCTL_IPTR_IP_TYPE_SHIFT)                 /* 0xFFFFFFFF */
/****************************************DDR_MON*****************************************/
/* IP_VERSION */
#define DDR_MON_IP_VERSION_OFFSET                          (0x0U)
#define DDR_MON_IP_VERSION                                 (0x21U)
#define DDR_MON_IP_VERSION_IP_VERSION_SHIFT                (0U)
#define DDR_MON_IP_VERSION_IP_VERSION_MASK                 (0xFFU << DDR_MON_IP_VERSION_IP_VERSION_SHIFT)               /* 0x000000FF */
/* CTRL */
#define DDR_MON_CTRL_OFFSET                                (0x4U)
#define DDR_MON_CTRL_TIMER_CNT_EN_SHIFT                    (0U)
#define DDR_MON_CTRL_TIMER_CNT_EN_MASK                     (0x1U << DDR_MON_CTRL_TIMER_CNT_EN_SHIFT)                    /* 0x00000001 */
#define DDR_MON_CTRL_SOFTWARE_EN_SHIFT                     (1U)
#define DDR_MON_CTRL_SOFTWARE_EN_MASK                      (0x1U << DDR_MON_CTRL_SOFTWARE_EN_SHIFT)                     /* 0x00000002 */
#define DDR_MON_CTRL_LPDDR2_EN_SHIFT                       (2U)
#define DDR_MON_CTRL_LPDDR2_EN_MASK                        (0x1U << DDR_MON_CTRL_LPDDR2_EN_SHIFT)                       /* 0x00000004 */
#define DDR_MON_CTRL_HARDWARE_EN_SHIFT                     (3U)
#define DDR_MON_CTRL_HARDWARE_EN_MASK                      (0x1U << DDR_MON_CTRL_HARDWARE_EN_SHIFT)                     /* 0x00000008 */
/* INT_STATUS */
#define DDR_MON_INT_STATUS_OFFSET                          (0x8U)
#define DDR_MON_INT_STATUS                                 (0x0U)
#define DDR_MON_INT_STATUS_BELOW_INT_SHIFT                 (0U)
#define DDR_MON_INT_STATUS_BELOW_INT_MASK                  (0x1U << DDR_MON_INT_STATUS_BELOW_INT_SHIFT)                 /* 0x00000001 */
#define DDR_MON_INT_STATUS_OVER_INT_SHIFT                  (1U)
#define DDR_MON_INT_STATUS_OVER_INT_MASK                   (0x1U << DDR_MON_INT_STATUS_OVER_INT_SHIFT)                  /* 0x00000002 */
#define DDR_MON_INT_STATUS_WR_ADDR_HIT_SHIFT               (5U)
#define DDR_MON_INT_STATUS_WR_ADDR_HIT_MASK                (0x1U << DDR_MON_INT_STATUS_WR_ADDR_HIT_SHIFT)               /* 0x00000020 */
#define DDR_MON_INT_STATUS_RD_ADDR_HIT_SHIFT               (6U)
#define DDR_MON_INT_STATUS_RD_ADDR_HIT_MASK                (0x1U << DDR_MON_INT_STATUS_RD_ADDR_HIT_SHIFT)               /* 0x00000040 */
/* INT_MASK */
#define DDR_MON_INT_MASK_OFFSET                            (0xCU)
#define DDR_MON_INT_MASK_INT_MASK_SHIFT                    (0U)
#define DDR_MON_INT_MASK_INT_MASK_MASK                     (0x1FFU << DDR_MON_INT_MASK_INT_MASK_SHIFT)                  /* 0x000001FF */
/* TIMER_COUNT */
#define DDR_MON_TIMER_COUNT_OFFSET                         (0x10U)
#define DDR_MON_TIMER_COUNT                                (0x0U)
#define DDR_MON_TIMER_COUNT_TIMER_COUNT_SHIFT              (0U)
#define DDR_MON_TIMER_COUNT_TIMER_COUNT_MASK               (0xFFFFFFFFU << DDR_MON_TIMER_COUNT_TIMER_COUNT_SHIFT)       /* 0xFFFFFFFF */
/* FLOOR_NUMBER */
#define DDR_MON_FLOOR_NUMBER_OFFSET                        (0x14U)
#define DDR_MON_FLOOR_NUMBER                               (0x0U)
#define DDR_MON_FLOOR_NUMBER_FLOOR_NUMBER_SHIFT            (0U)
#define DDR_MON_FLOOR_NUMBER_FLOOR_NUMBER_MASK             (0xFFFFFFFFU << DDR_MON_FLOOR_NUMBER_FLOOR_NUMBER_SHIFT)     /* 0xFFFFFFFF */
/* TOP_NUMBER */
#define DDR_MON_TOP_NUMBER_OFFSET                          (0x18U)
#define DDR_MON_TOP_NUMBER                                 (0x0U)
#define DDR_MON_TOP_NUMBER_TOP_NUMBER_SHIFT                (0U)
#define DDR_MON_TOP_NUMBER_TOP_NUMBER_MASK                 (0xFFFFFFFFU << DDR_MON_TOP_NUMBER_TOP_NUMBER_SHIFT)         /* 0xFFFFFFFF */
/* DFI_ACT_NUM */
#define DDR_MON_DFI_ACT_NUM_OFFSET                         (0x1CU)
#define DDR_MON_DFI_ACT_NUM                                (0x0U)
#define DDR_MON_DFI_ACT_NUM_DFI_ACT_NUM_SHIFT              (0U)
#define DDR_MON_DFI_ACT_NUM_DFI_ACT_NUM_MASK               (0xFFFFFFFFU << DDR_MON_DFI_ACT_NUM_DFI_ACT_NUM_SHIFT)       /* 0xFFFFFFFF */
/* DFI_WR_NUM */
#define DDR_MON_DFI_WR_NUM_OFFSET                          (0x20U)
#define DDR_MON_DFI_WR_NUM                                 (0x0U)
#define DDR_MON_DFI_WR_NUM_DFI_WR_NUM_SHIFT                (0U)
#define DDR_MON_DFI_WR_NUM_DFI_WR_NUM_MASK                 (0xFFFFFFFFU << DDR_MON_DFI_WR_NUM_DFI_WR_NUM_SHIFT)         /* 0xFFFFFFFF */
/* DFI_RD_NUM */
#define DDR_MON_DFI_RD_NUM_OFFSET                          (0x24U)
#define DDR_MON_DFI_RD_NUM                                 (0x0U)
#define DDR_MON_DFI_RD_NUM_DFI_RD_NUM_SHIFT                (0U)
#define DDR_MON_DFI_RD_NUM_DFI_RD_NUM_MASK                 (0xFFFFFFFFU << DDR_MON_DFI_RD_NUM_DFI_RD_NUM_SHIFT)         /* 0xFFFFFFFF */
/* COUNT_NUM */
#define DDR_MON_COUNT_NUM_OFFSET                           (0x28U)
#define DDR_MON_COUNT_NUM                                  (0x0U)
#define DDR_MON_COUNT_NUM_DFI_COUNT_NUM_SHIFT              (0U)
#define DDR_MON_COUNT_NUM_DFI_COUNT_NUM_MASK               (0xFFFFFFFFU << DDR_MON_COUNT_NUM_DFI_COUNT_NUM_SHIFT)       /* 0xFFFFFFFF */
/* DFI_ACCESS_NUM */
#define DDR_MON_DFI_ACCESS_NUM_OFFSET                      (0x2CU)
#define DDR_MON_DFI_ACCESS_NUM                             (0x0U)
#define DDR_MON_DFI_ACCESS_NUM_DFI_ACCESS_NUM_SHIFT        (0U)
#define DDR_MON_DFI_ACCESS_NUM_DFI_ACCESS_NUM_MASK         (0xFFFFFFFFU << DDR_MON_DFI_ACCESS_NUM_DFI_ACCESS_NUM_SHIFT) /* 0xFFFFFFFF */
/* DDR_IF_CTRL */
#define DDR_MON_DDR_IF_CTRL_OFFSET                         (0x200U)
#define DDR_MON_DDR_IF_CTRL_DIRECTION_SHIFT                (0U)
#define DDR_MON_DDR_IF_CTRL_DIRECTION_MASK                 (0x1U << DDR_MON_DDR_IF_CTRL_DIRECTION_SHIFT)                /* 0x00000001 */
#define DDR_MON_DDR_IF_CTRL_IF_MON_EN_SHIFT                (2U)
#define DDR_MON_DDR_IF_CTRL_IF_MON_EN_MASK                 (0x1U << DDR_MON_DDR_IF_CTRL_IF_MON_EN_SHIFT)                /* 0x00000004 */
/* DDR_MSTID */
#define DDR_MON_DDR_MSTID_OFFSET                           (0x204U)
#define DDR_MON_DDR_MSTID_DDR_MSTID_SHIFT                  (0U)
#define DDR_MON_DDR_MSTID_DDR_MSTID_MASK                   (0x1FFFFU << DDR_MON_DDR_MSTID_DDR_MSTID_SHIFT)              /* 0x0001FFFF */
/* DDR_IDMSK */
#define DDR_MON_DDR_IDMSK_OFFSET                           (0x208U)
#define DDR_MON_DDR_IDMSK_DDR_IDMSK_SHIFT                  (0U)
#define DDR_MON_DDR_IDMSK_DDR_IDMSK_MASK                   (0x1FFFFU << DDR_MON_DDR_IDMSK_DDR_IDMSK_SHIFT)              /* 0x0001FFFF */
/* WR_START_ADDR */
#define DDR_MON_WR_START_ADDR_OFFSET                       (0x20CU)
#define DDR_MON_WR_START_ADDR_WR_START_ADDR_SHIFT          (0U)
#define DDR_MON_WR_START_ADDR_WR_START_ADDR_MASK           (0xFFFFFFFFU << DDR_MON_WR_START_ADDR_WR_START_ADDR_SHIFT)   /* 0xFFFFFFFF */
/* WR_END_ADDR */
#define DDR_MON_WR_END_ADDR_OFFSET                         (0x210U)
#define DDR_MON_WR_END_ADDR_WR_END_ADDR_SHIFT              (0U)
#define DDR_MON_WR_END_ADDR_WR_END_ADDR_MASK               (0xFFFFFFFFU << DDR_MON_WR_END_ADDR_WR_END_ADDR_SHIFT)       /* 0xFFFFFFFF */
/* RD_START_ADDR */
#define DDR_MON_RD_START_ADDR_OFFSET                       (0x214U)
#define DDR_MON_RD_START_ADDR_RD_START_ADDR_SHIFT          (0U)
#define DDR_MON_RD_START_ADDR_RD_START_ADDR_MASK           (0xFFFFFFFFU << DDR_MON_RD_START_ADDR_RD_START_ADDR_SHIFT)   /* 0xFFFFFFFF */
/* RD_END_ADDR */
#define DDR_MON_RD_END_ADDR_OFFSET                         (0x218U)
#define DDR_MON_RD_END_ADDR_RD_END_ADDR_SHIFT              (0U)
#define DDR_MON_RD_END_ADDR_RD_END_ADDR_MASK               (0xFFFFFFFFU << DDR_MON_RD_END_ADDR_RD_END_ADDR_SHIFT)       /* 0xFFFFFFFF */
/* DDR_FIFO0_ADDR */
#define DDR_MON_DDR_FIFO0_ADDR_OFFSET                      (0x240U)
#define DDR_MON_DDR_FIFO0_ADDR                             (0x0U)
#define DDR_MON_DDR_FIFO0_ADDR_DDR_FIFO0_ADDR_SHIFT        (0U)
#define DDR_MON_DDR_FIFO0_ADDR_DDR_FIFO0_ADDR_MASK         (0xFFFFFFFFU << DDR_MON_DDR_FIFO0_ADDR_DDR_FIFO0_ADDR_SHIFT) /* 0xFFFFFFFF */
/* DDR_FIFO0_ID */
#define DDR_MON_DDR_FIFO0_ID_OFFSET                        (0x244U)
#define DDR_MON_DDR_FIFO0_ID                               (0x0U)
#define DDR_MON_DDR_FIFO0_ID_DDR_FIFO0_ID_SHIFT            (0U)
#define DDR_MON_DDR_FIFO0_ID_DDR_FIFO0_ID_MASK             (0x1FFFFU << DDR_MON_DDR_FIFO0_ID_DDR_FIFO0_ID_SHIFT)        /* 0x0001FFFF */
/* DDR_FIFO1_ADDR */
#define DDR_MON_DDR_FIFO1_ADDR_OFFSET                      (0x248U)
#define DDR_MON_DDR_FIFO1_ADDR                             (0x0U)
#define DDR_MON_DDR_FIFO1_ADDR_DDR_FIFO1_ADDR_SHIFT        (0U)
#define DDR_MON_DDR_FIFO1_ADDR_DDR_FIFO1_ADDR_MASK         (0xFFFFFFFFU << DDR_MON_DDR_FIFO1_ADDR_DDR_FIFO1_ADDR_SHIFT) /* 0xFFFFFFFF */
/* DDR_FIFO1_ID */
#define DDR_MON_DDR_FIFO1_ID_OFFSET                        (0x24CU)
#define DDR_MON_DDR_FIFO1_ID                               (0x0U)
#define DDR_MON_DDR_FIFO1_ID_DDR_FIFO1_ID_SHIFT            (0U)
#define DDR_MON_DDR_FIFO1_ID_DDR_FIFO1_ID_MASK             (0x1FFFFU << DDR_MON_DDR_FIFO1_ID_DDR_FIFO1_ID_SHIFT)        /* 0x0001FFFF */
/* DDR_FIFO2_ADDR */
#define DDR_MON_DDR_FIFO2_ADDR_OFFSET                      (0x250U)
#define DDR_MON_DDR_FIFO2_ADDR                             (0x0U)
#define DDR_MON_DDR_FIFO2_ADDR_DDR_FIFO2_ADDR_SHIFT        (0U)
#define DDR_MON_DDR_FIFO2_ADDR_DDR_FIFO2_ADDR_MASK         (0xFFFFFFFFU << DDR_MON_DDR_FIFO2_ADDR_DDR_FIFO2_ADDR_SHIFT) /* 0xFFFFFFFF */
/* DDR_FIFO2_ID */
#define DDR_MON_DDR_FIFO2_ID_OFFSET                        (0x254U)
#define DDR_MON_DDR_FIFO2_ID                               (0x0U)
#define DDR_MON_DDR_FIFO2_ID_DDR_FIFO2_ID_SHIFT            (0U)
#define DDR_MON_DDR_FIFO2_ID_DDR_FIFO2_ID_MASK             (0x1FFFFU << DDR_MON_DDR_FIFO2_ID_DDR_FIFO2_ID_SHIFT)        /* 0x0001FFFF */
/* DDR_FIFO3_ADDR */
#define DDR_MON_DDR_FIFO3_ADDR_OFFSET                      (0x258U)
#define DDR_MON_DDR_FIFO3_ADDR                             (0x0U)
#define DDR_MON_DDR_FIFO3_ADDR_DDR_FIFO3_ADDR_SHIFT        (0U)
#define DDR_MON_DDR_FIFO3_ADDR_DDR_FIFO3_ADDR_MASK         (0xFFFFFFFFU << DDR_MON_DDR_FIFO3_ADDR_DDR_FIFO3_ADDR_SHIFT) /* 0xFFFFFFFF */
/* DDR_FIFO3_ID */
#define DDR_MON_DDR_FIFO3_ID_OFFSET                        (0x25CU)
#define DDR_MON_DDR_FIFO3_ID                               (0x0U)
#define DDR_MON_DDR_FIFO3_ID_DDR_FIFO3_ID_SHIFT            (0U)
#define DDR_MON_DDR_FIFO3_ID_DDR_FIFO3_ID_MASK             (0x1FFFFU << DDR_MON_DDR_FIFO3_ID_DDR_FIFO3_ID_SHIFT)        /* 0x0001FFFF */
/***************************************DDR_STDBY****************************************/
/* DDR_STDBY_CONTROL0 */
#define DDR_STDBY_DDR_STDBY_CONTROL0_OFFSET                (0x0U)
#define DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_EN_SHIFT  (0U)
#define DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_EN_MASK   (0x1U << DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_EN_SHIFT)  /* 0x00000001 */
#define DDR_STDBY_DDR_STDBY_CONTROL0_CTRL_IDLE_EN_SHIFT    (1U)
#define DDR_STDBY_DDR_STDBY_CONTROL0_CTRL_IDLE_EN_MASK     (0x1U << DDR_STDBY_DDR_STDBY_CONTROL0_CTRL_IDLE_EN_SHIFT)    /* 0x00000002 */
#define DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_UPCTL_SHIFT (4U)
#define DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_UPCTL_MASK (0x1U << DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_UPCTL_SHIFT) /* 0x00000010 */
#define DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_PUBLHDR_SHIFT (5U)
#define DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_PUBLHDR_MASK (0x1U << DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_PUBLHDR_SHIFT) /* 0x00000020 */
#define DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_PUBLCTL_SHIFT (6U)
#define DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_PUBLCTL_MASK (0x1U << DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_PUBLCTL_SHIFT) /* 0x00000040 */
#define DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_MSCH_SHIFT (7U)
#define DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_MSCH_MASK (0x1U << DDR_STDBY_DDR_STDBY_CONTROL0_DDR_STANDBY_GATE_EN_MSCH_SHIFT) /* 0x00000080 */
#define DDR_STDBY_DDR_STDBY_CONTROL0_TH_IDLE_SHIFT         (16U)
#define DDR_STDBY_DDR_STDBY_CONTROL0_TH_IDLE_MASK          (0xFFFFU << DDR_STDBY_DDR_STDBY_CONTROL0_TH_IDLE_SHIFT)      /* 0xFFFF0000 */
/* DDR_STDBY_CONTROL1 */
#define DDR_STDBY_DDR_STDBY_CONTROL1_OFFSET                (0x4U)
#define DDR_STDBY_DDR_STDBY_CONTROL1_TH_CG_WAIT_SHIFT      (0U)
#define DDR_STDBY_DDR_STDBY_CONTROL1_TH_CG_WAIT_MASK       (0xFFFFU << DDR_STDBY_DDR_STDBY_CONTROL1_TH_CG_WAIT_SHIFT)   /* 0x0000FFFF */
/* DDR_STDBY_STATUS */
#define DDR_STDBY_DDR_STDBY_STATUS_OFFSET                  (0x8U)
#define DDR_STDBY_DDR_STDBY_STATUS                         (0x0U)
#define DDR_STDBY_DDR_STDBY_STATUS_DDR_STANDBY_STATUS_SHIFT (0U)
#define DDR_STDBY_DDR_STDBY_STATUS_DDR_STANDBY_STATUS_MASK (0x7FU << DDR_STDBY_DDR_STDBY_STATUS_DDR_STANDBY_STATUS_SHIFT) /* 0x0000007F */
#define DDR_STDBY_DDR_STDBY_STATUS_DDR_STANDBY_EN_SHIFT    (7U)
#define DDR_STDBY_DDR_STDBY_STATUS_DDR_STANDBY_EN_MASK     (0x1U << DDR_STDBY_DDR_STDBY_STATUS_DDR_STANDBY_EN_SHIFT)    /* 0x00000080 */
#define DDR_STDBY_DDR_STDBY_STATUS_DDR_STANDBY_GATE_SHIFT  (8U)
#define DDR_STDBY_DDR_STDBY_STATUS_DDR_STANDBY_GATE_MASK   (0x1U << DDR_STDBY_DDR_STDBY_STATUS_DDR_STANDBY_GATE_SHIFT)  /* 0x00000100 */
#define DDR_STDBY_DDR_STDBY_STATUS_PWRACT_SHIFT            (9U)
#define DDR_STDBY_DDR_STDBY_STATUS_PWRACT_MASK             (0x1U << DDR_STDBY_DDR_STDBY_STATUS_PWRACT_SHIFT)            /* 0x00000200 */
#define DDR_STDBY_DDR_STDBY_STATUS_CTRL_IDLE_SHIFT         (10U)
#define DDR_STDBY_DDR_STDBY_STATUS_CTRL_IDLE_MASK          (0x1U << DDR_STDBY_DDR_STDBY_STATUS_CTRL_IDLE_SHIFT)         /* 0x00000400 */
#define DDR_STDBY_DDR_STDBY_STATUS_C_SYSREQ_SHIFT          (11U)
#define DDR_STDBY_DDR_STDBY_STATUS_C_SYSREQ_MASK           (0x1U << DDR_STDBY_DDR_STDBY_STATUS_C_SYSREQ_SHIFT)          /* 0x00000800 */
#define DDR_STDBY_DDR_STDBY_STATUS_C_SYSACK_SHIFT          (12U)
#define DDR_STDBY_DDR_STDBY_STATUS_C_SYSACK_MASK           (0x1U << DDR_STDBY_DDR_STDBY_STATUS_C_SYSACK_SHIFT)          /* 0x00001000 */
#define DDR_STDBY_DDR_STDBY_STATUS_C_ACTIVE_SHIFT          (13U)
#define DDR_STDBY_DDR_STDBY_STATUS_C_ACTIVE_MASK           (0x1U << DDR_STDBY_DDR_STDBY_STATUS_C_ACTIVE_SHIFT)          /* 0x00002000 */
#define DDR_STDBY_DDR_STDBY_STATUS_TH_CG_EXIT_SHIFT        (14U)
#define DDR_STDBY_DDR_STDBY_STATUS_TH_CG_EXIT_MASK         (0x3FFFFU << DDR_STDBY_DDR_STDBY_STATUS_TH_CG_EXIT_SHIFT)    /* 0xFFFFC000 */
/******************************************I2C*******************************************/
/* CON */
#define I2C_CON_OFFSET                                     (0x0U)
#define I2C_CON_I2C_EN_SHIFT                               (0U)
#define I2C_CON_I2C_EN_MASK                                (0x1U << I2C_CON_I2C_EN_SHIFT)                               /* 0x00000001 */
#define I2C_CON_I2C_MODE_SHIFT                             (1U)
#define I2C_CON_I2C_MODE_MASK                              (0x3U << I2C_CON_I2C_MODE_SHIFT)                             /* 0x00000006 */
#define I2C_CON_START_SHIFT                                (3U)
#define I2C_CON_START_MASK                                 (0x1U << I2C_CON_START_SHIFT)                                /* 0x00000008 */
#define I2C_CON_STOP_SHIFT                                 (4U)
#define I2C_CON_STOP_MASK                                  (0x1U << I2C_CON_STOP_SHIFT)                                 /* 0x00000010 */
#define I2C_CON_ACK_SHIFT                                  (5U)
#define I2C_CON_ACK_MASK                                   (0x1U << I2C_CON_ACK_SHIFT)                                  /* 0x00000020 */
#define I2C_CON_ACT2NAK_SHIFT                              (6U)
#define I2C_CON_ACT2NAK_MASK                               (0x1U << I2C_CON_ACT2NAK_SHIFT)                              /* 0x00000040 */
#define I2C_CON_DATA_UPD_ST_SHIFT                          (8U)
#define I2C_CON_DATA_UPD_ST_MASK                           (0x7U << I2C_CON_DATA_UPD_ST_SHIFT)                          /* 0x00000700 */
#define I2C_CON_START_SETUP_SHIFT                          (12U)
#define I2C_CON_START_SETUP_MASK                           (0x3U << I2C_CON_START_SETUP_SHIFT)                          /* 0x00003000 */
#define I2C_CON_STOP_SETUP_SHIFT                           (14U)
#define I2C_CON_STOP_SETUP_MASK                            (0x3U << I2C_CON_STOP_SETUP_SHIFT)                           /* 0x0000C000 */
#define I2C_CON_VERSION_SHIFT                              (16U)
#define I2C_CON_VERSION_MASK                               (0xFFFFU << I2C_CON_VERSION_SHIFT)                           /* 0xFFFF0000 */
/* CLKDIV */
#define I2C_CLKDIV_OFFSET                                  (0x4U)
#define I2C_CLKDIV_CLKDIVL_SHIFT                           (0U)
#define I2C_CLKDIV_CLKDIVL_MASK                            (0xFFFFU << I2C_CLKDIV_CLKDIVL_SHIFT)                        /* 0x0000FFFF */
#define I2C_CLKDIV_CLKDIVH_SHIFT                           (16U)
#define I2C_CLKDIV_CLKDIVH_MASK                            (0xFFFFU << I2C_CLKDIV_CLKDIVH_SHIFT)                        /* 0xFFFF0000 */
/* MRXADDR */
#define I2C_MRXADDR_OFFSET                                 (0x8U)
#define I2C_MRXADDR_SADDR_SHIFT                            (0U)
#define I2C_MRXADDR_SADDR_MASK                             (0xFFFFFFU << I2C_MRXADDR_SADDR_SHIFT)                       /* 0x00FFFFFF */
#define I2C_MRXADDR_ADDLVLD_SHIFT                          (24U)
#define I2C_MRXADDR_ADDLVLD_MASK                           (0x1U << I2C_MRXADDR_ADDLVLD_SHIFT)                          /* 0x01000000 */
#define I2C_MRXADDR_ADDMVLD_SHIFT                          (25U)
#define I2C_MRXADDR_ADDMVLD_MASK                           (0x1U << I2C_MRXADDR_ADDMVLD_SHIFT)                          /* 0x02000000 */
#define I2C_MRXADDR_ADDHVLD_SHIFT                          (26U)
#define I2C_MRXADDR_ADDHVLD_MASK                           (0x1U << I2C_MRXADDR_ADDHVLD_SHIFT)                          /* 0x04000000 */
/* MRXRADDR */
#define I2C_MRXRADDR_OFFSET                                (0xCU)
#define I2C_MRXRADDR_SRADDR_SHIFT                          (0U)
#define I2C_MRXRADDR_SRADDR_MASK                           (0xFFFFFFU << I2C_MRXRADDR_SRADDR_SHIFT)                     /* 0x00FFFFFF */
#define I2C_MRXRADDR_SRADDLVLD_SHIFT                       (24U)
#define I2C_MRXRADDR_SRADDLVLD_MASK                        (0x1U << I2C_MRXRADDR_SRADDLVLD_SHIFT)                       /* 0x01000000 */
#define I2C_MRXRADDR_SRADDMVLD_SHIFT                       (25U)
#define I2C_MRXRADDR_SRADDMVLD_MASK                        (0x1U << I2C_MRXRADDR_SRADDMVLD_SHIFT)                       /* 0x02000000 */
#define I2C_MRXRADDR_SRADDHVLD_SHIFT                       (26U)
#define I2C_MRXRADDR_SRADDHVLD_MASK                        (0x1U << I2C_MRXRADDR_SRADDHVLD_SHIFT)                       /* 0x04000000 */
/* MTXCNT */
#define I2C_MTXCNT_OFFSET                                  (0x10U)
#define I2C_MTXCNT_MTXCNT_SHIFT                            (0U)
#define I2C_MTXCNT_MTXCNT_MASK                             (0x3FU << I2C_MTXCNT_MTXCNT_SHIFT)                           /* 0x0000003F */
/* MRXCNT */
#define I2C_MRXCNT_OFFSET                                  (0x14U)
#define I2C_MRXCNT_MRXCNT_SHIFT                            (0U)
#define I2C_MRXCNT_MRXCNT_MASK                             (0x3FU << I2C_MRXCNT_MRXCNT_SHIFT)                           /* 0x0000003F */
/* IEN */
#define I2C_IEN_OFFSET                                     (0x18U)
#define I2C_IEN_BTFIEN_SHIFT                               (0U)
#define I2C_IEN_BTFIEN_MASK                                (0x1U << I2C_IEN_BTFIEN_SHIFT)                               /* 0x00000001 */
#define I2C_IEN_BRFIEN_SHIFT                               (1U)
#define I2C_IEN_BRFIEN_MASK                                (0x1U << I2C_IEN_BRFIEN_SHIFT)                               /* 0x00000002 */
#define I2C_IEN_MBTFIEN_SHIFT                              (2U)
#define I2C_IEN_MBTFIEN_MASK                               (0x1U << I2C_IEN_MBTFIEN_SHIFT)                              /* 0x00000004 */
#define I2C_IEN_MBRFIEN_SHIFT                              (3U)
#define I2C_IEN_MBRFIEN_MASK                               (0x1U << I2C_IEN_MBRFIEN_SHIFT)                              /* 0x00000008 */
#define I2C_IEN_STARTIEN_SHIFT                             (4U)
#define I2C_IEN_STARTIEN_MASK                              (0x1U << I2C_IEN_STARTIEN_SHIFT)                             /* 0x00000010 */
#define I2C_IEN_STOPIEN_SHIFT                              (5U)
#define I2C_IEN_STOPIEN_MASK                               (0x1U << I2C_IEN_STOPIEN_SHIFT)                              /* 0x00000020 */
#define I2C_IEN_NAKRCVIEN_SHIFT                            (6U)
#define I2C_IEN_NAKRCVIEN_MASK                             (0x1U << I2C_IEN_NAKRCVIEN_SHIFT)                            /* 0x00000040 */
#define I2C_IEN_SLAVEHDSCLEN_SHIFT                         (7U)
#define I2C_IEN_SLAVEHDSCLEN_MASK                          (0x1U << I2C_IEN_SLAVEHDSCLEN_SHIFT)                         /* 0x00000080 */
/* IPD */
#define I2C_IPD_OFFSET                                     (0x1CU)
#define I2C_IPD_BTFIPD_SHIFT                               (0U)
#define I2C_IPD_BTFIPD_MASK                                (0x1U << I2C_IPD_BTFIPD_SHIFT)                               /* 0x00000001 */
#define I2C_IPD_BRFIPD_SHIFT                               (1U)
#define I2C_IPD_BRFIPD_MASK                                (0x1U << I2C_IPD_BRFIPD_SHIFT)                               /* 0x00000002 */
#define I2C_IPD_MBTFIPD_SHIFT                              (2U)
#define I2C_IPD_MBTFIPD_MASK                               (0x1U << I2C_IPD_MBTFIPD_SHIFT)                              /* 0x00000004 */
#define I2C_IPD_MBRFIPD_SHIFT                              (3U)
#define I2C_IPD_MBRFIPD_MASK                               (0x1U << I2C_IPD_MBRFIPD_SHIFT)                              /* 0x00000008 */
#define I2C_IPD_STARTIPD_SHIFT                             (4U)
#define I2C_IPD_STARTIPD_MASK                              (0x1U << I2C_IPD_STARTIPD_SHIFT)                             /* 0x00000010 */
#define I2C_IPD_STOPIPD_SHIFT                              (5U)
#define I2C_IPD_STOPIPD_MASK                               (0x1U << I2C_IPD_STOPIPD_SHIFT)                              /* 0x00000020 */
#define I2C_IPD_NAKRCVIPD_SHIFT                            (6U)
#define I2C_IPD_NAKRCVIPD_MASK                             (0x1U << I2C_IPD_NAKRCVIPD_SHIFT)                            /* 0x00000040 */
#define I2C_IPD_SLAVEHDSCLIPD_SHIFT                        (7U)
#define I2C_IPD_SLAVEHDSCLIPD_MASK                         (0x1U << I2C_IPD_SLAVEHDSCLIPD_SHIFT)                        /* 0x00000080 */
/* FCNT */
#define I2C_FCNT_OFFSET                                    (0x20U)
#define I2C_FCNT                                           (0x0U)
#define I2C_FCNT_FCNT_SHIFT                                (0U)
#define I2C_FCNT_FCNT_MASK                                 (0x3FU << I2C_FCNT_FCNT_SHIFT)                               /* 0x0000003F */
/* SCL_OE_DB */
#define I2C_SCL_OE_DB_OFFSET                               (0x24U)
#define I2C_SCL_OE_DB_SCL_OE_DB_SHIFT                      (0U)
#define I2C_SCL_OE_DB_SCL_OE_DB_MASK                       (0xFFU << I2C_SCL_OE_DB_SCL_OE_DB_SHIFT)                     /* 0x000000FF */
/* TXDATA0 */
#define I2C_TXDATA0_OFFSET                                 (0x100U)
#define I2C_TXDATA0_TXDATA0_SHIFT                          (0U)
#define I2C_TXDATA0_TXDATA0_MASK                           (0xFFFFFFFFU << I2C_TXDATA0_TXDATA0_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA1 */
#define I2C_TXDATA1_OFFSET                                 (0x104U)
#define I2C_TXDATA1_TXDATA1_SHIFT                          (0U)
#define I2C_TXDATA1_TXDATA1_MASK                           (0xFFFFFFFFU << I2C_TXDATA1_TXDATA1_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA2 */
#define I2C_TXDATA2_OFFSET                                 (0x108U)
#define I2C_TXDATA2_TXDATA2_SHIFT                          (0U)
#define I2C_TXDATA2_TXDATA2_MASK                           (0xFFFFFFFFU << I2C_TXDATA2_TXDATA2_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA3 */
#define I2C_TXDATA3_OFFSET                                 (0x10CU)
#define I2C_TXDATA3_TXDATA3_SHIFT                          (0U)
#define I2C_TXDATA3_TXDATA3_MASK                           (0xFFFFFFFFU << I2C_TXDATA3_TXDATA3_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA4 */
#define I2C_TXDATA4_OFFSET                                 (0x110U)
#define I2C_TXDATA4_TXDATA4_SHIFT                          (0U)
#define I2C_TXDATA4_TXDATA4_MASK                           (0xFFFFFFFFU << I2C_TXDATA4_TXDATA4_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA5 */
#define I2C_TXDATA5_OFFSET                                 (0x114U)
#define I2C_TXDATA5_TXDATA5_SHIFT                          (0U)
#define I2C_TXDATA5_TXDATA5_MASK                           (0xFFFFFFFFU << I2C_TXDATA5_TXDATA5_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA6 */
#define I2C_TXDATA6_OFFSET                                 (0x118U)
#define I2C_TXDATA6_TXDATA6_SHIFT                          (0U)
#define I2C_TXDATA6_TXDATA6_MASK                           (0xFFFFFFFFU << I2C_TXDATA6_TXDATA6_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA7 */
#define I2C_TXDATA7_OFFSET                                 (0x11CU)
#define I2C_TXDATA7_TXDATA7_SHIFT                          (0U)
#define I2C_TXDATA7_TXDATA7_MASK                           (0xFFFFFFFFU << I2C_TXDATA7_TXDATA7_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA0 */
#define I2C_RXDATA0_OFFSET                                 (0x200U)
#define I2C_RXDATA0                                        (0x0U)
#define I2C_RXDATA0_RXDATA0_SHIFT                          (0U)
#define I2C_RXDATA0_RXDATA0_MASK                           (0xFFFFFFFFU << I2C_RXDATA0_RXDATA0_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA1 */
#define I2C_RXDATA1_OFFSET                                 (0x204U)
#define I2C_RXDATA1                                        (0x0U)
#define I2C_RXDATA1_RXDATA1_SHIFT                          (0U)
#define I2C_RXDATA1_RXDATA1_MASK                           (0xFFFFFFFFU << I2C_RXDATA1_RXDATA1_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA2 */
#define I2C_RXDATA2_OFFSET                                 (0x208U)
#define I2C_RXDATA2                                        (0x0U)
#define I2C_RXDATA2_RXDATA2_SHIFT                          (0U)
#define I2C_RXDATA2_RXDATA2_MASK                           (0xFFFFFFFFU << I2C_RXDATA2_RXDATA2_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA3 */
#define I2C_RXDATA3_OFFSET                                 (0x20CU)
#define I2C_RXDATA3                                        (0x0U)
#define I2C_RXDATA3_RXDATA3_SHIFT                          (0U)
#define I2C_RXDATA3_RXDATA3_MASK                           (0xFFFFFFFFU << I2C_RXDATA3_RXDATA3_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA4 */
#define I2C_RXDATA4_OFFSET                                 (0x210U)
#define I2C_RXDATA4                                        (0x0U)
#define I2C_RXDATA4_RXDATA4_SHIFT                          (0U)
#define I2C_RXDATA4_RXDATA4_MASK                           (0xFFFFFFFFU << I2C_RXDATA4_RXDATA4_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA5 */
#define I2C_RXDATA5_OFFSET                                 (0x214U)
#define I2C_RXDATA5                                        (0x0U)
#define I2C_RXDATA5_RXDATA5_SHIFT                          (0U)
#define I2C_RXDATA5_RXDATA5_MASK                           (0xFFFFFFFFU << I2C_RXDATA5_RXDATA5_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA6 */
#define I2C_RXDATA6_OFFSET                                 (0x218U)
#define I2C_RXDATA6                                        (0x0U)
#define I2C_RXDATA6_RXDATA6_SHIFT                          (0U)
#define I2C_RXDATA6_RXDATA6_MASK                           (0xFFFFFFFFU << I2C_RXDATA6_RXDATA6_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA7 */
#define I2C_RXDATA7_OFFSET                                 (0x21CU)
#define I2C_RXDATA7                                        (0x0U)
#define I2C_RXDATA7_RXDATA7_SHIFT                          (0U)
#define I2C_RXDATA7_RXDATA7_MASK                           (0xFFFFFFFFU << I2C_RXDATA7_RXDATA7_SHIFT)                   /* 0xFFFFFFFF */
/* ST */
#define I2C_ST_OFFSET                                      (0x220U)
#define I2C_ST                                             (0x0U)
#define I2C_ST_SDA_ST_SHIFT                                (0U)
#define I2C_ST_SDA_ST_MASK                                 (0x1U << I2C_ST_SDA_ST_SHIFT)                                /* 0x00000001 */
#define I2C_ST_SCL_ST_SHIFT                                (1U)
#define I2C_ST_SCL_ST_MASK                                 (0x1U << I2C_ST_SCL_ST_SHIFT)                                /* 0x00000002 */
/* DBGCTRL */
#define I2C_DBGCTRL_OFFSET                                 (0x224U)
#define I2C_DBGCTRL_FLT_F_SHIFT                            (0U)
#define I2C_DBGCTRL_FLT_F_MASK                             (0xFU << I2C_DBGCTRL_FLT_F_SHIFT)                            /* 0x0000000F */
#define I2C_DBGCTRL_FLT_R_SHIFT                            (4U)
#define I2C_DBGCTRL_FLT_R_MASK                             (0xFU << I2C_DBGCTRL_FLT_R_SHIFT)                            /* 0x000000F0 */
#define I2C_DBGCTRL_SLV_HOLD_SCL_TH_SHIFT                  (8U)
#define I2C_DBGCTRL_SLV_HOLD_SCL_TH_MASK                   (0xFU << I2C_DBGCTRL_SLV_HOLD_SCL_TH_SHIFT)                  /* 0x00000F00 */
#define I2C_DBGCTRL_FLT_EN_SHIFT                           (12U)
#define I2C_DBGCTRL_FLT_EN_MASK                            (0x1U << I2C_DBGCTRL_FLT_EN_SHIFT)                           /* 0x00001000 */
#define I2C_DBGCTRL_NAK_RELEASE_SCL_SHIFT                  (13U)
#define I2C_DBGCTRL_NAK_RELEASE_SCL_MASK                   (0x1U << I2C_DBGCTRL_NAK_RELEASE_SCL_SHIFT)                  /* 0x00002000 */
#define I2C_DBGCTRL_H0_CHECK_SCL_SHIFT                     (14U)
#define I2C_DBGCTRL_H0_CHECK_SCL_MASK                      (0x1U << I2C_DBGCTRL_H0_CHECK_SCL_SHIFT)                     /* 0x00004000 */
/******************************************WDT*******************************************/
/* CR */
#define WDT_CR_OFFSET                                      (0x0U)
#define WDT_CR_WDT_EN_SHIFT                                (0U)
#define WDT_CR_WDT_EN_MASK                                 (0x1U << WDT_CR_WDT_EN_SHIFT)                                /* 0x00000001 */
#define WDT_CR_RESP_MODE_SHIFT                             (1U)
#define WDT_CR_RESP_MODE_MASK                              (0x1U << WDT_CR_RESP_MODE_SHIFT)                             /* 0x00000002 */
#define WDT_CR_RST_PLUSE_LENTH_SHIFT                       (2U)
#define WDT_CR_RST_PLUSE_LENTH_MASK                        (0x3U << WDT_CR_RST_PLUSE_LENTH_SHIFT)                       /* 0x0000000C */
/* TORR */
#define WDT_TORR_OFFSET                                    (0x4U)
#define WDT_TORR_TIMEOUT_PERIOD_SHIFT                      (0U)
#define WDT_TORR_TIMEOUT_PERIOD_MASK                       (0xFU << WDT_TORR_TIMEOUT_PERIOD_SHIFT)                      /* 0x0000000F */
/* CCVR */
#define WDT_CCVR_OFFSET                                    (0x8U)
#define WDT_CCVR                                           (0x0U)
#define WDT_CCVR_CUR_CNT_SHIFT                             (0U)
#define WDT_CCVR_CUR_CNT_MASK                              (0xFFFFFFFFU << WDT_CCVR_CUR_CNT_SHIFT)                      /* 0xFFFFFFFF */
/* CRR */
#define WDT_CRR_OFFSET                                     (0xCU)
#define WDT_CRR_CNT_RESTART_SHIFT                          (0U)
#define WDT_CRR_CNT_RESTART_MASK                           (0xFFU << WDT_CRR_CNT_RESTART_SHIFT)                         /* 0x000000FF */
/* STAT */
#define WDT_STAT_OFFSET                                    (0x10U)
#define WDT_STAT                                           (0x0U)
#define WDT_STAT_WDT_STATUS_SHIFT                          (0U)
#define WDT_STAT_WDT_STATUS_MASK                           (0x1U << WDT_STAT_WDT_STATUS_SHIFT)                          /* 0x00000001 */
/* EOI */
#define WDT_EOI_OFFSET                                     (0x14U)
#define WDT_EOI                                            (0x0U)
#define WDT_EOI_WDT_INT_CLR_SHIFT                          (0U)
#define WDT_EOI_WDT_INT_CLR_MASK                           (0x1U << WDT_EOI_WDT_INT_CLR_SHIFT)                          /* 0x00000001 */
/******************************************UART******************************************/
/* RBR */
#define UART_RBR_OFFSET                                    (0x0U)
#define UART_RBR_DATA_INPUT_SHIFT                          (0U)
#define UART_RBR_DATA_INPUT_MASK                           (0xFFU << UART_RBR_DATA_INPUT_SHIFT)                         /* 0x000000FF */
/* THR */
#define UART_THR_OFFSET                                    (0x0U)
#define UART_THR_DATA_OUTPUT_SHIFT                         (0U)
#define UART_THR_DATA_OUTPUT_MASK                          (0xFFU << UART_THR_DATA_OUTPUT_SHIFT)                        /* 0x000000FF */
/* DLL */
#define UART_DLL_OFFSET                                    (0x0U)
#define UART_DLL_BAUD_RATE_DIVISOR_L_SHIFT                 (0U)
#define UART_DLL_BAUD_RATE_DIVISOR_L_MASK                  (0xFFU << UART_DLL_BAUD_RATE_DIVISOR_L_SHIFT)                /* 0x000000FF */
/* DLH */
#define UART_DLH_OFFSET                                    (0x4U)
#define UART_DLH_BAUD_RATE_DIVISOR_H_SHIFT                 (0U)
#define UART_DLH_BAUD_RATE_DIVISOR_H_MASK                  (0xFFU << UART_DLH_BAUD_RATE_DIVISOR_H_SHIFT)                /* 0x000000FF */
/* IER */
#define UART_IER_OFFSET                                    (0x4U)
#define UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_SHIFT       (0U)
#define UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_MASK        (0x1U << UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_SHIFT)       /* 0x00000001 */
#define UART_IER_TRANS_HOLD_EMPTY_INT_EN_SHIFT             (1U)
#define UART_IER_TRANS_HOLD_EMPTY_INT_EN_MASK              (0x1U << UART_IER_TRANS_HOLD_EMPTY_INT_EN_SHIFT)             /* 0x00000002 */
#define UART_IER_RECEIVE_LINE_STATUS_INT_EN_SHIFT          (2U)
#define UART_IER_RECEIVE_LINE_STATUS_INT_EN_MASK           (0x1U << UART_IER_RECEIVE_LINE_STATUS_INT_EN_SHIFT)          /* 0x00000004 */
#define UART_IER_MODEM_STATUS_INT_EN_SHIFT                 (3U)
#define UART_IER_MODEM_STATUS_INT_EN_MASK                  (0x1U << UART_IER_MODEM_STATUS_INT_EN_SHIFT)                 /* 0x00000008 */
#define UART_IER_PROG_THRE_INT_EN_SHIFT                    (7U)
#define UART_IER_PROG_THRE_INT_EN_MASK                     (0x1U << UART_IER_PROG_THRE_INT_EN_SHIFT)                    /* 0x00000080 */
/* IIR */
#define UART_IIR_OFFSET                                    (0x8U)
#define UART_IIR                                           (0x0U)
#define UART_IIR_INT_ID_SHIFT                              (0U)
#define UART_IIR_INT_ID_MASK                               (0xFU << UART_IIR_INT_ID_SHIFT)                              /* 0x0000000F */
#define UART_IIR_FIFOS_EN_SHIFT                            (6U)
#define UART_IIR_FIFOS_EN_MASK                             (0x3U << UART_IIR_FIFOS_EN_SHIFT)                            /* 0x000000C0 */
/* FCR */
#define UART_FCR_OFFSET                                    (0x8U)
#define UART_FCR_FIFO_EN_SHIFT                             (0U)
#define UART_FCR_FIFO_EN_MASK                              (0x1U << UART_FCR_FIFO_EN_SHIFT)                             /* 0x00000001 */
#define UART_FCR_RCVR_FIFO_RESET_SHIFT                     (1U)
#define UART_FCR_RCVR_FIFO_RESET_MASK                      (0x1U << UART_FCR_RCVR_FIFO_RESET_SHIFT)                     /* 0x00000002 */
#define UART_FCR_XMIT_FIFO_RESET_SHIFT                     (2U)
#define UART_FCR_XMIT_FIFO_RESET_MASK                      (0x1U << UART_FCR_XMIT_FIFO_RESET_SHIFT)                     /* 0x00000004 */
#define UART_FCR_DMA_MODE_SHIFT                            (3U)
#define UART_FCR_DMA_MODE_MASK                             (0x1U << UART_FCR_DMA_MODE_SHIFT)                            /* 0x00000008 */
#define UART_FCR_TX_EMPTY_TRIGGER_SHIFT                    (4U)
#define UART_FCR_TX_EMPTY_TRIGGER_MASK                     (0x3U << UART_FCR_TX_EMPTY_TRIGGER_SHIFT)                    /* 0x00000030 */
#define UART_FCR_RCVR_TRIGGER_SHIFT                        (6U)
#define UART_FCR_RCVR_TRIGGER_MASK                         (0x3U << UART_FCR_RCVR_TRIGGER_SHIFT)                        /* 0x000000C0 */
/* LCR */
#define UART_LCR_OFFSET                                    (0xCU)
#define UART_LCR_DATA_LENGTH_SEL_SHIFT                     (0U)
#define UART_LCR_DATA_LENGTH_SEL_MASK                      (0x3U << UART_LCR_DATA_LENGTH_SEL_SHIFT)                     /* 0x00000003 */
#define UART_LCR_STOP_BITS_NUM_SHIFT                       (2U)
#define UART_LCR_STOP_BITS_NUM_MASK                        (0x1U << UART_LCR_STOP_BITS_NUM_SHIFT)                       /* 0x00000004 */
#define UART_LCR_PARITY_EN_SHIFT                           (3U)
#define UART_LCR_PARITY_EN_MASK                            (0x1U << UART_LCR_PARITY_EN_SHIFT)                           /* 0x00000008 */
#define UART_LCR_EVEN_PARITY_SEL_SHIFT                     (4U)
#define UART_LCR_EVEN_PARITY_SEL_MASK                      (0x1U << UART_LCR_EVEN_PARITY_SEL_SHIFT)                     /* 0x00000010 */
#define UART_LCR_BREAK_CTRL_SHIFT                          (6U)
#define UART_LCR_BREAK_CTRL_MASK                           (0x1U << UART_LCR_BREAK_CTRL_SHIFT)                          /* 0x00000040 */
#define UART_LCR_DIV_LAT_ACCESS_SHIFT                      (7U)
#define UART_LCR_DIV_LAT_ACCESS_MASK                       (0x1U << UART_LCR_DIV_LAT_ACCESS_SHIFT)                      /* 0x00000080 */
/* MCR */
#define UART_MCR_OFFSET                                    (0x10U)
#define UART_MCR_DATA_TERMINAL_READY_SHIFT                 (0U)
#define UART_MCR_DATA_TERMINAL_READY_MASK                  (0x1U << UART_MCR_DATA_TERMINAL_READY_SHIFT)                 /* 0x00000001 */
#define UART_MCR_REQ_TO_SEND_SHIFT                         (1U)
#define UART_MCR_REQ_TO_SEND_MASK                          (0x1U << UART_MCR_REQ_TO_SEND_SHIFT)                         /* 0x00000002 */
#define UART_MCR_OUT1_SHIFT                                (2U)
#define UART_MCR_OUT1_MASK                                 (0x1U << UART_MCR_OUT1_SHIFT)                                /* 0x00000004 */
#define UART_MCR_OUT2_SHIFT                                (3U)
#define UART_MCR_OUT2_MASK                                 (0x1U << UART_MCR_OUT2_SHIFT)                                /* 0x00000008 */
#define UART_MCR_LOOPBACK_SHIFT                            (4U)
#define UART_MCR_LOOPBACK_MASK                             (0x1U << UART_MCR_LOOPBACK_SHIFT)                            /* 0x00000010 */
#define UART_MCR_AUTO_FLOW_CTRL_EN_SHIFT                   (5U)
#define UART_MCR_AUTO_FLOW_CTRL_EN_MASK                    (0x1U << UART_MCR_AUTO_FLOW_CTRL_EN_SHIFT)                   /* 0x00000020 */
#define UART_MCR_SIR_MODE_EN_SHIFT                         (6U)
#define UART_MCR_SIR_MODE_EN_MASK                          (0x1U << UART_MCR_SIR_MODE_EN_SHIFT)                         /* 0x00000040 */
/* LSR */
#define UART_LSR_OFFSET                                    (0x14U)
#define UART_LSR                                           (0x0U)
#define UART_LSR_DATA_READY_SHIFT                          (0U)
#define UART_LSR_DATA_READY_MASK                           (0x1U << UART_LSR_DATA_READY_SHIFT)                          /* 0x00000001 */
#define UART_LSR_OVERRUN_ERROR_SHIFT                       (1U)
#define UART_LSR_OVERRUN_ERROR_MASK                        (0x1U << UART_LSR_OVERRUN_ERROR_SHIFT)                       /* 0x00000002 */
#define UART_LSR_PARITY_EROR_SHIFT                         (2U)
#define UART_LSR_PARITY_EROR_MASK                          (0x1U << UART_LSR_PARITY_EROR_SHIFT)                         /* 0x00000004 */
#define UART_LSR_FRAMING_ERROR_SHIFT                       (3U)
#define UART_LSR_FRAMING_ERROR_MASK                        (0x1U << UART_LSR_FRAMING_ERROR_SHIFT)                       /* 0x00000008 */
#define UART_LSR_BREAK_INT_SHIFT                           (4U)
#define UART_LSR_BREAK_INT_MASK                            (0x1U << UART_LSR_BREAK_INT_SHIFT)                           /* 0x00000010 */
#define UART_LSR_TRANS_HOLD_REG_EMPTY_SHIFT                (5U)
#define UART_LSR_TRANS_HOLD_REG_EMPTY_MASK                 (0x1U << UART_LSR_TRANS_HOLD_REG_EMPTY_SHIFT)                /* 0x00000020 */
#define UART_LSR_TRANS_EMPTY_SHIFT                         (6U)
#define UART_LSR_TRANS_EMPTY_MASK                          (0x1U << UART_LSR_TRANS_EMPTY_SHIFT)                         /* 0x00000040 */
#define UART_LSR_RECEIVER_FIFO_ERROR_SHIFT                 (7U)
#define UART_LSR_RECEIVER_FIFO_ERROR_MASK                  (0x1U << UART_LSR_RECEIVER_FIFO_ERROR_SHIFT)                 /* 0x00000080 */
/* MSR */
#define UART_MSR_OFFSET                                    (0x18U)
#define UART_MSR                                           (0x0U)
#define UART_MSR_DELTA_CLEAR_TO_SEND_SHIFT                 (0U)
#define UART_MSR_DELTA_CLEAR_TO_SEND_MASK                  (0x1U << UART_MSR_DELTA_CLEAR_TO_SEND_SHIFT)                 /* 0x00000001 */
#define UART_MSR_DELTA_DATA_SET_READY_SHIFT                (1U)
#define UART_MSR_DELTA_DATA_SET_READY_MASK                 (0x1U << UART_MSR_DELTA_DATA_SET_READY_SHIFT)                /* 0x00000002 */
#define UART_MSR_TRAILING_EDGE_RING_INDICATOR_SHIFT        (2U)
#define UART_MSR_TRAILING_EDGE_RING_INDICATOR_MASK         (0x1U << UART_MSR_TRAILING_EDGE_RING_INDICATOR_SHIFT)        /* 0x00000004 */
#define UART_MSR_DELTA_DATA_CARRIER_DETECT_SHIFT           (3U)
#define UART_MSR_DELTA_DATA_CARRIER_DETECT_MASK            (0x1U << UART_MSR_DELTA_DATA_CARRIER_DETECT_SHIFT)           /* 0x00000008 */
#define UART_MSR_CLEAR_TO_SEND_SHIFT                       (4U)
#define UART_MSR_CLEAR_TO_SEND_MASK                        (0x1U << UART_MSR_CLEAR_TO_SEND_SHIFT)                       /* 0x00000010 */
#define UART_MSR_DATA_SET_READY_SHIFT                      (5U)
#define UART_MSR_DATA_SET_READY_MASK                       (0x1U << UART_MSR_DATA_SET_READY_SHIFT)                      /* 0x00000020 */
#define UART_MSR_RING_INDICATOR_SHIFT                      (6U)
#define UART_MSR_RING_INDICATOR_MASK                       (0x1U << UART_MSR_RING_INDICATOR_SHIFT)                      /* 0x00000040 */
#define UART_MSR_DATA_CARRIOR_DETECT_SHIFT                 (7U)
#define UART_MSR_DATA_CARRIOR_DETECT_MASK                  (0x1U << UART_MSR_DATA_CARRIOR_DETECT_SHIFT)                 /* 0x00000080 */
/* SCR */
#define UART_SCR_OFFSET                                    (0x1CU)
#define UART_SCR_TEMP_STORE_SPACE_SHIFT                    (0U)
#define UART_SCR_TEMP_STORE_SPACE_MASK                     (0xFFU << UART_SCR_TEMP_STORE_SPACE_SHIFT)                   /* 0x000000FF */
/* SRBR */
#define UART_SRBR_OFFSET                                   (0x30U)
#define UART_SRBR                                          (0x0U)
#define UART_SRBR_SHADOW_RBR_SHIFT                         (0U)
#define UART_SRBR_SHADOW_RBR_MASK                          (0xFFU << UART_SRBR_SHADOW_RBR_SHIFT)                        /* 0x000000FF */
/* STHR */
#define UART_STHR_OFFSET                                   (0x6CU)
#define UART_STHR                                          (0x0U)
#define UART_STHR_SHADOW_THR_SHIFT                         (0U)
#define UART_STHR_SHADOW_THR_MASK                          (0xFFU << UART_STHR_SHADOW_THR_SHIFT)                        /* 0x000000FF */
/* FAR */
#define UART_FAR_OFFSET                                    (0x70U)
#define UART_FAR_FIFO_ACCESS_TEST_EN_SHIFT                 (0U)
#define UART_FAR_FIFO_ACCESS_TEST_EN_MASK                  (0x1U << UART_FAR_FIFO_ACCESS_TEST_EN_SHIFT)                 /* 0x00000001 */
/* TFR */
#define UART_TFR_OFFSET                                    (0x74U)
#define UART_TFR                                           (0x0U)
#define UART_TFR_TRANS_FIFO_READ_SHIFT                     (0U)
#define UART_TFR_TRANS_FIFO_READ_MASK                      (0xFFU << UART_TFR_TRANS_FIFO_READ_SHIFT)                    /* 0x000000FF */
/* RFW */
#define UART_RFW_OFFSET                                    (0x78U)
#define UART_RFW_RECEIVE_FIFO_WRITE_SHIFT                  (0U)
#define UART_RFW_RECEIVE_FIFO_WRITE_MASK                   (0xFFU << UART_RFW_RECEIVE_FIFO_WRITE_SHIFT)                 /* 0x000000FF */
#define UART_RFW_RECEIVE_FIFO_PARITY_ERROR_SHIFT           (8U)
#define UART_RFW_RECEIVE_FIFO_PARITY_ERROR_MASK            (0x1U << UART_RFW_RECEIVE_FIFO_PARITY_ERROR_SHIFT)           /* 0x00000100 */
#define UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_SHIFT          (9U)
#define UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_MASK           (0x1U << UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_SHIFT)          /* 0x00000200 */
/* USR */
#define UART_USR_OFFSET                                    (0x7CU)
#define UART_USR                                           (0x0U)
#define UART_USR_UART_BUSY_SHIFT                           (0U)
#define UART_USR_UART_BUSY_MASK                            (0x1U << UART_USR_UART_BUSY_SHIFT)                           /* 0x00000001 */
#define UART_USR_TRANS_FIFO_NOT_FULL_SHIFT                 (1U)
#define UART_USR_TRANS_FIFO_NOT_FULL_MASK                  (0x1U << UART_USR_TRANS_FIFO_NOT_FULL_SHIFT)                 /* 0x00000002 */
#define UART_USR_TRASN_FIFO_EMPTY_SHIFT                    (2U)
#define UART_USR_TRASN_FIFO_EMPTY_MASK                     (0x1U << UART_USR_TRASN_FIFO_EMPTY_SHIFT)                    /* 0x00000004 */
#define UART_USR_RECEIVE_FIFO_NOT_EMPTY_SHIFT              (3U)
#define UART_USR_RECEIVE_FIFO_NOT_EMPTY_MASK               (0x1U << UART_USR_RECEIVE_FIFO_NOT_EMPTY_SHIFT)              /* 0x00000008 */
#define UART_USR_RECEIVE_FIFO_FULL_SHIFT                   (4U)
#define UART_USR_RECEIVE_FIFO_FULL_MASK                    (0x1U << UART_USR_RECEIVE_FIFO_FULL_SHIFT)                   /* 0x00000010 */
/* TFL */
#define UART_TFL_OFFSET                                    (0x80U)
#define UART_TFL_TRANS_FIFO_LEVEL_SHIFT                    (0U)
#define UART_TFL_TRANS_FIFO_LEVEL_MASK                     (0x1FU << UART_TFL_TRANS_FIFO_LEVEL_SHIFT)                   /* 0x0000001F */
/* RFL */
#define UART_RFL_OFFSET                                    (0x84U)
#define UART_RFL                                           (0x0U)
#define UART_RFL_RECEIVE_FIFO_LEVEL_SHIFT                  (0U)
#define UART_RFL_RECEIVE_FIFO_LEVEL_MASK                   (0x1FU << UART_RFL_RECEIVE_FIFO_LEVEL_SHIFT)                 /* 0x0000001F */
/* SRR */
#define UART_SRR_OFFSET                                    (0x88U)
#define UART_SRR_UART_RESET_SHIFT                          (0U)
#define UART_SRR_UART_RESET_MASK                           (0x1U << UART_SRR_UART_RESET_SHIFT)                          /* 0x00000001 */
#define UART_SRR_RCVR_FIFO_RESET_SHIFT                     (1U)
#define UART_SRR_RCVR_FIFO_RESET_MASK                      (0x1U << UART_SRR_RCVR_FIFO_RESET_SHIFT)                     /* 0x00000002 */
#define UART_SRR_XMIT_FIFO_RESET_SHIFT                     (2U)
#define UART_SRR_XMIT_FIFO_RESET_MASK                      (0x1U << UART_SRR_XMIT_FIFO_RESET_SHIFT)                     /* 0x00000004 */
/* SRTS */
#define UART_SRTS_OFFSET                                   (0x8CU)
#define UART_SRTS_SHADOW_REQ_TO_SEND_SHIFT                 (0U)
#define UART_SRTS_SHADOW_REQ_TO_SEND_MASK                  (0x1U << UART_SRTS_SHADOW_REQ_TO_SEND_SHIFT)                 /* 0x00000001 */
/* SBCR */
#define UART_SBCR_OFFSET                                   (0x90U)
#define UART_SBCR_SHADOW_BREAK_CTRL_SHIFT                  (0U)
#define UART_SBCR_SHADOW_BREAK_CTRL_MASK                   (0x1U << UART_SBCR_SHADOW_BREAK_CTRL_SHIFT)                  /* 0x00000001 */
/* SDMAM */
#define UART_SDMAM_OFFSET                                  (0x94U)
#define UART_SDMAM_SHADOW_DMA_MODE_SHIFT                   (0U)
#define UART_SDMAM_SHADOW_DMA_MODE_MASK                    (0x1U << UART_SDMAM_SHADOW_DMA_MODE_SHIFT)                   /* 0x00000001 */
/* SFE */
#define UART_SFE_OFFSET                                    (0x98U)
#define UART_SFE_SHADOW_FIFO_EN_SHIFT                      (0U)
#define UART_SFE_SHADOW_FIFO_EN_MASK                       (0x1U << UART_SFE_SHADOW_FIFO_EN_SHIFT)                      /* 0x00000001 */
/* SRT */
#define UART_SRT_OFFSET                                    (0x9CU)
#define UART_SRT_SHADOW_RCVR_TRIGGER_SHIFT                 (0U)
#define UART_SRT_SHADOW_RCVR_TRIGGER_MASK                  (0x1U << UART_SRT_SHADOW_RCVR_TRIGGER_SHIFT)                 /* 0x00000001 */
/* STET */
#define UART_STET_OFFSET                                   (0xA0U)
#define UART_STET_SHADOW_TX_EMPTY_TRIGGER_SHIFT            (0U)
#define UART_STET_SHADOW_TX_EMPTY_TRIGGER_MASK             (0x1U << UART_STET_SHADOW_TX_EMPTY_TRIGGER_SHIFT)            /* 0x00000001 */
/* HTX */
#define UART_HTX_OFFSET                                    (0xA4U)
#define UART_HTX_HALT_TX_EN_SHIFT                          (0U)
#define UART_HTX_HALT_TX_EN_MASK                           (0x1U << UART_HTX_HALT_TX_EN_SHIFT)                          /* 0x00000001 */
/* DMASA */
#define UART_DMASA_OFFSET                                  (0xA8U)
#define UART_DMASA_DMA_SOFTWARE_ACK_SHIFT                  (0U)
#define UART_DMASA_DMA_SOFTWARE_ACK_MASK                   (0x1U << UART_DMASA_DMA_SOFTWARE_ACK_SHIFT)                  /* 0x00000001 */
/* CPR */
#define UART_CPR_OFFSET                                    (0xF4U)
#define UART_CPR                                           (0x0U)
#define UART_CPR_APB_DATA_WIDTH_SHIFT                      (0U)
#define UART_CPR_APB_DATA_WIDTH_MASK                       (0x3U << UART_CPR_APB_DATA_WIDTH_SHIFT)                      /* 0x00000003 */
#define UART_CPR_AFCE_MODE_SHIFT                           (4U)
#define UART_CPR_AFCE_MODE_MASK                            (0x1U << UART_CPR_AFCE_MODE_SHIFT)                           /* 0x00000010 */
#define UART_CPR_THRE_MODE_SHIFT                           (5U)
#define UART_CPR_THRE_MODE_MASK                            (0x1U << UART_CPR_THRE_MODE_SHIFT)                           /* 0x00000020 */
#define UART_CPR_SIR_MODE_SHIFT                            (6U)
#define UART_CPR_SIR_MODE_MASK                             (0x1U << UART_CPR_SIR_MODE_SHIFT)                            /* 0x00000040 */
#define UART_CPR_SIR_LP_MODE_SHIFT                         (7U)
#define UART_CPR_SIR_LP_MODE_MASK                          (0x1U << UART_CPR_SIR_LP_MODE_SHIFT)                         /* 0x00000080 */
#define UART_CPR_NEW_FEAT_SHIFT                            (8U)
#define UART_CPR_NEW_FEAT_MASK                             (0x1U << UART_CPR_NEW_FEAT_SHIFT)                            /* 0x00000100 */
#define UART_CPR_FIFO_ACCESS_SHIFT                         (9U)
#define UART_CPR_FIFO_ACCESS_MASK                          (0x1U << UART_CPR_FIFO_ACCESS_SHIFT)                         /* 0x00000200 */
#define UART_CPR_FIFO_STAT_SHIFT                           (10U)
#define UART_CPR_FIFO_STAT_MASK                            (0x1U << UART_CPR_FIFO_STAT_SHIFT)                           /* 0x00000400 */
#define UART_CPR_SHADOW_SHIFT                              (11U)
#define UART_CPR_SHADOW_MASK                               (0x1U << UART_CPR_SHADOW_SHIFT)                              /* 0x00000800 */
#define UART_CPR_UART_ADD_ENCODED_PARAMS_SHIFT             (12U)
#define UART_CPR_UART_ADD_ENCODED_PARAMS_MASK              (0x1U << UART_CPR_UART_ADD_ENCODED_PARAMS_SHIFT)             /* 0x00001000 */
#define UART_CPR_DMA_EXTRA_SHIFT                           (13U)
#define UART_CPR_DMA_EXTRA_MASK                            (0x1U << UART_CPR_DMA_EXTRA_SHIFT)                           /* 0x00002000 */
#define UART_CPR_FIFO_MODE_SHIFT                           (16U)
#define UART_CPR_FIFO_MODE_MASK                            (0xFFU << UART_CPR_FIFO_MODE_SHIFT)                          /* 0x00FF0000 */
/* UCV */
#define UART_UCV_OFFSET                                    (0xF8U)
#define UART_UCV                                           (0x330372AU)
#define UART_UCV_VER_SHIFT                                 (0U)
#define UART_UCV_VER_MASK                                  (0xFFFFFFFFU << UART_UCV_VER_SHIFT)                          /* 0xFFFFFFFF */
/* CTR */
#define UART_CTR_OFFSET                                    (0xFCU)
#define UART_CTR                                           (0x44570110U)
#define UART_CTR_PERIPHERAL_ID_SHIFT                       (0U)
#define UART_CTR_PERIPHERAL_ID_MASK                        (0xFFFFFFFFU << UART_CTR_PERIPHERAL_ID_SHIFT)                /* 0xFFFFFFFF */
/*****************************************OWIRE******************************************/
/* OWR */
#define OWIRE_OWR_OFFSET                                   (0x0U)
#define OWIRE_OWR_OWR_SHIFT                                (0U)
#define OWIRE_OWR_OWR_MASK                                 (0x3U << OWIRE_OWR_OWR_SHIFT)                                /* 0x00000003 */
/* MODE_CTL */
#define OWIRE_MODE_CTL_OFFSET                              (0x4U)
#define OWIRE_MODE_CTL_MODE_CTL_SHIFT                      (0U)
#define OWIRE_MODE_CTL_MODE_CTL_MASK                       (0x1U << OWIRE_MODE_CTL_MODE_CTL_SHIFT)                      /* 0x00000001 */
/* BYPASS_WR */
#define OWIRE_BYPASS_WR_OFFSET                             (0x8U)
#define OWIRE_BYPASS_WR_BYPASS_WR_OUT_SHIFT                (0U)
#define OWIRE_BYPASS_WR_BYPASS_WR_OUT_MASK                 (0x1U << OWIRE_BYPASS_WR_BYPASS_WR_OUT_SHIFT)                /* 0x00000001 */
#define OWIRE_BYPASS_WR_BYPASS_WR_EN_SHIFT                 (1U)
#define OWIRE_BYPASS_WR_BYPASS_WR_EN_MASK                  (0x1U << OWIRE_BYPASS_WR_BYPASS_WR_EN_SHIFT)                 /* 0x00000002 */
/* BYPASS_RD */
#define OWIRE_BYPASS_RD_OFFSET                             (0xCU)
#define OWIRE_BYPASS_RD_BYPASS_RDST_SHIFT                  (0U)
#define OWIRE_BYPASS_RD_BYPASS_RDST_MASK                   (0x1U << OWIRE_BYPASS_RD_BYPASS_RDST_SHIFT)                  /* 0x00000001 */
#define OWIRE_BYPASS_RD_BYPASS_RD_EN_SHIFT                 (1U)
#define OWIRE_BYPASS_RD_BYPASS_RD_EN_MASK                  (0x1U << OWIRE_BYPASS_RD_BYPASS_RD_EN_SHIFT)                 /* 0x00000002 */
/* BIT_MODE */
#define OWIRE_BIT_MODE_OFFSET                              (0x10U)
#define OWIRE_BIT_MODE_BIT_WR_EN_SHIFT                     (0U)
#define OWIRE_BIT_MODE_BIT_WR_EN_MASK                      (0x1U << OWIRE_BIT_MODE_BIT_WR_EN_SHIFT)                     /* 0x00000001 */
#define OWIRE_BIT_MODE_BIT_WR_DATA_SHIFT                   (1U)
#define OWIRE_BIT_MODE_BIT_WR_DATA_MASK                    (0x1U << OWIRE_BIT_MODE_BIT_WR_DATA_SHIFT)                   /* 0x00000002 */
#define OWIRE_BIT_MODE_BIT_RD_EN_SHIFT                     (2U)
#define OWIRE_BIT_MODE_BIT_RD_EN_MASK                      (0x1U << OWIRE_BIT_MODE_BIT_RD_EN_SHIFT)                     /* 0x00000004 */
#define OWIRE_BIT_MODE_RDST_SHIFT                          (3U)
#define OWIRE_BIT_MODE_RDST_MASK                           (0x1U << OWIRE_BIT_MODE_RDST_SHIFT)                          /* 0x00000008 */
/* BYTE_MODE */
#define OWIRE_BYTE_MODE_OFFSET                             (0x14U)
#define OWIRE_BYTE_MODE_BYTE_RD_EN_SHIFT                   (0U)
#define OWIRE_BYTE_MODE_BYTE_RD_EN_MASK                    (0x1U << OWIRE_BYTE_MODE_BYTE_RD_EN_SHIFT)                   /* 0x00000001 */
#define OWIRE_BYTE_MODE_BYTE_NUM_SHIFT                     (1U)
#define OWIRE_BYTE_MODE_BYTE_NUM_MASK                      (0xFU << OWIRE_BYTE_MODE_BYTE_NUM_SHIFT)                     /* 0x0000001E */
/* FIFO_ACCESS */
#define OWIRE_FIFO_ACCESS_OFFSET                           (0x18U)
#define OWIRE_FIFO_ACCESS_FIFO_ACCESS_SHIFT                (0U)
#define OWIRE_FIFO_ACCESS_FIFO_ACCESS_MASK                 (0xFFU << OWIRE_FIFO_ACCESS_FIFO_ACCESS_SHIFT)               /* 0x000000FF */
/* FIFO_STATE */
#define OWIRE_FIFO_STATE_OFFSET                            (0x1CU)
#define OWIRE_FIFO_STATE_FIFO_SPACE_SHIFT                  (0U)
#define OWIRE_FIFO_STATE_FIFO_SPACE_MASK                   (0x1FU << OWIRE_FIFO_STATE_FIFO_SPACE_SHIFT)                 /* 0x0000001F */
#define OWIRE_FIFO_STATE_FIFO_VALID_ENTRY_SHIFT            (5U)
#define OWIRE_FIFO_STATE_FIFO_VALID_ENTRY_MASK             (0x1FU << OWIRE_FIFO_STATE_FIFO_VALID_ENTRY_SHIFT)           /* 0x000003E0 */
/* START_TIME */
#define OWIRE_START_TIME_OFFSET                            (0x20U)
#define OWIRE_START_TIME_START_TIME_SHIFT                  (0U)
#define OWIRE_START_TIME_START_TIME_MASK                   (0xFFU << OWIRE_START_TIME_START_TIME_SHIFT)                 /* 0x000000FF */
/* PRE_TIME */
#define OWIRE_PRE_TIME_OFFSET                              (0x24U)
#define OWIRE_PRE_TIME_PRE_TIME_SHIFT                      (0U)
#define OWIRE_PRE_TIME_PRE_TIME_MASK                       (0xFFU << OWIRE_PRE_TIME_PRE_TIME_SHIFT)                     /* 0x000000FF */
/* VALID_TIME */
#define OWIRE_VALID_TIME_OFFSET                            (0x28U)
#define OWIRE_VALID_TIME_DATA_VALID_TIME_SHIFT             (0U)
#define OWIRE_VALID_TIME_DATA_VALID_TIME_MASK              (0xFFU << OWIRE_VALID_TIME_DATA_VALID_TIME_SHIFT)            /* 0x000000FF */
/* REC_TIME */
#define OWIRE_REC_TIME_OFFSET                              (0x2CU)
#define OWIRE_REC_TIME_REC_TIME_SHIFT                      (0U)
#define OWIRE_REC_TIME_REC_TIME_MASK                       (0xFFU << OWIRE_REC_TIME_REC_TIME_SHIFT)                     /* 0x000000FF */
/* RPP_TIME */
#define OWIRE_RPP_TIME_OFFSET                              (0x30U)
#define OWIRE_RPP_TIME_MST_TX_TIME_SHIFT                   (0U)
#define OWIRE_RPP_TIME_MST_TX_TIME_MASK                    (0x7FFU << OWIRE_RPP_TIME_MST_TX_TIME_SHIFT)                 /* 0x000007FF */
#define OWIRE_RPP_TIME_MST_SAMPLE_SHIFT                    (11U)
#define OWIRE_RPP_TIME_MST_SAMPLE_MASK                     (0x7FFU << OWIRE_RPP_TIME_MST_SAMPLE_SHIFT)                  /* 0x003FF800 */
/* DIV */
#define OWIRE_DIV_OFFSET                                   (0x34U)
#define OWIRE_DIV_DIV_SHIFT                                (0U)
#define OWIRE_DIV_DIV_MASK                                 (0xFFU << OWIRE_DIV_DIV_SHIFT)                               /* 0x000000FF */
/* INTR_STATUS */
#define OWIRE_INTR_STATUS_OFFSET                           (0x38U)
#define OWIRE_INTR_STATUS_TIME_OUT_SHIFT                   (0U)
#define OWIRE_INTR_STATUS_TIME_OUT_MASK                    (0x1U << OWIRE_INTR_STATUS_TIME_OUT_SHIFT)                   /* 0x00000001 */
#define OWIRE_INTR_STATUS_PD_SHIFT                         (1U)
#define OWIRE_INTR_STATUS_PD_MASK                          (0x1U << OWIRE_INTR_STATUS_PD_SHIFT)                         /* 0x00000002 */
#define OWIRE_INTR_STATUS_PDR_SHIFT                        (2U)
#define OWIRE_INTR_STATUS_PDR_MASK                         (0x1U << OWIRE_INTR_STATUS_PDR_SHIFT)                        /* 0x00000004 */
#define OWIRE_INTR_STATUS_BIT_WR_DONE_SHIFT                (3U)
#define OWIRE_INTR_STATUS_BIT_WR_DONE_MASK                 (0x1U << OWIRE_INTR_STATUS_BIT_WR_DONE_SHIFT)                /* 0x00000008 */
#define OWIRE_INTR_STATUS_BIT_RD_DONE_SHIFT                (4U)
#define OWIRE_INTR_STATUS_BIT_RD_DONE_MASK                 (0x1U << OWIRE_INTR_STATUS_BIT_RD_DONE_SHIFT)                /* 0x00000010 */
#define OWIRE_INTR_STATUS_BYTE_WR_DONE_SHIFT               (5U)
#define OWIRE_INTR_STATUS_BYTE_WR_DONE_MASK                (0x1U << OWIRE_INTR_STATUS_BYTE_WR_DONE_SHIFT)               /* 0x00000020 */
#define OWIRE_INTR_STATUS_BYTE_RD_DONE_SHIFT               (6U)
#define OWIRE_INTR_STATUS_BYTE_RD_DONE_MASK                (0x1U << OWIRE_INTR_STATUS_BYTE_RD_DONE_SHIFT)               /* 0x00000040 */
#define OWIRE_INTR_STATUS_FIFO_OVERRUN_SHIFT               (7U)
#define OWIRE_INTR_STATUS_FIFO_OVERRUN_MASK                (0x1U << OWIRE_INTR_STATUS_FIFO_OVERRUN_SHIFT)               /* 0x00000080 */
/* INTR_EN */
#define OWIRE_INTR_EN_OFFSET                               (0x3CU)
#define OWIRE_INTR_EN_EPD_SHIFT                            (0U)
#define OWIRE_INTR_EN_EPD_MASK                             (0x1U << OWIRE_INTR_EN_EPD_SHIFT)                            /* 0x00000001 */
#define OWIRE_INTR_EN_BIT_WR_DONE_EN_SHIFT                 (2U)
#define OWIRE_INTR_EN_BIT_WR_DONE_EN_MASK                  (0x1U << OWIRE_INTR_EN_BIT_WR_DONE_EN_SHIFT)                 /* 0x00000004 */
#define OWIRE_INTR_EN_BIT_RD_DONE_EN_SHIFT                 (3U)
#define OWIRE_INTR_EN_BIT_RD_DONE_EN_MASK                  (0x1U << OWIRE_INTR_EN_BIT_RD_DONE_EN_SHIFT)                 /* 0x00000008 */
#define OWIRE_INTR_EN_WR_DONE_EN_SHIFT                     (4U)
#define OWIRE_INTR_EN_WR_DONE_EN_MASK                      (0x1U << OWIRE_INTR_EN_WR_DONE_EN_SHIFT)                     /* 0x00000010 */
#define OWIRE_INTR_EN_BYTE_RD_DONE_EN_SHIFT                (5U)
#define OWIRE_INTR_EN_BYTE_RD_DONE_EN_MASK                 (0x1U << OWIRE_INTR_EN_BYTE_RD_DONE_EN_SHIFT)                /* 0x00000020 */
/******************************************CAN*******************************************/
/* MODE */
#define CAN_MODE_OFFSET                                    (0x0U)
#define CAN_MODE_MODE_SHIFT                                (0U)
#define CAN_MODE_MODE_MASK                                 (0x1U << CAN_MODE_MODE_SHIFT)                                /* 0x00000001 */
#define CAN_MODE_SELF_TEST_SHIFT                           (2U)
#define CAN_MODE_SELF_TEST_MASK                            (0x1U << CAN_MODE_SELF_TEST_SHIFT)                           /* 0x00000004 */
/* CMD */
#define CAN_CMD_OFFSET                                     (0x4U)
#define CAN_CMD_TX_REQ_SHIFT                               (0U)
#define CAN_CMD_TX_REQ_MASK                                (0x1U << CAN_CMD_TX_REQ_SHIFT)                               /* 0x00000001 */
/* STATE */
#define CAN_STATE_OFFSET                                   (0x8U)
#define CAN_STATE                                          (0x0U)
#define CAN_STATE_RX_BUFFER_FULL_SHIFT                     (0U)
#define CAN_STATE_RX_BUFFER_FULL_MASK                      (0x1U << CAN_STATE_RX_BUFFER_FULL_SHIFT)                     /* 0x00000001 */
#define CAN_STATE_TX_BUFFER_FULL_SHIFT                     (1U)
#define CAN_STATE_TX_BUFFER_FULL_MASK                      (0x1U << CAN_STATE_TX_BUFFER_FULL_SHIFT)                     /* 0x00000002 */
#define CAN_STATE_RX_PERIOD_SHIFT                          (2U)
#define CAN_STATE_RX_PERIOD_MASK                           (0x1U << CAN_STATE_RX_PERIOD_SHIFT)                          /* 0x00000004 */
#define CAN_STATE_TX_PERIOD_SHIFT                          (3U)
#define CAN_STATE_TX_PERIOD_MASK                           (0x1U << CAN_STATE_TX_PERIOD_SHIFT)                          /* 0x00000008 */
#define CAN_STATE_ERROR_WARNING_STATE_SHIFT                (4U)
#define CAN_STATE_ERROR_WARNING_STATE_MASK                 (0x1U << CAN_STATE_ERROR_WARNING_STATE_SHIFT)                /* 0x00000010 */
#define CAN_STATE_BUS_OFF_STATE_SHIFT                      (5U)
#define CAN_STATE_BUS_OFF_STATE_MASK                       (0x1U << CAN_STATE_BUS_OFF_STATE_SHIFT)                      /* 0x00000020 */
/* INT */
#define CAN_INT_OFFSET                                     (0xCU)
#define CAN_INT_RX_FINISH_INT_SHIFT                        (0U)
#define CAN_INT_RX_FINISH_INT_MASK                         (0x1U << CAN_INT_RX_FINISH_INT_SHIFT)                        /* 0x00000001 */
#define CAN_INT_TX_FINISH_INT_SHIFT                        (1U)
#define CAN_INT_TX_FINISH_INT_MASK                         (0x1U << CAN_INT_TX_FINISH_INT_SHIFT)                        /* 0x00000002 */
#define CAN_INT_ERROR_WARNING_INT_SHIFT                    (2U)
#define CAN_INT_ERROR_WARNING_INT_MASK                     (0x1U << CAN_INT_ERROR_WARNING_INT_SHIFT)                    /* 0x00000004 */
#define CAN_INT_RX_BUFFER_OVERFLOW_INT_SHIFT               (3U)
#define CAN_INT_RX_BUFFER_OVERFLOW_INT_MASK                (0x1U << CAN_INT_RX_BUFFER_OVERFLOW_INT_SHIFT)               /* 0x00000008 */
#define CAN_INT_PASSIVE_ERROR_INT_SHIFT                    (4U)
#define CAN_INT_PASSIVE_ERROR_INT_MASK                     (0x1U << CAN_INT_PASSIVE_ERROR_INT_SHIFT)                    /* 0x00000010 */
#define CAN_INT_TX_ARBIT_FAIL_INT_SHIFT                    (5U)
#define CAN_INT_TX_ARBIT_FAIL_INT_MASK                     (0x1U << CAN_INT_TX_ARBIT_FAIL_INT_SHIFT)                    /* 0x00000020 */
#define CAN_INT_ERROR_INT_SHIFT                            (6U)
#define CAN_INT_ERROR_INT_MASK                             (0x1U << CAN_INT_ERROR_INT_SHIFT)                            /* 0x00000040 */
/* INT_MASK */
#define CAN_INT_MASK_OFFSET                                (0x10U)
#define CAN_INT_MASK_RX_FINISH_INT_MASK_SHIFT              (0U)
#define CAN_INT_MASK_RX_FINISH_INT_MASK_MASK               (0x1U << CAN_INT_MASK_RX_FINISH_INT_MASK_SHIFT)              /* 0x00000001 */
#define CAN_INT_MASK_TX_FINISH_INT_MASK_SHIFT              (1U)
#define CAN_INT_MASK_TX_FINISH_INT_MASK_MASK               (0x1U << CAN_INT_MASK_TX_FINISH_INT_MASK_SHIFT)              /* 0x00000002 */
#define CAN_INT_MASK_ERROR_WARNING_INT_MASK_SHIFT          (2U)
#define CAN_INT_MASK_ERROR_WARNING_INT_MASK_MASK           (0x1U << CAN_INT_MASK_ERROR_WARNING_INT_MASK_SHIFT)          /* 0x00000004 */
#define CAN_INT_MASK_RX_BUFFER_OVERFLOW_INT_SHIFT          (3U)
#define CAN_INT_MASK_RX_BUFFER_OVERFLOW_INT_MASK           (0x1U << CAN_INT_MASK_RX_BUFFER_OVERFLOW_INT_SHIFT)          /* 0x00000008 */
#define CAN_INT_MASK_PASSIVE_ERROR_INT_SHIFT               (4U)
#define CAN_INT_MASK_PASSIVE_ERROR_INT_MASK                (0x1U << CAN_INT_MASK_PASSIVE_ERROR_INT_SHIFT)               /* 0x00000010 */
#define CAN_INT_MASK_TX_ARBIT_FAIL_INT_SHIFT               (5U)
#define CAN_INT_MASK_TX_ARBIT_FAIL_INT_MASK                (0x1U << CAN_INT_MASK_TX_ARBIT_FAIL_INT_SHIFT)               /* 0x00000020 */
#define CAN_INT_MASK_ERROR_INT_SHIFT                       (6U)
#define CAN_INT_MASK_ERROR_INT_MASK                        (0x1U << CAN_INT_MASK_ERROR_INT_SHIFT)                       /* 0x00000040 */
/* BITTIMING */
#define CAN_BITTIMING_OFFSET                               (0x18U)
#define CAN_BITTIMING_TSEG1_SHIFT                          (0U)
#define CAN_BITTIMING_TSEG1_MASK                           (0xFU << CAN_BITTIMING_TSEG1_SHIFT)                          /* 0x0000000F */
#define CAN_BITTIMING_TSEG2_SHIFT                          (4U)
#define CAN_BITTIMING_TSEG2_MASK                           (0x7U << CAN_BITTIMING_TSEG2_SHIFT)                          /* 0x00000070 */
#define CAN_BITTIMING_BRP_SHIFT                            (8U)
#define CAN_BITTIMING_BRP_MASK                             (0x3FU << CAN_BITTIMING_BRP_SHIFT)                           /* 0x00003F00 */
#define CAN_BITTIMING_SJW_SHIFT                            (14U)
#define CAN_BITTIMING_SJW_MASK                             (0x3U << CAN_BITTIMING_SJW_SHIFT)                            /* 0x0000C000 */
#define CAN_BITTIMING_SAMPLE_MODE_SHIFT                    (16U)
#define CAN_BITTIMING_SAMPLE_MODE_MASK                     (0x1U << CAN_BITTIMING_SAMPLE_MODE_SHIFT)                    /* 0x00010000 */
/* ARBITFAIL */
#define CAN_ARBITFAIL_OFFSET                               (0x28U)
#define CAN_ARBITFAIL                                      (0x0U)
#define CAN_ARBITFAIL_ARBIT_FAIL_CODE_SHIFT                (0U)
#define CAN_ARBITFAIL_ARBIT_FAIL_CODE_MASK                 (0x7FU << CAN_ARBITFAIL_ARBIT_FAIL_CODE_SHIFT)               /* 0x0000007F */
/* ERROR_CODE */
#define CAN_ERROR_CODE_OFFSET                              (0x2CU)
#define CAN_ERROR_CODE                                     (0x0U)
#define CAN_ERROR_CODE_ERROR_POSITION_SHIFT                (0U)
#define CAN_ERROR_CODE_ERROR_POSITION_MASK                 (0x3FFFU << CAN_ERROR_CODE_ERROR_POSITION_SHIFT)             /* 0x00003FFF */
#define CAN_ERROR_CODE_ERROR_DIRECTION_SHIFT               (14U)
#define CAN_ERROR_CODE_ERROR_DIRECTION_MASK                (0x1U << CAN_ERROR_CODE_ERROR_DIRECTION_SHIFT)               /* 0x00004000 */
#define CAN_ERROR_CODE_ERROR_TYPE_SHIFT                    (15U)
#define CAN_ERROR_CODE_ERROR_TYPE_MASK                     (0x7U << CAN_ERROR_CODE_ERROR_TYPE_SHIFT)                    /* 0x00038000 */
/* RXERRORCNT */
#define CAN_RXERRORCNT_OFFSET                              (0x34U)
#define CAN_RXERRORCNT                                     (0x0U)
#define CAN_RXERRORCNT_RX_ERR_CNT_SHIFT                    (0U)
#define CAN_RXERRORCNT_RX_ERR_CNT_MASK                     (0xFFFFFFFFU << CAN_RXERRORCNT_RX_ERR_CNT_SHIFT)             /* 0xFFFFFFFF */
/* TXERRORCNT */
#define CAN_TXERRORCNT_OFFSET                              (0x38U)
#define CAN_TXERRORCNT                                     (0x0U)
#define CAN_TXERRORCNT_TX_ERR_CNT_SHIFT                    (0U)
#define CAN_TXERRORCNT_TX_ERR_CNT_MASK                     (0xFFFFFFFFU << CAN_TXERRORCNT_TX_ERR_CNT_SHIFT)             /* 0xFFFFFFFF */
/* IDCODE */
#define CAN_IDCODE_OFFSET                                  (0x3CU)
#define CAN_IDCODE_ID_CODE_SHIFT                           (0U)
#define CAN_IDCODE_ID_CODE_MASK                            (0x1FFFFFFFU << CAN_IDCODE_ID_CODE_SHIFT)                    /* 0x1FFFFFFF */
/* IDMASK */
#define CAN_IDMASK_OFFSET                                  (0x40U)
#define CAN_IDMASK_ID_MASK_SHIFT                           (0U)
#define CAN_IDMASK_ID_MASK_MASK                            (0x1FFFFFFFU << CAN_IDMASK_ID_MASK_SHIFT)                    /* 0x1FFFFFFF */
/* TXFRAMEINFO */
#define CAN_TXFRAMEINFO_OFFSET                             (0x50U)
#define CAN_TXFRAMEINFO_TXDATA_LENGTH_SHIFT                (0U)
#define CAN_TXFRAMEINFO_TXDATA_LENGTH_MASK                 (0xFU << CAN_TXFRAMEINFO_TXDATA_LENGTH_SHIFT)                /* 0x0000000F */
#define CAN_TXFRAMEINFO_TX_RTR_SHIFT                       (6U)
#define CAN_TXFRAMEINFO_TX_RTR_MASK                        (0x1U << CAN_TXFRAMEINFO_TX_RTR_SHIFT)                       /* 0x00000040 */
#define CAN_TXFRAMEINFO_TXFRAME_FORMAT_SHIFT               (7U)
#define CAN_TXFRAMEINFO_TXFRAME_FORMAT_MASK                (0x1U << CAN_TXFRAMEINFO_TXFRAME_FORMAT_SHIFT)               /* 0x00000080 */
/* TXID */
#define CAN_TXID_OFFSET                                    (0x54U)
#define CAN_TXID_TX_ID_SHIFT                               (0U)
#define CAN_TXID_TX_ID_MASK                                (0x1FFFFFFFU << CAN_TXID_TX_ID_SHIFT)                        /* 0x1FFFFFFF */
/* TXDATA1 */
#define CAN_TXDATA1_OFFSET                                 (0x58U)
#define CAN_TXDATA1_TX_DATA1_SHIFT                         (0U)
#define CAN_TXDATA1_TX_DATA1_MASK                          (0xFFFFFFFFU << CAN_TXDATA1_TX_DATA1_SHIFT)                  /* 0xFFFFFFFF */
/* TXDATA2 */
#define CAN_TXDATA2_OFFSET                                 (0x5CU)
#define CAN_TXDATA2_TX_DATA2_SHIFT                         (0U)
#define CAN_TXDATA2_TX_DATA2_MASK                          (0xFFFFFFFFU << CAN_TXDATA2_TX_DATA2_SHIFT)                  /* 0xFFFFFFFF */
/* RXFRAMEINFO */
#define CAN_RXFRAMEINFO_OFFSET                             (0x60U)
#define CAN_RXFRAMEINFO_RXDATA_LENGTH_SHIFT                (0U)
#define CAN_RXFRAMEINFO_RXDATA_LENGTH_MASK                 (0xFU << CAN_RXFRAMEINFO_RXDATA_LENGTH_SHIFT)                /* 0x0000000F */
#define CAN_RXFRAMEINFO_RX_RTR_SHIFT                       (6U)
#define CAN_RXFRAMEINFO_RX_RTR_MASK                        (0x1U << CAN_RXFRAMEINFO_RX_RTR_SHIFT)                       /* 0x00000040 */
#define CAN_RXFRAMEINFO_RXFRAME_FORMAT_SHIFT               (7U)
#define CAN_RXFRAMEINFO_RXFRAME_FORMAT_MASK                (0x1U << CAN_RXFRAMEINFO_RXFRAME_FORMAT_SHIFT)               /* 0x00000080 */
/* RXID */
#define CAN_RXID_OFFSET                                    (0x64U)
#define CAN_RXID                                           (0x0U)
#define CAN_RXID_RX_ID_SHIFT                               (0U)
#define CAN_RXID_RX_ID_MASK                                (0x1FFFFFFFU << CAN_RXID_RX_ID_SHIFT)                        /* 0x1FFFFFFF */
/* RXDATA1 */
#define CAN_RXDATA1_OFFSET                                 (0x68U)
#define CAN_RXDATA1                                        (0x0U)
#define CAN_RXDATA1_RX_DATA1_SHIFT                         (0U)
#define CAN_RXDATA1_RX_DATA1_MASK                          (0xFFFFFFFFU << CAN_RXDATA1_RX_DATA1_SHIFT)                  /* 0xFFFFFFFF */
/* RXDATA2 */
#define CAN_RXDATA2_OFFSET                                 (0x6CU)
#define CAN_RXDATA2                                        (0x0U)
#define CAN_RXDATA2_RX_DATA2_SHIFT                         (0U)
#define CAN_RXDATA2_RX_DATA2_MASK                          (0xFFFFFFFFU << CAN_RXDATA2_RX_DATA2_SHIFT)                  /* 0xFFFFFFFF */
/* RTL_VERSION */
#define CAN_RTL_VERSION_OFFSET                             (0x70U)
#define CAN_RTL_VERSION                                    (0x0U)
#define CAN_RTL_VERSION_VERSION_SHIFT                      (0U)
#define CAN_RTL_VERSION_VERSION_MASK                       (0xFFFFFFFFU << CAN_RTL_VERSION_VERSION_SHIFT)               /* 0xFFFFFFFF */
/******************************************SPI*******************************************/
/* CTRLR0 */
#define SPI_CTRLR0_OFFSET                                  (0x0U)
#define SPI_CTRLR0_DFS_SHIFT                               (0U)
#define SPI_CTRLR0_DFS_MASK                                (0x3U << SPI_CTRLR0_DFS_SHIFT)                               /* 0x00000003 */
#define SPI_CTRLR0_CFS_SHIFT                               (2U)
#define SPI_CTRLR0_CFS_MASK                                (0xFU << SPI_CTRLR0_CFS_SHIFT)                               /* 0x0000003C */
#define SPI_CTRLR0_SCPH_SHIFT                              (6U)
#define SPI_CTRLR0_SCPH_MASK                               (0x1U << SPI_CTRLR0_SCPH_SHIFT)                              /* 0x00000040 */
#define SPI_CTRLR0_SCPOL_SHIFT                             (7U)
#define SPI_CTRLR0_SCPOL_MASK                              (0x1U << SPI_CTRLR0_SCPOL_SHIFT)                             /* 0x00000080 */
#define SPI_CTRLR0_CSM_SHIFT                               (8U)
#define SPI_CTRLR0_CSM_MASK                                (0x3U << SPI_CTRLR0_CSM_SHIFT)                               /* 0x00000300 */
#define SPI_CTRLR0_SSD_SHIFT                               (10U)
#define SPI_CTRLR0_SSD_MASK                                (0x1U << SPI_CTRLR0_SSD_SHIFT)                               /* 0x00000400 */
#define SPI_CTRLR0_EM_SHIFT                                (11U)
#define SPI_CTRLR0_EM_MASK                                 (0x1U << SPI_CTRLR0_EM_SHIFT)                                /* 0x00000800 */
#define SPI_CTRLR0_FBM_SHIFT                               (12U)
#define SPI_CTRLR0_FBM_MASK                                (0x1U << SPI_CTRLR0_FBM_SHIFT)                               /* 0x00001000 */
#define SPI_CTRLR0_BHT_SHIFT                               (13U)
#define SPI_CTRLR0_BHT_MASK                                (0x1U << SPI_CTRLR0_BHT_SHIFT)                               /* 0x00002000 */
#define SPI_CTRLR0_RSD_SHIFT                               (14U)
#define SPI_CTRLR0_RSD_MASK                                (0x3U << SPI_CTRLR0_RSD_SHIFT)                               /* 0x0000C000 */
#define SPI_CTRLR0_FRF_SHIFT                               (16U)
#define SPI_CTRLR0_FRF_MASK                                (0x3U << SPI_CTRLR0_FRF_SHIFT)                               /* 0x00030000 */
#define SPI_CTRLR0_XFM_SHIFT                               (18U)
#define SPI_CTRLR0_XFM_MASK                                (0x3U << SPI_CTRLR0_XFM_SHIFT)                               /* 0x000C0000 */
#define SPI_CTRLR0_OPM_SHIFT                               (20U)
#define SPI_CTRLR0_OPM_MASK                                (0x1U << SPI_CTRLR0_OPM_SHIFT)                               /* 0x00100000 */
#define SPI_CTRLR0_MTM_SHIFT                               (21U)
#define SPI_CTRLR0_MTM_MASK                                (0x1U << SPI_CTRLR0_MTM_SHIFT)                               /* 0x00200000 */
/* CTRLR1 */
#define SPI_CTRLR1_OFFSET                                  (0x4U)
#define SPI_CTRLR1_NDM_SHIFT                               (0U)
#define SPI_CTRLR1_NDM_MASK                                (0xFFFFU << SPI_CTRLR1_NDM_SHIFT)                            /* 0x0000FFFF */
/* ENR */
#define SPI_ENR_OFFSET                                     (0x8U)
#define SPI_ENR_ENR_SHIFT                                  (0U)
#define SPI_ENR_ENR_MASK                                   (0x1U << SPI_ENR_ENR_SHIFT)                                  /* 0x00000001 */
/* SER */
#define SPI_SER_OFFSET                                     (0xCU)
#define SPI_SER_SER_SHIFT                                  (0U)
#define SPI_SER_SER_MASK                                   (0x3U << SPI_SER_SER_SHIFT)                                  /* 0x00000003 */
/* BAUDR */
#define SPI_BAUDR_OFFSET                                   (0x10U)
#define SPI_BAUDR_BAUDR_SHIFT                              (0U)
#define SPI_BAUDR_BAUDR_MASK                               (0xFFFFU << SPI_BAUDR_BAUDR_SHIFT)                           /* 0x0000FFFF */
/* TXFTLR */
#define SPI_TXFTLR_OFFSET                                  (0x14U)
#define SPI_TXFTLR_TXFTLR_SHIFT                            (0U)
#define SPI_TXFTLR_TXFTLR_MASK                             (0x1FU << SPI_TXFTLR_TXFTLR_SHIFT)                           /* 0x0000001F */
/* RXFTLR */
#define SPI_RXFTLR_OFFSET                                  (0x18U)
#define SPI_RXFTLR_RXFTLR_SHIFT                            (0U)
#define SPI_RXFTLR_RXFTLR_MASK                             (0x1FU << SPI_RXFTLR_RXFTLR_SHIFT)                           /* 0x0000001F */
/* TXFLR */
#define SPI_TXFLR_OFFSET                                   (0x1CU)
#define SPI_TXFLR                                          (0x0U)
#define SPI_TXFLR_TXFLR_SHIFT                              (0U)
#define SPI_TXFLR_TXFLR_MASK                               (0x3FU << SPI_TXFLR_TXFLR_SHIFT)                             /* 0x0000003F */
/* RXFLR */
#define SPI_RXFLR_OFFSET                                   (0x20U)
#define SPI_RXFLR                                          (0x0U)
#define SPI_RXFLR_RXFLR_SHIFT                              (0U)
#define SPI_RXFLR_RXFLR_MASK                               (0x3FU << SPI_RXFLR_RXFLR_SHIFT)                             /* 0x0000003F */
/* SR */
#define SPI_SR_OFFSET                                      (0x24U)
#define SPI_SR                                             (0xCU)
#define SPI_SR_BSF_SHIFT                                   (0U)
#define SPI_SR_BSF_MASK                                    (0x1U << SPI_SR_BSF_SHIFT)                                   /* 0x00000001 */
#define SPI_SR_TFF_SHIFT                                   (1U)
#define SPI_SR_TFF_MASK                                    (0x1U << SPI_SR_TFF_SHIFT)                                   /* 0x00000002 */
#define SPI_SR_TFE_SHIFT                                   (2U)
#define SPI_SR_TFE_MASK                                    (0x1U << SPI_SR_TFE_SHIFT)                                   /* 0x00000004 */
#define SPI_SR_RFE_SHIFT                                   (3U)
#define SPI_SR_RFE_MASK                                    (0x1U << SPI_SR_RFE_SHIFT)                                   /* 0x00000008 */
#define SPI_SR_RFF_SHIFT                                   (4U)
#define SPI_SR_RFF_MASK                                    (0x1U << SPI_SR_RFF_SHIFT)                                   /* 0x00000010 */
/* IPR */
#define SPI_IPR_OFFSET                                     (0x28U)
#define SPI_IPR_IPR_SHIFT                                  (0U)
#define SPI_IPR_IPR_MASK                                   (0x1U << SPI_IPR_IPR_SHIFT)                                  /* 0x00000001 */
/* IMR */
#define SPI_IMR_OFFSET                                     (0x2CU)
#define SPI_IMR_TFEIM_SHIFT                                (0U)
#define SPI_IMR_TFEIM_MASK                                 (0x1U << SPI_IMR_TFEIM_SHIFT)                                /* 0x00000001 */
#define SPI_IMR_TFOIM_SHIFT                                (1U)
#define SPI_IMR_TFOIM_MASK                                 (0x1U << SPI_IMR_TFOIM_SHIFT)                                /* 0x00000002 */
#define SPI_IMR_RFUIM_SHIFT                                (2U)
#define SPI_IMR_RFUIM_MASK                                 (0x1U << SPI_IMR_RFUIM_SHIFT)                                /* 0x00000004 */
#define SPI_IMR_RFOIM_SHIFT                                (3U)
#define SPI_IMR_RFOIM_MASK                                 (0x1U << SPI_IMR_RFOIM_SHIFT)                                /* 0x00000008 */
#define SPI_IMR_RFFIM_SHIFT                                (4U)
#define SPI_IMR_RFFIM_MASK                                 (0x1U << SPI_IMR_RFFIM_SHIFT)                                /* 0x00000010 */
/* ISR */
#define SPI_ISR_OFFSET                                     (0x30U)
#define SPI_ISR                                            (0x0U)
#define SPI_ISR_TFEIS_SHIFT                                (0U)
#define SPI_ISR_TFEIS_MASK                                 (0x1U << SPI_ISR_TFEIS_SHIFT)                                /* 0x00000001 */
#define SPI_ISR_TFOIS_SHIFT                                (1U)
#define SPI_ISR_TFOIS_MASK                                 (0x1U << SPI_ISR_TFOIS_SHIFT)                                /* 0x00000002 */
#define SPI_ISR_RFUIS_SHIFT                                (2U)
#define SPI_ISR_RFUIS_MASK                                 (0x1U << SPI_ISR_RFUIS_SHIFT)                                /* 0x00000004 */
#define SPI_ISR_RFOIS_SHIFT                                (3U)
#define SPI_ISR_RFOIS_MASK                                 (0x1U << SPI_ISR_RFOIS_SHIFT)                                /* 0x00000008 */
#define SPI_ISR_RFFIS_SHIFT                                (4U)
#define SPI_ISR_RFFIS_MASK                                 (0x1U << SPI_ISR_RFFIS_SHIFT)                                /* 0x00000010 */
/* RISR */
#define SPI_RISR_OFFSET                                    (0x34U)
#define SPI_RISR                                           (0x1U)
#define SPI_RISR_TFERIS_SHIFT                              (0U)
#define SPI_RISR_TFERIS_MASK                               (0x1U << SPI_RISR_TFERIS_SHIFT)                              /* 0x00000001 */
#define SPI_RISR_TFORIS_SHIFT                              (1U)
#define SPI_RISR_TFORIS_MASK                               (0x1U << SPI_RISR_TFORIS_SHIFT)                              /* 0x00000002 */
#define SPI_RISR_RFURIS_SHIFT                              (2U)
#define SPI_RISR_RFURIS_MASK                               (0x1U << SPI_RISR_RFURIS_SHIFT)                              /* 0x00000004 */
#define SPI_RISR_RFORIS_SHIFT                              (3U)
#define SPI_RISR_RFORIS_MASK                               (0x1U << SPI_RISR_RFORIS_SHIFT)                              /* 0x00000008 */
#define SPI_RISR_RFFRIS_SHIFT                              (4U)
#define SPI_RISR_RFFRIS_MASK                               (0x1U << SPI_RISR_RFFRIS_SHIFT)                              /* 0x00000010 */
/* ICR */
#define SPI_ICR_OFFSET                                     (0x38U)
#define SPI_ICR_CCI_SHIFT                                  (0U)
#define SPI_ICR_CCI_MASK                                   (0x1U << SPI_ICR_CCI_SHIFT)                                  /* 0x00000001 */
#define SPI_ICR_CRFUI_SHIFT                                (1U)
#define SPI_ICR_CRFUI_MASK                                 (0x1U << SPI_ICR_CRFUI_SHIFT)                                /* 0x00000002 */
#define SPI_ICR_CRFOI_SHIFT                                (2U)
#define SPI_ICR_CRFOI_MASK                                 (0x1U << SPI_ICR_CRFOI_SHIFT)                                /* 0x00000004 */
#define SPI_ICR_CTFOI_SHIFT                                (3U)
#define SPI_ICR_CTFOI_MASK                                 (0x1U << SPI_ICR_CTFOI_SHIFT)                                /* 0x00000008 */
/* DMACR */
#define SPI_DMACR_OFFSET                                   (0x3CU)
#define SPI_DMACR_RDE_SHIFT                                (0U)
#define SPI_DMACR_RDE_MASK                                 (0x1U << SPI_DMACR_RDE_SHIFT)                                /* 0x00000001 */
#define SPI_DMACR_TDE_SHIFT                                (1U)
#define SPI_DMACR_TDE_MASK                                 (0x1U << SPI_DMACR_TDE_SHIFT)                                /* 0x00000002 */
/* DMATDLR */
#define SPI_DMATDLR_OFFSET                                 (0x40U)
#define SPI_DMATDLR_TDL_SHIFT                              (0U)
#define SPI_DMATDLR_TDL_MASK                               (0x1FU << SPI_DMATDLR_TDL_SHIFT)                             /* 0x0000001F */
/* DMARDLR */
#define SPI_DMARDLR_OFFSET                                 (0x44U)
#define SPI_DMARDLR_RDL_SHIFT                              (0U)
#define SPI_DMARDLR_RDL_MASK                               (0x1FU << SPI_DMARDLR_RDL_SHIFT)                             /* 0x0000001F */
/* TXDR */
#define SPI_TXDR_OFFSET                                    (0x400U)
#define SPI_TXDR_TXDR_SHIFT                                (0U)
#define SPI_TXDR_TXDR_MASK                                 (0xFFFFU << SPI_TXDR_TXDR_SHIFT)                             /* 0x0000FFFF */
/* RXDR */
#define SPI_RXDR_OFFSET                                    (0x800U)
#define SPI_RXDR_RXDR_SHIFT                                (0U)
#define SPI_RXDR_RXDR_MASK                                 (0xFFFFU << SPI_RXDR_RXDR_SHIFT)                             /* 0x0000FFFF */
/******************************************PWM*******************************************/
/* PWM0_CNT */
#define PWM_PWM0_CNT_OFFSET                                (0x0U)
#define PWM_PWM0_CNT                                       (0x0U)
#define PWM_PWM0_CNT_CNT_SHIFT                             (0U)
#define PWM_PWM0_CNT_CNT_MASK                              (0xFFFFFFFFU << PWM_PWM0_CNT_CNT_SHIFT)                      /* 0xFFFFFFFF */
/* PWM0_PERIOD_HPR */
#define PWM_PWM0_PERIOD_HPR_OFFSET                         (0x4U)
#define PWM_PWM0_PERIOD_HPR_PERIOD_HPR_SHIFT               (0U)
#define PWM_PWM0_PERIOD_HPR_PERIOD_HPR_MASK                (0xFFFFFFFFU << PWM_PWM0_PERIOD_HPR_PERIOD_HPR_SHIFT)        /* 0xFFFFFFFF */
/* PWM0_DUTY_LPR */
#define PWM_PWM0_DUTY_LPR_OFFSET                           (0x8U)
#define PWM_PWM0_DUTY_LPR_DUTY_LPR_SHIFT                   (0U)
#define PWM_PWM0_DUTY_LPR_DUTY_LPR_MASK                    (0xFFFFFFFFU << PWM_PWM0_DUTY_LPR_DUTY_LPR_SHIFT)            /* 0xFFFFFFFF */
/* PWM0_CTRL */
#define PWM_PWM0_CTRL_OFFSET                               (0xCU)
#define PWM_PWM0_CTRL_PWM_EN_SHIFT                         (0U)
#define PWM_PWM0_CTRL_PWM_EN_MASK                          (0x1U << PWM_PWM0_CTRL_PWM_EN_SHIFT)                         /* 0x00000001 */
#define PWM_PWM0_CTRL_PWM_MODE_SHIFT                       (1U)
#define PWM_PWM0_CTRL_PWM_MODE_MASK                        (0x3U << PWM_PWM0_CTRL_PWM_MODE_SHIFT)                       /* 0x00000006 */
#define PWM_PWM0_CTRL_DUTY_POL_SHIFT                       (3U)
#define PWM_PWM0_CTRL_DUTY_POL_MASK                        (0x1U << PWM_PWM0_CTRL_DUTY_POL_SHIFT)                       /* 0x00000008 */
#define PWM_PWM0_CTRL_INACTIVE_POL_SHIFT                   (4U)
#define PWM_PWM0_CTRL_INACTIVE_POL_MASK                    (0x1U << PWM_PWM0_CTRL_INACTIVE_POL_SHIFT)                   /* 0x00000010 */
#define PWM_PWM0_CTRL_OUTPUT_MODE_SHIFT                    (5U)
#define PWM_PWM0_CTRL_OUTPUT_MODE_MASK                     (0x1U << PWM_PWM0_CTRL_OUTPUT_MODE_SHIFT)                    /* 0x00000020 */
#define PWM_PWM0_CTRL_CONLOCK_SHIFT                        (6U)
#define PWM_PWM0_CTRL_CONLOCK_MASK                         (0x1U << PWM_PWM0_CTRL_CONLOCK_SHIFT)                        /* 0x00000040 */
#define PWM_PWM0_CTRL_CH_CNT_EN_SHIFT                      (7U)
#define PWM_PWM0_CTRL_CH_CNT_EN_MASK                       (0x1U << PWM_PWM0_CTRL_CH_CNT_EN_SHIFT)                      /* 0x00000080 */
#define PWM_PWM0_CTRL_FORCE_CLK_EN_SHIFT                   (8U)
#define PWM_PWM0_CTRL_FORCE_CLK_EN_MASK                    (0x1U << PWM_PWM0_CTRL_FORCE_CLK_EN_SHIFT)                   /* 0x00000100 */
#define PWM_PWM0_CTRL_CLK_SEL_SHIFT                        (9U)
#define PWM_PWM0_CTRL_CLK_SEL_MASK                         (0x1U << PWM_PWM0_CTRL_CLK_SEL_SHIFT)                        /* 0x00000200 */
#define PWM_PWM0_CTRL_CLK_SRC_SEL_SHIFT                    (10U)
#define PWM_PWM0_CTRL_CLK_SRC_SEL_MASK                     (0x1U << PWM_PWM0_CTRL_CLK_SRC_SEL_SHIFT)                    /* 0x00000400 */
#define PWM_PWM0_CTRL_PRESCALE_SHIFT                       (12U)
#define PWM_PWM0_CTRL_PRESCALE_MASK                        (0x7U << PWM_PWM0_CTRL_PRESCALE_SHIFT)                       /* 0x00007000 */
#define PWM_PWM0_CTRL_SCALE_SHIFT                          (16U)
#define PWM_PWM0_CTRL_SCALE_MASK                           (0xFFU << PWM_PWM0_CTRL_SCALE_SHIFT)                         /* 0x00FF0000 */
#define PWM_PWM0_CTRL_RPT_SHIFT                            (24U)
#define PWM_PWM0_CTRL_RPT_MASK                             (0xFFU << PWM_PWM0_CTRL_RPT_SHIFT)                           /* 0xFF000000 */
/* PWM1_CNT */
#define PWM_PWM1_CNT_OFFSET                                (0x10U)
#define PWM_PWM1_CNT                                       (0x0U)
#define PWM_PWM1_CNT_CNT_SHIFT                             (0U)
#define PWM_PWM1_CNT_CNT_MASK                              (0xFFFFFFFFU << PWM_PWM1_CNT_CNT_SHIFT)                      /* 0xFFFFFFFF */
/* PWM1_PERIOD_HPR */
#define PWM_PWM1_PERIOD_HPR_OFFSET                         (0x14U)
#define PWM_PWM1_PERIOD_HPR_PERIOD_HPR_SHIFT               (0U)
#define PWM_PWM1_PERIOD_HPR_PERIOD_HPR_MASK                (0xFFFFFFFFU << PWM_PWM1_PERIOD_HPR_PERIOD_HPR_SHIFT)        /* 0xFFFFFFFF */
/* PWM1_DUTY_LPR */
#define PWM_PWM1_DUTY_LPR_OFFSET                           (0x18U)
#define PWM_PWM1_DUTY_LPR_DUTY_LPR_SHIFT                   (0U)
#define PWM_PWM1_DUTY_LPR_DUTY_LPR_MASK                    (0xFFFFFFFFU << PWM_PWM1_DUTY_LPR_DUTY_LPR_SHIFT)            /* 0xFFFFFFFF */
/* PWM1_CTRL */
#define PWM_PWM1_CTRL_OFFSET                               (0x1CU)
#define PWM_PWM1_CTRL_PWM_EN_SHIFT                         (0U)
#define PWM_PWM1_CTRL_PWM_EN_MASK                          (0x1U << PWM_PWM1_CTRL_PWM_EN_SHIFT)                         /* 0x00000001 */
#define PWM_PWM1_CTRL_PWM_MODE_SHIFT                       (1U)
#define PWM_PWM1_CTRL_PWM_MODE_MASK                        (0x3U << PWM_PWM1_CTRL_PWM_MODE_SHIFT)                       /* 0x00000006 */
#define PWM_PWM1_CTRL_DUTY_POL_SHIFT                       (3U)
#define PWM_PWM1_CTRL_DUTY_POL_MASK                        (0x1U << PWM_PWM1_CTRL_DUTY_POL_SHIFT)                       /* 0x00000008 */
#define PWM_PWM1_CTRL_INACTIVE_POL_SHIFT                   (4U)
#define PWM_PWM1_CTRL_INACTIVE_POL_MASK                    (0x1U << PWM_PWM1_CTRL_INACTIVE_POL_SHIFT)                   /* 0x00000010 */
#define PWM_PWM1_CTRL_OUTPUT_MODE_SHIFT                    (5U)
#define PWM_PWM1_CTRL_OUTPUT_MODE_MASK                     (0x1U << PWM_PWM1_CTRL_OUTPUT_MODE_SHIFT)                    /* 0x00000020 */
#define PWM_PWM1_CTRL_CONLOCK_SHIFT                        (6U)
#define PWM_PWM1_CTRL_CONLOCK_MASK                         (0x1U << PWM_PWM1_CTRL_CONLOCK_SHIFT)                        /* 0x00000040 */
#define PWM_PWM1_CTRL_CH_CNT_EN_SHIFT                      (7U)
#define PWM_PWM1_CTRL_CH_CNT_EN_MASK                       (0x1U << PWM_PWM1_CTRL_CH_CNT_EN_SHIFT)                      /* 0x00000080 */
#define PWM_PWM1_CTRL_FORCE_CLK_EN_SHIFT                   (8U)
#define PWM_PWM1_CTRL_FORCE_CLK_EN_MASK                    (0x1U << PWM_PWM1_CTRL_FORCE_CLK_EN_SHIFT)                   /* 0x00000100 */
#define PWM_PWM1_CTRL_CLK_SEL_SHIFT                        (9U)
#define PWM_PWM1_CTRL_CLK_SEL_MASK                         (0x1U << PWM_PWM1_CTRL_CLK_SEL_SHIFT)                        /* 0x00000200 */
#define PWM_PWM1_CTRL_CLK_SRC_SEL_SHIFT                    (10U)
#define PWM_PWM1_CTRL_CLK_SRC_SEL_MASK                     (0x1U << PWM_PWM1_CTRL_CLK_SRC_SEL_SHIFT)                    /* 0x00000400 */
#define PWM_PWM1_CTRL_PRESCALE_SHIFT                       (12U)
#define PWM_PWM1_CTRL_PRESCALE_MASK                        (0x7U << PWM_PWM1_CTRL_PRESCALE_SHIFT)                       /* 0x00007000 */
#define PWM_PWM1_CTRL_SCALE_SHIFT                          (16U)
#define PWM_PWM1_CTRL_SCALE_MASK                           (0xFFU << PWM_PWM1_CTRL_SCALE_SHIFT)                         /* 0x00FF0000 */
#define PWM_PWM1_CTRL_RPT_SHIFT                            (24U)
#define PWM_PWM1_CTRL_RPT_MASK                             (0xFFU << PWM_PWM1_CTRL_RPT_SHIFT)                           /* 0xFF000000 */
/* PWM2_CNT */
#define PWM_PWM2_CNT_OFFSET                                (0x20U)
#define PWM_PWM2_CNT                                       (0x0U)
#define PWM_PWM2_CNT_CNT_SHIFT                             (0U)
#define PWM_PWM2_CNT_CNT_MASK                              (0xFFFFFFFFU << PWM_PWM2_CNT_CNT_SHIFT)                      /* 0xFFFFFFFF */
/* PWM2_PERIOD_HPR */
#define PWM_PWM2_PERIOD_HPR_OFFSET                         (0x24U)
#define PWM_PWM2_PERIOD_HPR_PERIOD_HPR_SHIFT               (0U)
#define PWM_PWM2_PERIOD_HPR_PERIOD_HPR_MASK                (0xFFFFFFFFU << PWM_PWM2_PERIOD_HPR_PERIOD_HPR_SHIFT)        /* 0xFFFFFFFF */
/* PWM2_DUTY_LPR */
#define PWM_PWM2_DUTY_LPR_OFFSET                           (0x28U)
#define PWM_PWM2_DUTY_LPR_DUTY_LPR_SHIFT                   (0U)
#define PWM_PWM2_DUTY_LPR_DUTY_LPR_MASK                    (0xFFFFFFFFU << PWM_PWM2_DUTY_LPR_DUTY_LPR_SHIFT)            /* 0xFFFFFFFF */
/* PWM2_CTRL */
#define PWM_PWM2_CTRL_OFFSET                               (0x2CU)
#define PWM_PWM2_CTRL_PWM_EN_SHIFT                         (0U)
#define PWM_PWM2_CTRL_PWM_EN_MASK                          (0x1U << PWM_PWM2_CTRL_PWM_EN_SHIFT)                         /* 0x00000001 */
#define PWM_PWM2_CTRL_PWM_MODE_SHIFT                       (1U)
#define PWM_PWM2_CTRL_PWM_MODE_MASK                        (0x3U << PWM_PWM2_CTRL_PWM_MODE_SHIFT)                       /* 0x00000006 */
#define PWM_PWM2_CTRL_DUTY_POL_SHIFT                       (3U)
#define PWM_PWM2_CTRL_DUTY_POL_MASK                        (0x1U << PWM_PWM2_CTRL_DUTY_POL_SHIFT)                       /* 0x00000008 */
#define PWM_PWM2_CTRL_INACTIVE_POL_SHIFT                   (4U)
#define PWM_PWM2_CTRL_INACTIVE_POL_MASK                    (0x1U << PWM_PWM2_CTRL_INACTIVE_POL_SHIFT)                   /* 0x00000010 */
#define PWM_PWM2_CTRL_OUTPUT_MODE_SHIFT                    (5U)
#define PWM_PWM2_CTRL_OUTPUT_MODE_MASK                     (0x1U << PWM_PWM2_CTRL_OUTPUT_MODE_SHIFT)                    /* 0x00000020 */
#define PWM_PWM2_CTRL_CONLOCK_SHIFT                        (6U)
#define PWM_PWM2_CTRL_CONLOCK_MASK                         (0x1U << PWM_PWM2_CTRL_CONLOCK_SHIFT)                        /* 0x00000040 */
#define PWM_PWM2_CTRL_CH_CNT_EN_SHIFT                      (7U)
#define PWM_PWM2_CTRL_CH_CNT_EN_MASK                       (0x1U << PWM_PWM2_CTRL_CH_CNT_EN_SHIFT)                      /* 0x00000080 */
#define PWM_PWM2_CTRL_FORCE_CLK_EN_SHIFT                   (8U)
#define PWM_PWM2_CTRL_FORCE_CLK_EN_MASK                    (0x1U << PWM_PWM2_CTRL_FORCE_CLK_EN_SHIFT)                   /* 0x00000100 */
#define PWM_PWM2_CTRL_CLK_SEL_SHIFT                        (9U)
#define PWM_PWM2_CTRL_CLK_SEL_MASK                         (0x1U << PWM_PWM2_CTRL_CLK_SEL_SHIFT)                        /* 0x00000200 */
#define PWM_PWM2_CTRL_CLK_SRC_SEL_SHIFT                    (10U)
#define PWM_PWM2_CTRL_CLK_SRC_SEL_MASK                     (0x1U << PWM_PWM2_CTRL_CLK_SRC_SEL_SHIFT)                    /* 0x00000400 */
#define PWM_PWM2_CTRL_PRESCALE_SHIFT                       (12U)
#define PWM_PWM2_CTRL_PRESCALE_MASK                        (0x7U << PWM_PWM2_CTRL_PRESCALE_SHIFT)                       /* 0x00007000 */
#define PWM_PWM2_CTRL_SCALE_SHIFT                          (16U)
#define PWM_PWM2_CTRL_SCALE_MASK                           (0xFFU << PWM_PWM2_CTRL_SCALE_SHIFT)                         /* 0x00FF0000 */
#define PWM_PWM2_CTRL_RPT_SHIFT                            (24U)
#define PWM_PWM2_CTRL_RPT_MASK                             (0xFFU << PWM_PWM2_CTRL_RPT_SHIFT)                           /* 0xFF000000 */
/* PWM3_CNT */
#define PWM_PWM3_CNT_OFFSET                                (0x30U)
#define PWM_PWM3_CNT                                       (0x0U)
#define PWM_PWM3_CNT_CNT_SHIFT                             (0U)
#define PWM_PWM3_CNT_CNT_MASK                              (0xFFFFFFFFU << PWM_PWM3_CNT_CNT_SHIFT)                      /* 0xFFFFFFFF */
/* PWM3_PERIOD_HPR */
#define PWM_PWM3_PERIOD_HPR_OFFSET                         (0x34U)
#define PWM_PWM3_PERIOD_HPR_PERIOD_HPR_SHIFT               (0U)
#define PWM_PWM3_PERIOD_HPR_PERIOD_HPR_MASK                (0xFFFFFFFFU << PWM_PWM3_PERIOD_HPR_PERIOD_HPR_SHIFT)        /* 0xFFFFFFFF */
/* PWM3_DUTY_LPR */
#define PWM_PWM3_DUTY_LPR_OFFSET                           (0x38U)
#define PWM_PWM3_DUTY_LPR_DUTY_LPR_SHIFT                   (0U)
#define PWM_PWM3_DUTY_LPR_DUTY_LPR_MASK                    (0xFFFFFFFFU << PWM_PWM3_DUTY_LPR_DUTY_LPR_SHIFT)            /* 0xFFFFFFFF */
/* PWM3_CTRL */
#define PWM_PWM3_CTRL_OFFSET                               (0x3CU)
#define PWM_PWM3_CTRL_PWM_EN_SHIFT                         (0U)
#define PWM_PWM3_CTRL_PWM_EN_MASK                          (0x1U << PWM_PWM3_CTRL_PWM_EN_SHIFT)                         /* 0x00000001 */
#define PWM_PWM3_CTRL_PWM_MODE_SHIFT                       (1U)
#define PWM_PWM3_CTRL_PWM_MODE_MASK                        (0x3U << PWM_PWM3_CTRL_PWM_MODE_SHIFT)                       /* 0x00000006 */
#define PWM_PWM3_CTRL_DUTY_POL_SHIFT                       (3U)
#define PWM_PWM3_CTRL_DUTY_POL_MASK                        (0x1U << PWM_PWM3_CTRL_DUTY_POL_SHIFT)                       /* 0x00000008 */
#define PWM_PWM3_CTRL_INACTIVE_POL_SHIFT                   (4U)
#define PWM_PWM3_CTRL_INACTIVE_POL_MASK                    (0x1U << PWM_PWM3_CTRL_INACTIVE_POL_SHIFT)                   /* 0x00000010 */
#define PWM_PWM3_CTRL_OUTPUT_MODE_SHIFT                    (5U)
#define PWM_PWM3_CTRL_OUTPUT_MODE_MASK                     (0x1U << PWM_PWM3_CTRL_OUTPUT_MODE_SHIFT)                    /* 0x00000020 */
#define PWM_PWM3_CTRL_CONLOCK_SHIFT                        (6U)
#define PWM_PWM3_CTRL_CONLOCK_MASK                         (0x1U << PWM_PWM3_CTRL_CONLOCK_SHIFT)                        /* 0x00000040 */
#define PWM_PWM3_CTRL_CH_CNT_EN_SHIFT                      (7U)
#define PWM_PWM3_CTRL_CH_CNT_EN_MASK                       (0x1U << PWM_PWM3_CTRL_CH_CNT_EN_SHIFT)                      /* 0x00000080 */
#define PWM_PWM3_CTRL_FORCE_CLK_EN_SHIFT                   (8U)
#define PWM_PWM3_CTRL_FORCE_CLK_EN_MASK                    (0x1U << PWM_PWM3_CTRL_FORCE_CLK_EN_SHIFT)                   /* 0x00000100 */
#define PWM_PWM3_CTRL_CLK_SEL_SHIFT                        (9U)
#define PWM_PWM3_CTRL_CLK_SEL_MASK                         (0x1U << PWM_PWM3_CTRL_CLK_SEL_SHIFT)                        /* 0x00000200 */
#define PWM_PWM3_CTRL_CLK_SRC_SEL_SHIFT                    (10U)
#define PWM_PWM3_CTRL_CLK_SRC_SEL_MASK                     (0x1U << PWM_PWM3_CTRL_CLK_SRC_SEL_SHIFT)                    /* 0x00000400 */
#define PWM_PWM3_CTRL_PRESCALE_SHIFT                       (12U)
#define PWM_PWM3_CTRL_PRESCALE_MASK                        (0x7U << PWM_PWM3_CTRL_PRESCALE_SHIFT)                       /* 0x00007000 */
#define PWM_PWM3_CTRL_SCALE_SHIFT                          (16U)
#define PWM_PWM3_CTRL_SCALE_MASK                           (0xFFU << PWM_PWM3_CTRL_SCALE_SHIFT)                         /* 0x00FF0000 */
#define PWM_PWM3_CTRL_RPT_SHIFT                            (24U)
#define PWM_PWM3_CTRL_RPT_MASK                             (0xFFU << PWM_PWM3_CTRL_RPT_SHIFT)                           /* 0xFF000000 */
/* INTSTS */
#define PWM_INTSTS_OFFSET                                  (0x40U)
#define PWM_INTSTS_CH0_INTSTS_SHIFT                        (0U)
#define PWM_INTSTS_CH0_INTSTS_MASK                         (0x1U << PWM_INTSTS_CH0_INTSTS_SHIFT)                        /* 0x00000001 */
#define PWM_INTSTS_CH1_INTSTS_SHIFT                        (1U)
#define PWM_INTSTS_CH1_INTSTS_MASK                         (0x1U << PWM_INTSTS_CH1_INTSTS_SHIFT)                        /* 0x00000002 */
#define PWM_INTSTS_CH2_INTSTS_SHIFT                        (2U)
#define PWM_INTSTS_CH2_INTSTS_MASK                         (0x1U << PWM_INTSTS_CH2_INTSTS_SHIFT)                        /* 0x00000004 */
#define PWM_INTSTS_CH3_INTSTS_SHIFT                        (3U)
#define PWM_INTSTS_CH3_INTSTS_MASK                         (0x1U << PWM_INTSTS_CH3_INTSTS_SHIFT)                        /* 0x00000008 */
#define PWM_INTSTS_CH0_PWR_INTSTS_SHIFT                    (4U)
#define PWM_INTSTS_CH0_PWR_INTSTS_MASK                     (0x1U << PWM_INTSTS_CH0_PWR_INTSTS_SHIFT)                    /* 0x00000010 */
#define PWM_INTSTS_CH1_PWR_INTSTS_SHIFT                    (5U)
#define PWM_INTSTS_CH1_PWR_INTSTS_MASK                     (0x1U << PWM_INTSTS_CH1_PWR_INTSTS_SHIFT)                    /* 0x00000020 */
#define PWM_INTSTS_CH2_PWR_INTSTS_SHIFT                    (6U)
#define PWM_INTSTS_CH2_PWR_INTSTS_MASK                     (0x1U << PWM_INTSTS_CH2_PWR_INTSTS_SHIFT)                    /* 0x00000040 */
#define PWM_INTSTS_CH3_PWR_INTSTS_SHIFT                    (7U)
#define PWM_INTSTS_CH3_PWR_INTSTS_MASK                     (0x1U << PWM_INTSTS_CH3_PWR_INTSTS_SHIFT)                    /* 0x00000080 */
#define PWM_INTSTS_CH0_POL_SHIFT                           (8U)
#define PWM_INTSTS_CH0_POL_MASK                            (0x1U << PWM_INTSTS_CH0_POL_SHIFT)                           /* 0x00000100 */
#define PWM_INTSTS_CH1_POL_SHIFT                           (9U)
#define PWM_INTSTS_CH1_POL_MASK                            (0x1U << PWM_INTSTS_CH1_POL_SHIFT)                           /* 0x00000200 */
#define PWM_INTSTS_CH2_POL_SHIFT                           (10U)
#define PWM_INTSTS_CH2_POL_MASK                            (0x1U << PWM_INTSTS_CH2_POL_SHIFT)                           /* 0x00000400 */
#define PWM_INTSTS_CH3_POL_SHIFT                           (11U)
#define PWM_INTSTS_CH3_POL_MASK                            (0x1U << PWM_INTSTS_CH3_POL_SHIFT)                           /* 0x00000800 */
/* INT_EN */
#define PWM_INT_EN_OFFSET                                  (0x44U)
#define PWM_INT_EN_CH0_INT_EN_SHIFT                        (0U)
#define PWM_INT_EN_CH0_INT_EN_MASK                         (0x1U << PWM_INT_EN_CH0_INT_EN_SHIFT)                        /* 0x00000001 */
#define PWM_INT_EN_CH1_INT_EN_SHIFT                        (1U)
#define PWM_INT_EN_CH1_INT_EN_MASK                         (0x1U << PWM_INT_EN_CH1_INT_EN_SHIFT)                        /* 0x00000002 */
#define PWM_INT_EN_CH2_INT_EN_SHIFT                        (2U)
#define PWM_INT_EN_CH2_INT_EN_MASK                         (0x1U << PWM_INT_EN_CH2_INT_EN_SHIFT)                        /* 0x00000004 */
#define PWM_INT_EN_CH3_INT_EN_SHIFT                        (3U)
#define PWM_INT_EN_CH3_INT_EN_MASK                         (0x1U << PWM_INT_EN_CH3_INT_EN_SHIFT)                        /* 0x00000008 */
#define PWM_INT_EN_CH0_PWR_INT_EN_SHIFT                    (4U)
#define PWM_INT_EN_CH0_PWR_INT_EN_MASK                     (0x1U << PWM_INT_EN_CH0_PWR_INT_EN_SHIFT)                    /* 0x00000010 */
#define PWM_INT_EN_CH1_PWR_INT_EN_SHIFT                    (5U)
#define PWM_INT_EN_CH1_PWR_INT_EN_MASK                     (0x1U << PWM_INT_EN_CH1_PWR_INT_EN_SHIFT)                    /* 0x00000020 */
#define PWM_INT_EN_CH2_PWR_INT_EN_SHIFT                    (6U)
#define PWM_INT_EN_CH2_PWR_INT_EN_MASK                     (0x1U << PWM_INT_EN_CH2_PWR_INT_EN_SHIFT)                    /* 0x00000040 */
#define PWM_INT_EN_CH3_PWR_INT_EN_SHIFT                    (7U)
#define PWM_INT_EN_CH3_PWR_INT_EN_MASK                     (0x1U << PWM_INT_EN_CH3_PWR_INT_EN_SHIFT)                    /* 0x00000080 */
/* FIFO_CTRL */
#define PWM_FIFO_CTRL_OFFSET                               (0x50U)
#define PWM_FIFO_CTRL_FIFO_MODE_SEL_SHIFT                  (0U)
#define PWM_FIFO_CTRL_FIFO_MODE_SEL_MASK                   (0x1U << PWM_FIFO_CTRL_FIFO_MODE_SEL_SHIFT)                  /* 0x00000001 */
#define PWM_FIFO_CTRL_FULL_INT_EN_SHIFT                    (1U)
#define PWM_FIFO_CTRL_FULL_INT_EN_MASK                     (0x1U << PWM_FIFO_CTRL_FULL_INT_EN_SHIFT)                    /* 0x00000002 */
#define PWM_FIFO_CTRL_OVERFLOW_INT_EN_SHIFT                (2U)
#define PWM_FIFO_CTRL_OVERFLOW_INT_EN_MASK                 (0x1U << PWM_FIFO_CTRL_OVERFLOW_INT_EN_SHIFT)                /* 0x00000004 */
#define PWM_FIFO_CTRL_WATERMARK_INT_EN_SHIFT               (3U)
#define PWM_FIFO_CTRL_WATERMARK_INT_EN_MASK                (0x1U << PWM_FIFO_CTRL_WATERMARK_INT_EN_SHIFT)               /* 0x00000008 */
#define PWM_FIFO_CTRL_ALMOST_FULL_WATERMARK_SHIFT          (4U)
#define PWM_FIFO_CTRL_ALMOST_FULL_WATERMARK_MASK           (0x7U << PWM_FIFO_CTRL_ALMOST_FULL_WATERMARK_SHIFT)          /* 0x00000070 */
#define PWM_FIFO_CTRL_DMA_MODE_EN_SHIFT                    (8U)
#define PWM_FIFO_CTRL_DMA_MODE_EN_MASK                     (0x1U << PWM_FIFO_CTRL_DMA_MODE_EN_SHIFT)                    /* 0x00000100 */
#define PWM_FIFO_CTRL_TIMEOUT_EN_SHIFT                     (9U)
#define PWM_FIFO_CTRL_TIMEOUT_EN_MASK                      (0x1U << PWM_FIFO_CTRL_TIMEOUT_EN_SHIFT)                     /* 0x00000200 */
#define PWM_FIFO_CTRL_DMA_CH_SEL_EN_SHIFT                  (10U)
#define PWM_FIFO_CTRL_DMA_CH_SEL_EN_MASK                   (0x1U << PWM_FIFO_CTRL_DMA_CH_SEL_EN_SHIFT)                  /* 0x00000400 */
#define PWM_FIFO_CTRL_DMA_CH_SEL_SHIFT                     (12U)
#define PWM_FIFO_CTRL_DMA_CH_SEL_MASK                      (0x3U << PWM_FIFO_CTRL_DMA_CH_SEL_SHIFT)                     /* 0x00003000 */
/* FIFO_INTSTS */
#define PWM_FIFO_INTSTS_OFFSET                             (0x54U)
#define PWM_FIFO_INTSTS_FIFO_FULL_INTSTS_SHIFT             (0U)
#define PWM_FIFO_INTSTS_FIFO_FULL_INTSTS_MASK              (0x1U << PWM_FIFO_INTSTS_FIFO_FULL_INTSTS_SHIFT)             /* 0x00000001 */
#define PWM_FIFO_INTSTS_FIFO_OVERFLOW_INTSTS_SHIFT         (1U)
#define PWM_FIFO_INTSTS_FIFO_OVERFLOW_INTSTS_MASK          (0x1U << PWM_FIFO_INTSTS_FIFO_OVERFLOW_INTSTS_SHIFT)         /* 0x00000002 */
#define PWM_FIFO_INTSTS_FIFO_WATERMARK_FULL_INTSTS_SHIFT   (2U)
#define PWM_FIFO_INTSTS_FIFO_WATERMARK_FULL_INTSTS_MASK    (0x1U << PWM_FIFO_INTSTS_FIFO_WATERMARK_FULL_INTSTS_SHIFT)   /* 0x00000004 */
#define PWM_FIFO_INTSTS_TIMIEOUT_INTSTS_SHIFT              (3U)
#define PWM_FIFO_INTSTS_TIMIEOUT_INTSTS_MASK               (0x1U << PWM_FIFO_INTSTS_TIMIEOUT_INTSTS_SHIFT)              /* 0x00000008 */
#define PWM_FIFO_INTSTS_FIFO_EMPTY_STATUS_SHIFT            (4U)
#define PWM_FIFO_INTSTS_FIFO_EMPTY_STATUS_MASK             (0x1U << PWM_FIFO_INTSTS_FIFO_EMPTY_STATUS_SHIFT)            /* 0x00000010 */
/* FIFO_TOUTTHR */
#define PWM_FIFO_TOUTTHR_OFFSET                            (0x58U)
#define PWM_FIFO_TOUTTHR_TIMEOUT_THRESHOLD_SHIFT           (0U)
#define PWM_FIFO_TOUTTHR_TIMEOUT_THRESHOLD_MASK            (0xFFFFFU << PWM_FIFO_TOUTTHR_TIMEOUT_THRESHOLD_SHIFT)       /* 0x000FFFFF */
/* VERSION_ID */
#define PWM_VERSION_ID_OFFSET                              (0x5CU)
#define PWM_VERSION_ID_SVN_VERSION_SHIFT                   (0U)
#define PWM_VERSION_ID_SVN_VERSION_MASK                    (0xFFFFU << PWM_VERSION_ID_SVN_VERSION_SHIFT)                /* 0x0000FFFF */
#define PWM_VERSION_ID_MINOR_VERSION_SHIFT                 (16U)
#define PWM_VERSION_ID_MINOR_VERSION_MASK                  (0xFFU << PWM_VERSION_ID_MINOR_VERSION_SHIFT)                /* 0x00FF0000 */
#define PWM_VERSION_ID_MAIN_VERSION_SHIFT                  (24U)
#define PWM_VERSION_ID_MAIN_VERSION_MASK                   (0xFFU << PWM_VERSION_ID_MAIN_VERSION_SHIFT)                 /* 0xFF000000 */
/* FIFO */
#define PWM_FIFO_OFFSET                                    (0x60U)
#define PWM_FIFO                                           (0x0U)
#define PWM_FIFO_CYCLE_CNT_SHIFT                           (0U)
#define PWM_FIFO_CYCLE_CNT_MASK                            (0x7FFFFFFFU << PWM_FIFO_CYCLE_CNT_SHIFT)                    /* 0x7FFFFFFF */
#define PWM_FIFO_POL_SHIFT                                 (31U)
#define PWM_FIFO_POL_MASK                                  (0x1U << PWM_FIFO_POL_SHIFT)                                 /* 0x80000000 */
/* PWRMATCH_CTRL */
#define PWM_PWRMATCH_CTRL_OFFSET                           (0x80U)
#define PWM_PWRMATCH_CTRL_CH3_PWRKEY_ENABLE_SHIFT          (3U)
#define PWM_PWRMATCH_CTRL_CH3_PWRKEY_ENABLE_MASK           (0x1U << PWM_PWRMATCH_CTRL_CH3_PWRKEY_ENABLE_SHIFT)          /* 0x00000008 */
#define PWM_PWRMATCH_CTRL_CH3_PWRKEY_POLARITY_SHIFT        (7U)
#define PWM_PWRMATCH_CTRL_CH3_PWRKEY_POLARITY_MASK         (0x1U << PWM_PWRMATCH_CTRL_CH3_PWRKEY_POLARITY_SHIFT)        /* 0x00000080 */
#define PWM_PWRMATCH_CTRL_CH3_PWRKEY_CAPTURE_CTRL_SHIFT    (11U)
#define PWM_PWRMATCH_CTRL_CH3_PWRKEY_CAPTURE_CTRL_MASK     (0x1U << PWM_PWRMATCH_CTRL_CH3_PWRKEY_CAPTURE_CTRL_SHIFT)    /* 0x00000800 */
#define PWM_PWRMATCH_CTRL_CH3_PWRKEY_INT_CTRL_SHIFT        (15U)
#define PWM_PWRMATCH_CTRL_CH3_PWRKEY_INT_CTRL_MASK         (0x1U << PWM_PWRMATCH_CTRL_CH3_PWRKEY_INT_CTRL_SHIFT)        /* 0x00008000 */
/* PWRMATCH_LPRE */
#define PWM_PWRMATCH_LPRE_OFFSET                           (0x84U)
#define PWM_PWRMATCH_LPRE_CNT_MIN_SHIFT                    (0U)
#define PWM_PWRMATCH_LPRE_CNT_MIN_MASK                     (0xFFFFU << PWM_PWRMATCH_LPRE_CNT_MIN_SHIFT)                 /* 0x0000FFFF */
#define PWM_PWRMATCH_LPRE_CNT_MAX_SHIFT                    (16U)
#define PWM_PWRMATCH_LPRE_CNT_MAX_MASK                     (0xFFFFU << PWM_PWRMATCH_LPRE_CNT_MAX_SHIFT)                 /* 0xFFFF0000 */
/* PWRMATCH_HPRE */
#define PWM_PWRMATCH_HPRE_OFFSET                           (0x88U)
#define PWM_PWRMATCH_HPRE_CNT_MIN_SHIFT                    (0U)
#define PWM_PWRMATCH_HPRE_CNT_MIN_MASK                     (0xFFFFU << PWM_PWRMATCH_HPRE_CNT_MIN_SHIFT)                 /* 0x0000FFFF */
#define PWM_PWRMATCH_HPRE_CNT_MAX_SHIFT                    (16U)
#define PWM_PWRMATCH_HPRE_CNT_MAX_MASK                     (0xFFFFU << PWM_PWRMATCH_HPRE_CNT_MAX_SHIFT)                 /* 0xFFFF0000 */
/* PWRMATCH_LD */
#define PWM_PWRMATCH_LD_OFFSET                             (0x8CU)
#define PWM_PWRMATCH_LD_CNT_MIN_SHIFT                      (0U)
#define PWM_PWRMATCH_LD_CNT_MIN_MASK                       (0xFFFFU << PWM_PWRMATCH_LD_CNT_MIN_SHIFT)                   /* 0x0000FFFF */
#define PWM_PWRMATCH_LD_CNT_MAX_SHIFT                      (16U)
#define PWM_PWRMATCH_LD_CNT_MAX_MASK                       (0xFFFFU << PWM_PWRMATCH_LD_CNT_MAX_SHIFT)                   /* 0xFFFF0000 */
/* PWRMATCH_HD_ZERO */
#define PWM_PWRMATCH_HD_ZERO_OFFSET                        (0x90U)
#define PWM_PWRMATCH_HD_ZERO_CNT_MIN_SHIFT                 (0U)
#define PWM_PWRMATCH_HD_ZERO_CNT_MIN_MASK                  (0xFFFFU << PWM_PWRMATCH_HD_ZERO_CNT_MIN_SHIFT)              /* 0x0000FFFF */
#define PWM_PWRMATCH_HD_ZERO_CNT_MAX_SHIFT                 (16U)
#define PWM_PWRMATCH_HD_ZERO_CNT_MAX_MASK                  (0xFFFFU << PWM_PWRMATCH_HD_ZERO_CNT_MAX_SHIFT)              /* 0xFFFF0000 */
/* PWRMATCH_HD_ONE */
#define PWM_PWRMATCH_HD_ONE_OFFSET                         (0x94U)
#define PWM_PWRMATCH_HD_ONE_CNT_MIN_SHIFT                  (0U)
#define PWM_PWRMATCH_HD_ONE_CNT_MIN_MASK                   (0xFFFFU << PWM_PWRMATCH_HD_ONE_CNT_MIN_SHIFT)               /* 0x0000FFFF */
#define PWM_PWRMATCH_HD_ONE_CNT_MAX_SHIFT                  (16U)
#define PWM_PWRMATCH_HD_ONE_CNT_MAX_MASK                   (0xFFFFU << PWM_PWRMATCH_HD_ONE_CNT_MAX_SHIFT)               /* 0xFFFF0000 */
/* PWRMATCH_VALUE0 */
#define PWM_PWRMATCH_VALUE0_OFFSET                         (0x98U)
#define PWM_PWRMATCH_VALUE0_PWRKEY_MATCH_VALUE_SHIFT       (0U)
#define PWM_PWRMATCH_VALUE0_PWRKEY_MATCH_VALUE_MASK        (0xFFFFFFFFU << PWM_PWRMATCH_VALUE0_PWRKEY_MATCH_VALUE_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE1 */
#define PWM_PWRMATCH_VALUE1_OFFSET                         (0x9CU)
#define PWM_PWRMATCH_VALUE1_PWRKEY_MATCH_VALUE_SHIFT       (0U)
#define PWM_PWRMATCH_VALUE1_PWRKEY_MATCH_VALUE_MASK        (0xFFFFFFFFU << PWM_PWRMATCH_VALUE1_PWRKEY_MATCH_VALUE_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE2 */
#define PWM_PWRMATCH_VALUE2_OFFSET                         (0xA0U)
#define PWM_PWRMATCH_VALUE2_PWRKEY_MATCH_VALUE_SHIFT       (0U)
#define PWM_PWRMATCH_VALUE2_PWRKEY_MATCH_VALUE_MASK        (0xFFFFFFFFU << PWM_PWRMATCH_VALUE2_PWRKEY_MATCH_VALUE_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE3 */
#define PWM_PWRMATCH_VALUE3_OFFSET                         (0xA4U)
#define PWM_PWRMATCH_VALUE3_PWRKEY_MATCH_VALUE_SHIFT       (0U)
#define PWM_PWRMATCH_VALUE3_PWRKEY_MATCH_VALUE_MASK        (0xFFFFFFFFU << PWM_PWRMATCH_VALUE3_PWRKEY_MATCH_VALUE_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE4 */
#define PWM_PWRMATCH_VALUE4_OFFSET                         (0xA8U)
#define PWM_PWRMATCH_VALUE4_PWRKEY_MATCH_VALUE_SHIFT       (0U)
#define PWM_PWRMATCH_VALUE4_PWRKEY_MATCH_VALUE_MASK        (0xFFFFFFFFU << PWM_PWRMATCH_VALUE4_PWRKEY_MATCH_VALUE_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE5 */
#define PWM_PWRMATCH_VALUE5_OFFSET                         (0xACU)
#define PWM_PWRMATCH_VALUE5_PWRKEY_MATCH_VALUE_SHIFT       (0U)
#define PWM_PWRMATCH_VALUE5_PWRKEY_MATCH_VALUE_MASK        (0xFFFFFFFFU << PWM_PWRMATCH_VALUE5_PWRKEY_MATCH_VALUE_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE6 */
#define PWM_PWRMATCH_VALUE6_OFFSET                         (0xB0U)
#define PWM_PWRMATCH_VALUE6_PWRKEY_MATCH_VALUE_SHIFT       (0U)
#define PWM_PWRMATCH_VALUE6_PWRKEY_MATCH_VALUE_MASK        (0xFFFFFFFFU << PWM_PWRMATCH_VALUE6_PWRKEY_MATCH_VALUE_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE7 */
#define PWM_PWRMATCH_VALUE7_OFFSET                         (0xB4U)
#define PWM_PWRMATCH_VALUE7_PWRKEY_MATCH_VALUE_SHIFT       (0U)
#define PWM_PWRMATCH_VALUE7_PWRKEY_MATCH_VALUE_MASK        (0xFFFFFFFFU << PWM_PWRMATCH_VALUE7_PWRKEY_MATCH_VALUE_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE8 */
#define PWM_PWRMATCH_VALUE8_OFFSET                         (0xB8U)
#define PWM_PWRMATCH_VALUE8_PWRKEY_MATCH_VALUE_SHIFT       (0U)
#define PWM_PWRMATCH_VALUE8_PWRKEY_MATCH_VALUE_MASK        (0xFFFFFFFFU << PWM_PWRMATCH_VALUE8_PWRKEY_MATCH_VALUE_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE9 */
#define PWM_PWRMATCH_VALUE9_OFFSET                         (0xBCU)
#define PWM_PWRMATCH_VALUE9_PWRKEY_MATCH_VALUE_SHIFT       (0U)
#define PWM_PWRMATCH_VALUE9_PWRKEY_MATCH_VALUE_MASK        (0xFFFFFFFFU << PWM_PWRMATCH_VALUE9_PWRKEY_MATCH_VALUE_SHIFT) /* 0xFFFFFFFF */
/* PWM3_PWRCAPTURE_VALUE */
#define PWM_PWM3_PWRCAPTURE_VALUE_OFFSET                   (0xCCU)
#define PWM_PWM3_PWRCAPTURE_VALUE                          (0x0U)
#define PWM_PWM3_PWRCAPTURE_VALUE_PWRKEY_CAPTURE_VALUE_SHIFT (0U)
#define PWM_PWM3_PWRCAPTURE_VALUE_PWRKEY_CAPTURE_VALUE_MASK (0xFFFFFFFFU << PWM_PWM3_PWRCAPTURE_VALUE_PWRKEY_CAPTURE_VALUE_SHIFT) /* 0xFFFFFFFF */
/* FILTER_CTRL */
#define PWM_FILTER_CTRL_OFFSET                             (0xD0U)
#define PWM_FILTER_CTRL_CH0_INPUT_FILTER_ENABLE_SHIFT      (0U)
#define PWM_FILTER_CTRL_CH0_INPUT_FILTER_ENABLE_MASK       (0x1U << PWM_FILTER_CTRL_CH0_INPUT_FILTER_ENABLE_SHIFT)      /* 0x00000001 */
#define PWM_FILTER_CTRL_CH1_INPUT_FILTER_ENABLE_SHIFT      (1U)
#define PWM_FILTER_CTRL_CH1_INPUT_FILTER_ENABLE_MASK       (0x1U << PWM_FILTER_CTRL_CH1_INPUT_FILTER_ENABLE_SHIFT)      /* 0x00000002 */
#define PWM_FILTER_CTRL_CH2_INPUT_FILTER_ENABLE_SHIFT      (2U)
#define PWM_FILTER_CTRL_CH2_INPUT_FILTER_ENABLE_MASK       (0x1U << PWM_FILTER_CTRL_CH2_INPUT_FILTER_ENABLE_SHIFT)      /* 0x00000004 */
#define PWM_FILTER_CTRL_CH3_INPUT_FILTER_ENABLE_SHIFT      (3U)
#define PWM_FILTER_CTRL_CH3_INPUT_FILTER_ENABLE_MASK       (0x1U << PWM_FILTER_CTRL_CH3_INPUT_FILTER_ENABLE_SHIFT)      /* 0x00000008 */
#define PWM_FILTER_CTRL_FILTER_NUMBER_SHIFT                (4U)
#define PWM_FILTER_CTRL_FILTER_NUMBER_MASK                 (0x1FFU << PWM_FILTER_CTRL_FILTER_NUMBER_SHIFT)              /* 0x00001FF0 */
#define PWM_FILTER_CTRL_CH0_AND_CH3_SWITCH_EN_SHIFT        (16U)
#define PWM_FILTER_CTRL_CH0_AND_CH3_SWITCH_EN_MASK         (0x1U << PWM_FILTER_CTRL_CH0_AND_CH3_SWITCH_EN_SHIFT)        /* 0x00010000 */
#define PWM_FILTER_CTRL_CH1_AND_CH3_SWITCH_EN_SHIFT        (17U)
#define PWM_FILTER_CTRL_CH1_AND_CH3_SWITCH_EN_MASK         (0x1U << PWM_FILTER_CTRL_CH1_AND_CH3_SWITCH_EN_SHIFT)        /* 0x00020000 */
#define PWM_FILTER_CTRL_CH2_AND_CH3_SWITCH_EN_SHIFT        (18U)
#define PWM_FILTER_CTRL_CH2_AND_CH3_SWITCH_EN_MASK         (0x1U << PWM_FILTER_CTRL_CH2_AND_CH3_SWITCH_EN_SHIFT)        /* 0x00040000 */
/*****************************************TIMER******************************************/
/* LOAD_COUNT0 */
#define TIMER_LOAD_COUNT0_OFFSET                           (0x0U)
#define TIMER_LOAD_COUNT0_COUNT0_SHIFT                     (0U)
#define TIMER_LOAD_COUNT0_COUNT0_MASK                      (0xFFFFFFFFU << TIMER_LOAD_COUNT0_COUNT0_SHIFT)              /* 0xFFFFFFFF */
/* LOAD_COUNT1 */
#define TIMER_LOAD_COUNT1_OFFSET                           (0x4U)
#define TIMER_LOAD_COUNT1_COUNT1_SHIFT                     (0U)
#define TIMER_LOAD_COUNT1_COUNT1_MASK                      (0xFFFFFFFFU << TIMER_LOAD_COUNT1_COUNT1_SHIFT)              /* 0xFFFFFFFF */
/* CURRENT_VALUE0 */
#define TIMER_CURRENT_VALUE0_OFFSET                        (0x8U)
#define TIMER_CURRENT_VALUE0                               (0x0U)
#define TIMER_CURRENT_VALUE0_CURRENT_VALUE0_SHIFT          (0U)
#define TIMER_CURRENT_VALUE0_CURRENT_VALUE0_MASK           (0xFFFFFFFFU << TIMER_CURRENT_VALUE0_CURRENT_VALUE0_SHIFT)   /* 0xFFFFFFFF */
/* CURRENT_VALUE1 */
#define TIMER_CURRENT_VALUE1_OFFSET                        (0xCU)
#define TIMER_CURRENT_VALUE1                               (0x0U)
#define TIMER_CURRENT_VALUE1_CURRENT_VALUE1_SHIFT          (0U)
#define TIMER_CURRENT_VALUE1_CURRENT_VALUE1_MASK           (0xFFFFFFFFU << TIMER_CURRENT_VALUE1_CURRENT_VALUE1_SHIFT)   /* 0xFFFFFFFF */
/* CONTROLREG */
#define TIMER_CONTROLREG_OFFSET                            (0x10U)
#define TIMER_CONTROLREG_TIMER_ENABLE_SHIFT                (0U)
#define TIMER_CONTROLREG_TIMER_ENABLE_MASK                 (0x1U << TIMER_CONTROLREG_TIMER_ENABLE_SHIFT)                /* 0x00000001 */
#define TIMER_CONTROLREG_TIMER_MODE_SHIFT                  (1U)
#define TIMER_CONTROLREG_TIMER_MODE_MASK                   (0x1U << TIMER_CONTROLREG_TIMER_MODE_SHIFT)                  /* 0x00000002 */
#define TIMER_CONTROLREG_TIMER_INT_MASK_SHIFT              (2U)
#define TIMER_CONTROLREG_TIMER_INT_MASK_MASK               (0x1U << TIMER_CONTROLREG_TIMER_INT_MASK_SHIFT)              /* 0x00000004 */
/* INTSTATUS */
#define TIMER_INTSTATUS_OFFSET                             (0x18U)
#define TIMER_INTSTATUS_INT_PD_SHIFT                       (0U)
#define TIMER_INTSTATUS_INT_PD_MASK                        (0x1U << TIMER_INTSTATUS_INT_PD_SHIFT)                       /* 0x00000001 */
/*****************************************SARADC*****************************************/
/* DATA */
#define SARADC_DATA_OFFSET                                 (0x0U)
#define SARADC_DATA                                        (0x0U)
#define SARADC_DATA_ADC_DATA_SHIFT                         (0U)
#define SARADC_DATA_ADC_DATA_MASK                          (0x3FFU << SARADC_DATA_ADC_DATA_SHIFT)                       /* 0x000003FF */
/* STAS */
#define SARADC_STAS_OFFSET                                 (0x4U)
#define SARADC_STAS                                        (0x0U)
#define SARADC_STAS_ADC_STATUS_SHIFT                       (0U)
#define SARADC_STAS_ADC_STATUS_MASK                        (0x1U << SARADC_STAS_ADC_STATUS_SHIFT)                       /* 0x00000001 */
/* CTRL */
#define SARADC_CTRL_OFFSET                                 (0x8U)
#define SARADC_CTRL_ADC_INPUT_SRC_SEL_SHIFT                (0U)
#define SARADC_CTRL_ADC_INPUT_SRC_SEL_MASK                 (0x7U << SARADC_CTRL_ADC_INPUT_SRC_SEL_SHIFT)                /* 0x00000007 */
#define SARADC_CTRL_ADC_POWER_CTRL_SHIFT                   (3U)
#define SARADC_CTRL_ADC_POWER_CTRL_MASK                    (0x1U << SARADC_CTRL_ADC_POWER_CTRL_SHIFT)                   /* 0x00000008 */
#define SARADC_CTRL_INT_EN_SHIFT                           (5U)
#define SARADC_CTRL_INT_EN_MASK                            (0x1U << SARADC_CTRL_INT_EN_SHIFT)                           /* 0x00000020 */
#define SARADC_CTRL_INT_STATUS_SHIFT                       (6U)
#define SARADC_CTRL_INT_STATUS_MASK                        (0x1U << SARADC_CTRL_INT_STATUS_SHIFT)                       /* 0x00000040 */
/* DLY_PU_SOC */
#define SARADC_DLY_PU_SOC_OFFSET                           (0xCU)
#define SARADC_DLY_PU_SOC_DLY_PU_SOC_SHIFT                 (0U)
#define SARADC_DLY_PU_SOC_DLY_PU_SOC_MASK                  (0x3FU << SARADC_DLY_PU_SOC_DLY_PU_SOC_SHIFT)                /* 0x0000003F */
/*****************************************TSADC******************************************/
/* USER_CON */
#define TSADC_USER_CON_OFFSET                              (0x0U)
#define TSADC_USER_CON_ADC_INPUT_SRC_SEL_SHIFT             (0U)
#define TSADC_USER_CON_ADC_INPUT_SRC_SEL_MASK              (0x7U << TSADC_USER_CON_ADC_INPUT_SRC_SEL_SHIFT)             /* 0x00000007 */
#define TSADC_USER_CON_ADC_POWER_CTRL_SHIFT                (3U)
#define TSADC_USER_CON_ADC_POWER_CTRL_MASK                 (0x1U << TSADC_USER_CON_ADC_POWER_CTRL_SHIFT)                /* 0x00000008 */
#define TSADC_USER_CON_START_MODE_SHIFT                    (4U)
#define TSADC_USER_CON_START_MODE_MASK                     (0x1U << TSADC_USER_CON_START_MODE_SHIFT)                    /* 0x00000010 */
#define TSADC_USER_CON_START_SHIFT                         (5U)
#define TSADC_USER_CON_START_MASK                          (0x1U << TSADC_USER_CON_START_SHIFT)                         /* 0x00000020 */
#define TSADC_USER_CON_INTER_PD_SOC_SHIFT                  (6U)
#define TSADC_USER_CON_INTER_PD_SOC_MASK                   (0x3FU << TSADC_USER_CON_INTER_PD_SOC_SHIFT)                 /* 0x00000FC0 */
#define TSADC_USER_CON_ADC_STATUS_SHIFT                    (12U)
#define TSADC_USER_CON_ADC_STATUS_MASK                     (0x1U << TSADC_USER_CON_ADC_STATUS_SHIFT)                    /* 0x00001000 */
/* AUTO_CON */
#define TSADC_AUTO_CON_OFFSET                              (0x4U)
#define TSADC_AUTO_CON_AUTO_EN_SHIFT                       (0U)
#define TSADC_AUTO_CON_AUTO_EN_MASK                        (0x1U << TSADC_AUTO_CON_AUTO_EN_SHIFT)                       /* 0x00000001 */
#define TSADC_AUTO_CON_TSADC_Q_SEL_SHIFT                   (1U)
#define TSADC_AUTO_CON_TSADC_Q_SEL_MASK                    (0x1U << TSADC_AUTO_CON_TSADC_Q_SEL_SHIFT)                   /* 0x00000002 */
#define TSADC_AUTO_CON_SRC0_EN_SHIFT                       (4U)
#define TSADC_AUTO_CON_SRC0_EN_MASK                        (0x1U << TSADC_AUTO_CON_SRC0_EN_SHIFT)                       /* 0x00000010 */
#define TSADC_AUTO_CON_SRC1_EN_SHIFT                       (5U)
#define TSADC_AUTO_CON_SRC1_EN_MASK                        (0x1U << TSADC_AUTO_CON_SRC1_EN_SHIFT)                       /* 0x00000020 */
#define TSADC_AUTO_CON_TSHUT_PROLARITY_SHIFT               (8U)
#define TSADC_AUTO_CON_TSHUT_PROLARITY_MASK                (0x1U << TSADC_AUTO_CON_TSHUT_PROLARITY_SHIFT)               /* 0x00000100 */
#define TSADC_AUTO_CON_SRC0_LT_EN_SHIFT                    (12U)
#define TSADC_AUTO_CON_SRC0_LT_EN_MASK                     (0x1U << TSADC_AUTO_CON_SRC0_LT_EN_SHIFT)                    /* 0x00001000 */
#define TSADC_AUTO_CON_SRC1_LT_EN_SHIFT                    (13U)
#define TSADC_AUTO_CON_SRC1_LT_EN_MASK                     (0x1U << TSADC_AUTO_CON_SRC1_LT_EN_SHIFT)                    /* 0x00002000 */
#define TSADC_AUTO_CON_AUTO_STATUS_SHIFT                   (16U)
#define TSADC_AUTO_CON_AUTO_STATUS_MASK                    (0x1U << TSADC_AUTO_CON_AUTO_STATUS_SHIFT)                   /* 0x00010000 */
#define TSADC_AUTO_CON_SAMPLE_DLY_SEL_SHIFT                (17U)
#define TSADC_AUTO_CON_SAMPLE_DLY_SEL_MASK                 (0x1U << TSADC_AUTO_CON_SAMPLE_DLY_SEL_SHIFT)                /* 0x00020000 */
#define TSADC_AUTO_CON_LAST_TSHUT_2GPIO_SHIFT              (24U)
#define TSADC_AUTO_CON_LAST_TSHUT_2GPIO_MASK               (0x1U << TSADC_AUTO_CON_LAST_TSHUT_2GPIO_SHIFT)              /* 0x01000000 */
#define TSADC_AUTO_CON_LAST_TSHUT_2CRU_SHIFT               (25U)
#define TSADC_AUTO_CON_LAST_TSHUT_2CRU_MASK                (0x1U << TSADC_AUTO_CON_LAST_TSHUT_2CRU_SHIFT)               /* 0x02000000 */
/* INT_EN */
#define TSADC_INT_EN_OFFSET                                (0x8U)
#define TSADC_INT_EN_HT_INTEN_SRC0_SHIFT                   (0U)
#define TSADC_INT_EN_HT_INTEN_SRC0_MASK                    (0x1U << TSADC_INT_EN_HT_INTEN_SRC0_SHIFT)                   /* 0x00000001 */
#define TSADC_INT_EN_HT_INTEN_SRC1_SHIFT                   (1U)
#define TSADC_INT_EN_HT_INTEN_SRC1_MASK                    (0x1U << TSADC_INT_EN_HT_INTEN_SRC1_SHIFT)                   /* 0x00000002 */
#define TSADC_INT_EN_TSHUT_2GPIO_EN_SRC0_SHIFT             (4U)
#define TSADC_INT_EN_TSHUT_2GPIO_EN_SRC0_MASK              (0x1U << TSADC_INT_EN_TSHUT_2GPIO_EN_SRC0_SHIFT)             /* 0x00000010 */
#define TSADC_INT_EN_TSHUT_2GPIO_EN_SRC1_SHIFT             (5U)
#define TSADC_INT_EN_TSHUT_2GPIO_EN_SRC1_MASK              (0x1U << TSADC_INT_EN_TSHUT_2GPIO_EN_SRC1_SHIFT)             /* 0x00000020 */
#define TSADC_INT_EN_TSHUT_2CRU_EN_SRC0_SHIFT              (8U)
#define TSADC_INT_EN_TSHUT_2CRU_EN_SRC0_MASK               (0x1U << TSADC_INT_EN_TSHUT_2CRU_EN_SRC0_SHIFT)              /* 0x00000100 */
#define TSADC_INT_EN_TSHUT_2CRU_EN_SRC1_SHIFT              (9U)
#define TSADC_INT_EN_TSHUT_2CRU_EN_SRC1_MASK               (0x1U << TSADC_INT_EN_TSHUT_2CRU_EN_SRC1_SHIFT)              /* 0x00000200 */
#define TSADC_INT_EN_LT_INTEN_SRC0_SHIFT                   (12U)
#define TSADC_INT_EN_LT_INTEN_SRC0_MASK                    (0x1U << TSADC_INT_EN_LT_INTEN_SRC0_SHIFT)                   /* 0x00001000 */
#define TSADC_INT_EN_LT_INTEN_SRC1_SHIFT                   (13U)
#define TSADC_INT_EN_LT_INTEN_SRC1_MASK                    (0x1U << TSADC_INT_EN_LT_INTEN_SRC1_SHIFT)                   /* 0x00002000 */
#define TSADC_INT_EN_EOC_INT_EN_SHIFT                      (16U)
#define TSADC_INT_EN_EOC_INT_EN_MASK                       (0x1U << TSADC_INT_EN_EOC_INT_EN_SHIFT)                      /* 0x00010000 */
/* INT_PD */
#define TSADC_INT_PD_OFFSET                                (0xCU)
#define TSADC_INT_PD_HT_IRQ_SRC0_SHIFT                     (0U)
#define TSADC_INT_PD_HT_IRQ_SRC0_MASK                      (0x1U << TSADC_INT_PD_HT_IRQ_SRC0_SHIFT)                     /* 0x00000001 */
#define TSADC_INT_PD_HT_IRQ_SRC1_SHIFT                     (1U)
#define TSADC_INT_PD_HT_IRQ_SRC1_MASK                      (0x1U << TSADC_INT_PD_HT_IRQ_SRC1_SHIFT)                     /* 0x00000002 */
#define TSADC_INT_PD_TSHUT_O_SRC0_SHIFT                    (4U)
#define TSADC_INT_PD_TSHUT_O_SRC0_MASK                     (0x1U << TSADC_INT_PD_TSHUT_O_SRC0_SHIFT)                    /* 0x00000010 */
#define TSADC_INT_PD_TSHUT_O_SRC1_SHIFT                    (5U)
#define TSADC_INT_PD_TSHUT_O_SRC1_MASK                     (0x1U << TSADC_INT_PD_TSHUT_O_SRC1_SHIFT)                    /* 0x00000020 */
#define TSADC_INT_PD_LT_IRQ_SRC0_SHIFT                     (12U)
#define TSADC_INT_PD_LT_IRQ_SRC0_MASK                      (0x1U << TSADC_INT_PD_LT_IRQ_SRC0_SHIFT)                     /* 0x00001000 */
#define TSADC_INT_PD_LT_IRQ_SRC1_SHIFT                     (13U)
#define TSADC_INT_PD_LT_IRQ_SRC1_MASK                      (0x1U << TSADC_INT_PD_LT_IRQ_SRC1_SHIFT)                     /* 0x00002000 */
#define TSADC_INT_PD_EOC_INT_PD_SHIFT                      (16U)
#define TSADC_INT_PD_EOC_INT_PD_MASK                       (0x1U << TSADC_INT_PD_EOC_INT_PD_SHIFT)                      /* 0x00010000 */
/* DATA0 */
#define TSADC_DATA0_OFFSET                                 (0x20U)
#define TSADC_DATA0                                        (0x0U)
#define TSADC_DATA0_ADC_DATA_SHIFT                         (0U)
#define TSADC_DATA0_ADC_DATA_MASK                          (0xFFFU << TSADC_DATA0_ADC_DATA_SHIFT)                       /* 0x00000FFF */
/* DATA1 */
#define TSADC_DATA1_OFFSET                                 (0x24U)
#define TSADC_DATA1                                        (0x0U)
#define TSADC_DATA1_ADC_DATA_SHIFT                         (0U)
#define TSADC_DATA1_ADC_DATA_MASK                          (0xFFFU << TSADC_DATA1_ADC_DATA_SHIFT)                       /* 0x00000FFF */
/* COMP0_INT */
#define TSADC_COMP0_INT_OFFSET                             (0x30U)
#define TSADC_COMP0_INT_TSADC_COMP_SRC0_SHIFT              (0U)
#define TSADC_COMP0_INT_TSADC_COMP_SRC0_MASK               (0xFFFU << TSADC_COMP0_INT_TSADC_COMP_SRC0_SHIFT)            /* 0x00000FFF */
/* COMP1_INT */
#define TSADC_COMP1_INT_OFFSET                             (0x34U)
#define TSADC_COMP1_INT_TSADC_COMP_SRC1_SHIFT              (0U)
#define TSADC_COMP1_INT_TSADC_COMP_SRC1_MASK               (0xFFFU << TSADC_COMP1_INT_TSADC_COMP_SRC1_SHIFT)            /* 0x00000FFF */
/* COMP0_SHUT */
#define TSADC_COMP0_SHUT_OFFSET                            (0x40U)
#define TSADC_COMP0_SHUT_TSADC_COMP_SRC0_SHIFT             (0U)
#define TSADC_COMP0_SHUT_TSADC_COMP_SRC0_MASK              (0xFFFU << TSADC_COMP0_SHUT_TSADC_COMP_SRC0_SHIFT)           /* 0x00000FFF */
/* COMP1_SHUT */
#define TSADC_COMP1_SHUT_OFFSET                            (0x44U)
#define TSADC_COMP1_SHUT_TSADC_COMP_SRC1_SHIFT             (0U)
#define TSADC_COMP1_SHUT_TSADC_COMP_SRC1_MASK              (0xFFFU << TSADC_COMP1_SHUT_TSADC_COMP_SRC1_SHIFT)           /* 0x00000FFF */
/* HIGHT_INT_DEBOUNCE */
#define TSADC_HIGHT_INT_DEBOUNCE_OFFSET                    (0x60U)
#define TSADC_HIGHT_INT_DEBOUNCE_DEBOUNCE_SHIFT            (0U)
#define TSADC_HIGHT_INT_DEBOUNCE_DEBOUNCE_MASK             (0xFFU << TSADC_HIGHT_INT_DEBOUNCE_DEBOUNCE_SHIFT)           /* 0x000000FF */
/* HIGHT_TSHUT_DEBOUNCE */
#define TSADC_HIGHT_TSHUT_DEBOUNCE_OFFSET                  (0x64U)
#define TSADC_HIGHT_TSHUT_DEBOUNCE_DEBOUNCE_SHIFT          (0U)
#define TSADC_HIGHT_TSHUT_DEBOUNCE_DEBOUNCE_MASK           (0xFFU << TSADC_HIGHT_TSHUT_DEBOUNCE_DEBOUNCE_SHIFT)         /* 0x000000FF */
/* AUTO_PERIOD */
#define TSADC_AUTO_PERIOD_OFFSET                           (0x68U)
#define TSADC_AUTO_PERIOD_AUTO_PERIOD_SHIFT                (0U)
#define TSADC_AUTO_PERIOD_AUTO_PERIOD_MASK                 (0xFFFFFFFFU << TSADC_AUTO_PERIOD_AUTO_PERIOD_SHIFT)         /* 0xFFFFFFFF */
/* AUTO_PERIOD_HT */
#define TSADC_AUTO_PERIOD_HT_OFFSET                        (0x6CU)
#define TSADC_AUTO_PERIOD_HT_AUTO_PERIOD_SHIFT             (0U)
#define TSADC_AUTO_PERIOD_HT_AUTO_PERIOD_MASK              (0xFFFFFFFFU << TSADC_AUTO_PERIOD_HT_AUTO_PERIOD_SHIFT)      /* 0xFFFFFFFF */
/* COMP0_LOW_INT */
#define TSADC_COMP0_LOW_INT_OFFSET                         (0x80U)
#define TSADC_COMP0_LOW_INT_TSADC_COMP_SRC0_SHIFT          (0U)
#define TSADC_COMP0_LOW_INT_TSADC_COMP_SRC0_MASK           (0xFFFU << TSADC_COMP0_LOW_INT_TSADC_COMP_SRC0_SHIFT)        /* 0x00000FFF */
/* COMP1_LOW_INT */
#define TSADC_COMP1_LOW_INT_OFFSET                         (0x84U)
#define TSADC_COMP1_LOW_INT_TSADC_COMP_SRC1_SHIFT          (0U)
#define TSADC_COMP1_LOW_INT_TSADC_COMP_SRC1_MASK           (0xFFFU << TSADC_COMP1_LOW_INT_TSADC_COMP_SRC1_SHIFT)        /* 0x00000FFF */
/******************************************OTPC******************************************/
/* OTPC_SBPI_CTRL */
#define OTPC_OTPC_SBPI_CTRL_OFFSET                         (0x20U)
#define OTPC_OTPC_SBPI_CTRL_SBPI_ENABLE_SHIFT              (0U)
#define OTPC_OTPC_SBPI_CTRL_SBPI_ENABLE_MASK               (0x1U << OTPC_OTPC_SBPI_CTRL_SBPI_ENABLE_SHIFT)              /* 0x00000001 */
#define OTPC_OTPC_SBPI_CTRL_SBPI_SP_SHIFT                  (1U)
#define OTPC_OTPC_SBPI_CTRL_SBPI_SP_MASK                   (0x1U << OTPC_OTPC_SBPI_CTRL_SBPI_SP_SHIFT)                  /* 0x00000002 */
#define OTPC_OTPC_SBPI_CTRL_SBPI_CS_AUTO_SHIFT             (2U)
#define OTPC_OTPC_SBPI_CTRL_SBPI_CS_AUTO_MASK              (0x1U << OTPC_OTPC_SBPI_CTRL_SBPI_CS_AUTO_SHIFT)             /* 0x00000004 */
#define OTPC_OTPC_SBPI_CTRL_SBPI_CS_DEASSERT_SHIFT         (3U)
#define OTPC_OTPC_SBPI_CTRL_SBPI_CS_DEASSERT_MASK          (0x1U << OTPC_OTPC_SBPI_CTRL_SBPI_CS_DEASSERT_SHIFT)         /* 0x00000008 */
#define OTPC_OTPC_SBPI_CTRL_SBPI_DEVICE_ID_SHIFT           (8U)
#define OTPC_OTPC_SBPI_CTRL_SBPI_DEVICE_ID_MASK            (0xFFU << OTPC_OTPC_SBPI_CTRL_SBPI_DEVICE_ID_SHIFT)          /* 0x0000FF00 */
/* OTPC_SBPI_CMD_VALID_PRELOAD */
#define OTPC_OTPC_SBPI_CMD_VALID_PRELOAD_OFFSET            (0x24U)
#define OTPC_OTPC_SBPI_CMD_VALID_PRELOAD_OTPC_SBPI_CMD_VALID_PRELOAD_SHIFT (0U)
#define OTPC_OTPC_SBPI_CMD_VALID_PRELOAD_OTPC_SBPI_CMD_VALID_PRELOAD_MASK (0xFFFFU << OTPC_OTPC_SBPI_CMD_VALID_PRELOAD_OTPC_SBPI_CMD_VALID_PRELOAD_SHIFT) /* 0x0000FFFF */
/* OTPC_SBPI_CS_VALID_PRELOAD */
#define OTPC_OTPC_SBPI_CS_VALID_PRELOAD_OFFSET             (0x28U)
#define OTPC_OTPC_SBPI_CS_VALID_PRELOAD_OTPC_SBPI_CS_VALID_PRELOAD_SHIFT (0U)
#define OTPC_OTPC_SBPI_CS_VALID_PRELOAD_OTPC_SBPI_CS_VALID_PRELOAD_MASK (0xFFFFU << OTPC_OTPC_SBPI_CS_VALID_PRELOAD_OTPC_SBPI_CS_VALID_PRELOAD_SHIFT) /* 0x0000FFFF */
/* OTPC_SBPI_STATUS */
#define OTPC_OTPC_SBPI_STATUS_OFFSET                       (0x2CU)
#define OTPC_OTPC_SBPI_STATUS                              (0x0U)
#define OTPC_OTPC_SBPI_STATUS_SBPI_BUSY_SHIFT              (0U)
#define OTPC_OTPC_SBPI_STATUS_SBPI_BUSY_MASK               (0x1U << OTPC_OTPC_SBPI_STATUS_SBPI_BUSY_SHIFT)              /* 0x00000001 */
#define OTPC_OTPC_SBPI_STATUS_SBPI_CURRENT_STATE_SHIFT     (1U)
#define OTPC_OTPC_SBPI_STATUS_SBPI_CURRENT_STATE_MASK      (0x7U << OTPC_OTPC_SBPI_STATUS_SBPI_CURRENT_STATE_SHIFT)     /* 0x0000000E */
#define OTPC_OTPC_SBPI_STATUS_FLAG_SHIFT                   (4U)
#define OTPC_OTPC_SBPI_STATUS_FLAG_MASK                    (0x1U << OTPC_OTPC_SBPI_STATUS_FLAG_SHIFT)                   /* 0x00000010 */
#define OTPC_OTPC_SBPI_STATUS_MISO_SHIFT                   (5U)
#define OTPC_OTPC_SBPI_STATUS_MISO_MASK                    (0xFFU << OTPC_OTPC_SBPI_STATUS_MISO_SHIFT)                  /* 0x00001FE0 */
#define OTPC_OTPC_SBPI_STATUS_MOSI_SHIFT                   (13U)
#define OTPC_OTPC_SBPI_STATUS_MOSI_MASK                    (0xFFU << OTPC_OTPC_SBPI_STATUS_MOSI_SHIFT)                  /* 0x001FE000 */
#define OTPC_OTPC_SBPI_STATUS_CS_SHIFT                     (21U)
#define OTPC_OTPC_SBPI_STATUS_CS_MASK                      (0x1U << OTPC_OTPC_SBPI_STATUS_CS_SHIFT)                     /* 0x00200000 */
#define OTPC_OTPC_SBPI_STATUS_SP_SHIFT                     (22U)
#define OTPC_OTPC_SBPI_STATUS_SP_MASK                      (0x1U << OTPC_OTPC_SBPI_STATUS_SP_SHIFT)                     /* 0x00400000 */
/* OTPC_USER_CTRL */
#define OTPC_OTPC_USER_CTRL_OFFSET                         (0x100U)
#define OTPC_OTPC_USER_CTRL_USER_DCTRL_SHIFT               (0U)
#define OTPC_OTPC_USER_CTRL_USER_DCTRL_MASK                (0x1U << OTPC_OTPC_USER_CTRL_USER_DCTRL_SHIFT)               /* 0x00000001 */
#define OTPC_OTPC_USER_CTRL_USER_PD_SHIFT                  (1U)
#define OTPC_OTPC_USER_CTRL_USER_PD_MASK                   (0x1U << OTPC_OTPC_USER_CTRL_USER_PD_SHIFT)                  /* 0x00000002 */
/* OTPC_USER_ADDR */
#define OTPC_OTPC_USER_ADDR_OFFSET                         (0x104U)
#define OTPC_OTPC_USER_ADDR_OTPC_USER_ADDR_SHIFT           (0U)
#define OTPC_OTPC_USER_ADDR_OTPC_USER_ADDR_MASK            (0xFFFFU << OTPC_OTPC_USER_ADDR_OTPC_USER_ADDR_SHIFT)        /* 0x0000FFFF */
/* OTPC_USER_ENABLE */
#define OTPC_OTPC_USER_ENABLE_OFFSET                       (0x108U)
#define OTPC_OTPC_USER_ENABLE_OTPC_USER_ENABLE_SHIFT       (0U)
#define OTPC_OTPC_USER_ENABLE_OTPC_USER_ENABLE_MASK        (0x1U << OTPC_OTPC_USER_ENABLE_OTPC_USER_ENABLE_SHIFT)       /* 0x00000001 */
/* OTPC_USER_STATUS */
#define OTPC_OTPC_USER_STATUS_OFFSET                       (0x110U)
#define OTPC_OTPC_USER_STATUS                              (0x0U)
#define OTPC_OTPC_USER_STATUS_USER_BUSY_SHIFT              (0U)
#define OTPC_OTPC_USER_STATUS_USER_BUSY_MASK               (0x1U << OTPC_OTPC_USER_STATUS_USER_BUSY_SHIFT)              /* 0x00000001 */
#define OTPC_OTPC_USER_STATUS_USER_CURRENT_STATE_SHIFT     (1U)
#define OTPC_OTPC_USER_STATUS_USER_CURRENT_STATE_MASK      (0x7U << OTPC_OTPC_USER_STATUS_USER_CURRENT_STATE_SHIFT)     /* 0x0000000E */
#define OTPC_OTPC_USER_STATUS_SEL_SHIFT                    (4U)
#define OTPC_OTPC_USER_STATUS_SEL_MASK                     (0x1U << OTPC_OTPC_USER_STATUS_SEL_SHIFT)                    /* 0x00000010 */
#define OTPC_OTPC_USER_STATUS_PD_SHIFT                     (6U)
#define OTPC_OTPC_USER_STATUS_PD_MASK                      (0x1U << OTPC_OTPC_USER_STATUS_PD_SHIFT)                     /* 0x00000040 */
#define OTPC_OTPC_USER_STATUS_A_SHIFT                      (7U)
#define OTPC_OTPC_USER_STATUS_A_MASK                       (0xFFFFU << OTPC_OTPC_USER_STATUS_A_SHIFT)                   /* 0x007FFF80 */
#define OTPC_OTPC_USER_STATUS_DCTRL_SHIFT                  (23U)
#define OTPC_OTPC_USER_STATUS_DCTRL_MASK                   (0x1U << OTPC_OTPC_USER_STATUS_DCTRL_SHIFT)                  /* 0x00800000 */
/* OTPC_USER_QP */
#define OTPC_OTPC_USER_QP_OFFSET                           (0x120U)
#define OTPC_OTPC_USER_QP_QP_SHIFT                         (0U)
#define OTPC_OTPC_USER_QP_QP_MASK                          (0xFFU << OTPC_OTPC_USER_QP_QP_SHIFT)                        /* 0x000000FF */
/* OTPC_USER_Q */
#define OTPC_OTPC_USER_Q_OFFSET                            (0x124U)
#define OTPC_OTPC_USER_Q_Q_SHIFT                           (0U)
#define OTPC_OTPC_USER_Q_Q_MASK                            (0xFFFFFFU << OTPC_OTPC_USER_Q_Q_SHIFT)                      /* 0x00FFFFFF */
/* OTPC_USER_QSR */
#define OTPC_OTPC_USER_QSR_OFFSET                          (0x128U)
#define OTPC_OTPC_USER_QSR_QSR_SHIFT                       (0U)
#define OTPC_OTPC_USER_QSR_QSR_MASK                        (0xFFFFFFFFU << OTPC_OTPC_USER_QSR_QSR_SHIFT)                /* 0xFFFFFFFF */
/* OTPC_USER_QRR */
#define OTPC_OTPC_USER_QRR_OFFSET                          (0x12CU)
#define OTPC_OTPC_USER_QRR_QRR_SHIFT                       (0U)
#define OTPC_OTPC_USER_QRR_QRR_MASK                        (0xFFFFFFFFU << OTPC_OTPC_USER_QRR_QRR_SHIFT)                /* 0xFFFFFFFF */
/* OTPC_INT_CON */
#define OTPC_OTPC_INT_CON_OFFSET                           (0x300U)
#define OTPC_OTPC_INT_CON_SBPI_FLAG_DETECT_INT_ENABLE_SHIFT (0U)
#define OTPC_OTPC_INT_CON_SBPI_FLAG_DETECT_INT_ENABLE_MASK (0x1U << OTPC_OTPC_INT_CON_SBPI_FLAG_DETECT_INT_ENABLE_SHIFT) /* 0x00000001 */
#define OTPC_OTPC_INT_CON_SBPI_DONE_INT_ENABLE_SHIFT       (1U)
#define OTPC_OTPC_INT_CON_SBPI_DONE_INT_ENABLE_MASK        (0x1U << OTPC_OTPC_INT_CON_SBPI_DONE_INT_ENABLE_SHIFT)       /* 0x00000002 */
#define OTPC_OTPC_INT_CON_USER_DONE_INT_ENABLE_SHIFT       (2U)
#define OTPC_OTPC_INT_CON_USER_DONE_INT_ENABLE_MASK        (0x1U << OTPC_OTPC_INT_CON_USER_DONE_INT_ENABLE_SHIFT)       /* 0x00000004 */
#define OTPC_OTPC_INT_CON_SECURE_ACCESS_ERROR_INT_ENABLE_SHIFT (3U)
#define OTPC_OTPC_INT_CON_SECURE_ACCESS_ERROR_INT_ENABLE_MASK (0x1U << OTPC_OTPC_INT_CON_SECURE_ACCESS_ERROR_INT_ENABLE_SHIFT) /* 0x00000008 */
#define OTPC_OTPC_INT_CON_NONSECURE_ACCESS_ERROR_INTERRUPT_ENABLE_SHIFT (4U)
#define OTPC_OTPC_INT_CON_NONSECURE_ACCESS_ERROR_INTERRUPT_ENABLE_MASK (0x1U << OTPC_OTPC_INT_CON_NONSECURE_ACCESS_ERROR_INTERRUPT_ENABLE_SHIFT) /* 0x00000010 */
#define OTPC_OTPC_INT_CON_OTPC_GLOBAL_INT_ENABLE_SHIFT     (15U)
#define OTPC_OTPC_INT_CON_OTPC_GLOBAL_INT_ENABLE_MASK      (0x1U << OTPC_OTPC_INT_CON_OTPC_GLOBAL_INT_ENABLE_SHIFT)     /* 0x00008000 */
/* OTPC_INT_STATUS */
#define OTPC_OTPC_INT_STATUS_OFFSET                        (0x304U)
#define OTPC_OTPC_INT_STATUS_SBPI_FLAG_DETECT_INT_STATUS_SHIFT (0U)
#define OTPC_OTPC_INT_STATUS_SBPI_FLAG_DETECT_INT_STATUS_MASK (0x1U << OTPC_OTPC_INT_STATUS_SBPI_FLAG_DETECT_INT_STATUS_SHIFT) /* 0x00000001 */
#define OTPC_OTPC_INT_STATUS_SBPI_DONE_INT_STATUS_SHIFT    (1U)
#define OTPC_OTPC_INT_STATUS_SBPI_DONE_INT_STATUS_MASK     (0x1U << OTPC_OTPC_INT_STATUS_SBPI_DONE_INT_STATUS_SHIFT)    /* 0x00000002 */
#define OTPC_OTPC_INT_STATUS_USER_DONE_INT_STATUS_SHIFT    (2U)
#define OTPC_OTPC_INT_STATUS_USER_DONE_INT_STATUS_MASK     (0x1U << OTPC_OTPC_INT_STATUS_USER_DONE_INT_STATUS_SHIFT)    /* 0x00000004 */
#define OTPC_OTPC_INT_STATUS_SECURE_ACCESS_ERROR_INT_STATUS_SHIFT (3U)
#define OTPC_OTPC_INT_STATUS_SECURE_ACCESS_ERROR_INT_STATUS_MASK (0x1U << OTPC_OTPC_INT_STATUS_SECURE_ACCESS_ERROR_INT_STATUS_SHIFT) /* 0x00000008 */
#define OTPC_OTPC_INT_STATUS_NONSECURE_ACCESS_ERROR_INT_STATUS_SHIFT (4U)
#define OTPC_OTPC_INT_STATUS_NONSECURE_ACCESS_ERROR_INT_STATUS_MASK (0x1U << OTPC_OTPC_INT_STATUS_NONSECURE_ACCESS_ERROR_INT_STATUS_SHIFT) /* 0x00000010 */
/* OTPC_VERSION */
#define OTPC_OTPC_VERSION_OFFSET                           (0x800U)
#define OTPC_OTPC_VERSION                                  (0x20160819U)
#define OTPC_OTPC_VERSION_VERSION_NUM_SHIFT                (0U)
#define OTPC_OTPC_VERSION_VERSION_NUM_MASK                 (0xFFFFFFFFU << OTPC_OTPC_VERSION_VERSION_NUM_SHIFT)         /* 0xFFFFFFFF */
/******************************************GPIO******************************************/
/* SWPORTA_DR */
#define GPIO_SWPORTA_DR_OFFSET                             (0x0U)
#define GPIO_SWPORTA_DR_GPIO_SWPORTA_DR_SHIFT              (0U)
#define GPIO_SWPORTA_DR_GPIO_SWPORTA_DR_MASK               (0xFFFFFFFFU << GPIO_SWPORTA_DR_GPIO_SWPORTA_DR_SHIFT)       /* 0xFFFFFFFF */
/* SWPORTA_DDR */
#define GPIO_SWPORTA_DDR_OFFSET                            (0x4U)
#define GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_SHIFT            (0U)
#define GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_MASK             (0xFFFFFFFFU << GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_SHIFT)     /* 0xFFFFFFFF */
/* INTEN */
#define GPIO_INTEN_OFFSET                                  (0x30U)
#define GPIO_INTEN_GPIO_INT_EN_SHIFT                       (0U)
#define GPIO_INTEN_GPIO_INT_EN_MASK                        (0xFFFFFFFFU << GPIO_INTEN_GPIO_INT_EN_SHIFT)                /* 0xFFFFFFFF */
/* INTMASK */
#define GPIO_INTMASK_OFFSET                                (0x34U)
#define GPIO_INTMASK_GPIO_INT_MASK_SHIFT                   (0U)
#define GPIO_INTMASK_GPIO_INT_MASK_MASK                    (0x1U << GPIO_INTMASK_GPIO_INT_MASK_SHIFT)                   /* 0x00000001 */
/* INTTYPE_LEVEL */
#define GPIO_INTTYPE_LEVEL_OFFSET                          (0x38U)
#define GPIO_INTTYPE_LEVEL_GPIO_INTTYPE_LEVEL_SHIFT        (0U)
#define GPIO_INTTYPE_LEVEL_GPIO_INTTYPE_LEVEL_MASK         (0x1U << GPIO_INTTYPE_LEVEL_GPIO_INTTYPE_LEVEL_SHIFT)        /* 0x00000001 */
/* INT_POLARITY */
#define GPIO_INT_POLARITY_OFFSET                           (0x3CU)
#define GPIO_INT_POLARITY_GPIO_INT_POLARITY_SHIFT          (0U)
#define GPIO_INT_POLARITY_GPIO_INT_POLARITY_MASK           (0xFFFFFFFFU << GPIO_INT_POLARITY_GPIO_INT_POLARITY_SHIFT)   /* 0xFFFFFFFF */
/* INT_STATUS */
#define GPIO_INT_STATUS_OFFSET                             (0x40U)
#define GPIO_INT_STATUS                                    (0x0U)
#define GPIO_INT_STATUS_GPIO_INT_STATUS_SHIFT              (0U)
#define GPIO_INT_STATUS_GPIO_INT_STATUS_MASK               (0xFFFFFFFFU << GPIO_INT_STATUS_GPIO_INT_STATUS_SHIFT)       /* 0xFFFFFFFF */
/* INT_RAWSTATUS */
#define GPIO_INT_RAWSTATUS_OFFSET                          (0x44U)
#define GPIO_INT_RAWSTATUS                                 (0x0U)
#define GPIO_INT_RAWSTATUS_GPIO_INT_RAWSTATUS_SHIFT        (0U)
#define GPIO_INT_RAWSTATUS_GPIO_INT_RAWSTATUS_MASK         (0xFFFFFFFFU << GPIO_INT_RAWSTATUS_GPIO_INT_RAWSTATUS_SHIFT) /* 0xFFFFFFFF */
/* DEBOUNCE */
#define GPIO_DEBOUNCE_OFFSET                               (0x48U)
#define GPIO_DEBOUNCE_GPIO_DEBOUNCE_SHIFT                  (0U)
#define GPIO_DEBOUNCE_GPIO_DEBOUNCE_MASK                   (0xFFFFFFFFU << GPIO_DEBOUNCE_GPIO_DEBOUNCE_SHIFT)           /* 0xFFFFFFFF */
/* PORTA_EOI */
#define GPIO_PORTA_EOI_OFFSET                              (0x4CU)
#define GPIO_PORTA_EOI_GPIO_PORTA_EOI_SHIFT                (0U)
#define GPIO_PORTA_EOI_GPIO_PORTA_EOI_MASK                 (0xFFFFFFFFU << GPIO_PORTA_EOI_GPIO_PORTA_EOI_SHIFT)         /* 0xFFFFFFFF */
/* EXT_PORTA */
#define GPIO_EXT_PORTA_OFFSET                              (0x50U)
#define GPIO_EXT_PORTA                                     (0x0U)
#define GPIO_EXT_PORTA_GPIO_EXT_PORTA_SHIFT                (0U)
#define GPIO_EXT_PORTA_GPIO_EXT_PORTA_MASK                 (0xFFFFFFFFU << GPIO_EXT_PORTA_GPIO_EXT_PORTA_SHIFT)         /* 0xFFFFFFFF */
/* LS_SYNC */
#define GPIO_LS_SYNC_OFFSET                                (0x60U)
#define GPIO_LS_SYNC_GPIO_LS_SYNC_SHIFT                    (0U)
#define GPIO_LS_SYNC_GPIO_LS_SYNC_MASK                     (0xFFFFFFFFU << GPIO_LS_SYNC_GPIO_LS_SYNC_SHIFT)             /* 0xFFFFFFFF */
/* INT_BOTHEDGE */
#define GPIO_INT_BOTHEDGE_OFFSET                           (0x68U)
#define GPIO_INT_BOTHEDGE_INTERRUPT_BOTH_EDGE_TYPE_SHIFT   (0U)
#define GPIO_INT_BOTHEDGE_INTERRUPT_BOTH_EDGE_TYPE_MASK    (0xFFFFFFFFU << GPIO_INT_BOTHEDGE_INTERRUPT_BOTH_EDGE_TYPE_SHIFT) /* 0xFFFFFFFF */
/***************************************KEY_READER***************************************/
/* CONFIG */
#define KEY_READER_CONFIG_OFFSET                           (0x0U)
#define KEY_READER_CONFIG_KEY_START_SHIFT                  (0U)
#define KEY_READER_CONFIG_KEY_START_MASK                   (0x1U << KEY_READER_CONFIG_KEY_START_SHIFT)                  /* 0x00000001 */
/* ACCESS_LOCK */
#define KEY_READER_ACCESS_LOCK_OFFSET                      (0x10U)
#define KEY_READER_ACCESS_LOCK                             (0x0U)
#define KEY_READER_ACCESS_LOCK_KEY_ACCESS_LOCK_SHIFT       (0U)
#define KEY_READER_ACCESS_LOCK_KEY_ACCESS_LOCK_MASK        (0x1U << KEY_READER_ACCESS_LOCK_KEY_ACCESS_LOCK_SHIFT)       /* 0x00000001 */
/* INT_EN */
#define KEY_READER_INT_EN_OFFSET                           (0x20U)
#define KEY_READER_INT_EN_KEY_READ_FINISH_EN_SHIFT         (0U)
#define KEY_READER_INT_EN_KEY_READ_FINISH_EN_MASK          (0x1U << KEY_READER_INT_EN_KEY_READ_FINISH_EN_SHIFT)         /* 0x00000001 */
/* INT_ST */
#define KEY_READER_INT_ST_OFFSET                           (0x24U)
#define KEY_READER_INT_ST_KEY_READ_FINISH_SHIFT            (0U)
#define KEY_READER_INT_ST_KEY_READ_FINISH_MASK             (0x1U << KEY_READER_INT_ST_KEY_READ_FINISH_SHIFT)            /* 0x00000001 */
/* KEY0 */
#define KEY_READER_KEY0_OFFSET                             (0x40U)
#define KEY_READER_KEY0                                    (0x0U)
#define KEY_READER_KEY0_KEY0_SHIFT                         (0U)
#define KEY_READER_KEY0_KEY0_MASK                          (0xFFU << KEY_READER_KEY0_KEY0_SHIFT)                        /* 0x000000FF */
/* KEY1 */
#define KEY_READER_KEY1_OFFSET                             (0x44U)
#define KEY_READER_KEY1                                    (0x0U)
#define KEY_READER_KEY1_KEY1_SHIFT                         (0U)
#define KEY_READER_KEY1_KEY1_MASK                          (0xFFU << KEY_READER_KEY1_KEY1_SHIFT)                        /* 0x000000FF */
/* KEY2 */
#define KEY_READER_KEY2_OFFSET                             (0x48U)
#define KEY_READER_KEY2                                    (0x0U)
#define KEY_READER_KEY2_KEY2_SHIFT                         (0U)
#define KEY_READER_KEY2_KEY2_MASK                          (0xFFU << KEY_READER_KEY2_KEY2_SHIFT)                        /* 0x000000FF */
/* KEY3 */
#define KEY_READER_KEY3_OFFSET                             (0x4CU)
#define KEY_READER_KEY3                                    (0x0U)
#define KEY_READER_KEY3_KEY3_SHIFT                         (0U)
#define KEY_READER_KEY3_KEY3_MASK                          (0xFFU << KEY_READER_KEY3_KEY3_SHIFT)                        /* 0x000000FF */
/* KEY4 */
#define KEY_READER_KEY4_OFFSET                             (0x50U)
#define KEY_READER_KEY4                                    (0x0U)
#define KEY_READER_KEY4_KEY4_SHIFT                         (0U)
#define KEY_READER_KEY4_KEY4_MASK                          (0xFFU << KEY_READER_KEY4_KEY4_SHIFT)                        /* 0x000000FF */
/* KEY5 */
#define KEY_READER_KEY5_OFFSET                             (0x54U)
#define KEY_READER_KEY5                                    (0x0U)
#define KEY_READER_KEY5_KEY5_SHIFT                         (0U)
#define KEY_READER_KEY5_KEY5_MASK                          (0xFFU << KEY_READER_KEY5_KEY5_SHIFT)                        /* 0x000000FF */
/* KEY6 */
#define KEY_READER_KEY6_OFFSET                             (0x58U)
#define KEY_READER_KEY6                                    (0x0U)
#define KEY_READER_KEY6_KEY6_SHIFT                         (0U)
#define KEY_READER_KEY6_KEY6_MASK                          (0xFFU << KEY_READER_KEY6_KEY6_SHIFT)                        /* 0x000000FF */
/* KEY7 */
#define KEY_READER_KEY7_OFFSET                             (0x5CU)
#define KEY_READER_KEY7                                    (0x0U)
#define KEY_READER_KEY7_KEY7_SHIFT                         (0U)
#define KEY_READER_KEY7_KEY7_MASK                          (0xFFU << KEY_READER_KEY7_KEY7_SHIFT)                        /* 0x000000FF */
/* KEY8 */
#define KEY_READER_KEY8_OFFSET                             (0x60U)
#define KEY_READER_KEY8                                    (0x0U)
#define KEY_READER_KEY8_KEY8_SHIFT                         (0U)
#define KEY_READER_KEY8_KEY8_MASK                          (0xFFU << KEY_READER_KEY8_KEY8_SHIFT)                        /* 0x000000FF */
/* KEY9 */
#define KEY_READER_KEY9_OFFSET                             (0x64U)
#define KEY_READER_KEY9                                    (0x0U)
#define KEY_READER_KEY9_KEY9_SHIFT                         (0U)
#define KEY_READER_KEY9_KEY9_MASK                          (0xFFU << KEY_READER_KEY9_KEY9_SHIFT)                        /* 0x000000FF */
/* KEY10 */
#define KEY_READER_KEY10_OFFSET                            (0x68U)
#define KEY_READER_KEY10                                   (0x0U)
#define KEY_READER_KEY10_KEY10_SHIFT                       (0U)
#define KEY_READER_KEY10_KEY10_MASK                        (0xFFU << KEY_READER_KEY10_KEY10_SHIFT)                      /* 0x000000FF */
/* KEY11 */
#define KEY_READER_KEY11_OFFSET                            (0x6CU)
#define KEY_READER_KEY11                                   (0x0U)
#define KEY_READER_KEY11_KEY11_SHIFT                       (0U)
#define KEY_READER_KEY11_KEY11_MASK                        (0xFFU << KEY_READER_KEY11_KEY11_SHIFT)                      /* 0x000000FF */
/* KEY12 */
#define KEY_READER_KEY12_OFFSET                            (0x70U)
#define KEY_READER_KEY12                                   (0x0U)
#define KEY_READER_KEY12_KEY12_SHIFT                       (0U)
#define KEY_READER_KEY12_KEY12_MASK                        (0xFFU << KEY_READER_KEY12_KEY12_SHIFT)                      /* 0x000000FF */
/* KEY13 */
#define KEY_READER_KEY13_OFFSET                            (0x74U)
#define KEY_READER_KEY13                                   (0x0U)
#define KEY_READER_KEY13_KEY13_SHIFT                       (0U)
#define KEY_READER_KEY13_KEY13_MASK                        (0xFFU << KEY_READER_KEY13_KEY13_SHIFT)                      /* 0x000000FF */
/* KEY14 */
#define KEY_READER_KEY14_OFFSET                            (0x78U)
#define KEY_READER_KEY14                                   (0x0U)
#define KEY_READER_KEY14_KEY14_SHIFT                       (0U)
#define KEY_READER_KEY14_KEY14_MASK                        (0xFFU << KEY_READER_KEY14_KEY14_SHIFT)                      /* 0x000000FF */
/* KEY15 */
#define KEY_READER_KEY15_OFFSET                            (0x7CU)
#define KEY_READER_KEY15                                   (0x0U)
#define KEY_READER_KEY15_KEY15_SHIFT                       (0U)
#define KEY_READER_KEY15_KEY15_MASK                        (0xFFU << KEY_READER_KEY15_KEY15_SHIFT)                      /* 0x000000FF */
/* KEY16 */
#define KEY_READER_KEY16_OFFSET                            (0x80U)
#define KEY_READER_KEY16                                   (0x0U)
#define KEY_READER_KEY16_KEY16_SHIFT                       (0U)
#define KEY_READER_KEY16_KEY16_MASK                        (0xFFU << KEY_READER_KEY16_KEY16_SHIFT)                      /* 0x000000FF */
/* KEY17 */
#define KEY_READER_KEY17_OFFSET                            (0x84U)
#define KEY_READER_KEY17                                   (0x0U)
#define KEY_READER_KEY17_KEY17_SHIFT                       (0U)
#define KEY_READER_KEY17_KEY17_MASK                        (0xFFU << KEY_READER_KEY17_KEY17_SHIFT)                      /* 0x000000FF */
/* KEY18 */
#define KEY_READER_KEY18_OFFSET                            (0x88U)
#define KEY_READER_KEY18                                   (0x0U)
#define KEY_READER_KEY18_KEY18_SHIFT                       (0U)
#define KEY_READER_KEY18_KEY18_MASK                        (0xFFU << KEY_READER_KEY18_KEY18_SHIFT)                      /* 0x000000FF */
/* KEY19 */
#define KEY_READER_KEY19_OFFSET                            (0x8CU)
#define KEY_READER_KEY19                                   (0x0U)
#define KEY_READER_KEY19_KEY19_SHIFT                       (0U)
#define KEY_READER_KEY19_KEY19_MASK                        (0xFFU << KEY_READER_KEY19_KEY19_SHIFT)                      /* 0x000000FF */
/* KEY20 */
#define KEY_READER_KEY20_OFFSET                            (0x90U)
#define KEY_READER_KEY20                                   (0x0U)
#define KEY_READER_KEY20_KEY20_SHIFT                       (0U)
#define KEY_READER_KEY20_KEY20_MASK                        (0xFFU << KEY_READER_KEY20_KEY20_SHIFT)                      /* 0x000000FF */
/* KEY21 */
#define KEY_READER_KEY21_OFFSET                            (0x94U)
#define KEY_READER_KEY21                                   (0x0U)
#define KEY_READER_KEY21_KEY21_SHIFT                       (0U)
#define KEY_READER_KEY21_KEY21_MASK                        (0xFFU << KEY_READER_KEY21_KEY21_SHIFT)                      /* 0x000000FF */
/* KEY22 */
#define KEY_READER_KEY22_OFFSET                            (0x98U)
#define KEY_READER_KEY22                                   (0x0U)
#define KEY_READER_KEY22_KEY22_SHIFT                       (0U)
#define KEY_READER_KEY22_KEY22_MASK                        (0xFFU << KEY_READER_KEY22_KEY22_SHIFT)                      /* 0x000000FF */
/* KEY23 */
#define KEY_READER_KEY23_OFFSET                            (0x9CU)
#define KEY_READER_KEY23                                   (0x0U)
#define KEY_READER_KEY23_KEY23_SHIFT                       (0U)
#define KEY_READER_KEY23_KEY23_MASK                        (0xFFU << KEY_READER_KEY23_KEY23_SHIFT)                      /* 0x000000FF */
/* KEY24 */
#define KEY_READER_KEY24_OFFSET                            (0xA0U)
#define KEY_READER_KEY24                                   (0x0U)
#define KEY_READER_KEY24_KEY24_SHIFT                       (0U)
#define KEY_READER_KEY24_KEY24_MASK                        (0xFFU << KEY_READER_KEY24_KEY24_SHIFT)                      /* 0x000000FF */
/* KEY25 */
#define KEY_READER_KEY25_OFFSET                            (0xA4U)
#define KEY_READER_KEY25                                   (0x0U)
#define KEY_READER_KEY25_KEY25_SHIFT                       (0U)
#define KEY_READER_KEY25_KEY25_MASK                        (0xFFU << KEY_READER_KEY25_KEY25_SHIFT)                      /* 0x000000FF */
/* KEY26 */
#define KEY_READER_KEY26_OFFSET                            (0xA8U)
#define KEY_READER_KEY26                                   (0x0U)
#define KEY_READER_KEY26_KEY26_SHIFT                       (0U)
#define KEY_READER_KEY26_KEY26_MASK                        (0xFFU << KEY_READER_KEY26_KEY26_SHIFT)                      /* 0x000000FF */
/* KEY27 */
#define KEY_READER_KEY27_OFFSET                            (0xACU)
#define KEY_READER_KEY27                                   (0x0U)
#define KEY_READER_KEY27_KEY27_SHIFT                       (0U)
#define KEY_READER_KEY27_KEY27_MASK                        (0xFFU << KEY_READER_KEY27_KEY27_SHIFT)                      /* 0x000000FF */
/* KEY28 */
#define KEY_READER_KEY28_OFFSET                            (0xB0U)
#define KEY_READER_KEY28                                   (0x0U)
#define KEY_READER_KEY28_KEY28_SHIFT                       (0U)
#define KEY_READER_KEY28_KEY28_MASK                        (0xFFU << KEY_READER_KEY28_KEY28_SHIFT)                      /* 0x000000FF */
/* KEY29 */
#define KEY_READER_KEY29_OFFSET                            (0xB4U)
#define KEY_READER_KEY29                                   (0x0U)
#define KEY_READER_KEY29_KEY29_SHIFT                       (0U)
#define KEY_READER_KEY29_KEY29_MASK                        (0xFFU << KEY_READER_KEY29_KEY29_SHIFT)                      /* 0x000000FF */
/* KEY30 */
#define KEY_READER_KEY30_OFFSET                            (0xB8U)
#define KEY_READER_KEY30                                   (0x0U)
#define KEY_READER_KEY30_KEY30_SHIFT                       (0U)
#define KEY_READER_KEY30_KEY30_MASK                        (0xFFU << KEY_READER_KEY30_KEY30_SHIFT)                      /* 0x000000FF */
/* KEY31 */
#define KEY_READER_KEY31_OFFSET                            (0xBCU)
#define KEY_READER_KEY31                                   (0x0U)
#define KEY_READER_KEY31_KEY31_SHIFT                       (0U)
#define KEY_READER_KEY31_KEY31_MASK                        (0xFFU << KEY_READER_KEY31_KEY31_SHIFT)                      /* 0x000000FF */
/* KEY32 */
#define KEY_READER_KEY32_OFFSET                            (0xC0U)
#define KEY_READER_KEY32                                   (0x0U)
#define KEY_READER_KEY32_KEY32_SHIFT                       (0U)
#define KEY_READER_KEY32_KEY32_MASK                        (0xFFU << KEY_READER_KEY32_KEY32_SHIFT)                      /* 0x000000FF */
/* KEY33 */
#define KEY_READER_KEY33_OFFSET                            (0xC4U)
#define KEY_READER_KEY33                                   (0x0U)
#define KEY_READER_KEY33_KEY33_SHIFT                       (0U)
#define KEY_READER_KEY33_KEY33_MASK                        (0xFFU << KEY_READER_KEY33_KEY33_SHIFT)                      /* 0x000000FF */
/*****************************************SOTPC******************************************/
/* OTPC_SBPI_CTRL */
#define SOTPC_OTPC_SBPI_CTRL_OFFSET                        (0x20U)
#define SOTPC_OTPC_SBPI_CTRL_SBPI_ENABLE_SHIFT             (0U)
#define SOTPC_OTPC_SBPI_CTRL_SBPI_ENABLE_MASK              (0x1U << SOTPC_OTPC_SBPI_CTRL_SBPI_ENABLE_SHIFT)             /* 0x00000001 */
#define SOTPC_OTPC_SBPI_CTRL_SBPI_SP_SHIFT                 (1U)
#define SOTPC_OTPC_SBPI_CTRL_SBPI_SP_MASK                  (0x1U << SOTPC_OTPC_SBPI_CTRL_SBPI_SP_SHIFT)                 /* 0x00000002 */
#define SOTPC_OTPC_SBPI_CTRL_SBPI_CS_AUTO_SHIFT            (2U)
#define SOTPC_OTPC_SBPI_CTRL_SBPI_CS_AUTO_MASK             (0x1U << SOTPC_OTPC_SBPI_CTRL_SBPI_CS_AUTO_SHIFT)            /* 0x00000004 */
#define SOTPC_OTPC_SBPI_CTRL_SBPI_CS_DEASSERT_SHIFT        (3U)
#define SOTPC_OTPC_SBPI_CTRL_SBPI_CS_DEASSERT_MASK         (0x1U << SOTPC_OTPC_SBPI_CTRL_SBPI_CS_DEASSERT_SHIFT)        /* 0x00000008 */
#define SOTPC_OTPC_SBPI_CTRL_SBPI_DEVICE_ID_SHIFT          (8U)
#define SOTPC_OTPC_SBPI_CTRL_SBPI_DEVICE_ID_MASK           (0xFFU << SOTPC_OTPC_SBPI_CTRL_SBPI_DEVICE_ID_SHIFT)         /* 0x0000FF00 */
/* OTPC_SBPI_CMD_VALID_PRELOAD */
#define SOTPC_OTPC_SBPI_CMD_VALID_PRELOAD_OFFSET           (0x24U)
#define SOTPC_OTPC_SBPI_CMD_VALID_PRELOAD_OTPC_SBPI_CMD_VALID_PRELOAD_SHIFT (0U)
#define SOTPC_OTPC_SBPI_CMD_VALID_PRELOAD_OTPC_SBPI_CMD_VALID_PRELOAD_MASK (0xFFFFU << SOTPC_OTPC_SBPI_CMD_VALID_PRELOAD_OTPC_SBPI_CMD_VALID_PRELOAD_SHIFT) /* 0x0000FFFF */
/* OTPC_SBPI_CS_VALID_PRELOAD */
#define SOTPC_OTPC_SBPI_CS_VALID_PRELOAD_OFFSET            (0x28U)
#define SOTPC_OTPC_SBPI_CS_VALID_PRELOAD_OTPC_SBPI_CS_VALID_PRELOAD_SHIFT (0U)
#define SOTPC_OTPC_SBPI_CS_VALID_PRELOAD_OTPC_SBPI_CS_VALID_PRELOAD_MASK (0xFFFFU << SOTPC_OTPC_SBPI_CS_VALID_PRELOAD_OTPC_SBPI_CS_VALID_PRELOAD_SHIFT) /* 0x0000FFFF */
/* OTPC_SBPI_STATUS */
#define SOTPC_OTPC_SBPI_STATUS_OFFSET                      (0x2CU)
#define SOTPC_OTPC_SBPI_STATUS                             (0x0U)
#define SOTPC_OTPC_SBPI_STATUS_SBPI_BUSY_SHIFT             (0U)
#define SOTPC_OTPC_SBPI_STATUS_SBPI_BUSY_MASK              (0x1U << SOTPC_OTPC_SBPI_STATUS_SBPI_BUSY_SHIFT)             /* 0x00000001 */
#define SOTPC_OTPC_SBPI_STATUS_SBPI_CURRENT_STATE_SHIFT    (1U)
#define SOTPC_OTPC_SBPI_STATUS_SBPI_CURRENT_STATE_MASK     (0x7U << SOTPC_OTPC_SBPI_STATUS_SBPI_CURRENT_STATE_SHIFT)    /* 0x0000000E */
#define SOTPC_OTPC_SBPI_STATUS_FLAG_SHIFT                  (4U)
#define SOTPC_OTPC_SBPI_STATUS_FLAG_MASK                   (0x1U << SOTPC_OTPC_SBPI_STATUS_FLAG_SHIFT)                  /* 0x00000010 */
#define SOTPC_OTPC_SBPI_STATUS_MISO_SHIFT                  (5U)
#define SOTPC_OTPC_SBPI_STATUS_MISO_MASK                   (0xFFU << SOTPC_OTPC_SBPI_STATUS_MISO_SHIFT)                 /* 0x00001FE0 */
#define SOTPC_OTPC_SBPI_STATUS_MOSI_SHIFT                  (13U)
#define SOTPC_OTPC_SBPI_STATUS_MOSI_MASK                   (0xFFU << SOTPC_OTPC_SBPI_STATUS_MOSI_SHIFT)                 /* 0x001FE000 */
#define SOTPC_OTPC_SBPI_STATUS_CS_SHIFT                    (21U)
#define SOTPC_OTPC_SBPI_STATUS_CS_MASK                     (0x1U << SOTPC_OTPC_SBPI_STATUS_CS_SHIFT)                    /* 0x00200000 */
#define SOTPC_OTPC_SBPI_STATUS_SP_SHIFT                    (22U)
#define SOTPC_OTPC_SBPI_STATUS_SP_MASK                     (0x1U << SOTPC_OTPC_SBPI_STATUS_SP_SHIFT)                    /* 0x00400000 */
/* OTPC_USER_CTRL */
#define SOTPC_OTPC_USER_CTRL_OFFSET                        (0x100U)
#define SOTPC_OTPC_USER_CTRL_USER_DCTRL_SHIFT              (0U)
#define SOTPC_OTPC_USER_CTRL_USER_DCTRL_MASK               (0x1U << SOTPC_OTPC_USER_CTRL_USER_DCTRL_SHIFT)              /* 0x00000001 */
#define SOTPC_OTPC_USER_CTRL_USER_PD_SHIFT                 (1U)
#define SOTPC_OTPC_USER_CTRL_USER_PD_MASK                  (0x1U << SOTPC_OTPC_USER_CTRL_USER_PD_SHIFT)                 /* 0x00000002 */
/* OTPC_USER_ADDR */
#define SOTPC_OTPC_USER_ADDR_OFFSET                        (0x104U)
#define SOTPC_OTPC_USER_ADDR_OTPC_USER_ADDR_SHIFT          (0U)
#define SOTPC_OTPC_USER_ADDR_OTPC_USER_ADDR_MASK           (0xFFFFU << SOTPC_OTPC_USER_ADDR_OTPC_USER_ADDR_SHIFT)       /* 0x0000FFFF */
/* OTPC_USER_ENABLE */
#define SOTPC_OTPC_USER_ENABLE_OFFSET                      (0x108U)
#define SOTPC_OTPC_USER_ENABLE_OTPC_USER_ENABLE_SHIFT      (0U)
#define SOTPC_OTPC_USER_ENABLE_OTPC_USER_ENABLE_MASK       (0x1U << SOTPC_OTPC_USER_ENABLE_OTPC_USER_ENABLE_SHIFT)      /* 0x00000001 */
/* OTPC_USER_STATUS */
#define SOTPC_OTPC_USER_STATUS_OFFSET                      (0x110U)
#define SOTPC_OTPC_USER_STATUS                             (0x0U)
#define SOTPC_OTPC_USER_STATUS_USER_BUSY_SHIFT             (0U)
#define SOTPC_OTPC_USER_STATUS_USER_BUSY_MASK              (0x1U << SOTPC_OTPC_USER_STATUS_USER_BUSY_SHIFT)             /* 0x00000001 */
#define SOTPC_OTPC_USER_STATUS_USER_CURRENT_STATE_SHIFT    (1U)
#define SOTPC_OTPC_USER_STATUS_USER_CURRENT_STATE_MASK     (0x7U << SOTPC_OTPC_USER_STATUS_USER_CURRENT_STATE_SHIFT)    /* 0x0000000E */
#define SOTPC_OTPC_USER_STATUS_SEL_SHIFT                   (4U)
#define SOTPC_OTPC_USER_STATUS_SEL_MASK                    (0x1U << SOTPC_OTPC_USER_STATUS_SEL_SHIFT)                   /* 0x00000010 */
#define SOTPC_OTPC_USER_STATUS_PD_SHIFT                    (6U)
#define SOTPC_OTPC_USER_STATUS_PD_MASK                     (0x1U << SOTPC_OTPC_USER_STATUS_PD_SHIFT)                    /* 0x00000040 */
#define SOTPC_OTPC_USER_STATUS_A_SHIFT                     (7U)
#define SOTPC_OTPC_USER_STATUS_A_MASK                      (0xFFFFU << SOTPC_OTPC_USER_STATUS_A_SHIFT)                  /* 0x007FFF80 */
#define SOTPC_OTPC_USER_STATUS_DCTRL_SHIFT                 (23U)
#define SOTPC_OTPC_USER_STATUS_DCTRL_MASK                  (0x1U << SOTPC_OTPC_USER_STATUS_DCTRL_SHIFT)                 /* 0x00800000 */
/* OTPC_USER_QP */
#define SOTPC_OTPC_USER_QP_OFFSET                          (0x120U)
#define SOTPC_OTPC_USER_QP_QP_SHIFT                        (0U)
#define SOTPC_OTPC_USER_QP_QP_MASK                         (0xFFU << SOTPC_OTPC_USER_QP_QP_SHIFT)                       /* 0x000000FF */
/* OTPC_USER_Q */
#define SOTPC_OTPC_USER_Q_OFFSET                           (0x124U)
#define SOTPC_OTPC_USER_Q_Q_SHIFT                          (0U)
#define SOTPC_OTPC_USER_Q_Q_MASK                           (0xFFFFFFU << SOTPC_OTPC_USER_Q_Q_SHIFT)                     /* 0x00FFFFFF */
/* OTPC_USER_QSR */
#define SOTPC_OTPC_USER_QSR_OFFSET                         (0x128U)
#define SOTPC_OTPC_USER_QSR_QSR_SHIFT                      (0U)
#define SOTPC_OTPC_USER_QSR_QSR_MASK                       (0xFFFFFFFFU << SOTPC_OTPC_USER_QSR_QSR_SHIFT)               /* 0xFFFFFFFF */
/* OTPC_USER_QRR */
#define SOTPC_OTPC_USER_QRR_OFFSET                         (0x12CU)
#define SOTPC_OTPC_USER_QRR_QRR_SHIFT                      (0U)
#define SOTPC_OTPC_USER_QRR_QRR_MASK                       (0xFFFFFFFFU << SOTPC_OTPC_USER_QRR_QRR_SHIFT)               /* 0xFFFFFFFF */
/* OTPC_INT_CON */
#define SOTPC_OTPC_INT_CON_OFFSET                          (0x300U)
#define SOTPC_OTPC_INT_CON_SBPI_FLAG_DETECT_INT_ENABLE_SHIFT (0U)
#define SOTPC_OTPC_INT_CON_SBPI_FLAG_DETECT_INT_ENABLE_MASK (0x1U << SOTPC_OTPC_INT_CON_SBPI_FLAG_DETECT_INT_ENABLE_SHIFT) /* 0x00000001 */
#define SOTPC_OTPC_INT_CON_SBPI_DONE_INT_ENABLE_SHIFT      (1U)
#define SOTPC_OTPC_INT_CON_SBPI_DONE_INT_ENABLE_MASK       (0x1U << SOTPC_OTPC_INT_CON_SBPI_DONE_INT_ENABLE_SHIFT)      /* 0x00000002 */
#define SOTPC_OTPC_INT_CON_USER_DONE_INT_ENABLE_SHIFT      (2U)
#define SOTPC_OTPC_INT_CON_USER_DONE_INT_ENABLE_MASK       (0x1U << SOTPC_OTPC_INT_CON_USER_DONE_INT_ENABLE_SHIFT)      /* 0x00000004 */
#define SOTPC_OTPC_INT_CON_SECURE_ACCESS_ERROR_INT_ENABLE_SHIFT (3U)
#define SOTPC_OTPC_INT_CON_SECURE_ACCESS_ERROR_INT_ENABLE_MASK (0x1U << SOTPC_OTPC_INT_CON_SECURE_ACCESS_ERROR_INT_ENABLE_SHIFT) /* 0x00000008 */
#define SOTPC_OTPC_INT_CON_NONSECURE_ACCESS_ERROR_INTERRUPT_ENABLE_SHIFT (4U)
#define SOTPC_OTPC_INT_CON_NONSECURE_ACCESS_ERROR_INTERRUPT_ENABLE_MASK (0x1U << SOTPC_OTPC_INT_CON_NONSECURE_ACCESS_ERROR_INTERRUPT_ENABLE_SHIFT) /* 0x00000010 */
#define SOTPC_OTPC_INT_CON_OTPC_GLOBAL_INT_ENABLE_SHIFT    (15U)
#define SOTPC_OTPC_INT_CON_OTPC_GLOBAL_INT_ENABLE_MASK     (0x1U << SOTPC_OTPC_INT_CON_OTPC_GLOBAL_INT_ENABLE_SHIFT)    /* 0x00008000 */
/* OTPC_INT_STATUS */
#define SOTPC_OTPC_INT_STATUS_OFFSET                       (0x304U)
#define SOTPC_OTPC_INT_STATUS_SBPI_FLAG_DETECT_INT_STATUS_SHIFT (0U)
#define SOTPC_OTPC_INT_STATUS_SBPI_FLAG_DETECT_INT_STATUS_MASK (0x1U << SOTPC_OTPC_INT_STATUS_SBPI_FLAG_DETECT_INT_STATUS_SHIFT) /* 0x00000001 */
#define SOTPC_OTPC_INT_STATUS_SBPI_DONE_INT_STATUS_SHIFT   (1U)
#define SOTPC_OTPC_INT_STATUS_SBPI_DONE_INT_STATUS_MASK    (0x1U << SOTPC_OTPC_INT_STATUS_SBPI_DONE_INT_STATUS_SHIFT)   /* 0x00000002 */
#define SOTPC_OTPC_INT_STATUS_USER_DONE_INT_STATUS_SHIFT   (2U)
#define SOTPC_OTPC_INT_STATUS_USER_DONE_INT_STATUS_MASK    (0x1U << SOTPC_OTPC_INT_STATUS_USER_DONE_INT_STATUS_SHIFT)   /* 0x00000004 */
#define SOTPC_OTPC_INT_STATUS_SECURE_ACCESS_ERROR_INT_STATUS_SHIFT (3U)
#define SOTPC_OTPC_INT_STATUS_SECURE_ACCESS_ERROR_INT_STATUS_MASK (0x1U << SOTPC_OTPC_INT_STATUS_SECURE_ACCESS_ERROR_INT_STATUS_SHIFT) /* 0x00000008 */
#define SOTPC_OTPC_INT_STATUS_NONSECURE_ACCESS_ERROR_INT_STATUS_SHIFT (4U)
#define SOTPC_OTPC_INT_STATUS_NONSECURE_ACCESS_ERROR_INT_STATUS_MASK (0x1U << SOTPC_OTPC_INT_STATUS_NONSECURE_ACCESS_ERROR_INT_STATUS_SHIFT) /* 0x00000010 */
/* OTPC_VERSION */
#define SOTPC_OTPC_VERSION_OFFSET                          (0x800U)
#define SOTPC_OTPC_VERSION                                 (0x20160819U)
#define SOTPC_OTPC_VERSION_VERSION_NUM_SHIFT               (0U)
#define SOTPC_OTPC_VERSION_VERSION_NUM_MASK                (0xFFFFFFFFU << SOTPC_OTPC_VERSION_VERSION_NUM_SHIFT)        /* 0xFFFFFFFF */
/******************************************SGRF******************************************/
/* SOC_CON0 */
#define SGRF_SOC_CON0_OFFSET                               (0x0U)
#define SGRF_SOC_CON0_SGRF_CON_DBGEN_SHIFT                 (0U)
#define SGRF_SOC_CON0_SGRF_CON_DBGEN_MASK                  (0x1U << SGRF_SOC_CON0_SGRF_CON_DBGEN_SHIFT)                 /* 0x00000001 */
#define SGRF_SOC_CON0_SGRF_CON_SPIDEN_SHIFT                (1U)
#define SGRF_SOC_CON0_SGRF_CON_SPIDEN_MASK                 (0x1U << SGRF_SOC_CON0_SGRF_CON_SPIDEN_SHIFT)                /* 0x00000002 */
#define SGRF_SOC_CON0_SGRF_CON_NIDEN_SHIFT                 (2U)
#define SGRF_SOC_CON0_SGRF_CON_NIDEN_MASK                  (0x1U << SGRF_SOC_CON0_SGRF_CON_NIDEN_SHIFT)                 /* 0x00000004 */
#define SGRF_SOC_CON0_SGRF_CON_SPNIDEN_SHIFT               (3U)
#define SGRF_SOC_CON0_SGRF_CON_SPNIDEN_MASK                (0x1U << SGRF_SOC_CON0_SGRF_CON_SPNIDEN_SHIFT)               /* 0x00000008 */
#define SGRF_SOC_CON0_SGRF_CON_DAPDEVICEEN_SHIFT           (4U)
#define SGRF_SOC_CON0_SGRF_CON_DAPDEVICEEN_MASK            (0x1U << SGRF_SOC_CON0_SGRF_CON_DAPDEVICEEN_SHIFT)           /* 0x00000010 */
#define SGRF_SOC_CON0_SGRF_CON_DBG_LOCK_SHIFT              (7U)
#define SGRF_SOC_CON0_SGRF_CON_DBG_LOCK_MASK               (0x1U << SGRF_SOC_CON0_SGRF_CON_DBG_LOCK_SHIFT)              /* 0x00000080 */
#define SGRF_SOC_CON0_SGRF_CON_REMAP_SHIFT                 (8U)
#define SGRF_SOC_CON0_SGRF_CON_REMAP_MASK                  (0x1U << SGRF_SOC_CON0_SGRF_CON_REMAP_SHIFT)                 /* 0x00000100 */
#define SGRF_SOC_CON0_SGRF_CON_REMAP_LOCK_SHIFT            (11U)
#define SGRF_SOC_CON0_SGRF_CON_REMAP_LOCK_MASK             (0x1U << SGRF_SOC_CON0_SGRF_CON_REMAP_LOCK_SHIFT)            /* 0x00000800 */
#define SGRF_SOC_CON0_SGRF_CON_DDR_DFI_SCRAMBLE_EN_SHIFT   (13U)
#define SGRF_SOC_CON0_SGRF_CON_DDR_DFI_SCRAMBLE_EN_MASK    (0x1U << SGRF_SOC_CON0_SGRF_CON_DDR_DFI_SCRAMBLE_EN_SHIFT)   /* 0x00002000 */
#define SGRF_SOC_CON0_SGRF_CON_DDR_DFI_SCRAMBLE_KEY_LOAD_SHIFT (14U)
#define SGRF_SOC_CON0_SGRF_CON_DDR_DFI_SCRAMBLE_KEY_LOAD_MASK (0x1U << SGRF_SOC_CON0_SGRF_CON_DDR_DFI_SCRAMBLE_KEY_LOAD_SHIFT) /* 0x00004000 */
#define SGRF_SOC_CON0_SGRF_CON_DDR_SCRAMBLE_LOCK_SHIFT     (15U)
#define SGRF_SOC_CON0_SGRF_CON_DDR_SCRAMBLE_LOCK_MASK      (0x1U << SGRF_SOC_CON0_SGRF_CON_DDR_SCRAMBLE_LOCK_SHIFT)     /* 0x00008000 */
/* SOC_CON1 */
#define SGRF_SOC_CON1_OFFSET                               (0x4U)
#define SGRF_SOC_CON1_SGRF_CON_AA64NAA32_SHIFT             (0U)
#define SGRF_SOC_CON1_SGRF_CON_AA64NAA32_MASK              (0x1U << SGRF_SOC_CON1_SGRF_CON_AA64NAA32_SHIFT)             /* 0x00000001 */
#define SGRF_SOC_CON1_SGRF_CON_CRYPTODISABLE_SHIFT         (1U)
#define SGRF_SOC_CON1_SGRF_CON_CRYPTODISABLE_MASK          (0x1U << SGRF_SOC_CON1_SGRF_CON_CRYPTODISABLE_SHIFT)         /* 0x00000002 */
#define SGRF_SOC_CON1_SGRF_CON_OTP_SECURE_SHIFT            (2U)
#define SGRF_SOC_CON1_SGRF_CON_OTP_SECURE_MASK             (0x1U << SGRF_SOC_CON1_SGRF_CON_OTP_SECURE_SHIFT)            /* 0x00000004 */
#define SGRF_SOC_CON1_SGRF_CON_OTP_CKE_SHIFT               (3U)
#define SGRF_SOC_CON1_SGRF_CON_OTP_CKE_MASK                (0x1U << SGRF_SOC_CON1_SGRF_CON_OTP_CKE_SHIFT)               /* 0x00000008 */
/* CON_TZMA_R0SIZE */
#define SGRF_CON_TZMA_R0SIZE_OFFSET                        (0x8U)
#define SGRF_CON_TZMA_R0SIZE_SGRF_CON_TZMA_R0SIZE_SHIFT    (0U)
#define SGRF_CON_TZMA_R0SIZE_SGRF_CON_TZMA_R0SIZE_MASK     (0x3FFU << SGRF_CON_TZMA_R0SIZE_SGRF_CON_TZMA_R0SIZE_SHIFT)  /* 0x000003FF */
/* CON_SECURE0 */
#define SGRF_CON_SECURE0_OFFSET                            (0xCU)
#define SGRF_CON_SECURE0_SGRF_CON_CRYPTOM_ARPROT_SECURE_CTRL_SHIFT (0U)
#define SGRF_CON_SECURE0_SGRF_CON_CRYPTOM_ARPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_CRYPTOM_ARPROT_SECURE_CTRL_SHIFT) /* 0x00000001 */
#define SGRF_CON_SECURE0_SGRF_CON_CRYPTOM_AWPROT_SECURE_CTRL_SHIFT (1U)
#define SGRF_CON_SECURE0_SGRF_CON_CRYPTOM_AWPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_CRYPTOM_AWPROT_SECURE_CTRL_SHIFT) /* 0x00000002 */
#define SGRF_CON_SECURE0_SGRF_CON_VOPM_ARPROT_SECURE_CTRL_SHIFT (2U)
#define SGRF_CON_SECURE0_SGRF_CON_VOPM_ARPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_VOPM_ARPROT_SECURE_CTRL_SHIFT) /* 0x00000004 */
#define SGRF_CON_SECURE0_SGRF_CON_GMACM_ARPROT_SECURE_CTRL_SHIFT (4U)
#define SGRF_CON_SECURE0_SGRF_CON_GMACM_ARPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_GMACM_ARPROT_SECURE_CTRL_SHIFT) /* 0x00000010 */
#define SGRF_CON_SECURE0_SGRF_CON_GMACM_AWPROT_SECURE_CTRL_SHIFT (5U)
#define SGRF_CON_SECURE0_SGRF_CON_GMACM_AWPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_GMACM_AWPROT_SECURE_CTRL_SHIFT) /* 0x00000020 */
#define SGRF_CON_SECURE0_SGRF_CON_VADM_HPROT_SECURE_CTRL_SHIFT (6U)
#define SGRF_CON_SECURE0_SGRF_CON_VADM_HPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_VADM_HPROT_SECURE_CTRL_SHIFT) /* 0x00000040 */
#define SGRF_CON_SECURE0_SGRF_CON_SDMMCM_HPROT_SECURE_CTRL_SHIFT (7U)
#define SGRF_CON_SECURE0_SGRF_CON_SDMMCM_HPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_SDMMCM_HPROT_SECURE_CTRL_SHIFT) /* 0x00000080 */
#define SGRF_CON_SECURE0_SGRF_CON_EMMCM_HPROT_SECURE_CTRL_SHIFT (8U)
#define SGRF_CON_SECURE0_SGRF_CON_EMMCM_HPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_EMMCM_HPROT_SECURE_CTRL_SHIFT) /* 0x00000100 */
#define SGRF_CON_SECURE0_SGRF_CON_NANDCM_HPROT_SECURE_CTRL_SHIFT (9U)
#define SGRF_CON_SECURE0_SGRF_CON_NANDCM_HPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_NANDCM_HPROT_SECURE_CTRL_SHIFT) /* 0x00000200 */
#define SGRF_CON_SECURE0_SGRF_CON_SDIOM_HPROT_SECURE_CTRL_SHIFT (10U)
#define SGRF_CON_SECURE0_SGRF_CON_SDIOM_HPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_SDIOM_HPROT_SECURE_CTRL_SHIFT) /* 0x00000400 */
#define SGRF_CON_SECURE0_SGRF_CON_SFCM_HPROT_SECURE_CTRL_SHIFT (11U)
#define SGRF_CON_SECURE0_SGRF_CON_SFCM_HPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_SFCM_HPROT_SECURE_CTRL_SHIFT) /* 0x00000800 */
#define SGRF_CON_SECURE0_SGRF_CON_USBHOSTM_HPROT_SECURE_CTRL_SHIFT (12U)
#define SGRF_CON_SECURE0_SGRF_CON_USBHOSTM_HPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_USBHOSTM_HPROT_SECURE_CTRL_SHIFT) /* 0x00001000 */
#define SGRF_CON_SECURE0_SGRF_CON_USBOTGM_HPROT_SECURE_CTRL_SHIFT (13U)
#define SGRF_CON_SECURE0_SGRF_CON_USBOTGM_HPROT_SECURE_CTRL_MASK (0x1U << SGRF_CON_SECURE0_SGRF_CON_USBOTGM_HPROT_SECURE_CTRL_SHIFT) /* 0x00002000 */
/* CLKGAT_TIMER */
#define SGRF_CLKGAT_TIMER_OFFSET                           (0x14U)
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH0_EN_SHIFT     (0U)
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH0_EN_MASK      (0x1U << SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH0_EN_SHIFT)     /* 0x00000001 */
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH1_EN_SHIFT     (1U)
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH1_EN_MASK      (0x1U << SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH1_EN_SHIFT)     /* 0x00000002 */
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH2_EN_SHIFT     (2U)
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH2_EN_MASK      (0x1U << SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH2_EN_SHIFT)     /* 0x00000004 */
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH3_EN_SHIFT     (3U)
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH3_EN_MASK      (0x1U << SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH3_EN_SHIFT)     /* 0x00000008 */
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH4_EN_SHIFT     (4U)
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH4_EN_MASK      (0x1U << SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH4_EN_SHIFT)     /* 0x00000010 */
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH5_EN_SHIFT     (5U)
#define SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH5_EN_MASK      (0x1U << SGRF_CLKGAT_TIMER_SGRF_CLK_STIMER_CH5_EN_SHIFT)     /* 0x00000020 */
/* CLKGAT_CON */
#define SGRF_CLKGAT_CON_OFFSET                             (0x18U)
#define SGRF_CLKGAT_CON_PCLK_STIMER_EN_SHIFT               (0U)
#define SGRF_CLKGAT_CON_PCLK_STIMER_EN_MASK                (0x1U << SGRF_CLKGAT_CON_PCLK_STIMER_EN_SHIFT)               /* 0x00000001 */
#define SGRF_CLKGAT_CON_PCLK_OTPC_S_EN_SHIFT               (1U)
#define SGRF_CLKGAT_CON_PCLK_OTPC_S_EN_MASK                (0x1U << SGRF_CLKGAT_CON_PCLK_OTPC_S_EN_SHIFT)               /* 0x00000002 */
#define SGRF_CLKGAT_CON_PCLK_WDT_S_EN_SHIFT                (2U)
#define SGRF_CLKGAT_CON_PCLK_WDT_S_EN_MASK                 (0x1U << SGRF_CLKGAT_CON_PCLK_WDT_S_EN_SHIFT)                /* 0x00000004 */
#define SGRF_CLKGAT_CON_PCLK_OTP_KEY_READER_EN_SHIFT       (3U)
#define SGRF_CLKGAT_CON_PCLK_OTP_KEY_READER_EN_MASK        (0x1U << SGRF_CLKGAT_CON_PCLK_OTP_KEY_READER_EN_SHIFT)       /* 0x00000008 */
#define SGRF_CLKGAT_CON_ACLK_DMAC0_EN_SHIFT                (4U)
#define SGRF_CLKGAT_CON_ACLK_DMAC0_EN_MASK                 (0x1U << SGRF_CLKGAT_CON_ACLK_DMAC0_EN_SHIFT)                /* 0x00000010 */
#define SGRF_CLKGAT_CON_ACLK_DMAC1_EN_SHIFT                (5U)
#define SGRF_CLKGAT_CON_ACLK_DMAC1_EN_MASK                 (0x1U << SGRF_CLKGAT_CON_ACLK_DMAC1_EN_SHIFT)                /* 0x00000020 */
#define SGRF_CLKGAT_CON_SCRAMBLE_KEY_GEN_CLK_SHIFT         (6U)
#define SGRF_CLKGAT_CON_SCRAMBLE_KEY_GEN_CLK_MASK          (0x1U << SGRF_CLKGAT_CON_SCRAMBLE_KEY_GEN_CLK_SHIFT)         /* 0x00000040 */
#define SGRF_CLKGAT_CON_PCLK_DDR_FW_EN_SHIFT               (7U)
#define SGRF_CLKGAT_CON_PCLK_DDR_FW_EN_MASK                (0x1U << SGRF_CLKGAT_CON_PCLK_DDR_FW_EN_SHIFT)               /* 0x00000080 */
/* FAST_BOOT_ADDR */
#define SGRF_FAST_BOOT_ADDR_OFFSET                         (0x1CU)
#define SGRF_FAST_BOOT_ADDR_SGRF_FAST_BOOT_ADDR_SHIFT      (0U)
#define SGRF_FAST_BOOT_ADDR_SGRF_FAST_BOOT_ADDR_MASK       (0xFFFFFFFFU << SGRF_FAST_BOOT_ADDR_SGRF_FAST_BOOT_ADDR_SHIFT) /* 0xFFFFFFFF */
/* FAST_BOOT_EN */
#define SGRF_FAST_BOOT_EN_OFFSET                           (0x20U)
#define SGRF_FAST_BOOT_EN_SGRF_FAST_BOOT_EN_SHIFT          (0U)
#define SGRF_FAST_BOOT_EN_SGRF_FAST_BOOT_EN_MASK           (0x1U << SGRF_FAST_BOOT_EN_SGRF_FAST_BOOT_EN_SHIFT)          /* 0x00000001 */
/* SRST_CON */
#define SGRF_SRST_CON_OFFSET                               (0x30U)
#define SGRF_SRST_CON_PRESETN_STIMER_REQ_SHIFT             (0U)
#define SGRF_SRST_CON_PRESETN_STIMER_REQ_MASK              (0x1U << SGRF_SRST_CON_PRESETN_STIMER_REQ_SHIFT)             /* 0x00000001 */
#define SGRF_SRST_CON_RESETN_STIMER_CH0_REQ_SHIFT          (1U)
#define SGRF_SRST_CON_RESETN_STIMER_CH0_REQ_MASK           (0x1U << SGRF_SRST_CON_RESETN_STIMER_CH0_REQ_SHIFT)          /* 0x00000002 */
#define SGRF_SRST_CON_RESETN_STIMER_CH1_REQ_SHIFT          (2U)
#define SGRF_SRST_CON_RESETN_STIMER_CH1_REQ_MASK           (0x1U << SGRF_SRST_CON_RESETN_STIMER_CH1_REQ_SHIFT)          /* 0x00000004 */
#define SGRF_SRST_CON_RESETN_STIMER_CH2_REQ_SHIFT          (3U)
#define SGRF_SRST_CON_RESETN_STIMER_CH2_REQ_MASK           (0x1U << SGRF_SRST_CON_RESETN_STIMER_CH2_REQ_SHIFT)          /* 0x00000008 */
#define SGRF_SRST_CON_RESETN_STIMER_CH3_REQ_SHIFT          (4U)
#define SGRF_SRST_CON_RESETN_STIMER_CH3_REQ_MASK           (0x1U << SGRF_SRST_CON_RESETN_STIMER_CH3_REQ_SHIFT)          /* 0x00000010 */
#define SGRF_SRST_CON_RESETN_STIMER_CH4_REQ_SHIFT          (5U)
#define SGRF_SRST_CON_RESETN_STIMER_CH4_REQ_MASK           (0x1U << SGRF_SRST_CON_RESETN_STIMER_CH4_REQ_SHIFT)          /* 0x00000020 */
#define SGRF_SRST_CON_RESETN_STIMER_CH5_REQ_SHIFT          (6U)
#define SGRF_SRST_CON_RESETN_STIMER_CH5_REQ_MASK           (0x1U << SGRF_SRST_CON_RESETN_STIMER_CH5_REQ_SHIFT)          /* 0x00000040 */
#define SGRF_SRST_CON_PRESETN_OTPC_S_REQ_SHIFT             (7U)
#define SGRF_SRST_CON_PRESETN_OTPC_S_REQ_MASK              (0x1U << SGRF_SRST_CON_PRESETN_OTPC_S_REQ_SHIFT)             /* 0x00000080 */
#define SGRF_SRST_CON_RESETN_OTPC_S_SBPI_REQ_SHIFT         (8U)
#define SGRF_SRST_CON_RESETN_OTPC_S_SBPI_REQ_MASK          (0x1U << SGRF_SRST_CON_RESETN_OTPC_S_SBPI_REQ_SHIFT)         /* 0x00000100 */
#define SGRF_SRST_CON_RESETN_OTPC_S_USER_REQ_SHIFT         (9U)
#define SGRF_SRST_CON_RESETN_OTPC_S_USER_REQ_MASK          (0x1U << SGRF_SRST_CON_RESETN_OTPC_S_USER_REQ_SHIFT)         /* 0x00000200 */
#define SGRF_SRST_CON_PRESETN_WDT_S_REQ_SHIFT              (10U)
#define SGRF_SRST_CON_PRESETN_WDT_S_REQ_MASK               (0x1U << SGRF_SRST_CON_PRESETN_WDT_S_REQ_SHIFT)              /* 0x00000400 */
#define SGRF_SRST_CON_ARESETN_DMAC0_REQ_SHIFT              (11U)
#define SGRF_SRST_CON_ARESETN_DMAC0_REQ_MASK               (0x1U << SGRF_SRST_CON_ARESETN_DMAC0_REQ_SHIFT)              /* 0x00000800 */
#define SGRF_SRST_CON_ARESETN_DMAC1_REQ_SHIFT              (12U)
#define SGRF_SRST_CON_ARESETN_DMAC1_REQ_MASK               (0x1U << SGRF_SRST_CON_ARESETN_DMAC1_REQ_SHIFT)              /* 0x00001000 */
#define SGRF_SRST_CON_PRESETN_DDR_NIU_REQ_SHIFT            (13U)
#define SGRF_SRST_CON_PRESETN_DDR_NIU_REQ_MASK             (0x1U << SGRF_SRST_CON_PRESETN_DDR_NIU_REQ_SHIFT)            /* 0x00002000 */
/* DMAC_CON0 */
#define SGRF_DMAC_CON0_OFFSET                              (0x40U)
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_0_TX_SHIFT    (0U)
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_0_TX_MASK     (0x3U << SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_0_TX_SHIFT)    /* 0x00000003 */
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_0_RX_SHIFT    (2U)
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_0_RX_MASK     (0x3U << SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_0_RX_SHIFT)    /* 0x0000000C */
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_1_TX_SHIFT    (4U)
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_1_TX_MASK     (0x3U << SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_1_TX_SHIFT)    /* 0x00000030 */
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_1_RX_SHIFT    (6U)
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_1_RX_MASK     (0x3U << SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_SPI_1_RX_SHIFT)    /* 0x000000C0 */
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_0_TX_SHIFT   (8U)
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_0_TX_MASK    (0x3U << SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_0_TX_SHIFT)   /* 0x00000300 */
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_0_RX_SHIFT   (10U)
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_0_RX_MASK    (0x3U << SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_0_RX_SHIFT)   /* 0x00000C00 */
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_1_TX_SHIFT   (12U)
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_1_TX_MASK    (0x3U << SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_1_TX_SHIFT)   /* 0x00003000 */
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_1_RX_SHIFT   (14U)
#define SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_1_RX_MASK    (0x3U << SGRF_DMAC_CON0_SGRF_DRTYPE_DMAC0_UART_1_RX_SHIFT)   /* 0x0000C000 */
/* DMAC_CON1 */
#define SGRF_DMAC_CON1_OFFSET                              (0x44U)
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_2_TX_SHIFT   (0U)
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_2_TX_MASK    (0x3U << SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_2_TX_SHIFT)   /* 0x00000003 */
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_2_RX_SHIFT   (2U)
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_2_RX_MASK    (0x3U << SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_2_RX_SHIFT)   /* 0x0000000C */
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_3_TX_SHIFT   (4U)
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_3_TX_MASK    (0x3U << SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_3_TX_SHIFT)   /* 0x00000030 */
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_3_RX_SHIFT   (6U)
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_3_RX_MASK    (0x3U << SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC0_UART_3_RX_SHIFT)   /* 0x000000C0 */
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_UART_4_TX_SHIFT   (8U)
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_UART_4_TX_MASK    (0x3U << SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_UART_4_TX_SHIFT)   /* 0x00000300 */
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_UART_4_RX_SHIFT   (10U)
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_UART_4_RX_MASK    (0x3U << SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_UART_4_RX_SHIFT)   /* 0x00000C00 */
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_SPI_2_TX_SHIFT    (12U)
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_SPI_2_TX_MASK     (0x3U << SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_SPI_2_TX_SHIFT)    /* 0x00003000 */
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_SPI_2_RX_SHIFT    (14U)
#define SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_SPI_2_RX_MASK     (0x3U << SGRF_DMAC_CON1_SGRF_DRTYPE_DMAC1_SPI_2_RX_SHIFT)    /* 0x0000C000 */
/* DMAC_CON2 */
#define SGRF_DMAC_CON2_OFFSET                              (0x48U)
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S0_8CH_TX_SHIFT (0U)
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S0_8CH_TX_MASK  (0x3U << SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S0_8CH_TX_SHIFT) /* 0x00000003 */
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S0_8CH_RX_SHIFT (2U)
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S0_8CH_RX_MASK  (0x3U << SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S0_8CH_RX_SHIFT) /* 0x0000000C */
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S1_8CH_TX_SHIFT (4U)
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S1_8CH_TX_MASK  (0x3U << SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S1_8CH_TX_SHIFT) /* 0x00000030 */
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S1_8CH_RX_SHIFT (6U)
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S1_8CH_RX_MASK  (0x3U << SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S1_8CH_RX_SHIFT) /* 0x000000C0 */
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S2_8CH_TX_SHIFT (8U)
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S2_8CH_TX_MASK  (0x3U << SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S2_8CH_TX_SHIFT) /* 0x00000300 */
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S2_8CH_RX_SHIFT (10U)
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S2_8CH_RX_MASK  (0x3U << SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S2_8CH_RX_SHIFT) /* 0x00000C00 */
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S3_8CH_TX_SHIFT (12U)
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S3_8CH_TX_MASK  (0x3U << SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S3_8CH_TX_SHIFT) /* 0x00003000 */
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S3_8CH_RX_SHIFT (14U)
#define SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S3_8CH_RX_MASK  (0x3U << SGRF_DMAC_CON2_SGRF_DRTYPE_DMAC1_I2S3_8CH_RX_SHIFT) /* 0x0000C000 */
/* DMAC_CON3 */
#define SGRF_DMAC_CON3_OFFSET                              (0x4CU)
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S0_2CH_TX_SHIFT (0U)
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S0_2CH_TX_MASK  (0x3U << SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S0_2CH_TX_SHIFT) /* 0x00000003 */
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S0_2CH_RX_SHIFT (2U)
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S0_2CH_RX_MASK  (0x3U << SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S0_2CH_RX_SHIFT) /* 0x0000000C */
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S1_2CH_TX_SHIFT (4U)
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S1_2CH_TX_MASK  (0x3U << SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S1_2CH_TX_SHIFT) /* 0x00000030 */
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S1_2CH_RX_SHIFT (6U)
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S1_2CH_RX_MASK  (0x3U << SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_I2S1_2CH_RX_SHIFT) /* 0x000000C0 */
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_PDM_RX_SHIFT      (8U)
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_PDM_RX_MASK       (0x3U << SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_PDM_RX_SHIFT)      /* 0x00000300 */
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_SPDIF_TX_SHIFT    (10U)
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_SPDIF_TX_MASK     (0x3U << SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_SPDIF_TX_SHIFT)    /* 0x00000C00 */
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_SPDIF_RX_SHIFT    (12U)
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_SPDIF_RX_MASK     (0x3U << SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_SPDIF_RX_SHIFT)    /* 0x00003000 */
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_PWM_RX_SHIFT      (14U)
#define SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_PWM_RX_MASK       (0x3U << SGRF_DMAC_CON3_SGRF_DRTYPE_DMAC1_PWM_RX_SHIFT)      /* 0x0000C000 */
/* DMAC_CON4 */
#define SGRF_DMAC_CON4_OFFSET                              (0x50U)
#define SGRF_DMAC_CON4_SGRF_CON_DMAC0_BOOT_IRQ_NS_SHIFT    (0U)
#define SGRF_DMAC_CON4_SGRF_CON_DMAC0_BOOT_IRQ_NS_MASK     (0xFFFU << SGRF_DMAC_CON4_SGRF_CON_DMAC0_BOOT_IRQ_NS_SHIFT)  /* 0x00000FFF */
/* DMAC_CON5 */
#define SGRF_DMAC_CON5_OFFSET                              (0x54U)
#define SGRF_DMAC_CON5_SGRF_CON_DMAC0_BOOT_PERIPH_NS_SHIFT (0U)
#define SGRF_DMAC_CON5_SGRF_CON_DMAC0_BOOT_PERIPH_NS_MASK  (0xFFFU << SGRF_DMAC_CON5_SGRF_CON_DMAC0_BOOT_PERIPH_NS_SHIFT) /* 0x00000FFF */
/* DMAC_CON6 */
#define SGRF_DMAC_CON6_OFFSET                              (0x58U)
#define SGRF_DMAC_CON6_SGRF_CON_DMAC0_BOOT_ADDR_SHIFT      (0U)
#define SGRF_DMAC_CON6_SGRF_CON_DMAC0_BOOT_ADDR_MASK       (0xFFFFFU << SGRF_DMAC_CON6_SGRF_CON_DMAC0_BOOT_ADDR_SHIFT)  /* 0x000FFFFF */
/* DMAC_CON7 */
#define SGRF_DMAC_CON7_OFFSET                              (0x5CU)
#define SGRF_DMAC_CON7_SGRF_CON_DMAC0_BOOT_FROM_PC_SHIFT   (0U)
#define SGRF_DMAC_CON7_SGRF_CON_DMAC0_BOOT_FROM_PC_MASK    (0x1U << SGRF_DMAC_CON7_SGRF_CON_DMAC0_BOOT_FROM_PC_SHIFT)   /* 0x00000001 */
#define SGRF_DMAC_CON7_SGRF_CON_DMAC0_BOOT_MANAGER_NS_SHIFT (1U)
#define SGRF_DMAC_CON7_SGRF_CON_DMAC0_BOOT_MANAGER_NS_MASK (0x1U << SGRF_DMAC_CON7_SGRF_CON_DMAC0_BOOT_MANAGER_NS_SHIFT) /* 0x00000002 */
#define SGRF_DMAC_CON7_SGRF_CON_DMAC1_BOOT_FROM_PC_SHIFT   (2U)
#define SGRF_DMAC_CON7_SGRF_CON_DMAC1_BOOT_FROM_PC_MASK    (0x1U << SGRF_DMAC_CON7_SGRF_CON_DMAC1_BOOT_FROM_PC_SHIFT)   /* 0x00000004 */
#define SGRF_DMAC_CON7_SGRF_CON_DMAC1_BOOT_MANAGER_NS_SHIFT (3U)
#define SGRF_DMAC_CON7_SGRF_CON_DMAC1_BOOT_MANAGER_NS_MASK (0x1U << SGRF_DMAC_CON7_SGRF_CON_DMAC1_BOOT_MANAGER_NS_SHIFT) /* 0x00000008 */
#define SGRF_DMAC_CON7_SGRF_CON_DMAC_REQ_MODIFY_DIS_SHIFT  (4U)
#define SGRF_DMAC_CON7_SGRF_CON_DMAC_REQ_MODIFY_DIS_MASK   (0x1U << SGRF_DMAC_CON7_SGRF_CON_DMAC_REQ_MODIFY_DIS_SHIFT)  /* 0x00000010 */
/* DMAC_CON8 */
#define SGRF_DMAC_CON8_OFFSET                              (0x60U)
#define SGRF_DMAC_CON8_SGRF_CON_DMAC1_BOOT_IRQ_NS_SHIFT    (0U)
#define SGRF_DMAC_CON8_SGRF_CON_DMAC1_BOOT_IRQ_NS_MASK     (0xFFFFU << SGRF_DMAC_CON8_SGRF_CON_DMAC1_BOOT_IRQ_NS_SHIFT) /* 0x0000FFFF */
/* DMAC_CON9 */
#define SGRF_DMAC_CON9_OFFSET                              (0x64U)
#define SGRF_DMAC_CON9_SGRF_CON_DMAC1_BOOT_PERIPH_NS_SHIFT (0U)
#define SGRF_DMAC_CON9_SGRF_CON_DMAC1_BOOT_PERIPH_NS_MASK  (0xFFFFFU << SGRF_DMAC_CON9_SGRF_CON_DMAC1_BOOT_PERIPH_NS_SHIFT) /* 0x000FFFFF */
/* DMAC_CON10 */
#define SGRF_DMAC_CON10_OFFSET                             (0x68U)
#define SGRF_DMAC_CON10_SGRF_CON_DMAC1_BOOT_ADDR_SHIFT     (0U)
#define SGRF_DMAC_CON10_SGRF_CON_DMAC1_BOOT_ADDR_MASK      (0xFFFFFU << SGRF_DMAC_CON10_SGRF_CON_DMAC1_BOOT_ADDR_SHIFT) /* 0x000FFFFF */
/* MAIN2SLV_SECURE_CON0 */
#define SGRF_MAIN2SLV_SECURE_CON0_OFFSET                   (0x90U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_GIC_SECURITY_CTL_SHIFT (1U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_GIC_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_GIC_SECURITY_CTL_SHIFT) /* 0x00000002 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DMAC0_SECURITY_CTL_SHIFT (2U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DMAC0_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DMAC0_SECURITY_CTL_SHIFT) /* 0x00000004 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DMAC1_SECURITY_CTL_SHIFT (3U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DMAC1_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DMAC1_SECURITY_CTL_SHIFT) /* 0x00000008 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_CORE_GRF_SECURITY_CTL_SHIFT (4U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_CORE_GRF_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_CORE_GRF_SECURITY_CTL_SHIFT) /* 0x00000010 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DETECT_GRF_SECURITY_CTL_SHIFT (5U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DETECT_GRF_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DETECT_GRF_SECURITY_CTL_SHIFT) /* 0x00000020 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_USB_GRF_SECURITY_CTL_SHIFT (6U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_USB_GRF_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_USB_GRF_SECURITY_CTL_SHIFT) /* 0x00000040 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_GRF_SECURITY_CTL_SHIFT (7U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_GRF_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_GRF_SECURITY_CTL_SHIFT) /* 0x00000080 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DDRUPCTL_SECURITY_CTL_SHIFT (8U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DDRUPCTL_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DDRUPCTL_SECURITY_CTL_SHIFT) /* 0x00000100 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DFI_MONITOR_SECURITY_CTL_SHIFT (9U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DFI_MONITOR_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DFI_MONITOR_SECURITY_CTL_SHIFT) /* 0x00000200 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DDR_STANDBY_SECURITY_CTL_SHIFT (10U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DDR_STANDBY_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_DDR_STANDBY_SECURITY_CTL_SHIFT) /* 0x00000400 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_WDT_SECURITY_CTL_SHIFT (11U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_WDT_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_WDT_SECURITY_CTL_SHIFT) /* 0x00000800 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C0_SECURITY_CTL_SHIFT (12U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C0_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C0_SECURITY_CTL_SHIFT) /* 0x00001000 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C1_SECURITY_CTL_SHIFT (13U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C1_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C1_SECURITY_CTL_SHIFT) /* 0x00002000 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C2_SECURITY_CTL_SHIFT (14U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C2_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C2_SECURITY_CTL_SHIFT) /* 0x00004000 */
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C3_SECURITY_CTL_SHIFT (15U)
#define SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C3_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON0_SGRF_CON_I2C3_SECURITY_CTL_SHIFT) /* 0x00008000 */
/* MAIN2SLV_SECURE_CON1 */
#define SGRF_MAIN2SLV_SECURE_CON1_OFFSET                   (0x94U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SPI0_SECURITY_CTL_SHIFT (0U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SPI0_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SPI0_SECURITY_CTL_SHIFT) /* 0x00000001 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SPI1_SECURITY_CTL_SHIFT (1U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SPI1_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SPI1_SECURITY_CTL_SHIFT) /* 0x00000002 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SPI2_SECURITY_CTL_SHIFT (2U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SPI2_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SPI2_SECURITY_CTL_SHIFT) /* 0x00000004 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART0_SECURITY_CTL_SHIFT (3U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART0_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART0_SECURITY_CTL_SHIFT) /* 0x00000008 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART1_SECURITY_CTL_SHIFT (4U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART1_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART1_SECURITY_CTL_SHIFT) /* 0x00000010 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART2_SECURITY_CTL_SHIFT (5U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART2_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART2_SECURITY_CTL_SHIFT) /* 0x00000020 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART3_SECURITY_CTL_SHIFT (6U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART3_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART3_SECURITY_CTL_SHIFT) /* 0x00000040 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART4_SECURITY_CTL_SHIFT (7U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART4_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_UART4_SECURITY_CTL_SHIFT) /* 0x00000080 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_PWM_SECURITY_CTL_SHIFT (8U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_PWM_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_PWM_SECURITY_CTL_SHIFT) /* 0x00000100 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_TIMER6CH0_SECURITY_CTL_SHIFT (9U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_TIMER6CH0_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_TIMER6CH0_SECURITY_CTL_SHIFT) /* 0x00000200 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_TIMER6CH1_SECURITY_CTL_SHIFT (10U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_TIMER6CH1_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_TIMER6CH1_SECURITY_CTL_SHIFT) /* 0x00000400 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SARADC_CTRL_SECURITY_CTL_SHIFT (11U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SARADC_CTRL_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_SARADC_CTRL_SECURITY_CTL_SHIFT) /* 0x00000800 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_TSADC_CTRL_SECURITY_CTL_SHIFT (12U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_TSADC_CTRL_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_TSADC_CTRL_SECURITY_CTL_SHIFT) /* 0x00001000 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_GPIO0_SECURITY_CTL_SHIFT (14U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_GPIO0_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_GPIO0_SECURITY_CTL_SHIFT) /* 0x00004000 */
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_GPIO1_SECURITY_CTL_SHIFT (15U)
#define SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_GPIO1_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON1_SGRF_CON_GPIO1_SECURITY_CTL_SHIFT) /* 0x00008000 */
/* MAIN2SLV_SECURE_CON2 */
#define SGRF_MAIN2SLV_SECURE_CON2_OFFSET                   (0x98U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GPIO2_SECURITY_CTL_SHIFT (0U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GPIO2_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GPIO2_SECURITY_CTL_SHIFT) /* 0x00000001 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GPIO3_SECURITY_CTL_SHIFT (1U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GPIO3_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GPIO3_SECURITY_CTL_SHIFT) /* 0x00000002 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GPIO4_SECURITY_CTL_SHIFT (2U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GPIO4_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GPIO4_SECURITY_CTL_SHIFT) /* 0x00000004 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_CRYPTO_SECURITY_CTL_SHIFT (3U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_CRYPTO_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_CRYPTO_SECURITY_CTL_SHIFT) /* 0x00000008 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_VOP_SECURITY_CTL_SHIFT (4U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_VOP_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_VOP_SECURITY_CTL_SHIFT) /* 0x00000010 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S0_8CH_SECURITY_CTL_SHIFT (5U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S0_8CH_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S0_8CH_SECURITY_CTL_SHIFT) /* 0x00000020 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S1_8CH_SECURITY_CTL_SHIFT (6U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S1_8CH_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S1_8CH_SECURITY_CTL_SHIFT) /* 0x00000040 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S2_8CH_SECURITY_CTL_SHIFT (7U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S2_8CH_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S2_8CH_SECURITY_CTL_SHIFT) /* 0x00000080 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S3_8CH_SECURITY_CTL_SHIFT (8U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S3_8CH_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S3_8CH_SECURITY_CTL_SHIFT) /* 0x00000100 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S0_2CH_SECURITY_CTL_SHIFT (9U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S0_2CH_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S0_2CH_SECURITY_CTL_SHIFT) /* 0x00000200 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S1_2CH_SECURITY_CTL_SHIFT (10U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S1_2CH_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_I2S1_2CH_SECURITY_CTL_SHIFT) /* 0x00000400 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_PDM_SECURITY_CTL_SHIFT (11U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_PDM_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_PDM_SECURITY_CTL_SHIFT) /* 0x00000800 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_SPDIF_TX_SECURITY_CTL_SHIFT (12U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_SPDIF_TX_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_SPDIF_TX_SECURITY_CTL_SHIFT) /* 0x00001000 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_SPDIF_RX_SECURITY_CTL_SHIFT (13U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_SPDIF_RX_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_SPDIF_RX_SECURITY_CTL_SHIFT) /* 0x00002000 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_VAD_SECURITY_CTL_SHIFT (14U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_VAD_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_VAD_SECURITY_CTL_SHIFT) /* 0x00004000 */
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GMAC_SECURITY_CTL_SHIFT (15U)
#define SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GMAC_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON2_SGRF_CON_GMAC_SECURITY_CTL_SHIFT) /* 0x00008000 */
/* MAIN2SLV_SECURE_CON3 */
#define SGRF_MAIN2SLV_SECURE_CON3_OFFSET                   (0x9CU)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_USB2OTG_SECURITY_CTL_SHIFT (0U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_USB2OTG_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_USB2OTG_SECURITY_CTL_SHIFT) /* 0x00000001 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_USB2HOST_SECURITY_CTL_SHIFT (1U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_USB2HOST_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_USB2HOST_SECURITY_CTL_SHIFT) /* 0x00000002 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SDMMC_SECURITY_CTL_SHIFT (2U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SDMMC_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SDMMC_SECURITY_CTL_SHIFT) /* 0x00000004 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_EMMC_SECURITY_CTL_SHIFT (3U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_EMMC_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_EMMC_SECURITY_CTL_SHIFT) /* 0x00000008 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SDIO_SECURITY_CTL_SHIFT (4U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SDIO_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SDIO_SECURITY_CTL_SHIFT) /* 0x00000010 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_NANDC_SECURITY_CTL_SHIFT (5U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_NANDC_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_NANDC_SECURITY_CTL_SHIFT) /* 0x00000020 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SFC_SECURITY_CTL_SHIFT (6U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SFC_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SFC_SECURITY_CTL_SHIFT) /* 0x00000040 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_CRU_SECURITY_CTL_SHIFT (7U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_CRU_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_CRU_SECURITY_CTL_SHIFT) /* 0x00000080 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_PMU_SECURITY_CTL_SHIFT (8U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_PMU_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_PMU_SECURITY_CTL_SHIFT) /* 0x00000100 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_USB2PHY_SECURITY_CTL_SHIFT (9U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_USB2PHY_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_USB2PHY_SECURITY_CTL_SHIFT) /* 0x00000200 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_OTP_MASK_SECURITY_CTL_SHIFT (11U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_OTP_MASK_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_OTP_MASK_SECURITY_CTL_SHIFT) /* 0x00000800 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_CPU_BOOST_SECURITY_CTL_SHIFT (12U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_CPU_BOOST_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_CPU_BOOST_SECURITY_CTL_SHIFT) /* 0x00001000 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_ACODEC_SECURITY_CTL_SHIFT (13U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_ACODEC_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_ACODEC_SECURITY_CTL_SHIFT) /* 0x00002000 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SERVICE_CPU_SECURITY_CTL_SHIFT (14U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SERVICE_CPU_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SERVICE_CPU_SECURITY_CTL_SHIFT) /* 0x00004000 */
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SERVICE_MSCH_SECURITY_CTL_SHIFT (15U)
#define SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SERVICE_MSCH_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON3_SGRF_CON_SERVICE_MSCH_SECURITY_CTL_SHIFT) /* 0x00008000 */
/* MAIN2SLV_SECURE_CON4 */
#define SGRF_MAIN2SLV_SECURE_CON4_OFFSET                   (0x100U)
#define SGRF_MAIN2SLV_SECURE_CON4_SGRF_CON_SERVICE_VOICE_SECURITY_CTL_SHIFT (0U)
#define SGRF_MAIN2SLV_SECURE_CON4_SGRF_CON_SERVICE_VOICE_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON4_SGRF_CON_SERVICE_VOICE_SECURITY_CTL_SHIFT) /* 0x00000001 */
#define SGRF_MAIN2SLV_SECURE_CON4_SGRF_CON_SERVICE_LOGIC_SECURITY_CTL_SHIFT (1U)
#define SGRF_MAIN2SLV_SECURE_CON4_SGRF_CON_SERVICE_LOGIC_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON4_SGRF_CON_SERVICE_LOGIC_SECURITY_CTL_SHIFT) /* 0x00000002 */
#define SGRF_MAIN2SLV_SECURE_CON4_SGRF_CON_SERVICE_PERI_SECURITY_CTL_SHIFT (2U)
#define SGRF_MAIN2SLV_SECURE_CON4_SGRF_CON_SERVICE_PERI_SECURITY_CTL_MASK (0x1U << SGRF_MAIN2SLV_SECURE_CON4_SGRF_CON_SERVICE_PERI_SECURITY_CTL_SHIFT) /* 0x00000004 */
/******************************************DMA*******************************************/
/* DSR */
#define DMA_DSR_OFFSET                                     (0x0U)
#define DMA_DSR                                            (0x0U)
#define DMA_DSR_FIELD0000_SHIFT                            (0U)
#define DMA_DSR_FIELD0000_MASK                             (0xFU << DMA_DSR_FIELD0000_SHIFT)                            /* 0x0000000F */
#define DMA_DSR_FIELD0002_SHIFT                            (4U)
#define DMA_DSR_FIELD0002_MASK                             (0x1FU << DMA_DSR_FIELD0002_SHIFT)                           /* 0x000001F0 */
#define DMA_DSR_FIELD0001_SHIFT                            (9U)
#define DMA_DSR_FIELD0001_MASK                             (0x1U << DMA_DSR_FIELD0001_SHIFT)                            /* 0x00000200 */
/* DPC */
#define DMA_DPC_OFFSET                                     (0x4U)
#define DMA_DPC                                            (0x0U)
#define DMA_DPC_FIELD0000_SHIFT                            (0U)
#define DMA_DPC_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_DPC_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* INTEN */
#define DMA_INTEN_OFFSET                                   (0x20U)
#define DMA_INTEN_FIELD0000_SHIFT                          (0U)
#define DMA_INTEN_FIELD0000_MASK                           (0xFFFFFFFFU << DMA_INTEN_FIELD0000_SHIFT)                   /* 0xFFFFFFFF */
/* EVENT_RIS */
#define DMA_EVENT_RIS_OFFSET                               (0x24U)
#define DMA_EVENT_RIS                                      (0x0U)
#define DMA_EVENT_RIS_FIELD0000_SHIFT                      (0U)
#define DMA_EVENT_RIS_FIELD0000_MASK                       (0xFFFFFFFFU << DMA_EVENT_RIS_FIELD0000_SHIFT)               /* 0xFFFFFFFF */
/* INTMIS */
#define DMA_INTMIS_OFFSET                                  (0x28U)
#define DMA_INTMIS                                         (0x0U)
#define DMA_INTMIS_FIELD0000_SHIFT                         (0U)
#define DMA_INTMIS_FIELD0000_MASK                          (0xFFFFFFFFU << DMA_INTMIS_FIELD0000_SHIFT)                  /* 0xFFFFFFFF */
/* INTCLR */
#define DMA_INTCLR_OFFSET                                  (0x2CU)
#define DMA_INTCLR_FIELD0000_SHIFT                         (0U)
#define DMA_INTCLR_FIELD0000_MASK                          (0xFFFFFFFFU << DMA_INTCLR_FIELD0000_SHIFT)                  /* 0xFFFFFFFF */
/* FSRD */
#define DMA_FSRD_OFFSET                                    (0x30U)
#define DMA_FSRD                                           (0x0U)
#define DMA_FSRD_FIELD0000_SHIFT                           (0U)
#define DMA_FSRD_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_FSRD_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* FSRC */
#define DMA_FSRC_OFFSET                                    (0x34U)
#define DMA_FSRC                                           (0x0U)
#define DMA_FSRC_FIELD0000_SHIFT                           (0U)
#define DMA_FSRC_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_FSRC_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* FTRD */
#define DMA_FTRD_OFFSET                                    (0x38U)
#define DMA_FTRD_FIELD0000_SHIFT                           (0U)
#define DMA_FTRD_FIELD0000_MASK                            (0x1U << DMA_FTRD_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTRD_FIELD0005_SHIFT                           (1U)
#define DMA_FTRD_FIELD0005_MASK                            (0x1U << DMA_FTRD_FIELD0005_SHIFT)                           /* 0x00000002 */
#define DMA_FTRD_FIELD0004_SHIFT                           (4U)
#define DMA_FTRD_FIELD0004_MASK                            (0x1U << DMA_FTRD_FIELD0004_SHIFT)                           /* 0x00000010 */
#define DMA_FTRD_FIELD0003_SHIFT                           (5U)
#define DMA_FTRD_FIELD0003_MASK                            (0x1U << DMA_FTRD_FIELD0003_SHIFT)                           /* 0x00000020 */
#define DMA_FTRD_FIELD0002_SHIFT                           (16U)
#define DMA_FTRD_FIELD0002_MASK                            (0x1U << DMA_FTRD_FIELD0002_SHIFT)                           /* 0x00010000 */
#define DMA_FTRD_FIELD0001_SHIFT                           (30U)
#define DMA_FTRD_FIELD0001_MASK                            (0x1U << DMA_FTRD_FIELD0001_SHIFT)                           /* 0x40000000 */
/* FTR0 */
#define DMA_FTR0_OFFSET                                    (0x40U)
#define DMA_FTR0                                           (0x0U)
#define DMA_FTR0_FIELD0000_SHIFT                           (0U)
#define DMA_FTR0_FIELD0000_MASK                            (0x1U << DMA_FTR0_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR0_FIELD0011_SHIFT                           (1U)
#define DMA_FTR0_FIELD0011_MASK                            (0x1U << DMA_FTR0_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR0_FIELD0010_SHIFT                           (5U)
#define DMA_FTR0_FIELD0010_MASK                            (0x1U << DMA_FTR0_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR0_FIELD0009_SHIFT                           (6U)
#define DMA_FTR0_FIELD0009_MASK                            (0x1U << DMA_FTR0_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR0_FIELD0008_SHIFT                           (7U)
#define DMA_FTR0_FIELD0008_MASK                            (0x1U << DMA_FTR0_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR0_FIELD0007_SHIFT                           (12U)
#define DMA_FTR0_FIELD0007_MASK                            (0x1U << DMA_FTR0_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR0_FIELD0006_SHIFT                           (13U)
#define DMA_FTR0_FIELD0006_MASK                            (0x1U << DMA_FTR0_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR0_FIELD0005_SHIFT                           (16U)
#define DMA_FTR0_FIELD0005_MASK                            (0x1U << DMA_FTR0_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR0_FIELD0004_SHIFT                           (17U)
#define DMA_FTR0_FIELD0004_MASK                            (0x1U << DMA_FTR0_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR0_FIELD0003_SHIFT                           (18U)
#define DMA_FTR0_FIELD0003_MASK                            (0x1U << DMA_FTR0_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR0_FIELD0002_SHIFT                           (30U)
#define DMA_FTR0_FIELD0002_MASK                            (0x1U << DMA_FTR0_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR0_FIELD0001_SHIFT                           (31U)
#define DMA_FTR0_FIELD0001_MASK                            (0x1U << DMA_FTR0_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR1 */
#define DMA_FTR1_OFFSET                                    (0x44U)
#define DMA_FTR1                                           (0x0U)
#define DMA_FTR1_FIELD0000_SHIFT                           (0U)
#define DMA_FTR1_FIELD0000_MASK                            (0x1U << DMA_FTR1_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR1_FIELD0011_SHIFT                           (1U)
#define DMA_FTR1_FIELD0011_MASK                            (0x1U << DMA_FTR1_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR1_FIELD0010_SHIFT                           (5U)
#define DMA_FTR1_FIELD0010_MASK                            (0x1U << DMA_FTR1_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR1_FIELD0009_SHIFT                           (6U)
#define DMA_FTR1_FIELD0009_MASK                            (0x1U << DMA_FTR1_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR1_FIELD0008_SHIFT                           (7U)
#define DMA_FTR1_FIELD0008_MASK                            (0x1U << DMA_FTR1_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR1_FIELD0007_SHIFT                           (12U)
#define DMA_FTR1_FIELD0007_MASK                            (0x1U << DMA_FTR1_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR1_FIELD0006_SHIFT                           (13U)
#define DMA_FTR1_FIELD0006_MASK                            (0x1U << DMA_FTR1_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR1_FIELD0005_SHIFT                           (16U)
#define DMA_FTR1_FIELD0005_MASK                            (0x1U << DMA_FTR1_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR1_FIELD0004_SHIFT                           (17U)
#define DMA_FTR1_FIELD0004_MASK                            (0x1U << DMA_FTR1_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR1_FIELD0003_SHIFT                           (18U)
#define DMA_FTR1_FIELD0003_MASK                            (0x1U << DMA_FTR1_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR1_FIELD0002_SHIFT                           (30U)
#define DMA_FTR1_FIELD0002_MASK                            (0x1U << DMA_FTR1_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR1_FIELD0001_SHIFT                           (31U)
#define DMA_FTR1_FIELD0001_MASK                            (0x1U << DMA_FTR1_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR2 */
#define DMA_FTR2_OFFSET                                    (0x48U)
#define DMA_FTR2                                           (0x0U)
#define DMA_FTR2_FIELD0000_SHIFT                           (0U)
#define DMA_FTR2_FIELD0000_MASK                            (0x1U << DMA_FTR2_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR2_FIELD0011_SHIFT                           (1U)
#define DMA_FTR2_FIELD0011_MASK                            (0x1U << DMA_FTR2_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR2_FIELD0010_SHIFT                           (5U)
#define DMA_FTR2_FIELD0010_MASK                            (0x1U << DMA_FTR2_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR2_FIELD0009_SHIFT                           (6U)
#define DMA_FTR2_FIELD0009_MASK                            (0x1U << DMA_FTR2_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR2_FIELD0008_SHIFT                           (7U)
#define DMA_FTR2_FIELD0008_MASK                            (0x1U << DMA_FTR2_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR2_FIELD0007_SHIFT                           (12U)
#define DMA_FTR2_FIELD0007_MASK                            (0x1U << DMA_FTR2_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR2_FIELD0006_SHIFT                           (13U)
#define DMA_FTR2_FIELD0006_MASK                            (0x1U << DMA_FTR2_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR2_FIELD0005_SHIFT                           (16U)
#define DMA_FTR2_FIELD0005_MASK                            (0x1U << DMA_FTR2_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR2_FIELD0004_SHIFT                           (17U)
#define DMA_FTR2_FIELD0004_MASK                            (0x1U << DMA_FTR2_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR2_FIELD0003_SHIFT                           (18U)
#define DMA_FTR2_FIELD0003_MASK                            (0x1U << DMA_FTR2_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR2_FIELD0002_SHIFT                           (30U)
#define DMA_FTR2_FIELD0002_MASK                            (0x1U << DMA_FTR2_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR2_FIELD0001_SHIFT                           (31U)
#define DMA_FTR2_FIELD0001_MASK                            (0x1U << DMA_FTR2_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR3 */
#define DMA_FTR3_OFFSET                                    (0x4CU)
#define DMA_FTR3                                           (0x0U)
#define DMA_FTR3_FIELD0000_SHIFT                           (0U)
#define DMA_FTR3_FIELD0000_MASK                            (0x1U << DMA_FTR3_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR3_FIELD0011_SHIFT                           (1U)
#define DMA_FTR3_FIELD0011_MASK                            (0x1U << DMA_FTR3_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR3_FIELD0010_SHIFT                           (5U)
#define DMA_FTR3_FIELD0010_MASK                            (0x1U << DMA_FTR3_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR3_FIELD0009_SHIFT                           (6U)
#define DMA_FTR3_FIELD0009_MASK                            (0x1U << DMA_FTR3_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR3_FIELD0008_SHIFT                           (7U)
#define DMA_FTR3_FIELD0008_MASK                            (0x1U << DMA_FTR3_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR3_FIELD0007_SHIFT                           (12U)
#define DMA_FTR3_FIELD0007_MASK                            (0x1U << DMA_FTR3_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR3_FIELD0006_SHIFT                           (13U)
#define DMA_FTR3_FIELD0006_MASK                            (0x1U << DMA_FTR3_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR3_FIELD0005_SHIFT                           (16U)
#define DMA_FTR3_FIELD0005_MASK                            (0x1U << DMA_FTR3_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR3_FIELD0004_SHIFT                           (17U)
#define DMA_FTR3_FIELD0004_MASK                            (0x1U << DMA_FTR3_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR3_FIELD0003_SHIFT                           (18U)
#define DMA_FTR3_FIELD0003_MASK                            (0x1U << DMA_FTR3_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR3_FIELD0002_SHIFT                           (30U)
#define DMA_FTR3_FIELD0002_MASK                            (0x1U << DMA_FTR3_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR3_FIELD0001_SHIFT                           (31U)
#define DMA_FTR3_FIELD0001_MASK                            (0x1U << DMA_FTR3_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR4 */
#define DMA_FTR4_OFFSET                                    (0x50U)
#define DMA_FTR4                                           (0x0U)
#define DMA_FTR4_FIELD0000_SHIFT                           (0U)
#define DMA_FTR4_FIELD0000_MASK                            (0x1U << DMA_FTR4_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR4_FIELD0011_SHIFT                           (1U)
#define DMA_FTR4_FIELD0011_MASK                            (0x1U << DMA_FTR4_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR4_FIELD0010_SHIFT                           (5U)
#define DMA_FTR4_FIELD0010_MASK                            (0x1U << DMA_FTR4_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR4_FIELD0009_SHIFT                           (6U)
#define DMA_FTR4_FIELD0009_MASK                            (0x1U << DMA_FTR4_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR4_FIELD0008_SHIFT                           (7U)
#define DMA_FTR4_FIELD0008_MASK                            (0x1U << DMA_FTR4_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR4_FIELD0007_SHIFT                           (12U)
#define DMA_FTR4_FIELD0007_MASK                            (0x1U << DMA_FTR4_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR4_FIELD0006_SHIFT                           (13U)
#define DMA_FTR4_FIELD0006_MASK                            (0x1U << DMA_FTR4_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR4_FIELD0005_SHIFT                           (16U)
#define DMA_FTR4_FIELD0005_MASK                            (0x1U << DMA_FTR4_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR4_FIELD0004_SHIFT                           (17U)
#define DMA_FTR4_FIELD0004_MASK                            (0x1U << DMA_FTR4_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR4_FIELD0003_SHIFT                           (18U)
#define DMA_FTR4_FIELD0003_MASK                            (0x1U << DMA_FTR4_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR4_FIELD0002_SHIFT                           (30U)
#define DMA_FTR4_FIELD0002_MASK                            (0x1U << DMA_FTR4_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR4_FIELD0001_SHIFT                           (31U)
#define DMA_FTR4_FIELD0001_MASK                            (0x1U << DMA_FTR4_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR5 */
#define DMA_FTR5_OFFSET                                    (0x54U)
#define DMA_FTR5                                           (0x0U)
#define DMA_FTR5_FIELD0000_SHIFT                           (0U)
#define DMA_FTR5_FIELD0000_MASK                            (0x1U << DMA_FTR5_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR5_FIELD0011_SHIFT                           (1U)
#define DMA_FTR5_FIELD0011_MASK                            (0x1U << DMA_FTR5_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR5_FIELD0010_SHIFT                           (5U)
#define DMA_FTR5_FIELD0010_MASK                            (0x1U << DMA_FTR5_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR5_FIELD0009_SHIFT                           (6U)
#define DMA_FTR5_FIELD0009_MASK                            (0x1U << DMA_FTR5_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR5_FIELD0008_SHIFT                           (7U)
#define DMA_FTR5_FIELD0008_MASK                            (0x1U << DMA_FTR5_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR5_FIELD0007_SHIFT                           (12U)
#define DMA_FTR5_FIELD0007_MASK                            (0x1U << DMA_FTR5_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR5_FIELD0006_SHIFT                           (13U)
#define DMA_FTR5_FIELD0006_MASK                            (0x1U << DMA_FTR5_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR5_FIELD0005_SHIFT                           (16U)
#define DMA_FTR5_FIELD0005_MASK                            (0x1U << DMA_FTR5_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR5_FIELD0004_SHIFT                           (17U)
#define DMA_FTR5_FIELD0004_MASK                            (0x1U << DMA_FTR5_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR5_FIELD0003_SHIFT                           (18U)
#define DMA_FTR5_FIELD0003_MASK                            (0x1U << DMA_FTR5_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR5_FIELD0002_SHIFT                           (30U)
#define DMA_FTR5_FIELD0002_MASK                            (0x1U << DMA_FTR5_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR5_FIELD0001_SHIFT                           (31U)
#define DMA_FTR5_FIELD0001_MASK                            (0x1U << DMA_FTR5_FIELD0001_SHIFT)                           /* 0x80000000 */
/* CSR0 */
#define DMA_CSR0_OFFSET                                    (0x100U)
#define DMA_CSR0                                           (0x0U)
#define DMA_CSR0_FIELD0000_SHIFT                           (0U)
#define DMA_CSR0_FIELD0000_MASK                            (0xFU << DMA_CSR0_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR0_FIELD0004_SHIFT                           (4U)
#define DMA_CSR0_FIELD0004_MASK                            (0x1FU << DMA_CSR0_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR0_FIELD0003_SHIFT                           (14U)
#define DMA_CSR0_FIELD0003_MASK                            (0x1U << DMA_CSR0_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR0_FIELD0002_SHIFT                           (15U)
#define DMA_CSR0_FIELD0002_MASK                            (0x1U << DMA_CSR0_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR0_FIELD0001_SHIFT                           (21U)
#define DMA_CSR0_FIELD0001_MASK                            (0x1U << DMA_CSR0_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC0 */
#define DMA_CPC0_OFFSET                                    (0x104U)
#define DMA_CPC0                                           (0x0U)
#define DMA_CPC0_FIELD0000_SHIFT                           (0U)
#define DMA_CPC0_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC0_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR1 */
#define DMA_CSR1_OFFSET                                    (0x108U)
#define DMA_CSR1                                           (0x0U)
#define DMA_CSR1_FIELD0000_SHIFT                           (0U)
#define DMA_CSR1_FIELD0000_MASK                            (0xFU << DMA_CSR1_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR1_FIELD0004_SHIFT                           (4U)
#define DMA_CSR1_FIELD0004_MASK                            (0x1FU << DMA_CSR1_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR1_FIELD0003_SHIFT                           (14U)
#define DMA_CSR1_FIELD0003_MASK                            (0x1U << DMA_CSR1_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR1_FIELD0002_SHIFT                           (15U)
#define DMA_CSR1_FIELD0002_MASK                            (0x1U << DMA_CSR1_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR1_FIELD0001_SHIFT                           (21U)
#define DMA_CSR1_FIELD0001_MASK                            (0x1U << DMA_CSR1_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC1 */
#define DMA_CPC1_OFFSET                                    (0x10CU)
#define DMA_CPC1                                           (0x0U)
#define DMA_CPC1_FIELD0000_SHIFT                           (0U)
#define DMA_CPC1_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC1_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR2 */
#define DMA_CSR2_OFFSET                                    (0x110U)
#define DMA_CSR2                                           (0x0U)
#define DMA_CSR2_FIELD0000_SHIFT                           (0U)
#define DMA_CSR2_FIELD0000_MASK                            (0xFU << DMA_CSR2_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR2_FIELD0004_SHIFT                           (4U)
#define DMA_CSR2_FIELD0004_MASK                            (0x1FU << DMA_CSR2_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR2_FIELD0003_SHIFT                           (14U)
#define DMA_CSR2_FIELD0003_MASK                            (0x1U << DMA_CSR2_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR2_FIELD0002_SHIFT                           (15U)
#define DMA_CSR2_FIELD0002_MASK                            (0x1U << DMA_CSR2_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR2_FIELD0001_SHIFT                           (21U)
#define DMA_CSR2_FIELD0001_MASK                            (0x1U << DMA_CSR2_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC2 */
#define DMA_CPC2_OFFSET                                    (0x114U)
#define DMA_CPC2                                           (0x0U)
#define DMA_CPC2_FIELD0000_SHIFT                           (0U)
#define DMA_CPC2_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC2_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR3 */
#define DMA_CSR3_OFFSET                                    (0x118U)
#define DMA_CSR3                                           (0x0U)
#define DMA_CSR3_FIELD0000_SHIFT                           (0U)
#define DMA_CSR3_FIELD0000_MASK                            (0xFU << DMA_CSR3_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR3_FIELD0004_SHIFT                           (4U)
#define DMA_CSR3_FIELD0004_MASK                            (0x1FU << DMA_CSR3_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR3_FIELD0003_SHIFT                           (14U)
#define DMA_CSR3_FIELD0003_MASK                            (0x1U << DMA_CSR3_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR3_FIELD0002_SHIFT                           (15U)
#define DMA_CSR3_FIELD0002_MASK                            (0x1U << DMA_CSR3_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR3_FIELD0001_SHIFT                           (21U)
#define DMA_CSR3_FIELD0001_MASK                            (0x1U << DMA_CSR3_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC3 */
#define DMA_CPC3_OFFSET                                    (0x11CU)
#define DMA_CPC3                                           (0x0U)
#define DMA_CPC3_FIELD0000_SHIFT                           (0U)
#define DMA_CPC3_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC3_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR4 */
#define DMA_CSR4_OFFSET                                    (0x120U)
#define DMA_CSR4                                           (0x0U)
#define DMA_CSR4_FIELD0000_SHIFT                           (0U)
#define DMA_CSR4_FIELD0000_MASK                            (0xFU << DMA_CSR4_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR4_FIELD0004_SHIFT                           (4U)
#define DMA_CSR4_FIELD0004_MASK                            (0x1FU << DMA_CSR4_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR4_FIELD0003_SHIFT                           (14U)
#define DMA_CSR4_FIELD0003_MASK                            (0x1U << DMA_CSR4_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR4_FIELD0002_SHIFT                           (15U)
#define DMA_CSR4_FIELD0002_MASK                            (0x1U << DMA_CSR4_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR4_FIELD0001_SHIFT                           (21U)
#define DMA_CSR4_FIELD0001_MASK                            (0x1U << DMA_CSR4_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC4 */
#define DMA_CPC4_OFFSET                                    (0x124U)
#define DMA_CPC4                                           (0x0U)
#define DMA_CPC4_FIELD0000_SHIFT                           (0U)
#define DMA_CPC4_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC4_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR5 */
#define DMA_CSR5_OFFSET                                    (0x128U)
#define DMA_CSR5                                           (0x0U)
#define DMA_CSR5_FIELD0000_SHIFT                           (0U)
#define DMA_CSR5_FIELD0000_MASK                            (0xFU << DMA_CSR5_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR5_FIELD0004_SHIFT                           (4U)
#define DMA_CSR5_FIELD0004_MASK                            (0x1FU << DMA_CSR5_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR5_FIELD0003_SHIFT                           (14U)
#define DMA_CSR5_FIELD0003_MASK                            (0x1U << DMA_CSR5_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR5_FIELD0002_SHIFT                           (15U)
#define DMA_CSR5_FIELD0002_MASK                            (0x1U << DMA_CSR5_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR5_FIELD0001_SHIFT                           (21U)
#define DMA_CSR5_FIELD0001_MASK                            (0x1U << DMA_CSR5_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC5 */
#define DMA_CPC5_OFFSET                                    (0x12CU)
#define DMA_CPC5                                           (0x0U)
#define DMA_CPC5_FIELD0000_SHIFT                           (0U)
#define DMA_CPC5_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC5_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* SAR0 */
#define DMA_SAR0_OFFSET                                    (0x400U)
#define DMA_SAR0                                           (0x0U)
#define DMA_SAR0_FIELD0000_SHIFT                           (0U)
#define DMA_SAR0_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR0_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR0 */
#define DMA_DAR0_OFFSET                                    (0x404U)
#define DMA_DAR0                                           (0x0U)
#define DMA_DAR0_FIELD0000_SHIFT                           (0U)
#define DMA_DAR0_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR0_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR0 */
#define DMA_CCR0_OFFSET                                    (0x408U)
#define DMA_CCR0                                           (0x0U)
#define DMA_CCR0_FIELD0000_SHIFT                           (0U)
#define DMA_CCR0_FIELD0000_MASK                            (0x1U << DMA_CCR0_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR0_FIELD0009_SHIFT                           (1U)
#define DMA_CCR0_FIELD0009_MASK                            (0x7U << DMA_CCR0_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR0_FIELD0008_SHIFT                           (4U)
#define DMA_CCR0_FIELD0008_MASK                            (0xFU << DMA_CCR0_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR0_FIELD0007_SHIFT                           (8U)
#define DMA_CCR0_FIELD0007_MASK                            (0x7U << DMA_CCR0_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR0_FIELD0006_SHIFT                           (11U)
#define DMA_CCR0_FIELD0006_MASK                            (0x7U << DMA_CCR0_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR0_FIELD0005_SHIFT                           (14U)
#define DMA_CCR0_FIELD0005_MASK                            (0x1U << DMA_CCR0_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR0_FIELD0004_SHIFT                           (15U)
#define DMA_CCR0_FIELD0004_MASK                            (0x7U << DMA_CCR0_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR0_FIELD0003_SHIFT                           (18U)
#define DMA_CCR0_FIELD0003_MASK                            (0xFU << DMA_CCR0_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR0_FIELD0002_SHIFT                           (22U)
#define DMA_CCR0_FIELD0002_MASK                            (0x7U << DMA_CCR0_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR0_FIELD0001_SHIFT                           (25U)
#define DMA_CCR0_FIELD0001_MASK                            (0x7U << DMA_CCR0_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_0 */
#define DMA_LC0_0_OFFSET                                   (0x40CU)
#define DMA_LC0_0                                          (0x0U)
#define DMA_LC0_0_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_0_FIELD0000_MASK                           (0xFFU << DMA_LC0_0_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_0 */
#define DMA_LC1_0_OFFSET                                   (0x410U)
#define DMA_LC1_0                                          (0x0U)
#define DMA_LC1_0_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_0_FIELD0000_MASK                           (0xFFU << DMA_LC1_0_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING0_0 */
#define DMA_PADDING0_0_OFFSET                              (0x414U)
/* PADDING0_1 */
#define DMA_PADDING0_1_OFFSET                              (0x418U)
/* PADDING0_2 */
#define DMA_PADDING0_2_OFFSET                              (0x41CU)
/* SAR1 */
#define DMA_SAR1_OFFSET                                    (0x420U)
#define DMA_SAR1                                           (0x0U)
#define DMA_SAR1_FIELD0000_SHIFT                           (0U)
#define DMA_SAR1_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR1_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR1 */
#define DMA_DAR1_OFFSET                                    (0x424U)
#define DMA_DAR1                                           (0x0U)
#define DMA_DAR1_FIELD0000_SHIFT                           (0U)
#define DMA_DAR1_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR1_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR1 */
#define DMA_CCR1_OFFSET                                    (0x428U)
#define DMA_CCR1                                           (0x0U)
#define DMA_CCR1_FIELD0000_SHIFT                           (0U)
#define DMA_CCR1_FIELD0000_MASK                            (0x1U << DMA_CCR1_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR1_FIELD0009_SHIFT                           (1U)
#define DMA_CCR1_FIELD0009_MASK                            (0x7U << DMA_CCR1_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR1_FIELD0008_SHIFT                           (4U)
#define DMA_CCR1_FIELD0008_MASK                            (0xFU << DMA_CCR1_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR1_FIELD0007_SHIFT                           (8U)
#define DMA_CCR1_FIELD0007_MASK                            (0x7U << DMA_CCR1_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR1_FIELD0006_SHIFT                           (11U)
#define DMA_CCR1_FIELD0006_MASK                            (0x7U << DMA_CCR1_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR1_FIELD0005_SHIFT                           (14U)
#define DMA_CCR1_FIELD0005_MASK                            (0x1U << DMA_CCR1_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR1_FIELD0004_SHIFT                           (15U)
#define DMA_CCR1_FIELD0004_MASK                            (0x7U << DMA_CCR1_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR1_FIELD0003_SHIFT                           (18U)
#define DMA_CCR1_FIELD0003_MASK                            (0xFU << DMA_CCR1_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR1_FIELD0002_SHIFT                           (22U)
#define DMA_CCR1_FIELD0002_MASK                            (0x7U << DMA_CCR1_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR1_FIELD0001_SHIFT                           (25U)
#define DMA_CCR1_FIELD0001_MASK                            (0x7U << DMA_CCR1_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_1 */
#define DMA_LC0_1_OFFSET                                   (0x42CU)
#define DMA_LC0_1                                          (0x0U)
#define DMA_LC0_1_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_1_FIELD0000_MASK                           (0xFFU << DMA_LC0_1_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_1 */
#define DMA_LC1_1_OFFSET                                   (0x430U)
#define DMA_LC1_1                                          (0x0U)
#define DMA_LC1_1_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_1_FIELD0000_MASK                           (0xFFU << DMA_LC1_1_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING1_0 */
#define DMA_PADDING1_0_OFFSET                              (0x434U)
/* PADDING1_1 */
#define DMA_PADDING1_1_OFFSET                              (0x438U)
/* PADDING1_2 */
#define DMA_PADDING1_2_OFFSET                              (0x43CU)
/* SAR2 */
#define DMA_SAR2_OFFSET                                    (0x440U)
#define DMA_SAR2                                           (0x0U)
#define DMA_SAR2_FIELD0000_SHIFT                           (0U)
#define DMA_SAR2_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR2_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR2 */
#define DMA_DAR2_OFFSET                                    (0x444U)
#define DMA_DAR2                                           (0x0U)
#define DMA_DAR2_FIELD0000_SHIFT                           (0U)
#define DMA_DAR2_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR2_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR2 */
#define DMA_CCR2_OFFSET                                    (0x448U)
#define DMA_CCR2                                           (0x0U)
#define DMA_CCR2_FIELD0000_SHIFT                           (0U)
#define DMA_CCR2_FIELD0000_MASK                            (0x1U << DMA_CCR2_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR2_FIELD0009_SHIFT                           (1U)
#define DMA_CCR2_FIELD0009_MASK                            (0x7U << DMA_CCR2_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR2_FIELD0008_SHIFT                           (4U)
#define DMA_CCR2_FIELD0008_MASK                            (0xFU << DMA_CCR2_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR2_FIELD0007_SHIFT                           (8U)
#define DMA_CCR2_FIELD0007_MASK                            (0x7U << DMA_CCR2_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR2_FIELD0006_SHIFT                           (11U)
#define DMA_CCR2_FIELD0006_MASK                            (0x7U << DMA_CCR2_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR2_FIELD0005_SHIFT                           (14U)
#define DMA_CCR2_FIELD0005_MASK                            (0x1U << DMA_CCR2_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR2_FIELD0004_SHIFT                           (15U)
#define DMA_CCR2_FIELD0004_MASK                            (0x7U << DMA_CCR2_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR2_FIELD0003_SHIFT                           (18U)
#define DMA_CCR2_FIELD0003_MASK                            (0xFU << DMA_CCR2_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR2_FIELD0002_SHIFT                           (22U)
#define DMA_CCR2_FIELD0002_MASK                            (0x7U << DMA_CCR2_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR2_FIELD0001_SHIFT                           (25U)
#define DMA_CCR2_FIELD0001_MASK                            (0x7U << DMA_CCR2_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_2 */
#define DMA_LC0_2_OFFSET                                   (0x44CU)
#define DMA_LC0_2                                          (0x0U)
#define DMA_LC0_2_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_2_FIELD0000_MASK                           (0xFFU << DMA_LC0_2_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_2 */
#define DMA_LC1_2_OFFSET                                   (0x450U)
#define DMA_LC1_2                                          (0x0U)
#define DMA_LC1_2_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_2_FIELD0000_MASK                           (0xFFU << DMA_LC1_2_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING2_0 */
#define DMA_PADDING2_0_OFFSET                              (0x454U)
/* PADDING2_1 */
#define DMA_PADDING2_1_OFFSET                              (0x458U)
/* PADDING2_2 */
#define DMA_PADDING2_2_OFFSET                              (0x45CU)
/* SAR3 */
#define DMA_SAR3_OFFSET                                    (0x460U)
#define DMA_SAR3                                           (0x0U)
#define DMA_SAR3_FIELD0000_SHIFT                           (0U)
#define DMA_SAR3_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR3_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR3 */
#define DMA_DAR3_OFFSET                                    (0x464U)
#define DMA_DAR3                                           (0x0U)
#define DMA_DAR3_FIELD0000_SHIFT                           (0U)
#define DMA_DAR3_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR3_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR3 */
#define DMA_CCR3_OFFSET                                    (0x468U)
#define DMA_CCR3                                           (0x0U)
#define DMA_CCR3_FIELD0000_SHIFT                           (0U)
#define DMA_CCR3_FIELD0000_MASK                            (0x1U << DMA_CCR3_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR3_FIELD0009_SHIFT                           (1U)
#define DMA_CCR3_FIELD0009_MASK                            (0x7U << DMA_CCR3_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR3_FIELD0008_SHIFT                           (4U)
#define DMA_CCR3_FIELD0008_MASK                            (0xFU << DMA_CCR3_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR3_FIELD0007_SHIFT                           (8U)
#define DMA_CCR3_FIELD0007_MASK                            (0x7U << DMA_CCR3_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR3_FIELD0006_SHIFT                           (11U)
#define DMA_CCR3_FIELD0006_MASK                            (0x7U << DMA_CCR3_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR3_FIELD0005_SHIFT                           (14U)
#define DMA_CCR3_FIELD0005_MASK                            (0x1U << DMA_CCR3_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR3_FIELD0004_SHIFT                           (15U)
#define DMA_CCR3_FIELD0004_MASK                            (0x7U << DMA_CCR3_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR3_FIELD0003_SHIFT                           (18U)
#define DMA_CCR3_FIELD0003_MASK                            (0xFU << DMA_CCR3_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR3_FIELD0002_SHIFT                           (22U)
#define DMA_CCR3_FIELD0002_MASK                            (0x7U << DMA_CCR3_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR3_FIELD0001_SHIFT                           (25U)
#define DMA_CCR3_FIELD0001_MASK                            (0x7U << DMA_CCR3_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_3 */
#define DMA_LC0_3_OFFSET                                   (0x46CU)
#define DMA_LC0_3                                          (0x0U)
#define DMA_LC0_3_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_3_FIELD0000_MASK                           (0xFFU << DMA_LC0_3_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_3 */
#define DMA_LC1_3_OFFSET                                   (0x470U)
#define DMA_LC1_3                                          (0x0U)
#define DMA_LC1_3_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_3_FIELD0000_MASK                           (0xFFU << DMA_LC1_3_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING3_0 */
#define DMA_PADDING3_0_OFFSET                              (0x474U)
/* PADDING3_1 */
#define DMA_PADDING3_1_OFFSET                              (0x478U)
/* PADDING3_2 */
#define DMA_PADDING3_2_OFFSET                              (0x47CU)
/* SAR4 */
#define DMA_SAR4_OFFSET                                    (0x480U)
#define DMA_SAR4                                           (0x0U)
#define DMA_SAR4_FIELD0000_SHIFT                           (0U)
#define DMA_SAR4_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR4_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR4 */
#define DMA_DAR4_OFFSET                                    (0x484U)
#define DMA_DAR4                                           (0x0U)
#define DMA_DAR4_FIELD0000_SHIFT                           (0U)
#define DMA_DAR4_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR4_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR4 */
#define DMA_CCR4_OFFSET                                    (0x488U)
#define DMA_CCR4                                           (0x0U)
#define DMA_CCR4_FIELD0000_SHIFT                           (0U)
#define DMA_CCR4_FIELD0000_MASK                            (0x1U << DMA_CCR4_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR4_FIELD0009_SHIFT                           (1U)
#define DMA_CCR4_FIELD0009_MASK                            (0x7U << DMA_CCR4_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR4_FIELD0008_SHIFT                           (4U)
#define DMA_CCR4_FIELD0008_MASK                            (0xFU << DMA_CCR4_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR4_FIELD0007_SHIFT                           (8U)
#define DMA_CCR4_FIELD0007_MASK                            (0x7U << DMA_CCR4_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR4_FIELD0006_SHIFT                           (11U)
#define DMA_CCR4_FIELD0006_MASK                            (0x7U << DMA_CCR4_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR4_FIELD0005_SHIFT                           (14U)
#define DMA_CCR4_FIELD0005_MASK                            (0x1U << DMA_CCR4_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR4_FIELD0004_SHIFT                           (15U)
#define DMA_CCR4_FIELD0004_MASK                            (0x7U << DMA_CCR4_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR4_FIELD0003_SHIFT                           (18U)
#define DMA_CCR4_FIELD0003_MASK                            (0xFU << DMA_CCR4_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR4_FIELD0002_SHIFT                           (22U)
#define DMA_CCR4_FIELD0002_MASK                            (0x7U << DMA_CCR4_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR4_FIELD0001_SHIFT                           (25U)
#define DMA_CCR4_FIELD0001_MASK                            (0x7U << DMA_CCR4_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_4 */
#define DMA_LC0_4_OFFSET                                   (0x48CU)
#define DMA_LC0_4                                          (0x0U)
#define DMA_LC0_4_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_4_FIELD0000_MASK                           (0xFFU << DMA_LC0_4_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_4 */
#define DMA_LC1_4_OFFSET                                   (0x490U)
#define DMA_LC1_4                                          (0x0U)
#define DMA_LC1_4_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_4_FIELD0000_MASK                           (0xFFU << DMA_LC1_4_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING4_0 */
#define DMA_PADDING4_0_OFFSET                              (0x494U)
/* PADDING4_1 */
#define DMA_PADDING4_1_OFFSET                              (0x498U)
/* PADDING4_2 */
#define DMA_PADDING4_2_OFFSET                              (0x49CU)
/* SAR5 */
#define DMA_SAR5_OFFSET                                    (0x4A0U)
#define DMA_SAR5                                           (0x0U)
#define DMA_SAR5_FIELD0000_SHIFT                           (0U)
#define DMA_SAR5_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR5_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR5 */
#define DMA_DAR5_OFFSET                                    (0x4A4U)
#define DMA_DAR5                                           (0x0U)
#define DMA_DAR5_FIELD0000_SHIFT                           (0U)
#define DMA_DAR5_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR5_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR5 */
#define DMA_CCR5_OFFSET                                    (0x4A8U)
#define DMA_CCR5                                           (0x0U)
#define DMA_CCR5_FIELD0000_SHIFT                           (0U)
#define DMA_CCR5_FIELD0000_MASK                            (0x1U << DMA_CCR5_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR5_FIELD0009_SHIFT                           (1U)
#define DMA_CCR5_FIELD0009_MASK                            (0x7U << DMA_CCR5_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR5_FIELD0008_SHIFT                           (4U)
#define DMA_CCR5_FIELD0008_MASK                            (0xFU << DMA_CCR5_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR5_FIELD0007_SHIFT                           (8U)
#define DMA_CCR5_FIELD0007_MASK                            (0x7U << DMA_CCR5_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR5_FIELD0006_SHIFT                           (11U)
#define DMA_CCR5_FIELD0006_MASK                            (0x7U << DMA_CCR5_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR5_FIELD0005_SHIFT                           (14U)
#define DMA_CCR5_FIELD0005_MASK                            (0x1U << DMA_CCR5_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR5_FIELD0004_SHIFT                           (15U)
#define DMA_CCR5_FIELD0004_MASK                            (0x7U << DMA_CCR5_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR5_FIELD0003_SHIFT                           (18U)
#define DMA_CCR5_FIELD0003_MASK                            (0xFU << DMA_CCR5_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR5_FIELD0002_SHIFT                           (22U)
#define DMA_CCR5_FIELD0002_MASK                            (0x7U << DMA_CCR5_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR5_FIELD0001_SHIFT                           (25U)
#define DMA_CCR5_FIELD0001_MASK                            (0x7U << DMA_CCR5_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_5 */
#define DMA_LC0_5_OFFSET                                   (0x4ACU)
#define DMA_LC0_5                                          (0x0U)
#define DMA_LC0_5_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_5_FIELD0000_MASK                           (0xFFU << DMA_LC0_5_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_5 */
#define DMA_LC1_5_OFFSET                                   (0x4B0U)
#define DMA_LC1_5                                          (0x0U)
#define DMA_LC1_5_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_5_FIELD0000_MASK                           (0xFFU << DMA_LC1_5_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING5_0 */
#define DMA_PADDING5_0_OFFSET                              (0x4B4U)
/* PADDING5_1 */
#define DMA_PADDING5_1_OFFSET                              (0x4B8U)
/* PADDING5_2 */
#define DMA_PADDING5_2_OFFSET                              (0x4BCU)
/* DBGSTATUS */
#define DMA_DBGSTATUS_OFFSET                               (0xD00U)
#define DMA_DBGSTATUS                                      (0x0U)
#define DMA_DBGSTATUS_FIELD0000_SHIFT                      (0U)
#define DMA_DBGSTATUS_FIELD0000_MASK                       (0x3U << DMA_DBGSTATUS_FIELD0000_SHIFT)                      /* 0x00000003 */
/* DBGCMD */
#define DMA_DBGCMD_OFFSET                                  (0xD04U)
#define DMA_DBGCMD_FIELD0000_SHIFT                         (0U)
#define DMA_DBGCMD_FIELD0000_MASK                          (0x3U << DMA_DBGCMD_FIELD0000_SHIFT)                         /* 0x00000003 */
/* DBGINST0 */
#define DMA_DBGINST0_OFFSET                                (0xD08U)
#define DMA_DBGINST0_FIELD0000_SHIFT                       (0U)
#define DMA_DBGINST0_FIELD0000_MASK                        (0x1U << DMA_DBGINST0_FIELD0000_SHIFT)                       /* 0x00000001 */
#define DMA_DBGINST0_FIELD0003_SHIFT                       (8U)
#define DMA_DBGINST0_FIELD0003_MASK                        (0x7U << DMA_DBGINST0_FIELD0003_SHIFT)                       /* 0x00000700 */
#define DMA_DBGINST0_FIELD0002_SHIFT                       (16U)
#define DMA_DBGINST0_FIELD0002_MASK                        (0xFFU << DMA_DBGINST0_FIELD0002_SHIFT)                      /* 0x00FF0000 */
#define DMA_DBGINST0_FIELD0001_SHIFT                       (24U)
#define DMA_DBGINST0_FIELD0001_MASK                        (0xFFU << DMA_DBGINST0_FIELD0001_SHIFT)                      /* 0xFF000000 */
/* DBGINST1 */
#define DMA_DBGINST1_OFFSET                                (0xD0CU)
#define DMA_DBGINST1_FIELD0000_SHIFT                       (0U)
#define DMA_DBGINST1_FIELD0000_MASK                        (0xFFU << DMA_DBGINST1_FIELD0000_SHIFT)                      /* 0x000000FF */
#define DMA_DBGINST1_FIELD0003_SHIFT                       (8U)
#define DMA_DBGINST1_FIELD0003_MASK                        (0xFFU << DMA_DBGINST1_FIELD0003_SHIFT)                      /* 0x0000FF00 */
#define DMA_DBGINST1_FIELD0002_SHIFT                       (16U)
#define DMA_DBGINST1_FIELD0002_MASK                        (0xFFU << DMA_DBGINST1_FIELD0002_SHIFT)                      /* 0x00FF0000 */
#define DMA_DBGINST1_FIELD0001_SHIFT                       (24U)
#define DMA_DBGINST1_FIELD0001_MASK                        (0xFFU << DMA_DBGINST1_FIELD0001_SHIFT)                      /* 0xFF000000 */
/* CR0 */
#define DMA_CR0_OFFSET                                     (0xE00U)
#define DMA_CR0                                            (0x47051U)
#define DMA_CR0_FIELD0000_SHIFT                            (0U)
#define DMA_CR0_FIELD0000_MASK                             (0x1U << DMA_CR0_FIELD0000_SHIFT)                            /* 0x00000001 */
#define DMA_CR0_FIELD0005_SHIFT                            (1U)
#define DMA_CR0_FIELD0005_MASK                             (0x1U << DMA_CR0_FIELD0005_SHIFT)                            /* 0x00000002 */
#define DMA_CR0_FIELD0004_SHIFT                            (2U)
#define DMA_CR0_FIELD0004_MASK                             (0x1U << DMA_CR0_FIELD0004_SHIFT)                            /* 0x00000004 */
#define DMA_CR0_FIELD0003_SHIFT                            (4U)
#define DMA_CR0_FIELD0003_MASK                             (0x7U << DMA_CR0_FIELD0003_SHIFT)                            /* 0x00000070 */
#define DMA_CR0_FIELD0002_SHIFT                            (12U)
#define DMA_CR0_FIELD0002_MASK                             (0x1FU << DMA_CR0_FIELD0002_SHIFT)                           /* 0x0001F000 */
#define DMA_CR0_FIELD0001_SHIFT                            (17U)
#define DMA_CR0_FIELD0001_MASK                             (0x1FU << DMA_CR0_FIELD0001_SHIFT)                           /* 0x003E0000 */
/* CR1 */
#define DMA_CR1_OFFSET                                     (0xE04U)
#define DMA_CR1                                            (0x57U)
#define DMA_CR1_FIELD0000_SHIFT                            (0U)
#define DMA_CR1_FIELD0000_MASK                             (0x7U << DMA_CR1_FIELD0000_SHIFT)                            /* 0x00000007 */
#define DMA_CR1_FIELD0001_SHIFT                            (4U)
#define DMA_CR1_FIELD0001_MASK                             (0xFU << DMA_CR1_FIELD0001_SHIFT)                            /* 0x000000F0 */
/* CR2 */
#define DMA_CR2_OFFSET                                     (0xE08U)
#define DMA_CR2                                            (0x0U)
#define DMA_CR2_FIELD0000_SHIFT                            (0U)
#define DMA_CR2_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_CR2_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* CR3 */
#define DMA_CR3_OFFSET                                     (0xE0CU)
#define DMA_CR3                                            (0x0U)
#define DMA_CR3_FIELD0000_SHIFT                            (0U)
#define DMA_CR3_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_CR3_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* CR4 */
#define DMA_CR4_OFFSET                                     (0xE10U)
#define DMA_CR4                                            (0x6U)
#define DMA_CR4_FIELD0000_SHIFT                            (0U)
#define DMA_CR4_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_CR4_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* CRDN */
#define DMA_CRDN_OFFSET                                    (0xE14U)
#define DMA_CRDN                                           (0x2094733U)
#define DMA_CRDN_FIELD0000_SHIFT                           (0U)
#define DMA_CRDN_FIELD0000_MASK                            (0x7U << DMA_CRDN_FIELD0000_SHIFT)                           /* 0x00000007 */
#define DMA_CRDN_FIELD0005_SHIFT                           (4U)
#define DMA_CRDN_FIELD0005_MASK                            (0x7U << DMA_CRDN_FIELD0005_SHIFT)                           /* 0x00000070 */
#define DMA_CRDN_FIELD0004_SHIFT                           (8U)
#define DMA_CRDN_FIELD0004_MASK                            (0xFU << DMA_CRDN_FIELD0004_SHIFT)                           /* 0x00000F00 */
#define DMA_CRDN_FIELD0003_SHIFT                           (12U)
#define DMA_CRDN_FIELD0003_MASK                            (0x7U << DMA_CRDN_FIELD0003_SHIFT)                           /* 0x00007000 */
#define DMA_CRDN_FIELD0002_SHIFT                           (16U)
#define DMA_CRDN_FIELD0002_MASK                            (0xFU << DMA_CRDN_FIELD0002_SHIFT)                           /* 0x000F0000 */
#define DMA_CRDN_FIELD0001_SHIFT                           (20U)
#define DMA_CRDN_FIELD0001_MASK                            (0x3FFU << DMA_CRDN_FIELD0001_SHIFT)                         /* 0x3FF00000 */
/* WD */
#define DMA_WD_OFFSET                                      (0xE80U)
#define DMA_WD_FIELD0000_SHIFT                             (0U)
#define DMA_WD_FIELD0000_MASK                              (0x1U << DMA_WD_FIELD0000_SHIFT)                             /* 0x00000001 */
/******************************************VOP*******************************************/
/* REG_CFG_DONE */
#define VOP_REG_CFG_DONE_OFFSET                            (0x0U)
#define VOP_REG_CFG_DONE_REG_LOAD_GLOBAL_EN_SHIFT          (0U)
#define VOP_REG_CFG_DONE_REG_LOAD_GLOBAL_EN_MASK           (0x1U << VOP_REG_CFG_DONE_REG_LOAD_GLOBAL_EN_SHIFT)          /* 0x00000001 */
#define VOP_REG_CFG_DONE_REG_LOAD_WIN0_EN_SHIFT            (1U)
#define VOP_REG_CFG_DONE_REG_LOAD_WIN0_EN_MASK             (0x1U << VOP_REG_CFG_DONE_REG_LOAD_WIN0_EN_SHIFT)            /* 0x00000002 */
#define VOP_REG_CFG_DONE_REG_LOAD_WIN1_EN_SHIFT            (2U)
#define VOP_REG_CFG_DONE_REG_LOAD_WIN1_EN_MASK             (0x1U << VOP_REG_CFG_DONE_REG_LOAD_WIN1_EN_SHIFT)            /* 0x00000004 */
#define VOP_REG_CFG_DONE_REG_LOAD_HWC_EN_SHIFT             (3U)
#define VOP_REG_CFG_DONE_REG_LOAD_HWC_EN_MASK              (0x1U << VOP_REG_CFG_DONE_REG_LOAD_HWC_EN_SHIFT)             /* 0x00000008 */
#define VOP_REG_CFG_DONE_REG_LOAD_IEP_EN_SHIFT             (4U)
#define VOP_REG_CFG_DONE_REG_LOAD_IEP_EN_MASK              (0x1U << VOP_REG_CFG_DONE_REG_LOAD_IEP_EN_SHIFT)             /* 0x00000010 */
#define VOP_REG_CFG_DONE_REG_LOAD_SYS_EN_SHIFT             (5U)
#define VOP_REG_CFG_DONE_REG_LOAD_SYS_EN_MASK              (0x1U << VOP_REG_CFG_DONE_REG_LOAD_SYS_EN_SHIFT)             /* 0x00000020 */
/* VERSION */
#define VOP_VERSION_OFFSET                                 (0x4U)
#define VOP_VERSION                                        (0x0U)
#define VOP_VERSION_BUILD_SHIFT                            (0U)
#define VOP_VERSION_BUILD_MASK                             (0xFFFFU << VOP_VERSION_BUILD_SHIFT)                         /* 0x0000FFFF */
#define VOP_VERSION_MINOR_SHIFT                            (16U)
#define VOP_VERSION_MINOR_MASK                             (0xFFU << VOP_VERSION_MINOR_SHIFT)                           /* 0x00FF0000 */
#define VOP_VERSION_MAJOR_SHIFT                            (24U)
#define VOP_VERSION_MAJOR_MASK                             (0xFFU << VOP_VERSION_MAJOR_SHIFT)                           /* 0xFF000000 */
/* DSP_BG */
#define VOP_DSP_BG_OFFSET                                  (0x8U)
#define VOP_DSP_BG_DSP_BG_BLUE_SHIFT                       (0U)
#define VOP_DSP_BG_DSP_BG_BLUE_MASK                        (0xFFU << VOP_DSP_BG_DSP_BG_BLUE_SHIFT)                      /* 0x000000FF */
#define VOP_DSP_BG_DSP_BG_GREEN_SHIFT                      (8U)
#define VOP_DSP_BG_DSP_BG_GREEN_MASK                       (0xFFU << VOP_DSP_BG_DSP_BG_GREEN_SHIFT)                     /* 0x0000FF00 */
#define VOP_DSP_BG_DSP_BG_RED_SHIFT                        (16U)
#define VOP_DSP_BG_DSP_BG_RED_MASK                         (0xFFU << VOP_DSP_BG_DSP_BG_RED_SHIFT)                       /* 0x00FF0000 */
/* MCU */
#define VOP_MCU_OFFSET                                     (0xCU)
#define VOP_MCU_MCU_PIX_TOTAL_SHIFT                        (0U)
#define VOP_MCU_MCU_PIX_TOTAL_MASK                         (0x3FU << VOP_MCU_MCU_PIX_TOTAL_SHIFT)                       /* 0x0000003F */
#define VOP_MCU_MCU_CS_PST_SHIFT                           (6U)
#define VOP_MCU_MCU_CS_PST_MASK                            (0xFU << VOP_MCU_MCU_CS_PST_SHIFT)                           /* 0x000003C0 */
#define VOP_MCU_MCU_CS_PEND_SHIFT                          (10U)
#define VOP_MCU_MCU_CS_PEND_MASK                           (0x3FU << VOP_MCU_MCU_CS_PEND_SHIFT)                         /* 0x0000FC00 */
#define VOP_MCU_MCU_RW_PST_SHIFT                           (16U)
#define VOP_MCU_MCU_RW_PST_MASK                            (0xFU << VOP_MCU_MCU_RW_PST_SHIFT)                           /* 0x000F0000 */
#define VOP_MCU_MCU_RW_PEND_SHIFT                          (20U)
#define VOP_MCU_MCU_RW_PEND_MASK                           (0x3FU << VOP_MCU_MCU_RW_PEND_SHIFT)                         /* 0x03F00000 */
#define VOP_MCU_MCU_CLK_SEL_SHIFT                          (26U)
#define VOP_MCU_MCU_CLK_SEL_MASK                           (0x1U << VOP_MCU_MCU_CLK_SEL_SHIFT)                          /* 0x04000000 */
#define VOP_MCU_MCU_HOLD_MODE_SHIFT                        (27U)
#define VOP_MCU_MCU_HOLD_MODE_MASK                         (0x1U << VOP_MCU_MCU_HOLD_MODE_SHIFT)                        /* 0x08000000 */
#define VOP_MCU_MCU_FRAME_ST_SHIFT                         (28U)
#define VOP_MCU_MCU_FRAME_ST_MASK                          (0x1U << VOP_MCU_MCU_FRAME_ST_SHIFT)                         /* 0x10000000 */
#define VOP_MCU_MCU_RS_SHIFT                               (29U)
#define VOP_MCU_MCU_RS_MASK                                (0x1U << VOP_MCU_MCU_RS_SHIFT)                               /* 0x20000000 */
#define VOP_MCU_MCU_BYPASS_SHIFT                           (30U)
#define VOP_MCU_MCU_BYPASS_MASK                            (0x1U << VOP_MCU_MCU_BYPASS_SHIFT)                           /* 0x40000000 */
#define VOP_MCU_MCU_TYPE_SHIFT                             (31U)
#define VOP_MCU_MCU_TYPE_MASK                              (0x1U << VOP_MCU_MCU_TYPE_SHIFT)                             /* 0x80000000 */
/* SYS_CTRL0 */
#define VOP_SYS_CTRL0_OFFSET                               (0x10U)
#define VOP_SYS_CTRL0_UV_OFFSET_EN_SHIFT                   (4U)
#define VOP_SYS_CTRL0_UV_OFFSET_EN_MASK                    (0x1U << VOP_SYS_CTRL0_UV_OFFSET_EN_SHIFT)                   /* 0x00000010 */
#define VOP_SYS_CTRL0_TVE_MODE_SHIFT                       (5U)
#define VOP_SYS_CTRL0_TVE_MODE_MASK                        (0x1U << VOP_SYS_CTRL0_TVE_MODE_SHIFT)                       /* 0x00000020 */
#define VOP_SYS_CTRL0_GENLOCK_SHIFT                        (6U)
#define VOP_SYS_CTRL0_GENLOCK_MASK                         (0x1U << VOP_SYS_CTRL0_GENLOCK_SHIFT)                        /* 0x00000040 */
#define VOP_SYS_CTRL0_DAC_SEL_SHIFT                        (7U)
#define VOP_SYS_CTRL0_DAC_SEL_MASK                         (0x1U << VOP_SYS_CTRL0_DAC_SEL_SHIFT)                        /* 0x00000080 */
/* SYS_CTRL1 */
#define VOP_SYS_CTRL1_OFFSET                               (0x14U)
#define VOP_SYS_CTRL1_SW_NOC_QOS_EN_SHIFT                  (0U)
#define VOP_SYS_CTRL1_SW_NOC_QOS_EN_MASK                   (0x1U << VOP_SYS_CTRL1_SW_NOC_QOS_EN_SHIFT)                  /* 0x00000001 */
#define VOP_SYS_CTRL1_SW_NOC_QOS_VALUE_SHIFT               (1U)
#define VOP_SYS_CTRL1_SW_NOC_QOS_VALUE_MASK                (0x3U << VOP_SYS_CTRL1_SW_NOC_QOS_VALUE_SHIFT)               /* 0x00000006 */
#define VOP_SYS_CTRL1_SW_NOC_HURRY_EN_SHIFT                (4U)
#define VOP_SYS_CTRL1_SW_NOC_HURRY_EN_MASK                 (0x1U << VOP_SYS_CTRL1_SW_NOC_HURRY_EN_SHIFT)                /* 0x00000010 */
#define VOP_SYS_CTRL1_SW_NOC_HURRY_VALUE_SHIFT             (5U)
#define VOP_SYS_CTRL1_SW_NOC_HURRY_VALUE_MASK              (0x3U << VOP_SYS_CTRL1_SW_NOC_HURRY_VALUE_SHIFT)             /* 0x00000060 */
#define VOP_SYS_CTRL1_SW_NOC_HURRY_THRESHOLD_SHIFT         (8U)
#define VOP_SYS_CTRL1_SW_NOC_HURRY_THRESHOLD_MASK          (0xFU << VOP_SYS_CTRL1_SW_NOC_HURRY_THRESHOLD_SHIFT)         /* 0x00000F00 */
#define VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_EN_SHIFT         (12U)
#define VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_EN_MASK          (0x1U << VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_EN_SHIFT)         /* 0x00001000 */
#define VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_NUM_SHIFT        (16U)
#define VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_NUM_MASK         (0x1FU << VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_NUM_SHIFT)       /* 0x001F0000 */
/* SYS_CTRL2 */
#define VOP_SYS_CTRL2_OFFSET                               (0x18U)
#define VOP_SYS_CTRL2_IMD_AUTO_GATING_EN_SHIFT             (0U)
#define VOP_SYS_CTRL2_IMD_AUTO_GATING_EN_MASK              (0x1U << VOP_SYS_CTRL2_IMD_AUTO_GATING_EN_SHIFT)             /* 0x00000001 */
#define VOP_SYS_CTRL2_IMD_VOP_STANDBY_EN_SHIFT             (1U)
#define VOP_SYS_CTRL2_IMD_VOP_STANDBY_EN_MASK              (0x1U << VOP_SYS_CTRL2_IMD_VOP_STANDBY_EN_SHIFT)             /* 0x00000002 */
#define VOP_SYS_CTRL2_IMD_VOP_DMA_STOP_SHIFT               (2U)
#define VOP_SYS_CTRL2_IMD_VOP_DMA_STOP_MASK                (0x1U << VOP_SYS_CTRL2_IMD_VOP_DMA_STOP_SHIFT)               /* 0x00000004 */
#define VOP_SYS_CTRL2_IMD_DSP_OUT_ZERO_SHIFT               (3U)
#define VOP_SYS_CTRL2_IMD_DSP_OUT_ZERO_MASK                (0x1U << VOP_SYS_CTRL2_IMD_DSP_OUT_ZERO_SHIFT)               /* 0x00000008 */
#define VOP_SYS_CTRL2_IMD_YUV_CLIP_SHIFT                   (4U)
#define VOP_SYS_CTRL2_IMD_YUV_CLIP_MASK                    (0x1U << VOP_SYS_CTRL2_IMD_YUV_CLIP_SHIFT)                   /* 0x00000010 */
#define VOP_SYS_CTRL2_IMD_DSP_DATA_OUT_MODE_SHIFT          (6U)
#define VOP_SYS_CTRL2_IMD_DSP_DATA_OUT_MODE_MASK           (0x1U << VOP_SYS_CTRL2_IMD_DSP_DATA_OUT_MODE_SHIFT)          /* 0x00000040 */
#define VOP_SYS_CTRL2_SW_IO_PAD_CLK_SEL_SHIFT              (7U)
#define VOP_SYS_CTRL2_SW_IO_PAD_CLK_SEL_MASK               (0x1U << VOP_SYS_CTRL2_SW_IO_PAD_CLK_SEL_SHIFT)              /* 0x00000080 */
#define VOP_SYS_CTRL2_IMD_DSP_TIMING_IMD_SHIFT             (12U)
#define VOP_SYS_CTRL2_IMD_DSP_TIMING_IMD_MASK              (0x1U << VOP_SYS_CTRL2_IMD_DSP_TIMING_IMD_SHIFT)             /* 0x00001000 */
#define VOP_SYS_CTRL2_IMD_GLOBAL_REGDONE_EN_SHIFT          (13U)
#define VOP_SYS_CTRL2_IMD_GLOBAL_REGDONE_EN_MASK           (0x1U << VOP_SYS_CTRL2_IMD_GLOBAL_REGDONE_EN_SHIFT)          /* 0x00002000 */
#define VOP_SYS_CTRL2_FS_ADDR_MASK_EN_SHIFT                (14U)
#define VOP_SYS_CTRL2_FS_ADDR_MASK_EN_MASK                 (0x1U << VOP_SYS_CTRL2_FS_ADDR_MASK_EN_SHIFT)                /* 0x00004000 */
/* DSP_CTRL0 */
#define VOP_DSP_CTRL0_OFFSET                               (0x20U)
#define VOP_DSP_CTRL0_RGB_DCLK_EN_SHIFT                    (0U)
#define VOP_DSP_CTRL0_RGB_DCLK_EN_MASK                     (0x1U << VOP_DSP_CTRL0_RGB_DCLK_EN_SHIFT)                    /* 0x00000001 */
#define VOP_DSP_CTRL0_RGB_DCLK_POL_SHIFT                   (1U)
#define VOP_DSP_CTRL0_RGB_DCLK_POL_MASK                    (0x1U << VOP_DSP_CTRL0_RGB_DCLK_POL_SHIFT)                   /* 0x00000002 */
#define VOP_DSP_CTRL0_RGB_HSYNC_POL_SHIFT                  (2U)
#define VOP_DSP_CTRL0_RGB_HSYNC_POL_MASK                   (0x1U << VOP_DSP_CTRL0_RGB_HSYNC_POL_SHIFT)                  /* 0x00000004 */
#define VOP_DSP_CTRL0_RGB_VSYNC_POL_SHIFT                  (3U)
#define VOP_DSP_CTRL0_RGB_VSYNC_POL_MASK                   (0x1U << VOP_DSP_CTRL0_RGB_VSYNC_POL_SHIFT)                  /* 0x00000008 */
#define VOP_DSP_CTRL0_RGB_DEN_POL_SHIFT                    (4U)
#define VOP_DSP_CTRL0_RGB_DEN_POL_MASK                     (0x1U << VOP_DSP_CTRL0_RGB_DEN_POL_SHIFT)                    /* 0x00000010 */
#define VOP_DSP_CTRL0_HDMI_DCLK_EN_SHIFT                   (8U)
#define VOP_DSP_CTRL0_HDMI_DCLK_EN_MASK                    (0x1U << VOP_DSP_CTRL0_HDMI_DCLK_EN_SHIFT)                   /* 0x00000100 */
#define VOP_DSP_CTRL0_HDMI_DCLK_POL_SHIFT                  (9U)
#define VOP_DSP_CTRL0_HDMI_DCLK_POL_MASK                   (0x1U << VOP_DSP_CTRL0_HDMI_DCLK_POL_SHIFT)                  /* 0x00000200 */
#define VOP_DSP_CTRL0_HDMI_HSYNC_POL_SHIFT                 (10U)
#define VOP_DSP_CTRL0_HDMI_HSYNC_POL_MASK                  (0x1U << VOP_DSP_CTRL0_HDMI_HSYNC_POL_SHIFT)                 /* 0x00000400 */
#define VOP_DSP_CTRL0_HDMI_VSYNC_POL_SHIFT                 (11U)
#define VOP_DSP_CTRL0_HDMI_VSYNC_POL_MASK                  (0x1U << VOP_DSP_CTRL0_HDMI_VSYNC_POL_SHIFT)                 /* 0x00000800 */
#define VOP_DSP_CTRL0_HDMI_DEN_POL_SHIFT                   (12U)
#define VOP_DSP_CTRL0_HDMI_DEN_POL_MASK                    (0x1U << VOP_DSP_CTRL0_HDMI_DEN_POL_SHIFT)                   /* 0x00001000 */
#define VOP_DSP_CTRL0_SW_CORE_CLK_SEL_SHIFT                (13U)
#define VOP_DSP_CTRL0_SW_CORE_CLK_SEL_MASK                 (0x1U << VOP_DSP_CTRL0_SW_CORE_CLK_SEL_SHIFT)                /* 0x00002000 */
#define VOP_DSP_CTRL0_SW_HDMI_CLK_I_SEL_SHIFT              (14U)
#define VOP_DSP_CTRL0_SW_HDMI_CLK_I_SEL_MASK               (0x1U << VOP_DSP_CTRL0_SW_HDMI_CLK_I_SEL_SHIFT)              /* 0x00004000 */
#define VOP_DSP_CTRL0_MIPI_DCLK_EN_SHIFT                   (24U)
#define VOP_DSP_CTRL0_MIPI_DCLK_EN_MASK                    (0x1U << VOP_DSP_CTRL0_MIPI_DCLK_EN_SHIFT)                   /* 0x01000000 */
#define VOP_DSP_CTRL0_MIPI_DCLK_POL_SHIFT                  (25U)
#define VOP_DSP_CTRL0_MIPI_DCLK_POL_MASK                   (0x1U << VOP_DSP_CTRL0_MIPI_DCLK_POL_SHIFT)                  /* 0x02000000 */
#define VOP_DSP_CTRL0_MIPI_HSYNC_POL_SHIFT                 (26U)
#define VOP_DSP_CTRL0_MIPI_HSYNC_POL_MASK                  (0x1U << VOP_DSP_CTRL0_MIPI_HSYNC_POL_SHIFT)                 /* 0x04000000 */
#define VOP_DSP_CTRL0_MIPI_VSYNC_POL_SHIFT                 (27U)
#define VOP_DSP_CTRL0_MIPI_VSYNC_POL_MASK                  (0x1U << VOP_DSP_CTRL0_MIPI_VSYNC_POL_SHIFT)                 /* 0x08000000 */
#define VOP_DSP_CTRL0_MIPI_DEN_POL_SHIFT                   (28U)
#define VOP_DSP_CTRL0_MIPI_DEN_POL_MASK                    (0x1U << VOP_DSP_CTRL0_MIPI_DEN_POL_SHIFT)                   /* 0x10000000 */
/* DSP_CTRL1 */
#define VOP_DSP_CTRL1_OFFSET                               (0x24U)
#define VOP_DSP_CTRL1_TVE_DAC_DCLK_EN_SHIFT                (8U)
#define VOP_DSP_CTRL1_TVE_DAC_DCLK_EN_MASK                 (0x1U << VOP_DSP_CTRL1_TVE_DAC_DCLK_EN_SHIFT)                /* 0x00000100 */
#define VOP_DSP_CTRL1_TVE_DAC_DCLK_POL_SHIFT               (9U)
#define VOP_DSP_CTRL1_TVE_DAC_DCLK_POL_MASK                (0x1U << VOP_DSP_CTRL1_TVE_DAC_DCLK_POL_SHIFT)               /* 0x00000200 */
#define VOP_DSP_CTRL1_TVE_DAC_HSYNC_POL_SHIFT              (10U)
#define VOP_DSP_CTRL1_TVE_DAC_HSYNC_POL_MASK               (0x1U << VOP_DSP_CTRL1_TVE_DAC_HSYNC_POL_SHIFT)              /* 0x00000400 */
#define VOP_DSP_CTRL1_TVE_DAC_VSYNC_POL_SHIFT              (11U)
#define VOP_DSP_CTRL1_TVE_DAC_VSYNC_POL_MASK               (0x1U << VOP_DSP_CTRL1_TVE_DAC_VSYNC_POL_SHIFT)              /* 0x00000800 */
#define VOP_DSP_CTRL1_TVE_DAC_DEN_POL_SHIFT                (12U)
#define VOP_DSP_CTRL1_TVE_DAC_DEN_POL_MASK                 (0x1U << VOP_DSP_CTRL1_TVE_DAC_DEN_POL_SHIFT)                /* 0x00001000 */
/* DSP_CTRL2 */
#define VOP_DSP_CTRL2_OFFSET                               (0x28U)
#define VOP_DSP_CTRL2_DSP_INTERLACE_SHIFT                  (0U)
#define VOP_DSP_CTRL2_DSP_INTERLACE_MASK                   (0x1U << VOP_DSP_CTRL2_DSP_INTERLACE_SHIFT)                  /* 0x00000001 */
#define VOP_DSP_CTRL2_INTERLACE_FIELD_POL_SHIFT            (1U)
#define VOP_DSP_CTRL2_INTERLACE_FIELD_POL_MASK             (0x1U << VOP_DSP_CTRL2_INTERLACE_FIELD_POL_SHIFT)            /* 0x00000002 */
#define VOP_DSP_CTRL2_DITHER_UP_SHIFT                      (2U)
#define VOP_DSP_CTRL2_DITHER_UP_MASK                       (0x1U << VOP_DSP_CTRL2_DITHER_UP_SHIFT)                      /* 0x00000004 */
#define VOP_DSP_CTRL2_DSP_WIN0_TOP_SHIFT                   (3U)
#define VOP_DSP_CTRL2_DSP_WIN0_TOP_MASK                    (0x1U << VOP_DSP_CTRL2_DSP_WIN0_TOP_SHIFT)                   /* 0x00000008 */
#define VOP_DSP_CTRL2_SW_OVERLAY_MODE_SHIFT                (4U)
#define VOP_DSP_CTRL2_SW_OVERLAY_MODE_MASK                 (0x1U << VOP_DSP_CTRL2_SW_OVERLAY_MODE_SHIFT)                /* 0x00000010 */
#define VOP_DSP_CTRL2_DSP_LUT_EN_SHIFT                     (5U)
#define VOP_DSP_CTRL2_DSP_LUT_EN_MASK                      (0x1U << VOP_DSP_CTRL2_DSP_LUT_EN_SHIFT)                     /* 0x00000020 */
#define VOP_DSP_CTRL2_DITHER_DOWN_MODE_SHIFT               (6U)
#define VOP_DSP_CTRL2_DITHER_DOWN_MODE_MASK                (0x1U << VOP_DSP_CTRL2_DITHER_DOWN_MODE_SHIFT)               /* 0x00000040 */
#define VOP_DSP_CTRL2_DITHER_DOWN_SEL_SHIFT                (7U)
#define VOP_DSP_CTRL2_DITHER_DOWN_SEL_MASK                 (0x1U << VOP_DSP_CTRL2_DITHER_DOWN_SEL_SHIFT)                /* 0x00000080 */
#define VOP_DSP_CTRL2_DITHER_DOWN_SHIFT                    (8U)
#define VOP_DSP_CTRL2_DITHER_DOWN_MASK                     (0x1U << VOP_DSP_CTRL2_DITHER_DOWN_SHIFT)                    /* 0x00000100 */
#define VOP_DSP_CTRL2_DSP_BG_SWAP_SHIFT                    (9U)
#define VOP_DSP_CTRL2_DSP_BG_SWAP_MASK                     (0x1U << VOP_DSP_CTRL2_DSP_BG_SWAP_SHIFT)                    /* 0x00000200 */
#define VOP_DSP_CTRL2_DSP_RB_SWAP_SHIFT                    (11U)
#define VOP_DSP_CTRL2_DSP_RB_SWAP_MASK                     (0x1U << VOP_DSP_CTRL2_DSP_RB_SWAP_SHIFT)                    /* 0x00000800 */
#define VOP_DSP_CTRL2_DSP_RG_SWAP_SHIFT                    (12U)
#define VOP_DSP_CTRL2_DSP_RG_SWAP_MASK                     (0x1U << VOP_DSP_CTRL2_DSP_RG_SWAP_SHIFT)                    /* 0x00001000 */
#define VOP_DSP_CTRL2_DSP_BLANK_EN_SHIFT                   (14U)
#define VOP_DSP_CTRL2_DSP_BLANK_EN_MASK                    (0x1U << VOP_DSP_CTRL2_DSP_BLANK_EN_SHIFT)                   /* 0x00004000 */
#define VOP_DSP_CTRL2_DSP_BLACK_EN_SHIFT                   (15U)
#define VOP_DSP_CTRL2_DSP_BLACK_EN_MASK                    (0x1U << VOP_DSP_CTRL2_DSP_BLACK_EN_SHIFT)                   /* 0x00008000 */
#define VOP_DSP_CTRL2_DSP_OUT_MODE_SHIFT                   (16U)
#define VOP_DSP_CTRL2_DSP_OUT_MODE_MASK                    (0xFU << VOP_DSP_CTRL2_DSP_OUT_MODE_SHIFT)                   /* 0x000F0000 */
/* VOP_STATUS */
#define VOP_VOP_STATUS_OFFSET                              (0x2CU)
#define VOP_VOP_STATUS                                     (0x0U)
#define VOP_VOP_STATUS_DSP_BLANKING_EN_ASYNC_AFF2_SHIFT    (0U)
#define VOP_VOP_STATUS_DSP_BLANKING_EN_ASYNC_AFF2_MASK     (0x1U << VOP_VOP_STATUS_DSP_BLANKING_EN_ASYNC_AFF2_SHIFT)    /* 0x00000001 */
#define VOP_VOP_STATUS_IDLE_MMU_FF1_SHIFT                  (1U)
#define VOP_VOP_STATUS_IDLE_MMU_FF1_MASK                   (0x1U << VOP_VOP_STATUS_IDLE_MMU_FF1_SHIFT)                  /* 0x00000002 */
#define VOP_VOP_STATUS_INT_RAW_DMA_FINISH_SHIFT            (2U)
#define VOP_VOP_STATUS_INT_RAW_DMA_FINISH_MASK             (0x1U << VOP_VOP_STATUS_INT_RAW_DMA_FINISH_SHIFT)            /* 0x00000004 */
#define VOP_VOP_STATUS_DMA_STOP_VALID_SHIFT                (4U)
#define VOP_VOP_STATUS_DMA_STOP_VALID_MASK                 (0x1U << VOP_VOP_STATUS_DMA_STOP_VALID_SHIFT)                /* 0x00000010 */
/* LINE_FLAG */
#define VOP_LINE_FLAG_OFFSET                               (0x30U)
#define VOP_LINE_FLAG_DSP_LINE_FLAG0_NUM_SHIFT             (0U)
#define VOP_LINE_FLAG_DSP_LINE_FLAG0_NUM_MASK              (0xFFFU << VOP_LINE_FLAG_DSP_LINE_FLAG0_NUM_SHIFT)           /* 0x00000FFF */
#define VOP_LINE_FLAG_DSP_LINE_FLAG1_NUM_SHIFT             (16U)
#define VOP_LINE_FLAG_DSP_LINE_FLAG1_NUM_MASK              (0xFFFU << VOP_LINE_FLAG_DSP_LINE_FLAG1_NUM_SHIFT)           /* 0x0FFF0000 */
/* INTR_EN */
#define VOP_INTR_EN_OFFSET                                 (0x34U)
#define VOP_INTR_EN_FS0_INTR_EN_SHIFT                      (0U)
#define VOP_INTR_EN_FS0_INTR_EN_MASK                       (0x1U << VOP_INTR_EN_FS0_INTR_EN_SHIFT)                      /* 0x00000001 */
#define VOP_INTR_EN_FS1_INTR_EN_SHIFT                      (1U)
#define VOP_INTR_EN_FS1_INTR_EN_MASK                       (0x1U << VOP_INTR_EN_FS1_INTR_EN_SHIFT)                      /* 0x00000002 */
#define VOP_INTR_EN_ADDR_SAME_INTR_EN_SHIFT                (2U)
#define VOP_INTR_EN_ADDR_SAME_INTR_EN_MASK                 (0x1U << VOP_INTR_EN_ADDR_SAME_INTR_EN_SHIFT)                /* 0x00000004 */
#define VOP_INTR_EN_LINE_FLAG0_INTR_EN_SHIFT               (3U)
#define VOP_INTR_EN_LINE_FLAG0_INTR_EN_MASK                (0x1U << VOP_INTR_EN_LINE_FLAG0_INTR_EN_SHIFT)               /* 0x00000008 */
#define VOP_INTR_EN_LINE_FLAG1_INTR_EN_SHIFT               (4U)
#define VOP_INTR_EN_LINE_FLAG1_INTR_EN_MASK                (0x1U << VOP_INTR_EN_LINE_FLAG1_INTR_EN_SHIFT)               /* 0x00000010 */
#define VOP_INTR_EN_BUS_ERROR_INTR_EN_SHIFT                (5U)
#define VOP_INTR_EN_BUS_ERROR_INTR_EN_MASK                 (0x1U << VOP_INTR_EN_BUS_ERROR_INTR_EN_SHIFT)                /* 0x00000020 */
#define VOP_INTR_EN_WIN0_EMPTY_INTR_EN_SHIFT               (6U)
#define VOP_INTR_EN_WIN0_EMPTY_INTR_EN_MASK                (0x1U << VOP_INTR_EN_WIN0_EMPTY_INTR_EN_SHIFT)               /* 0x00000040 */
#define VOP_INTR_EN_WIN1_EMPTY_INTR_EN_SHIFT               (7U)
#define VOP_INTR_EN_WIN1_EMPTY_INTR_EN_MASK                (0x1U << VOP_INTR_EN_WIN1_EMPTY_INTR_EN_SHIFT)               /* 0x00000080 */
#define VOP_INTR_EN_DSP_HOLD_VALID_INTR_EN_SHIFT           (8U)
#define VOP_INTR_EN_DSP_HOLD_VALID_INTR_EN_MASK            (0x1U << VOP_INTR_EN_DSP_HOLD_VALID_INTR_EN_SHIFT)           /* 0x00000100 */
#define VOP_INTR_EN_DMA_FRM_FSH_INTR_EN_SHIFT              (9U)
#define VOP_INTR_EN_DMA_FRM_FSH_INTR_EN_MASK               (0x1U << VOP_INTR_EN_DMA_FRM_FSH_INTR_EN_SHIFT)              /* 0x00000200 */
/* INTR_CLEAR */
#define VOP_INTR_CLEAR_OFFSET                              (0x38U)
#define VOP_INTR_CLEAR_FS0_INTR_CLR_SHIFT                  (0U)
#define VOP_INTR_CLEAR_FS0_INTR_CLR_MASK                   (0x1U << VOP_INTR_CLEAR_FS0_INTR_CLR_SHIFT)                  /* 0x00000001 */
#define VOP_INTR_CLEAR_FS1_INTR_CLR_SHIFT                  (1U)
#define VOP_INTR_CLEAR_FS1_INTR_CLR_MASK                   (0x1U << VOP_INTR_CLEAR_FS1_INTR_CLR_SHIFT)                  /* 0x00000002 */
#define VOP_INTR_CLEAR_ADDR_SAME_INTR_CLR_SHIFT            (2U)
#define VOP_INTR_CLEAR_ADDR_SAME_INTR_CLR_MASK             (0x1U << VOP_INTR_CLEAR_ADDR_SAME_INTR_CLR_SHIFT)            /* 0x00000004 */
#define VOP_INTR_CLEAR_LINE_FLAG0_INTR_CLR_SHIFT           (3U)
#define VOP_INTR_CLEAR_LINE_FLAG0_INTR_CLR_MASK            (0x1U << VOP_INTR_CLEAR_LINE_FLAG0_INTR_CLR_SHIFT)           /* 0x00000008 */
#define VOP_INTR_CLEAR_LINE_FLAG1_INTR_CLR_SHIFT           (4U)
#define VOP_INTR_CLEAR_LINE_FLAG1_INTR_CLR_MASK            (0x1U << VOP_INTR_CLEAR_LINE_FLAG1_INTR_CLR_SHIFT)           /* 0x00000010 */
#define VOP_INTR_CLEAR_BUS_ERROR_INTR_CLR_SHIFT            (5U)
#define VOP_INTR_CLEAR_BUS_ERROR_INTR_CLR_MASK             (0x1U << VOP_INTR_CLEAR_BUS_ERROR_INTR_CLR_SHIFT)            /* 0x00000020 */
#define VOP_INTR_CLEAR_WIN0_EMPTY_INTR_CLR_SHIFT           (6U)
#define VOP_INTR_CLEAR_WIN0_EMPTY_INTR_CLR_MASK            (0x1U << VOP_INTR_CLEAR_WIN0_EMPTY_INTR_CLR_SHIFT)           /* 0x00000040 */
#define VOP_INTR_CLEAR_WIN1_EMPTY_INTR_CLR_SHIFT           (7U)
#define VOP_INTR_CLEAR_WIN1_EMPTY_INTR_CLR_MASK            (0x1U << VOP_INTR_CLEAR_WIN1_EMPTY_INTR_CLR_SHIFT)           /* 0x00000080 */
#define VOP_INTR_CLEAR_DSP_HOLD_VALID_INTR_CLR_SHIFT       (8U)
#define VOP_INTR_CLEAR_DSP_HOLD_VALID_INTR_CLR_MASK        (0x1U << VOP_INTR_CLEAR_DSP_HOLD_VALID_INTR_CLR_SHIFT)       /* 0x00000100 */
#define VOP_INTR_CLEAR_DMA_FRM_FSH_INTR_CLR_SHIFT          (9U)
#define VOP_INTR_CLEAR_DMA_FRM_FSH_INTR_CLR_MASK           (0x1U << VOP_INTR_CLEAR_DMA_FRM_FSH_INTR_CLR_SHIFT)          /* 0x00000200 */
/* INTR_STATUS */
#define VOP_INTR_STATUS_OFFSET                             (0x3CU)
#define VOP_INTR_STATUS_FS0_INTR_STS_SHIFT                 (0U)
#define VOP_INTR_STATUS_FS0_INTR_STS_MASK                  (0x1U << VOP_INTR_STATUS_FS0_INTR_STS_SHIFT)                 /* 0x00000001 */
#define VOP_INTR_STATUS_FS1_INTR_STS_SHIFT                 (1U)
#define VOP_INTR_STATUS_FS1_INTR_STS_MASK                  (0x1U << VOP_INTR_STATUS_FS1_INTR_STS_SHIFT)                 /* 0x00000002 */
#define VOP_INTR_STATUS_ADDR_SAME_INTR_STS_SHIFT           (2U)
#define VOP_INTR_STATUS_ADDR_SAME_INTR_STS_MASK            (0x1U << VOP_INTR_STATUS_ADDR_SAME_INTR_STS_SHIFT)           /* 0x00000004 */
#define VOP_INTR_STATUS_LINE_FLAG0_INTR_STS_SHIFT          (3U)
#define VOP_INTR_STATUS_LINE_FLAG0_INTR_STS_MASK           (0x1U << VOP_INTR_STATUS_LINE_FLAG0_INTR_STS_SHIFT)          /* 0x00000008 */
#define VOP_INTR_STATUS_LINE_FLAG1_INTR_STS_SHIFT          (4U)
#define VOP_INTR_STATUS_LINE_FLAG1_INTR_STS_MASK           (0x1U << VOP_INTR_STATUS_LINE_FLAG1_INTR_STS_SHIFT)          /* 0x00000010 */
#define VOP_INTR_STATUS_BUS_ERROR_INTR_STS_SHIFT           (5U)
#define VOP_INTR_STATUS_BUS_ERROR_INTR_STS_MASK            (0x1U << VOP_INTR_STATUS_BUS_ERROR_INTR_STS_SHIFT)           /* 0x00000020 */
#define VOP_INTR_STATUS_WIN0_EMPTY_INTR_STS_SHIFT          (6U)
#define VOP_INTR_STATUS_WIN0_EMPTY_INTR_STS_MASK           (0x1U << VOP_INTR_STATUS_WIN0_EMPTY_INTR_STS_SHIFT)          /* 0x00000040 */
#define VOP_INTR_STATUS_WIN1_EMPTY_INTR_STS_SHIFT          (7U)
#define VOP_INTR_STATUS_WIN1_EMPTY_INTR_STS_MASK           (0x1U << VOP_INTR_STATUS_WIN1_EMPTY_INTR_STS_SHIFT)          /* 0x00000080 */
#define VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_STS_SHIFT      (8U)
#define VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_STS_MASK       (0x1U << VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_STS_SHIFT)      /* 0x00000100 */
#define VOP_INTR_STATUS_DMA_FRM_FSH_INTR_STS_SHIFT         (9U)
#define VOP_INTR_STATUS_DMA_FRM_FSH_INTR_STS_MASK          (0x1U << VOP_INTR_STATUS_DMA_FRM_FSH_INTR_STS_SHIFT)         /* 0x00000200 */
#define VOP_INTR_STATUS_MMU_INTR_STATUS_SHIFT              (15U)
#define VOP_INTR_STATUS_MMU_INTR_STATUS_MASK               (0x1U << VOP_INTR_STATUS_MMU_INTR_STATUS_SHIFT)              /* 0x00008000 */
#define VOP_INTR_STATUS_FS0_INTR_RAW_STS_SHIFT             (16U)
#define VOP_INTR_STATUS_FS0_INTR_RAW_STS_MASK              (0x1U << VOP_INTR_STATUS_FS0_INTR_RAW_STS_SHIFT)             /* 0x00010000 */
#define VOP_INTR_STATUS_FS1_INTR_RAW_STS_SHIFT             (17U)
#define VOP_INTR_STATUS_FS1_INTR_RAW_STS_MASK              (0x1U << VOP_INTR_STATUS_FS1_INTR_RAW_STS_SHIFT)             /* 0x00020000 */
#define VOP_INTR_STATUS_ADDR_SAME_INTR_RAW_STS_SHIFT       (18U)
#define VOP_INTR_STATUS_ADDR_SAME_INTR_RAW_STS_MASK        (0x1U << VOP_INTR_STATUS_ADDR_SAME_INTR_RAW_STS_SHIFT)       /* 0x00040000 */
#define VOP_INTR_STATUS_LINE_FLAG0_INTR_RAW_STS_SHIFT      (19U)
#define VOP_INTR_STATUS_LINE_FLAG0_INTR_RAW_STS_MASK       (0x1U << VOP_INTR_STATUS_LINE_FLAG0_INTR_RAW_STS_SHIFT)      /* 0x00080000 */
#define VOP_INTR_STATUS_LINE_FLAG1_INTR_RAW_STS_SHIFT      (20U)
#define VOP_INTR_STATUS_LINE_FLAG1_INTR_RAW_STS_MASK       (0x1U << VOP_INTR_STATUS_LINE_FLAG1_INTR_RAW_STS_SHIFT)      /* 0x00100000 */
#define VOP_INTR_STATUS_BUS_ERROR_INTR_RAW_STS_SHIFT       (21U)
#define VOP_INTR_STATUS_BUS_ERROR_INTR_RAW_STS_MASK        (0x1U << VOP_INTR_STATUS_BUS_ERROR_INTR_RAW_STS_SHIFT)       /* 0x00200000 */
#define VOP_INTR_STATUS_WIN0_EMPTY_INTR_RAW_STS_SHIFT      (22U)
#define VOP_INTR_STATUS_WIN0_EMPTY_INTR_RAW_STS_MASK       (0x1U << VOP_INTR_STATUS_WIN0_EMPTY_INTR_RAW_STS_SHIFT)      /* 0x00400000 */
#define VOP_INTR_STATUS_WIN1_EMPTY_INTR_RAW_STS_SHIFT      (23U)
#define VOP_INTR_STATUS_WIN1_EMPTY_INTR_RAW_STS_MASK       (0x1U << VOP_INTR_STATUS_WIN1_EMPTY_INTR_RAW_STS_SHIFT)      /* 0x00800000 */
#define VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_RAW_STS_SHIFT  (24U)
#define VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_RAW_STS_MASK   (0x1U << VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_RAW_STS_SHIFT)  /* 0x01000000 */
#define VOP_INTR_STATUS_DMA_FRM_FSH_INTR_RAW_STS_SHIFT     (25U)
#define VOP_INTR_STATUS_DMA_FRM_FSH_INTR_RAW_STS_MASK      (0x1U << VOP_INTR_STATUS_DMA_FRM_FSH_INTR_RAW_STS_SHIFT)     /* 0x02000000 */
/* WIN0_CTRL0 */
#define VOP_WIN0_CTRL0_OFFSET                              (0x50U)
#define VOP_WIN0_CTRL0_WIN0_EN_SHIFT                       (0U)
#define VOP_WIN0_CTRL0_WIN0_EN_MASK                        (0x1U << VOP_WIN0_CTRL0_WIN0_EN_SHIFT)                       /* 0x00000001 */
#define VOP_WIN0_CTRL0_WIN0_DATA_FMT_SHIFT                 (1U)
#define VOP_WIN0_CTRL0_WIN0_DATA_FMT_MASK                  (0x7U << VOP_WIN0_CTRL0_WIN0_DATA_FMT_SHIFT)                 /* 0x0000000E */
#define VOP_WIN0_CTRL0_WIN0_INTERLACE_READ_SHIFT           (8U)
#define VOP_WIN0_CTRL0_WIN0_INTERLACE_READ_MASK            (0x1U << VOP_WIN0_CTRL0_WIN0_INTERLACE_READ_SHIFT)           /* 0x00000100 */
#define VOP_WIN0_CTRL0_WIN0_NO_OUTSTANDING_SHIFT           (9U)
#define VOP_WIN0_CTRL0_WIN0_NO_OUTSTANDING_MASK            (0x1U << VOP_WIN0_CTRL0_WIN0_NO_OUTSTANDING_SHIFT)           /* 0x00000200 */
#define VOP_WIN0_CTRL0_WIN0_CSC_MODE_SHIFT                 (10U)
#define VOP_WIN0_CTRL0_WIN0_CSC_MODE_MASK                  (0x3U << VOP_WIN0_CTRL0_WIN0_CSC_MODE_SHIFT)                 /* 0x00000C00 */
#define VOP_WIN0_CTRL0_WIN0_RB_SWAP_SHIFT                  (12U)
#define VOP_WIN0_CTRL0_WIN0_RB_SWAP_MASK                   (0x1U << VOP_WIN0_CTRL0_WIN0_RB_SWAP_SHIFT)                  /* 0x00001000 */
#define VOP_WIN0_CTRL0_WIN0_ALPHA_SWAP_SHIFT               (13U)
#define VOP_WIN0_CTRL0_WIN0_ALPHA_SWAP_MASK                (0x1U << VOP_WIN0_CTRL0_WIN0_ALPHA_SWAP_SHIFT)               /* 0x00002000 */
#define VOP_WIN0_CTRL0_WIN0_MID_SWAP_SHIFT                 (14U)
#define VOP_WIN0_CTRL0_WIN0_MID_SWAP_MASK                  (0x1U << VOP_WIN0_CTRL0_WIN0_MID_SWAP_SHIFT)                 /* 0x00004000 */
#define VOP_WIN0_CTRL0_WIN0_UV_SWAP_SHIFT                  (15U)
#define VOP_WIN0_CTRL0_WIN0_UV_SWAP_MASK                   (0x1U << VOP_WIN0_CTRL0_WIN0_UV_SWAP_SHIFT)                  /* 0x00008000 */
#define VOP_WIN0_CTRL0_WIN0_YRGB_DEFLICK_SHIFT             (18U)
#define VOP_WIN0_CTRL0_WIN0_YRGB_DEFLICK_MASK              (0x1U << VOP_WIN0_CTRL0_WIN0_YRGB_DEFLICK_SHIFT)             /* 0x00040000 */
#define VOP_WIN0_CTRL0_WIN0_CBR_DEFLICK_SHIFT              (19U)
#define VOP_WIN0_CTRL0_WIN0_CBR_DEFLICK_MASK               (0x1U << VOP_WIN0_CTRL0_WIN0_CBR_DEFLICK_SHIFT)              /* 0x00080000 */
/* WIN0_CTRL1 */
#define VOP_WIN0_CTRL1_OFFSET                              (0x54U)
#define VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_EN_SHIFT       (0U)
#define VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_EN_MASK        (0x1U << VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_EN_SHIFT)       /* 0x00000001 */
#define VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_EN_SHIFT        (1U)
#define VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_EN_MASK         (0x1U << VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_EN_SHIFT)        /* 0x00000002 */
#define VOP_WIN0_CTRL1_WIN0_DMA_BURST_LENGTH_SHIFT         (2U)
#define VOP_WIN0_CTRL1_WIN0_DMA_BURST_LENGTH_MASK          (0x3U << VOP_WIN0_CTRL1_WIN0_DMA_BURST_LENGTH_SHIFT)         /* 0x0000000C */
#define VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_NUM_SHIFT      (4U)
#define VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_NUM_MASK       (0xFU << VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_NUM_SHIFT)      /* 0x000000F0 */
#define VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_NUM_SHIFT       (8U)
#define VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_NUM_MASK        (0x7U << VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_NUM_SHIFT)       /* 0x00000700 */
#define VOP_WIN0_CTRL1_SW_WIN0_YRGB0_RID_SHIFT             (12U)
#define VOP_WIN0_CTRL1_SW_WIN0_YRGB0_RID_MASK              (0xFU << VOP_WIN0_CTRL1_SW_WIN0_YRGB0_RID_SHIFT)             /* 0x0000F000 */
#define VOP_WIN0_CTRL1_SW_WIN0_CBR0_RID_SHIFT              (16U)
#define VOP_WIN0_CTRL1_SW_WIN0_CBR0_RID_MASK               (0xFU << VOP_WIN0_CTRL1_SW_WIN0_CBR0_RID_SHIFT)              /* 0x000F0000 */
/* WIN0_COLOR_KEY */
#define VOP_WIN0_COLOR_KEY_OFFSET                          (0x58U)
#define VOP_WIN0_COLOR_KEY_WIN0_KEY_COLOR_SHIFT            (0U)
#define VOP_WIN0_COLOR_KEY_WIN0_KEY_COLOR_MASK             (0xFFFFFFU << VOP_WIN0_COLOR_KEY_WIN0_KEY_COLOR_SHIFT)       /* 0x00FFFFFF */
#define VOP_WIN0_COLOR_KEY_WIN0_KEY_EN_SHIFT               (24U)
#define VOP_WIN0_COLOR_KEY_WIN0_KEY_EN_MASK                (0x1U << VOP_WIN0_COLOR_KEY_WIN0_KEY_EN_SHIFT)               /* 0x01000000 */
/* WIN0_VIR */
#define VOP_WIN0_VIR_OFFSET                                (0x5CU)
#define VOP_WIN0_VIR_WIN0_YRGB_VIR_STRIDE_SHIFT            (0U)
#define VOP_WIN0_VIR_WIN0_YRGB_VIR_STRIDE_MASK             (0x1FFFU << VOP_WIN0_VIR_WIN0_YRGB_VIR_STRIDE_SHIFT)         /* 0x00001FFF */
#define VOP_WIN0_VIR_WIN0_CBR_VIR_STRIDE_SHIFT             (16U)
#define VOP_WIN0_VIR_WIN0_CBR_VIR_STRIDE_MASK              (0x1FFFU << VOP_WIN0_VIR_WIN0_CBR_VIR_STRIDE_SHIFT)          /* 0x1FFF0000 */
/* WIN0_YRGB_MST0 */
#define VOP_WIN0_YRGB_MST0_OFFSET                          (0x60U)
#define VOP_WIN0_YRGB_MST0_WIN0_YRGB0_MST_SHIFT            (0U)
#define VOP_WIN0_YRGB_MST0_WIN0_YRGB0_MST_MASK             (0xFFFFFFFFU << VOP_WIN0_YRGB_MST0_WIN0_YRGB0_MST_SHIFT)     /* 0xFFFFFFFF */
/* WIN0_CBR_MST0 */
#define VOP_WIN0_CBR_MST0_OFFSET                           (0x64U)
#define VOP_WIN0_CBR_MST0_WIN0_CBR0_MST_SHIFT              (0U)
#define VOP_WIN0_CBR_MST0_WIN0_CBR0_MST_MASK               (0xFFFFFFFFU << VOP_WIN0_CBR_MST0_WIN0_CBR0_MST_SHIFT)       /* 0xFFFFFFFF */
/* WIN0_ACT_INFO */
#define VOP_WIN0_ACT_INFO_OFFSET                           (0x68U)
#define VOP_WIN0_ACT_INFO_WIN0_ACT_WIDTH_SHIFT             (0U)
#define VOP_WIN0_ACT_INFO_WIN0_ACT_WIDTH_MASK              (0x1FFFU << VOP_WIN0_ACT_INFO_WIN0_ACT_WIDTH_SHIFT)          /* 0x00001FFF */
#define VOP_WIN0_ACT_INFO_WIN0_ACT_HEIGHT_SHIFT            (16U)
#define VOP_WIN0_ACT_INFO_WIN0_ACT_HEIGHT_MASK             (0x1FFFU << VOP_WIN0_ACT_INFO_WIN0_ACT_HEIGHT_SHIFT)         /* 0x1FFF0000 */
/* WIN0_DSP_INFO */
#define VOP_WIN0_DSP_INFO_OFFSET                           (0x6CU)
#define VOP_WIN0_DSP_INFO_DSP_WIN0_WIDTH_SHIFT             (0U)
#define VOP_WIN0_DSP_INFO_DSP_WIN0_WIDTH_MASK              (0x7FFU << VOP_WIN0_DSP_INFO_DSP_WIN0_WIDTH_SHIFT)           /* 0x000007FF */
#define VOP_WIN0_DSP_INFO_DSP_WIN0_HEIGHT_SHIFT            (16U)
#define VOP_WIN0_DSP_INFO_DSP_WIN0_HEIGHT_MASK             (0x7FFU << VOP_WIN0_DSP_INFO_DSP_WIN0_HEIGHT_SHIFT)          /* 0x07FF0000 */
/* WIN0_DSP_ST */
#define VOP_WIN0_DSP_ST_OFFSET                             (0x70U)
#define VOP_WIN0_DSP_ST_DSP_WIN0_XST_SHIFT                 (0U)
#define VOP_WIN0_DSP_ST_DSP_WIN0_XST_MASK                  (0xFFFU << VOP_WIN0_DSP_ST_DSP_WIN0_XST_SHIFT)               /* 0x00000FFF */
#define VOP_WIN0_DSP_ST_DSP_WIN0_YST_SHIFT                 (16U)
#define VOP_WIN0_DSP_ST_DSP_WIN0_YST_MASK                  (0xFFFU << VOP_WIN0_DSP_ST_DSP_WIN0_YST_SHIFT)               /* 0x0FFF0000 */
/* WIN0_SCL_FACTOR_YRGB */
#define VOP_WIN0_SCL_FACTOR_YRGB_OFFSET                    (0x74U)
#define VOP_WIN0_SCL_FACTOR_YRGB_WIN0_HS_FACTOR_YRGB_SHIFT (0U)
#define VOP_WIN0_SCL_FACTOR_YRGB_WIN0_HS_FACTOR_YRGB_MASK  (0xFFFFU << VOP_WIN0_SCL_FACTOR_YRGB_WIN0_HS_FACTOR_YRGB_SHIFT) /* 0x0000FFFF */
#define VOP_WIN0_SCL_FACTOR_YRGB_WIN0_VS_FACTOR_YRGB_SHIFT (16U)
#define VOP_WIN0_SCL_FACTOR_YRGB_WIN0_VS_FACTOR_YRGB_MASK  (0xFFFFU << VOP_WIN0_SCL_FACTOR_YRGB_WIN0_VS_FACTOR_YRGB_SHIFT) /* 0xFFFF0000 */
/* WIN0_SCL_FACTOR_CBR */
#define VOP_WIN0_SCL_FACTOR_CBR_OFFSET                     (0x78U)
#define VOP_WIN0_SCL_FACTOR_CBR_WIN0_HS_FACTOR_CBR_SHIFT   (0U)
#define VOP_WIN0_SCL_FACTOR_CBR_WIN0_HS_FACTOR_CBR_MASK    (0xFFFFU << VOP_WIN0_SCL_FACTOR_CBR_WIN0_HS_FACTOR_CBR_SHIFT) /* 0x0000FFFF */
#define VOP_WIN0_SCL_FACTOR_CBR_WIN0_VS_FACTOR_CBR_SHIFT   (16U)
#define VOP_WIN0_SCL_FACTOR_CBR_WIN0_VS_FACTOR_CBR_MASK    (0xFFFFU << VOP_WIN0_SCL_FACTOR_CBR_WIN0_VS_FACTOR_CBR_SHIFT) /* 0xFFFF0000 */
/* WIN0_SCL_OFFSET */
#define VOP_WIN0_SCL_OFFSET_OFFSET                         (0x7CU)
#define VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_YRGB_SHIFT      (0U)
#define VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_YRGB_MASK       (0xFFU << VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_YRGB_SHIFT)     /* 0x000000FF */
#define VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_CBR_SHIFT       (8U)
#define VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_CBR_MASK        (0xFFU << VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_CBR_SHIFT)      /* 0x0000FF00 */
#define VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_YRGB_SHIFT      (16U)
#define VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_YRGB_MASK       (0xFFU << VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_YRGB_SHIFT)     /* 0x00FF0000 */
#define VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_CBR_SHIFT       (24U)
#define VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_CBR_MASK        (0xFFU << VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_CBR_SHIFT)      /* 0xFF000000 */
/* WIN0_ALPHA_CTRL */
#define VOP_WIN0_ALPHA_CTRL_OFFSET                         (0x80U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_EN_SHIFT            (0U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_EN_MASK             (0x1U << VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_EN_SHIFT)            /* 0x00000001 */
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_MODE_SHIFT          (1U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_MODE_MASK           (0x1U << VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_MODE_SHIFT)          /* 0x00000002 */
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_PRE_MUL_SHIFT       (2U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_PRE_MUL_MASK        (0x1U << VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_PRE_MUL_SHIFT)       /* 0x00000004 */
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_SAT_MODE_SHIFT      (3U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_SAT_MODE_MASK       (0x1U << VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_SAT_MODE_SHIFT)      /* 0x00000008 */
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_VALUE_SHIFT         (4U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_VALUE_MASK          (0xFFU << VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_VALUE_SHIFT)        /* 0x00000FF0 */
/* WIN1_CTRL0 */
#define VOP_WIN1_CTRL0_OFFSET                              (0x90U)
#define VOP_WIN1_CTRL0_WIN1_EN_SHIFT                       (0U)
#define VOP_WIN1_CTRL0_WIN1_EN_MASK                        (0x1U << VOP_WIN1_CTRL0_WIN1_EN_SHIFT)                       /* 0x00000001 */
#define VOP_WIN1_CTRL0_WIN1_DATA_FMT_SHIFT                 (4U)
#define VOP_WIN1_CTRL0_WIN1_DATA_FMT_MASK                  (0x7U << VOP_WIN1_CTRL0_WIN1_DATA_FMT_SHIFT)                 /* 0x00000070 */
#define VOP_WIN1_CTRL0_WIN1_INTERLACE_READ_SHIFT           (8U)
#define VOP_WIN1_CTRL0_WIN1_INTERLACE_READ_MASK            (0x1U << VOP_WIN1_CTRL0_WIN1_INTERLACE_READ_SHIFT)           /* 0x00000100 */
#define VOP_WIN1_CTRL0_WIN1_NO_OUTSTANDING_SHIFT           (9U)
#define VOP_WIN1_CTRL0_WIN1_NO_OUTSTANDING_MASK            (0x1U << VOP_WIN1_CTRL0_WIN1_NO_OUTSTANDING_SHIFT)           /* 0x00000200 */
#define VOP_WIN1_CTRL0_WIN1_RB_SWAP_SHIFT                  (12U)
#define VOP_WIN1_CTRL0_WIN1_RB_SWAP_MASK                   (0x1U << VOP_WIN1_CTRL0_WIN1_RB_SWAP_SHIFT)                  /* 0x00001000 */
#define VOP_WIN1_CTRL0_WIN1_ALPHA_SWAP_SHIFT               (13U)
#define VOP_WIN1_CTRL0_WIN1_ALPHA_SWAP_MASK                (0x1U << VOP_WIN1_CTRL0_WIN1_ALPHA_SWAP_SHIFT)               /* 0x00002000 */
/* WIN1_CTRL1 */
#define VOP_WIN1_CTRL1_OFFSET                              (0x94U)
#define VOP_WIN1_CTRL1_WIN1_AXI_GATHER_EN_SHIFT            (0U)
#define VOP_WIN1_CTRL1_WIN1_AXI_GATHER_EN_MASK             (0x1U << VOP_WIN1_CTRL1_WIN1_AXI_GATHER_EN_SHIFT)            /* 0x00000001 */
#define VOP_WIN1_CTRL1_WIN1_DMA_BURST_LENGTH_SHIFT         (2U)
#define VOP_WIN1_CTRL1_WIN1_DMA_BURST_LENGTH_MASK          (0x3U << VOP_WIN1_CTRL1_WIN1_DMA_BURST_LENGTH_SHIFT)         /* 0x0000000C */
#define VOP_WIN1_CTRL1_WIN1_AXI_GATHER_NUM_SHIFT           (4U)
#define VOP_WIN1_CTRL1_WIN1_AXI_GATHER_NUM_MASK            (0xFU << VOP_WIN1_CTRL1_WIN1_AXI_GATHER_NUM_SHIFT)           /* 0x000000F0 */
#define VOP_WIN1_CTRL1_SW_WIN1_RID_SHIFT                   (8U)
#define VOP_WIN1_CTRL1_SW_WIN1_RID_MASK                    (0xFU << VOP_WIN1_CTRL1_SW_WIN1_RID_SHIFT)                   /* 0x00000F00 */
/* WIN1_VIR */
#define VOP_WIN1_VIR_OFFSET                                (0x98U)
#define VOP_WIN1_VIR_WIN1_VIR_STRIDE_SHIFT                 (0U)
#define VOP_WIN1_VIR_WIN1_VIR_STRIDE_MASK                  (0x1FFFU << VOP_WIN1_VIR_WIN1_VIR_STRIDE_SHIFT)              /* 0x00001FFF */
/* WIN1_MST */
#define VOP_WIN1_MST_OFFSET                                (0xA0U)
#define VOP_WIN1_MST_WIN1_MST_SHIFT                        (0U)
#define VOP_WIN1_MST_WIN1_MST_MASK                         (0xFFFFFFFFU << VOP_WIN1_MST_WIN1_MST_SHIFT)                 /* 0xFFFFFFFF */
/* WIN1_DSP_INFO */
#define VOP_WIN1_DSP_INFO_OFFSET                           (0xA4U)
#define VOP_WIN1_DSP_INFO_DSP_WIN1_WIDTH_SHIFT             (0U)
#define VOP_WIN1_DSP_INFO_DSP_WIN1_WIDTH_MASK              (0x7FFU << VOP_WIN1_DSP_INFO_DSP_WIN1_WIDTH_SHIFT)           /* 0x000007FF */
#define VOP_WIN1_DSP_INFO_DSP_WIN1_HEIGHT_SHIFT            (16U)
#define VOP_WIN1_DSP_INFO_DSP_WIN1_HEIGHT_MASK             (0x7FFU << VOP_WIN1_DSP_INFO_DSP_WIN1_HEIGHT_SHIFT)          /* 0x07FF0000 */
/* WIN1_DSP_ST */
#define VOP_WIN1_DSP_ST_OFFSET                             (0xA8U)
#define VOP_WIN1_DSP_ST_DSP_WIN1_XST_SHIFT                 (0U)
#define VOP_WIN1_DSP_ST_DSP_WIN1_XST_MASK                  (0xFFFU << VOP_WIN1_DSP_ST_DSP_WIN1_XST_SHIFT)               /* 0x00000FFF */
#define VOP_WIN1_DSP_ST_DSP_WIN1_YST_SHIFT                 (16U)
#define VOP_WIN1_DSP_ST_DSP_WIN1_YST_MASK                  (0xFFFU << VOP_WIN1_DSP_ST_DSP_WIN1_YST_SHIFT)               /* 0x0FFF0000 */
/* WIN1_COLOR_KEY */
#define VOP_WIN1_COLOR_KEY_OFFSET                          (0xACU)
#define VOP_WIN1_COLOR_KEY_WIN1_KEY_COLOR_SHIFT            (0U)
#define VOP_WIN1_COLOR_KEY_WIN1_KEY_COLOR_MASK             (0xFFFFFFU << VOP_WIN1_COLOR_KEY_WIN1_KEY_COLOR_SHIFT)       /* 0x00FFFFFF */
#define VOP_WIN1_COLOR_KEY_WIN1_KEY_EN_SHIFT               (24U)
#define VOP_WIN1_COLOR_KEY_WIN1_KEY_EN_MASK                (0x1U << VOP_WIN1_COLOR_KEY_WIN1_KEY_EN_SHIFT)               /* 0x01000000 */
/* WIN1_ALPHA_CTRL */
#define VOP_WIN1_ALPHA_CTRL_OFFSET                         (0xBCU)
#define VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_EN_SHIFT            (0U)
#define VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_EN_MASK             (0x1U << VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_EN_SHIFT)            /* 0x00000001 */
#define VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_MODE_SHIFT          (1U)
#define VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_MODE_MASK           (0x1U << VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_MODE_SHIFT)          /* 0x00000002 */
#define VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_PRE_MUL_SHIFT       (2U)
#define VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_PRE_MUL_MASK        (0x1U << VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_PRE_MUL_SHIFT)       /* 0x00000004 */
#define VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_SAT_MODE_SHIFT      (3U)
#define VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_SAT_MODE_MASK       (0x1U << VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_SAT_MODE_SHIFT)      /* 0x00000008 */
#define VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_VALUE_SHIFT         (4U)
#define VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_VALUE_MASK          (0xFFU << VOP_WIN1_ALPHA_CTRL_WIN1_ALPHA_VALUE_SHIFT)        /* 0x00000FF0 */
/* DSP_HTOTAL_HS_END */
#define VOP_DSP_HTOTAL_HS_END_OFFSET                       (0x100U)
#define VOP_DSP_HTOTAL_HS_END_DSP_HS_END_SHIFT             (0U)
#define VOP_DSP_HTOTAL_HS_END_DSP_HS_END_MASK              (0xFFFU << VOP_DSP_HTOTAL_HS_END_DSP_HS_END_SHIFT)           /* 0x00000FFF */
#define VOP_DSP_HTOTAL_HS_END_DSP_HTOTAL_SHIFT             (16U)
#define VOP_DSP_HTOTAL_HS_END_DSP_HTOTAL_MASK              (0xFFFU << VOP_DSP_HTOTAL_HS_END_DSP_HTOTAL_SHIFT)           /* 0x0FFF0000 */
/* DSP_HACT_ST_END */
#define VOP_DSP_HACT_ST_END_OFFSET                         (0x104U)
#define VOP_DSP_HACT_ST_END_DSP_HACT_END_SHIFT             (0U)
#define VOP_DSP_HACT_ST_END_DSP_HACT_END_MASK              (0xFFFU << VOP_DSP_HACT_ST_END_DSP_HACT_END_SHIFT)           /* 0x00000FFF */
#define VOP_DSP_HACT_ST_END_DSP_HACT_ST_SHIFT              (16U)
#define VOP_DSP_HACT_ST_END_DSP_HACT_ST_MASK               (0xFFFU << VOP_DSP_HACT_ST_END_DSP_HACT_ST_SHIFT)            /* 0x0FFF0000 */
/* DSP_VTOTAL_VS_END */
#define VOP_DSP_VTOTAL_VS_END_OFFSET                       (0x108U)
#define VOP_DSP_VTOTAL_VS_END_DSP_VS_END_SHIFT             (0U)
#define VOP_DSP_VTOTAL_VS_END_DSP_VS_END_MASK              (0xFFFU << VOP_DSP_VTOTAL_VS_END_DSP_VS_END_SHIFT)           /* 0x00000FFF */
#define VOP_DSP_VTOTAL_VS_END_DSP_VTOTAL_SHIFT             (16U)
#define VOP_DSP_VTOTAL_VS_END_DSP_VTOTAL_MASK              (0xFFFU << VOP_DSP_VTOTAL_VS_END_DSP_VTOTAL_SHIFT)           /* 0x0FFF0000 */
/* DSP_VACT_ST_END */
#define VOP_DSP_VACT_ST_END_OFFSET                         (0x10CU)
#define VOP_DSP_VACT_ST_END_DSP_VACT_END_SHIFT             (0U)
#define VOP_DSP_VACT_ST_END_DSP_VACT_END_MASK              (0xFFFU << VOP_DSP_VACT_ST_END_DSP_VACT_END_SHIFT)           /* 0x00000FFF */
#define VOP_DSP_VACT_ST_END_DSP_VACT_ST_SHIFT              (16U)
#define VOP_DSP_VACT_ST_END_DSP_VACT_ST_MASK               (0xFFFU << VOP_DSP_VACT_ST_END_DSP_VACT_ST_SHIFT)            /* 0x0FFF0000 */
/* DSP_VS_ST_END_F1 */
#define VOP_DSP_VS_ST_END_F1_OFFSET                        (0x110U)
#define VOP_DSP_VS_ST_END_F1_DSP_VS_END_F1_SHIFT           (0U)
#define VOP_DSP_VS_ST_END_F1_DSP_VS_END_F1_MASK            (0xFFFU << VOP_DSP_VS_ST_END_F1_DSP_VS_END_F1_SHIFT)         /* 0x00000FFF */
#define VOP_DSP_VS_ST_END_F1_DSP_VS_ST_F1_SHIFT            (16U)
#define VOP_DSP_VS_ST_END_F1_DSP_VS_ST_F1_MASK             (0xFFFU << VOP_DSP_VS_ST_END_F1_DSP_VS_ST_F1_SHIFT)          /* 0x0FFF0000 */
/* DSP_VACT_ST_END_F1 */
#define VOP_DSP_VACT_ST_END_F1_OFFSET                      (0x114U)
#define VOP_DSP_VACT_ST_END_F1_DSP_VACT_END_F1_SHIFT       (0U)
#define VOP_DSP_VACT_ST_END_F1_DSP_VACT_END_F1_MASK        (0xFFFU << VOP_DSP_VACT_ST_END_F1_DSP_VACT_END_F1_SHIFT)     /* 0x00000FFF */
#define VOP_DSP_VACT_ST_END_F1_DSP_VACT_ST_F1_SHIFT        (16U)
#define VOP_DSP_VACT_ST_END_F1_DSP_VACT_ST_F1_MASK         (0xFFFU << VOP_DSP_VACT_ST_END_F1_DSP_VACT_ST_F1_SHIFT)      /* 0x0FFF0000 */
/* BCSH_CTRL */
#define VOP_BCSH_CTRL_OFFSET                               (0x160U)
#define VOP_BCSH_CTRL_BCSH_EN_SHIFT                        (0U)
#define VOP_BCSH_CTRL_BCSH_EN_MASK                         (0x1U << VOP_BCSH_CTRL_BCSH_EN_SHIFT)                        /* 0x00000001 */
#define VOP_BCSH_CTRL_SW_BCSH_R2Y_CSC_MODE_SHIFT           (1U)
#define VOP_BCSH_CTRL_SW_BCSH_R2Y_CSC_MODE_MASK            (0x1U << VOP_BCSH_CTRL_SW_BCSH_R2Y_CSC_MODE_SHIFT)           /* 0x00000002 */
#define VOP_BCSH_CTRL_VIDEO_MODE_SHIFT                     (2U)
#define VOP_BCSH_CTRL_VIDEO_MODE_MASK                      (0x3U << VOP_BCSH_CTRL_VIDEO_MODE_SHIFT)                     /* 0x0000000C */
#define VOP_BCSH_CTRL_SW_BCSH_Y2R_CSC_MODE_SHIFT           (4U)
#define VOP_BCSH_CTRL_SW_BCSH_Y2R_CSC_MODE_MASK            (0x3U << VOP_BCSH_CTRL_SW_BCSH_Y2R_CSC_MODE_SHIFT)           /* 0x00000030 */
#define VOP_BCSH_CTRL_SW_BCSH_Y2R_EN_SHIFT                 (6U)
#define VOP_BCSH_CTRL_SW_BCSH_Y2R_EN_MASK                  (0x1U << VOP_BCSH_CTRL_SW_BCSH_Y2R_EN_SHIFT)                 /* 0x00000040 */
#define VOP_BCSH_CTRL_SW_BCSH_R2Y_EN_SHIFT                 (7U)
#define VOP_BCSH_CTRL_SW_BCSH_R2Y_EN_MASK                  (0x1U << VOP_BCSH_CTRL_SW_BCSH_R2Y_EN_SHIFT)                 /* 0x00000080 */
/* BCSH_COL_BAR */
#define VOP_BCSH_COL_BAR_OFFSET                            (0x164U)
#define VOP_BCSH_COL_BAR_COLOR_BAR_Y_SHIFT                 (0U)
#define VOP_BCSH_COL_BAR_COLOR_BAR_Y_MASK                  (0xFFU << VOP_BCSH_COL_BAR_COLOR_BAR_Y_SHIFT)                /* 0x000000FF */
#define VOP_BCSH_COL_BAR_COLOR_BAR_U_SHIFT                 (8U)
#define VOP_BCSH_COL_BAR_COLOR_BAR_U_MASK                  (0xFFU << VOP_BCSH_COL_BAR_COLOR_BAR_U_SHIFT)                /* 0x0000FF00 */
#define VOP_BCSH_COL_BAR_COLOR_BAR_V_SHIFT                 (16U)
#define VOP_BCSH_COL_BAR_COLOR_BAR_V_MASK                  (0xFFU << VOP_BCSH_COL_BAR_COLOR_BAR_V_SHIFT)                /* 0x00FF0000 */
/* BCSH_BCS */
#define VOP_BCSH_BCS_OFFSET                                (0x168U)
#define VOP_BCSH_BCS_BRIGHTNESS_SHIFT                      (0U)
#define VOP_BCSH_BCS_BRIGHTNESS_MASK                       (0x3FU << VOP_BCSH_BCS_BRIGHTNESS_SHIFT)                     /* 0x0000003F */
#define VOP_BCSH_BCS_CONTRAST_SHIFT                        (8U)
#define VOP_BCSH_BCS_CONTRAST_MASK                         (0xFFU << VOP_BCSH_BCS_CONTRAST_SHIFT)                       /* 0x0000FF00 */
#define VOP_BCSH_BCS_SAT_CON_SHIFT                         (16U)
#define VOP_BCSH_BCS_SAT_CON_MASK                          (0x1FFU << VOP_BCSH_BCS_SAT_CON_SHIFT)                       /* 0x01FF0000 */
/* BCSH_H */
#define VOP_BCSH_H_OFFSET                                  (0x16CU)
#define VOP_BCSH_H_SIN_HUE_SHIFT                           (0U)
#define VOP_BCSH_H_SIN_HUE_MASK                            (0xFFU << VOP_BCSH_H_SIN_HUE_SHIFT)                          /* 0x000000FF */
#define VOP_BCSH_H_COS_HUE_SHIFT                           (8U)
#define VOP_BCSH_H_COS_HUE_MASK                            (0xFFU << VOP_BCSH_H_COS_HUE_SHIFT)                          /* 0x0000FF00 */
/* FRC_LOWER01_0 */
#define VOP_FRC_LOWER01_0_OFFSET                           (0x170U)
#define VOP_FRC_LOWER01_0_LOWER01_FRM0_SHIFT               (0U)
#define VOP_FRC_LOWER01_0_LOWER01_FRM0_MASK                (0xFFFFU << VOP_FRC_LOWER01_0_LOWER01_FRM0_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER01_0_LOWER01_FRM1_SHIFT               (16U)
#define VOP_FRC_LOWER01_0_LOWER01_FRM1_MASK                (0xFFFFU << VOP_FRC_LOWER01_0_LOWER01_FRM1_SHIFT)            /* 0xFFFF0000 */
/* FRC_LOWER01_1 */
#define VOP_FRC_LOWER01_1_OFFSET                           (0x174U)
#define VOP_FRC_LOWER01_1_LOWER01_FRM2_SHIFT               (0U)
#define VOP_FRC_LOWER01_1_LOWER01_FRM2_MASK                (0xFFFFU << VOP_FRC_LOWER01_1_LOWER01_FRM2_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER01_1_LOWER01_FRM3_SHIFT               (16U)
#define VOP_FRC_LOWER01_1_LOWER01_FRM3_MASK                (0xFFFFU << VOP_FRC_LOWER01_1_LOWER01_FRM3_SHIFT)            /* 0xFFFF0000 */
/* FRC_LOWER10_0 */
#define VOP_FRC_LOWER10_0_OFFSET                           (0x178U)
#define VOP_FRC_LOWER10_0_LOWER10_FRM0_SHIFT               (0U)
#define VOP_FRC_LOWER10_0_LOWER10_FRM0_MASK                (0xFFFFU << VOP_FRC_LOWER10_0_LOWER10_FRM0_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER10_0_LOWER10_FRM1_SHIFT               (16U)
#define VOP_FRC_LOWER10_0_LOWER10_FRM1_MASK                (0xFFFFU << VOP_FRC_LOWER10_0_LOWER10_FRM1_SHIFT)            /* 0xFFFF0000 */
/* FRC_LOWER10_1 */
#define VOP_FRC_LOWER10_1_OFFSET                           (0x17CU)
#define VOP_FRC_LOWER10_1_LOWER10_FRM2_SHIFT               (0U)
#define VOP_FRC_LOWER10_1_LOWER10_FRM2_MASK                (0xFFFFU << VOP_FRC_LOWER10_1_LOWER10_FRM2_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER10_1_LOWER10_FRM3_SHIFT               (16U)
#define VOP_FRC_LOWER10_1_LOWER10_FRM3_MASK                (0xFFFFU << VOP_FRC_LOWER10_1_LOWER10_FRM3_SHIFT)            /* 0xFFFF0000 */
/* FRC_LOWER11_0 */
#define VOP_FRC_LOWER11_0_OFFSET                           (0x180U)
#define VOP_FRC_LOWER11_0_LOWER11_FRM0_SHIFT               (0U)
#define VOP_FRC_LOWER11_0_LOWER11_FRM0_MASK                (0xFFFFU << VOP_FRC_LOWER11_0_LOWER11_FRM0_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER11_0_LOWER11_FRM1_SHIFT               (16U)
#define VOP_FRC_LOWER11_0_LOWER11_FRM1_MASK                (0xFFFFU << VOP_FRC_LOWER11_0_LOWER11_FRM1_SHIFT)            /* 0xFFFF0000 */
/* FRC_LOWER11_1 */
#define VOP_FRC_LOWER11_1_OFFSET                           (0x184U)
#define VOP_FRC_LOWER11_1_LOWER11_FRM2_SHIFT               (0U)
#define VOP_FRC_LOWER11_1_LOWER11_FRM2_MASK                (0xFFFFU << VOP_FRC_LOWER11_1_LOWER11_FRM2_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER11_1_LOWER11_FRM3_SHIFT               (16U)
#define VOP_FRC_LOWER11_1_LOWER11_FRM3_MASK                (0xFFFFU << VOP_FRC_LOWER11_1_LOWER11_FRM3_SHIFT)            /* 0xFFFF0000 */
/* MCU_RW_BYPASS_PORT */
#define VOP_MCU_RW_BYPASS_PORT_OFFSET                      (0x18CU)
#define VOP_MCU_RW_BYPASS_PORT_FIELD0000_SHIFT             (0U)
#define VOP_MCU_RW_BYPASS_PORT_FIELD0000_MASK              (0x1U << VOP_MCU_RW_BYPASS_PORT_FIELD0000_SHIFT)             /* 0x00000001 */
/* DBG_REG_SCAN_LINE */
#define VOP_DBG_REG_SCAN_LINE_OFFSET                       (0x190U)
#define VOP_DBG_REG_SCAN_LINE                              (0x0U)
#define VOP_DBG_REG_SCAN_LINE_SCAN_LINE_NUM_SHIFT          (0U)
#define VOP_DBG_REG_SCAN_LINE_SCAN_LINE_NUM_MASK           (0xFFFU << VOP_DBG_REG_SCAN_LINE_SCAN_LINE_NUM_SHIFT)        /* 0x00000FFF */
/* BLANKING_VALUE */
#define VOP_BLANKING_VALUE_OFFSET                          (0x1F4U)
#define VOP_BLANKING_VALUE_SW_BLANKING_VALUE_SHIFT         (0U)
#define VOP_BLANKING_VALUE_SW_BLANKING_VALUE_MASK          (0xFFFFFFU << VOP_BLANKING_VALUE_SW_BLANKING_VALUE_SHIFT)    /* 0x00FFFFFF */
#define VOP_BLANKING_VALUE_BLANKING_VALUE_CONFIG_EN_SHIFT  (24U)
#define VOP_BLANKING_VALUE_BLANKING_VALUE_CONFIG_EN_MASK   (0x1U << VOP_BLANKING_VALUE_BLANKING_VALUE_CONFIG_EN_SHIFT)  /* 0x01000000 */
/* FLAG_REG_FRM_VALID */
#define VOP_FLAG_REG_FRM_VALID_OFFSET                      (0x1F8U)
#define VOP_FLAG_REG_FRM_VALID                             (0x0U)
#define VOP_FLAG_REG_FRM_VALID_FLAG_REG_FRM_VALID_SHIFT    (0U)
#define VOP_FLAG_REG_FRM_VALID_FLAG_REG_FRM_VALID_MASK     (0xFFFFFFFFU << VOP_FLAG_REG_FRM_VALID_FLAG_REG_FRM_VALID_SHIFT) /* 0xFFFFFFFF */
/* FLAG_REG */
#define VOP_FLAG_REG_OFFSET                                (0x1FCU)
#define VOP_FLAG_REG_FLAG_REG_SHIFT                        (0U)
#define VOP_FLAG_REG_FLAG_REG_MASK                         (0xFFFFFFFFU << VOP_FLAG_REG_FLAG_REG_SHIFT)                 /* 0xFFFFFFFF */
/* GAMMA_LUT_ADDR */
#define VOP_GAMMA_LUT_ADDR_OFFSET                          (0xA00U)
#define VOP_GAMMA_LUT_ADDR_GAMMA_LUT_ADDR_SHIFT            (0U)
#define VOP_GAMMA_LUT_ADDR_GAMMA_LUT_ADDR_MASK             (0xFFFFFFU << VOP_GAMMA_LUT_ADDR_GAMMA_LUT_ADDR_SHIFT)       /* 0x00FFFFFF */
/* TVE_CONFIGURATION */
#define VOP_TVE_CONFIGURATION_OFFSET                       (0xE00U)
#define VOP_TVE_CONFIGURATION_FIELD0000_SHIFT              (0U)
#define VOP_TVE_CONFIGURATION_FIELD0000_MASK               (0x1U << VOP_TVE_CONFIGURATION_FIELD0000_SHIFT)              /* 0x00000001 */
/*****************************************CRYPTO*****************************************/
/* CLK_CTL */
#define CRYPTO_CLK_CTL_OFFSET                              (0x0U)
#define CRYPTO_CLK_CTL_AUTO_CLKGATE_EN_SHIFT               (0U)
#define CRYPTO_CLK_CTL_AUTO_CLKGATE_EN_MASK                (0x1U << CRYPTO_CLK_CTL_AUTO_CLKGATE_EN_SHIFT)               /* 0x00000001 */
/* RST_CTL */
#define CRYPTO_RST_CTL_OFFSET                              (0x4U)
#define CRYPTO_RST_CTL_SW_CC_RESET_SHIFT                   (0U)
#define CRYPTO_RST_CTL_SW_CC_RESET_MASK                    (0x1U << CRYPTO_RST_CTL_SW_CC_RESET_SHIFT)                   /* 0x00000001 */
#define CRYPTO_RST_CTL_SW_RNG_RESET_SHIFT                  (1U)
#define CRYPTO_RST_CTL_SW_RNG_RESET_MASK                   (0x1U << CRYPTO_RST_CTL_SW_RNG_RESET_SHIFT)                  /* 0x00000002 */
#define CRYPTO_RST_CTL_SW_PKA_RESET_SHIFT                  (2U)
#define CRYPTO_RST_CTL_SW_PKA_RESET_MASK                   (0x1U << CRYPTO_RST_CTL_SW_PKA_RESET_SHIFT)                  /* 0x00000004 */
/* DMA_INT_EN */
#define CRYPTO_DMA_INT_EN_OFFSET                           (0x8U)
#define CRYPTO_DMA_INT_EN_LIST_DONE_INT_EN_SHIFT           (0U)
#define CRYPTO_DMA_INT_EN_LIST_DONE_INT_EN_MASK            (0x1U << CRYPTO_DMA_INT_EN_LIST_DONE_INT_EN_SHIFT)           /* 0x00000001 */
#define CRYPTO_DMA_INT_EN_DST_ITEM_DONE_INT_EN_SHIFT       (1U)
#define CRYPTO_DMA_INT_EN_DST_ITEM_DONE_INT_EN_MASK        (0x1U << CRYPTO_DMA_INT_EN_DST_ITEM_DONE_INT_EN_SHIFT)       /* 0x00000002 */
#define CRYPTO_DMA_INT_EN_SRC_ITEM_DONE_INT_EN_SHIFT       (2U)
#define CRYPTO_DMA_INT_EN_SRC_ITEM_DONE_INT_EN_MASK        (0x1U << CRYPTO_DMA_INT_EN_SRC_ITEM_DONE_INT_EN_SHIFT)       /* 0x00000004 */
#define CRYPTO_DMA_INT_EN_DST_ERR_INT_EN_SHIFT             (3U)
#define CRYPTO_DMA_INT_EN_DST_ERR_INT_EN_MASK              (0x1U << CRYPTO_DMA_INT_EN_DST_ERR_INT_EN_SHIFT)             /* 0x00000008 */
#define CRYPTO_DMA_INT_EN_SRC_ERR_INT_EN_SHIFT             (4U)
#define CRYPTO_DMA_INT_EN_SRC_ERR_INT_EN_MASK              (0x1U << CRYPTO_DMA_INT_EN_SRC_ERR_INT_EN_SHIFT)             /* 0x00000010 */
#define CRYPTO_DMA_INT_EN_LIST_ERR_INT_EN_SHIFT            (5U)
#define CRYPTO_DMA_INT_EN_LIST_ERR_INT_EN_MASK             (0x1U << CRYPTO_DMA_INT_EN_LIST_ERR_INT_EN_SHIFT)            /* 0x00000020 */
#define CRYPTO_DMA_INT_EN_ZERO_LEN_INT_EN_SHIFT            (6U)
#define CRYPTO_DMA_INT_EN_ZERO_LEN_INT_EN_MASK             (0x1U << CRYPTO_DMA_INT_EN_ZERO_LEN_INT_EN_SHIFT)            /* 0x00000040 */
/* DMA_INT_ST */
#define CRYPTO_DMA_INT_ST_OFFSET                           (0xCU)
#define CRYPTO_DMA_INT_ST_LIST_DONE_SHIFT                  (0U)
#define CRYPTO_DMA_INT_ST_LIST_DONE_MASK                   (0x1U << CRYPTO_DMA_INT_ST_LIST_DONE_SHIFT)                  /* 0x00000001 */
#define CRYPTO_DMA_INT_ST_DST_ITEM_DONE_SHIFT              (1U)
#define CRYPTO_DMA_INT_ST_DST_ITEM_DONE_MASK               (0x1U << CRYPTO_DMA_INT_ST_DST_ITEM_DONE_SHIFT)              /* 0x00000002 */
#define CRYPTO_DMA_INT_ST_SRC_ITEM_DONE_SHIFT              (2U)
#define CRYPTO_DMA_INT_ST_SRC_ITEM_DONE_MASK               (0x1U << CRYPTO_DMA_INT_ST_SRC_ITEM_DONE_SHIFT)              /* 0x00000004 */
#define CRYPTO_DMA_INT_ST_DST_ERR_SHIFT                    (3U)
#define CRYPTO_DMA_INT_ST_DST_ERR_MASK                     (0x1U << CRYPTO_DMA_INT_ST_DST_ERR_SHIFT)                    /* 0x00000008 */
#define CRYPTO_DMA_INT_ST_SRC_ERR_SHIFT                    (4U)
#define CRYPTO_DMA_INT_ST_SRC_ERR_MASK                     (0x1U << CRYPTO_DMA_INT_ST_SRC_ERR_SHIFT)                    /* 0x00000010 */
#define CRYPTO_DMA_INT_ST_LIST_ERR_SHIFT                   (5U)
#define CRYPTO_DMA_INT_ST_LIST_ERR_MASK                    (0x1U << CRYPTO_DMA_INT_ST_LIST_ERR_SHIFT)                   /* 0x00000020 */
#define CRYPTO_DMA_INT_ST_ZERO_LEN_SHIFT                   (6U)
#define CRYPTO_DMA_INT_ST_ZERO_LEN_MASK                    (0x1U << CRYPTO_DMA_INT_ST_ZERO_LEN_SHIFT)                   /* 0x00000040 */
/* DMA_CTL */
#define CRYPTO_DMA_CTL_OFFSET                              (0x10U)
#define CRYPTO_DMA_CTL_DMA_START_SHIFT                     (0U)
#define CRYPTO_DMA_CTL_DMA_START_MASK                      (0x1U << CRYPTO_DMA_CTL_DMA_START_SHIFT)                     /* 0x00000001 */
#define CRYPTO_DMA_CTL_DMA_RESTART_SHIFT                   (1U)
#define CRYPTO_DMA_CTL_DMA_RESTART_MASK                    (0x1U << CRYPTO_DMA_CTL_DMA_RESTART_SHIFT)                   /* 0x00000002 */
/* DMA_LLI_ADDR */
#define CRYPTO_DMA_LLI_ADDR_OFFSET                         (0x14U)
#define CRYPTO_DMA_LLI_ADDR_DMA_LLI_ADDR_SHIFT             (3U)
#define CRYPTO_DMA_LLI_ADDR_DMA_LLI_ADDR_MASK              (0x1FFFFFFFU << CRYPTO_DMA_LLI_ADDR_DMA_LLI_ADDR_SHIFT)      /* 0xFFFFFFF8 */
/* DMA_ST */
#define CRYPTO_DMA_ST_OFFSET                               (0x18U)
#define CRYPTO_DMA_ST_DMA_BUSY_SHIFT                       (0U)
#define CRYPTO_DMA_ST_DMA_BUSY_MASK                        (0x1U << CRYPTO_DMA_ST_DMA_BUSY_SHIFT)                       /* 0x00000001 */
/* DMA_STATE */
#define CRYPTO_DMA_STATE_OFFSET                            (0x1CU)
#define CRYPTO_DMA_STATE                                   (0x0U)
#define CRYPTO_DMA_STATE_DMA_DST_STATE_SHIFT               (0U)
#define CRYPTO_DMA_STATE_DMA_DST_STATE_MASK                (0x3U << CRYPTO_DMA_STATE_DMA_DST_STATE_SHIFT)               /* 0x00000003 */
#define CRYPTO_DMA_STATE_DMA_SRC_STATE_SHIFT               (2U)
#define CRYPTO_DMA_STATE_DMA_SRC_STATE_MASK                (0x3U << CRYPTO_DMA_STATE_DMA_SRC_STATE_SHIFT)               /* 0x0000000C */
#define CRYPTO_DMA_STATE_DMA_LLI_STATE_SHIFT               (4U)
#define CRYPTO_DMA_STATE_DMA_LLI_STATE_MASK                (0x3U << CRYPTO_DMA_STATE_DMA_LLI_STATE_SHIFT)               /* 0x00000030 */
/* DMA_LLI_RADDR */
#define CRYPTO_DMA_LLI_RADDR_OFFSET                        (0x20U)
#define CRYPTO_DMA_LLI_RADDR_DMA_LLI_RADDR_SHIFT           (0U)
#define CRYPTO_DMA_LLI_RADDR_DMA_LLI_RADDR_MASK            (0xFFFFFFFFU << CRYPTO_DMA_LLI_RADDR_DMA_LLI_RADDR_SHIFT)    /* 0xFFFFFFFF */
/* DMA_SRC_RADDR */
#define CRYPTO_DMA_SRC_RADDR_OFFSET                        (0x24U)
#define CRYPTO_DMA_SRC_RADDR_DMA_SRC_RADDR_SHIFT           (0U)
#define CRYPTO_DMA_SRC_RADDR_DMA_SRC_RADDR_MASK            (0xFFFFFFFFU << CRYPTO_DMA_SRC_RADDR_DMA_SRC_RADDR_SHIFT)    /* 0xFFFFFFFF */
/* DMA_DST_RADDR */
#define CRYPTO_DMA_DST_RADDR_OFFSET                        (0x28U)
#define CRYPTO_DMA_DST_RADDR_DMA_DST_WADDR_SHIFT           (0U)
#define CRYPTO_DMA_DST_RADDR_DMA_DST_WADDR_MASK            (0xFFFFFFFFU << CRYPTO_DMA_DST_RADDR_DMA_DST_WADDR_SHIFT)    /* 0xFFFFFFFF */
/* DMA_ITEM_ID */
#define CRYPTO_DMA_ITEM_ID_OFFSET                          (0x2CU)
#define CRYPTO_DMA_ITEM_ID                                 (0x0U)
#define CRYPTO_DMA_ITEM_ID_DMA_ITEM_ID_SHIFT               (0U)
#define CRYPTO_DMA_ITEM_ID_DMA_ITEM_ID_MASK                (0xFFU << CRYPTO_DMA_ITEM_ID_DMA_ITEM_ID_SHIFT)              /* 0x000000FF */
/* FIFO_CTL */
#define CRYPTO_FIFO_CTL_OFFSET                             (0x40U)
#define CRYPTO_FIFO_CTL_DIN_BYTESWAP_SHIFT                 (0U)
#define CRYPTO_FIFO_CTL_DIN_BYTESWAP_MASK                  (0x1U << CRYPTO_FIFO_CTL_DIN_BYTESWAP_SHIFT)                 /* 0x00000001 */
#define CRYPTO_FIFO_CTL_DOUT_BYTESWAP_SHIFT                (1U)
#define CRYPTO_FIFO_CTL_DOUT_BYTESWAP_MASK                 (0x1U << CRYPTO_FIFO_CTL_DOUT_BYTESWAP_SHIFT)                /* 0x00000002 */
/* BC_CTL */
#define CRYPTO_BC_CTL_OFFSET                               (0x44U)
#define CRYPTO_BC_CTL_BC_ENABLE_SHIFT                      (0U)
#define CRYPTO_BC_CTL_BC_ENABLE_MASK                       (0x1U << CRYPTO_BC_CTL_BC_ENABLE_SHIFT)                      /* 0x00000001 */
#define CRYPTO_BC_CTL_DECRYPT_SHIFT                        (1U)
#define CRYPTO_BC_CTL_DECRYPT_MASK                         (0x1U << CRYPTO_BC_CTL_DECRYPT_SHIFT)                        /* 0x00000002 */
#define CRYPTO_BC_CTL_KEY_SIZE_SHIFT                       (2U)
#define CRYPTO_BC_CTL_KEY_SIZE_MASK                        (0x3U << CRYPTO_BC_CTL_KEY_SIZE_SHIFT)                       /* 0x0000000C */
#define CRYPTO_BC_CTL_MODE_SHIFT                           (4U)
#define CRYPTO_BC_CTL_MODE_MASK                            (0xFU << CRYPTO_BC_CTL_MODE_SHIFT)                           /* 0x000000F0 */
#define CRYPTO_BC_CTL_BC_CIPHER_SEL_SHIFT                  (8U)
#define CRYPTO_BC_CTL_BC_CIPHER_SEL_MASK                   (0x3U << CRYPTO_BC_CTL_BC_CIPHER_SEL_SHIFT)                  /* 0x00000300 */
/* HASH_CTL */
#define CRYPTO_HASH_CTL_OFFSET                             (0x48U)
#define CRYPTO_HASH_CTL_HASH_ENABLE_SHIFT                  (0U)
#define CRYPTO_HASH_CTL_HASH_ENABLE_MASK                   (0x1U << CRYPTO_HASH_CTL_HASH_ENABLE_SHIFT)                  /* 0x00000001 */
#define CRYPTO_HASH_CTL_HASH_SRC_SEL_SHIFT                 (1U)
#define CRYPTO_HASH_CTL_HASH_SRC_SEL_MASK                  (0x1U << CRYPTO_HASH_CTL_HASH_SRC_SEL_SHIFT)                 /* 0x00000002 */
#define CRYPTO_HASH_CTL_HW_PAD_ENABLE_SHIFT                (2U)
#define CRYPTO_HASH_CTL_HW_PAD_ENABLE_MASK                 (0x1U << CRYPTO_HASH_CTL_HW_PAD_ENABLE_SHIFT)                /* 0x00000004 */
#define CRYPTO_HASH_CTL_HMAC_ENABLE_SHIFT                  (3U)
#define CRYPTO_HASH_CTL_HMAC_ENABLE_MASK                   (0x1U << CRYPTO_HASH_CTL_HMAC_ENABLE_SHIFT)                  /* 0x00000008 */
#define CRYPTO_HASH_CTL_HASH_CIPHER_SEL_SHIFT              (4U)
#define CRYPTO_HASH_CTL_HASH_CIPHER_SEL_MASK               (0xFU << CRYPTO_HASH_CTL_HASH_CIPHER_SEL_SHIFT)              /* 0x000000F0 */
/* CIPHER_ST */
#define CRYPTO_CIPHER_ST_OFFSET                            (0x4CU)
#define CRYPTO_CIPHER_ST                                   (0x0U)
#define CRYPTO_CIPHER_ST_BLOCK_CIPHER_BUSY_SHIFT           (0U)
#define CRYPTO_CIPHER_ST_BLOCK_CIPHER_BUSY_MASK            (0x1U << CRYPTO_CIPHER_ST_BLOCK_CIPHER_BUSY_SHIFT)           /* 0x00000001 */
#define CRYPTO_CIPHER_ST_HASH_BUSY_SHIFT                   (1U)
#define CRYPTO_CIPHER_ST_HASH_BUSY_MASK                    (0x1U << CRYPTO_CIPHER_ST_HASH_BUSY_SHIFT)                   /* 0x00000002 */
#define CRYPTO_CIPHER_ST_OTP_KEY_VALID_SHIFT               (2U)
#define CRYPTO_CIPHER_ST_OTP_KEY_VALID_MASK                (0x1U << CRYPTO_CIPHER_ST_OTP_KEY_VALID_SHIFT)               /* 0x00000004 */
/* CIPHER_STATE */
#define CRYPTO_CIPHER_STATE_OFFSET                         (0x50U)
#define CRYPTO_CIPHER_STATE_SERIAL_STATE_SHIFT             (0U)
#define CRYPTO_CIPHER_STATE_SERIAL_STATE_MASK              (0x3U << CRYPTO_CIPHER_STATE_SERIAL_STATE_SHIFT)             /* 0x00000003 */
#define CRYPTO_CIPHER_STATE_MAC_STATE_SHIFT                (2U)
#define CRYPTO_CIPHER_STATE_MAC_STATE_MASK                 (0x3U << CRYPTO_CIPHER_STATE_MAC_STATE_SHIFT)                /* 0x0000000C */
#define CRYPTO_CIPHER_STATE_PARALLEL_STATE_SHIFT           (4U)
#define CRYPTO_CIPHER_STATE_PARALLEL_STATE_MASK            (0x3U << CRYPTO_CIPHER_STATE_PARALLEL_STATE_SHIFT)           /* 0x00000030 */
#define CRYPTO_CIPHER_STATE_CCM_STATE_SHIFT                (6U)
#define CRYPTO_CIPHER_STATE_CCM_STATE_MASK                 (0x3U << CRYPTO_CIPHER_STATE_CCM_STATE_SHIFT)                /* 0x000000C0 */
#define CRYPTO_CIPHER_STATE_GCM_STATE_SHIFT                (8U)
#define CRYPTO_CIPHER_STATE_GCM_STATE_MASK                 (0x3U << CRYPTO_CIPHER_STATE_GCM_STATE_SHIFT)                /* 0x00000300 */
#define CRYPTO_CIPHER_STATE_HASH_STATE_SHIFT               (10U)
#define CRYPTO_CIPHER_STATE_HASH_STATE_MASK                (0x1FU << CRYPTO_CIPHER_STATE_HASH_STATE_SHIFT)              /* 0x00007C00 */
/* CHN_IV_0 */
#define CRYPTO_CHN_IV_0_OFFSET                             (0x100U)
#define CRYPTO_CHN_IV_0_CHN_IV_0_SHIFT                     (0U)
#define CRYPTO_CHN_IV_0_CHN_IV_0_MASK                      (0xFFFFFFFFU << CRYPTO_CHN_IV_0_CHN_IV_0_SHIFT)              /* 0xFFFFFFFF */
/* CHN_IV_1 */
#define CRYPTO_CHN_IV_1_OFFSET                             (0x104U)
#define CRYPTO_CHN_IV_1_CHN_IV_1_SHIFT                     (0U)
#define CRYPTO_CHN_IV_1_CHN_IV_1_MASK                      (0xFFFFFFFFU << CRYPTO_CHN_IV_1_CHN_IV_1_SHIFT)              /* 0xFFFFFFFF */
/* CHN_IV_2 */
#define CRYPTO_CHN_IV_2_OFFSET                             (0x108U)
#define CRYPTO_CHN_IV_2_CHN_IV_2_SHIFT                     (0U)
#define CRYPTO_CHN_IV_2_CHN_IV_2_MASK                      (0xFFFFFFFFU << CRYPTO_CHN_IV_2_CHN_IV_2_SHIFT)              /* 0xFFFFFFFF */
/* CHN_IV_3 */
#define CRYPTO_CHN_IV_3_OFFSET                             (0x10CU)
#define CRYPTO_CHN_IV_3_CHN_IV_3_SHIFT                     (0U)
#define CRYPTO_CHN_IV_3_CHN_IV_3_MASK                      (0xFFFFFFFFU << CRYPTO_CHN_IV_3_CHN_IV_3_SHIFT)              /* 0xFFFFFFFF */
/* CHN_KEY_0 */
#define CRYPTO_CHN_KEY_0_OFFSET                            (0x180U)
#define CRYPTO_CHN_KEY_0_CHN_KEY_0_SHIFT                   (0U)
#define CRYPTO_CHN_KEY_0_CHN_KEY_0_MASK                    (0xFFFFFFFFU << CRYPTO_CHN_KEY_0_CHN_KEY_0_SHIFT)            /* 0xFFFFFFFF */
/* CHN_KEY_1 */
#define CRYPTO_CHN_KEY_1_OFFSET                            (0x184U)
#define CRYPTO_CHN_KEY_1_CHN_KEY_1_SHIFT                   (0U)
#define CRYPTO_CHN_KEY_1_CHN_KEY_1_MASK                    (0xFFFFFFFFU << CRYPTO_CHN_KEY_1_CHN_KEY_1_SHIFT)            /* 0xFFFFFFFF */
/* CHN_KEY_2 */
#define CRYPTO_CHN_KEY_2_OFFSET                            (0x188U)
#define CRYPTO_CHN_KEY_2_CHN_KEY_2_SHIFT                   (0U)
#define CRYPTO_CHN_KEY_2_CHN_KEY_2_MASK                    (0xFFFFFFFFU << CRYPTO_CHN_KEY_2_CHN_KEY_2_SHIFT)            /* 0xFFFFFFFF */
/* CHN_KEY_3 */
#define CRYPTO_CHN_KEY_3_OFFSET                            (0x18CU)
#define CRYPTO_CHN_KEY_3_CHN_KEY_3_SHIFT                   (0U)
#define CRYPTO_CHN_KEY_3_CHN_KEY_3_MASK                    (0xFFFFFFFFU << CRYPTO_CHN_KEY_3_CHN_KEY_3_SHIFT)            /* 0xFFFFFFFF */
/* CHN_PKEY_0 */
#define CRYPTO_CHN_PKEY_0_OFFSET                           (0x200U)
#define CRYPTO_CHN_PKEY_0_CHN_PKEY_0_SHIFT                 (0U)
#define CRYPTO_CHN_PKEY_0_CHN_PKEY_0_MASK                  (0xFFFFFFFFU << CRYPTO_CHN_PKEY_0_CHN_PKEY_0_SHIFT)          /* 0xFFFFFFFF */
/* CHN_PKEY_1 */
#define CRYPTO_CHN_PKEY_1_OFFSET                           (0x204U)
#define CRYPTO_CHN_PKEY_1_CHN_PKEY_1_SHIFT                 (0U)
#define CRYPTO_CHN_PKEY_1_CHN_PKEY_1_MASK                  (0xFFFFFFFFU << CRYPTO_CHN_PKEY_1_CHN_PKEY_1_SHIFT)          /* 0xFFFFFFFF */
/* CHN_PKEY_2 */
#define CRYPTO_CHN_PKEY_2_OFFSET                           (0x208U)
#define CRYPTO_CHN_PKEY_2_CHN_PKEY_2_SHIFT                 (0U)
#define CRYPTO_CHN_PKEY_2_CHN_PKEY_2_MASK                  (0xFFFFFFFFU << CRYPTO_CHN_PKEY_2_CHN_PKEY_2_SHIFT)          /* 0xFFFFFFFF */
/* CHN_PKEY_3 */
#define CRYPTO_CHN_PKEY_3_OFFSET                           (0x20CU)
#define CRYPTO_CHN_PKEY_3_CHN_KEY_3_SHIFT                  (0U)
#define CRYPTO_CHN_PKEY_3_CHN_KEY_3_MASK                   (0xFFFFFFFFU << CRYPTO_CHN_PKEY_3_CHN_KEY_3_SHIFT)           /* 0xFFFFFFFF */
/* CHN_PC_LEN_0 */
#define CRYPTO_CHN_PC_LEN_0_OFFSET                         (0x280U)
#define CRYPTO_CHN_PC_LEN_0_CHN_PC_LEN_0_SHIFT             (0U)
#define CRYPTO_CHN_PC_LEN_0_CHN_PC_LEN_0_MASK              (0xFFFFFFFFU << CRYPTO_CHN_PC_LEN_0_CHN_PC_LEN_0_SHIFT)      /* 0xFFFFFFFF */
/* CHN_PC_LEN_1 */
#define CRYPTO_CHN_PC_LEN_1_OFFSET                         (0x284U)
#define CRYPTO_CHN_PC_LEN_1_CHN_PC_LEN_1_SHIFT             (0U)
#define CRYPTO_CHN_PC_LEN_1_CHN_PC_LEN_1_MASK              (0x1FFFFFFFU << CRYPTO_CHN_PC_LEN_1_CHN_PC_LEN_1_SHIFT)      /* 0x1FFFFFFF */
/* CHN_ADA_LEN_0 */
#define CRYPTO_CHN_ADA_LEN_0_OFFSET                        (0x2C0U)
#define CRYPTO_CHN_ADA_LEN_0_CHN_ADA_LEN_0_SHIFT           (0U)
#define CRYPTO_CHN_ADA_LEN_0_CHN_ADA_LEN_0_MASK            (0xFFFFFFFFU << CRYPTO_CHN_ADA_LEN_0_CHN_ADA_LEN_0_SHIFT)    /* 0xFFFFFFFF */
/* CHN_ADA_LEN_1 */
#define CRYPTO_CHN_ADA_LEN_1_OFFSET                        (0x2C4U)
#define CRYPTO_CHN_ADA_LEN_1_CHN_ADA_LEN_1_SHIFT           (0U)
#define CRYPTO_CHN_ADA_LEN_1_CHN_ADA_LEN_1_MASK            (0x1FFFFFFFU << CRYPTO_CHN_ADA_LEN_1_CHN_ADA_LEN_1_SHIFT)    /* 0x1FFFFFFF */
/* CHN_IV_LEN_0 */
#define CRYPTO_CHN_IV_LEN_0_OFFSET                         (0x300U)
#define CRYPTO_CHN_IV_LEN_0_CHN_IV_LEN_SHIFT               (0U)
#define CRYPTO_CHN_IV_LEN_0_CHN_IV_LEN_MASK                (0x1FU << CRYPTO_CHN_IV_LEN_0_CHN_IV_LEN_SHIFT)              /* 0x0000001F */
/* CHN_TAG_0 */
#define CRYPTO_CHN_TAG_0_OFFSET                            (0x320U)
#define CRYPTO_CHN_TAG_0                                   (0x0U)
#define CRYPTO_CHN_TAG_0_CHN_TAG_0_SHIFT                   (0U)
#define CRYPTO_CHN_TAG_0_CHN_TAG_0_MASK                    (0xFFFFFFFFU << CRYPTO_CHN_TAG_0_CHN_TAG_0_SHIFT)            /* 0xFFFFFFFF */
/* CHN_TAG_1 */
#define CRYPTO_CHN_TAG_1_OFFSET                            (0x324U)
#define CRYPTO_CHN_TAG_1                                   (0x0U)
#define CRYPTO_CHN_TAG_1_CHN_TAG_1_SHIFT                   (0U)
#define CRYPTO_CHN_TAG_1_CHN_TAG_1_MASK                    (0xFFFFFFFFU << CRYPTO_CHN_TAG_1_CHN_TAG_1_SHIFT)            /* 0xFFFFFFFF */
/* CHN_TAG_2 */
#define CRYPTO_CHN_TAG_2_OFFSET                            (0x328U)
#define CRYPTO_CHN_TAG_2                                   (0x0U)
#define CRYPTO_CHN_TAG_2_CHN_TAG_2_SHIFT                   (0U)
#define CRYPTO_CHN_TAG_2_CHN_TAG_2_MASK                    (0xFFFFFFFFU << CRYPTO_CHN_TAG_2_CHN_TAG_2_SHIFT)            /* 0xFFFFFFFF */
/* CHN_TAG_3 */
#define CRYPTO_CHN_TAG_3_OFFSET                            (0x32CU)
#define CRYPTO_CHN_TAG_3                                   (0x0U)
#define CRYPTO_CHN_TAG_3_CHN_TAG_3_SHIFT                   (0U)
#define CRYPTO_CHN_TAG_3_CHN_TAG_3_MASK                    (0xFFFFFFFFU << CRYPTO_CHN_TAG_3_CHN_TAG_3_SHIFT)            /* 0xFFFFFFFF */
/* HASH_DOUT_0 */
#define CRYPTO_HASH_DOUT_0_OFFSET                          (0x3A0U)
#define CRYPTO_HASH_DOUT_0                                 (0x0U)
#define CRYPTO_HASH_DOUT_0_HASH_DOUT_0_SHIFT               (0U)
#define CRYPTO_HASH_DOUT_0_HASH_DOUT_0_MASK                (0xFFFFFFFFU << CRYPTO_HASH_DOUT_0_HASH_DOUT_0_SHIFT)        /* 0xFFFFFFFF */
/* HASH_DOUT_1 */
#define CRYPTO_HASH_DOUT_1_OFFSET                          (0x3A4U)
#define CRYPTO_HASH_DOUT_1                                 (0x0U)
#define CRYPTO_HASH_DOUT_1_HASH_DOUT_1_SHIFT               (0U)
#define CRYPTO_HASH_DOUT_1_HASH_DOUT_1_MASK                (0xFFFFFFFFU << CRYPTO_HASH_DOUT_1_HASH_DOUT_1_SHIFT)        /* 0xFFFFFFFF */
/* HASH_DOUT_2 */
#define CRYPTO_HASH_DOUT_2_OFFSET                          (0x3A8U)
#define CRYPTO_HASH_DOUT_2                                 (0x0U)
#define CRYPTO_HASH_DOUT_2_HASH_DOUT_2_SHIFT               (0U)
#define CRYPTO_HASH_DOUT_2_HASH_DOUT_2_MASK                (0xFFFFFFFFU << CRYPTO_HASH_DOUT_2_HASH_DOUT_2_SHIFT)        /* 0xFFFFFFFF */
/* HASH_DOUT_3 */
#define CRYPTO_HASH_DOUT_3_OFFSET                          (0x3ACU)
#define CRYPTO_HASH_DOUT_3                                 (0x0U)
#define CRYPTO_HASH_DOUT_3_HASH_DOUT_3_SHIFT               (0U)
#define CRYPTO_HASH_DOUT_3_HASH_DOUT_3_MASK                (0xFFFFFFFFU << CRYPTO_HASH_DOUT_3_HASH_DOUT_3_SHIFT)        /* 0xFFFFFFFF */
/* HASH_DOUT_4 */
#define CRYPTO_HASH_DOUT_4_OFFSET                          (0x3B0U)
#define CRYPTO_HASH_DOUT_4                                 (0x0U)
#define CRYPTO_HASH_DOUT_4_HASH_DOUT_4_SHIFT               (0U)
#define CRYPTO_HASH_DOUT_4_HASH_DOUT_4_MASK                (0xFFFFFFFFU << CRYPTO_HASH_DOUT_4_HASH_DOUT_4_SHIFT)        /* 0xFFFFFFFF */
/* HASH_DOUT_5 */
#define CRYPTO_HASH_DOUT_5_OFFSET                          (0x3B4U)
#define CRYPTO_HASH_DOUT_5                                 (0x0U)
#define CRYPTO_HASH_DOUT_5_HASH_DOUT_5_SHIFT               (0U)
#define CRYPTO_HASH_DOUT_5_HASH_DOUT_5_MASK                (0xFFFFFFFFU << CRYPTO_HASH_DOUT_5_HASH_DOUT_5_SHIFT)        /* 0xFFFFFFFF */
/* HASH_DOUT_6 */
#define CRYPTO_HASH_DOUT_6_OFFSET                          (0x3B8U)
#define CRYPTO_HASH_DOUT_6                                 (0x0U)
#define CRYPTO_HASH_DOUT_6_HASH_DOUT_6_SHIFT               (0U)
#define CRYPTO_HASH_DOUT_6_HASH_DOUT_6_MASK                (0xFFFFFFFFU << CRYPTO_HASH_DOUT_6_HASH_DOUT_6_SHIFT)        /* 0xFFFFFFFF */
/* HASH_DOUT_7 */
#define CRYPTO_HASH_DOUT_7_OFFSET                          (0x3BCU)
#define CRYPTO_HASH_DOUT_7                                 (0x0U)
#define CRYPTO_HASH_DOUT_7_HASH_DOUT_7_SHIFT               (0U)
#define CRYPTO_HASH_DOUT_7_HASH_DOUT_7_MASK                (0xFFFFFFFFU << CRYPTO_HASH_DOUT_7_HASH_DOUT_7_SHIFT)        /* 0xFFFFFFFF */
/* HASH_DOUT_8 */
#define CRYPTO_HASH_DOUT_8_OFFSET                          (0x3C0U)
#define CRYPTO_HASH_DOUT_8                                 (0x0U)
#define CRYPTO_HASH_DOUT_8_HASH_DOUT_8_SHIFT               (0U)
#define CRYPTO_HASH_DOUT_8_HASH_DOUT_8_MASK                (0xFFFFFFFFU << CRYPTO_HASH_DOUT_8_HASH_DOUT_8_SHIFT)        /* 0xFFFFFFFF */
/* HASH_DOUT_9 */
#define CRYPTO_HASH_DOUT_9_OFFSET                          (0x3C4U)
#define CRYPTO_HASH_DOUT_9                                 (0x0U)
#define CRYPTO_HASH_DOUT_9_HASH_DOUT_9_SHIFT               (0U)
#define CRYPTO_HASH_DOUT_9_HASH_DOUT_9_MASK                (0xFFFFFFFFU << CRYPTO_HASH_DOUT_9_HASH_DOUT_9_SHIFT)        /* 0xFFFFFFFF */
/* HASH_DOUT_10 */
#define CRYPTO_HASH_DOUT_10_OFFSET                         (0x3C8U)
#define CRYPTO_HASH_DOUT_10                                (0x0U)
#define CRYPTO_HASH_DOUT_10_HASH_DOUT_10_SHIFT             (0U)
#define CRYPTO_HASH_DOUT_10_HASH_DOUT_10_MASK              (0xFFFFFFFFU << CRYPTO_HASH_DOUT_10_HASH_DOUT_10_SHIFT)      /* 0xFFFFFFFF */
/* HASH_DOUT_11 */
#define CRYPTO_HASH_DOUT_11_OFFSET                         (0x3CCU)
#define CRYPTO_HASH_DOUT_11                                (0x0U)
#define CRYPTO_HASH_DOUT_11_HASH_DOUT_11_SHIFT             (0U)
#define CRYPTO_HASH_DOUT_11_HASH_DOUT_11_MASK              (0xFFFFFFFFU << CRYPTO_HASH_DOUT_11_HASH_DOUT_11_SHIFT)      /* 0xFFFFFFFF */
/* HASH_DOUT_12 */
#define CRYPTO_HASH_DOUT_12_OFFSET                         (0x3D0U)
#define CRYPTO_HASH_DOUT_12                                (0x0U)
#define CRYPTO_HASH_DOUT_12_HASH_DOUT_12_SHIFT             (0U)
#define CRYPTO_HASH_DOUT_12_HASH_DOUT_12_MASK              (0xFFFFFFFFU << CRYPTO_HASH_DOUT_12_HASH_DOUT_12_SHIFT)      /* 0xFFFFFFFF */
/* HASH_DOUT_13 */
#define CRYPTO_HASH_DOUT_13_OFFSET                         (0x3D4U)
#define CRYPTO_HASH_DOUT_13                                (0x0U)
#define CRYPTO_HASH_DOUT_13_HASH_DOUT_13_SHIFT             (0U)
#define CRYPTO_HASH_DOUT_13_HASH_DOUT_13_MASK              (0xFFFFFFFFU << CRYPTO_HASH_DOUT_13_HASH_DOUT_13_SHIFT)      /* 0xFFFFFFFF */
/* HASH_DOUT_14 */
#define CRYPTO_HASH_DOUT_14_OFFSET                         (0x3D8U)
#define CRYPTO_HASH_DOUT_14                                (0x0U)
#define CRYPTO_HASH_DOUT_14_HASH_DOUT_14_SHIFT             (0U)
#define CRYPTO_HASH_DOUT_14_HASH_DOUT_14_MASK              (0xFFFFFFFFU << CRYPTO_HASH_DOUT_14_HASH_DOUT_14_SHIFT)      /* 0xFFFFFFFF */
/* HASH_DOUT_15 */
#define CRYPTO_HASH_DOUT_15_OFFSET                         (0x3DCU)
#define CRYPTO_HASH_DOUT_15                                (0x0U)
#define CRYPTO_HASH_DOUT_15_HASH_DOUT_15_SHIFT             (0U)
#define CRYPTO_HASH_DOUT_15_HASH_DOUT_15_MASK              (0xFFFFFFFFU << CRYPTO_HASH_DOUT_15_HASH_DOUT_15_SHIFT)      /* 0xFFFFFFFF */
/* TAG_VALID */
#define CRYPTO_TAG_VALID_OFFSET                            (0x3E0U)
#define CRYPTO_TAG_VALID_CH0_TAG_VALID_SHIFT               (0U)
#define CRYPTO_TAG_VALID_CH0_TAG_VALID_MASK                (0x1U << CRYPTO_TAG_VALID_CH0_TAG_VALID_SHIFT)               /* 0x00000001 */
#define CRYPTO_TAG_VALID_CH1_TAG_VALID_SHIFT               (1U)
#define CRYPTO_TAG_VALID_CH1_TAG_VALID_MASK                (0x1U << CRYPTO_TAG_VALID_CH1_TAG_VALID_SHIFT)               /* 0x00000002 */
#define CRYPTO_TAG_VALID_CH2_TAG_VALID_SHIFT               (2U)
#define CRYPTO_TAG_VALID_CH2_TAG_VALID_MASK                (0x1U << CRYPTO_TAG_VALID_CH2_TAG_VALID_SHIFT)               /* 0x00000004 */
#define CRYPTO_TAG_VALID_CH3_TAG_VALID_SHIFT               (3U)
#define CRYPTO_TAG_VALID_CH3_TAG_VALID_MASK                (0x1U << CRYPTO_TAG_VALID_CH3_TAG_VALID_SHIFT)               /* 0x00000008 */
#define CRYPTO_TAG_VALID_CH4_TAG_VALID_SHIFT               (4U)
#define CRYPTO_TAG_VALID_CH4_TAG_VALID_MASK                (0x1U << CRYPTO_TAG_VALID_CH4_TAG_VALID_SHIFT)               /* 0x00000010 */
#define CRYPTO_TAG_VALID_CH5_TAG_VALID_SHIFT               (5U)
#define CRYPTO_TAG_VALID_CH5_TAG_VALID_MASK                (0x1U << CRYPTO_TAG_VALID_CH5_TAG_VALID_SHIFT)               /* 0x00000020 */
#define CRYPTO_TAG_VALID_CH6_TAG_VALID_SHIFT               (6U)
#define CRYPTO_TAG_VALID_CH6_TAG_VALID_MASK                (0x1U << CRYPTO_TAG_VALID_CH6_TAG_VALID_SHIFT)               /* 0x00000040 */
#define CRYPTO_TAG_VALID_CH7_TAG_VALID_SHIFT               (7U)
#define CRYPTO_TAG_VALID_CH7_TAG_VALID_MASK                (0x1U << CRYPTO_TAG_VALID_CH7_TAG_VALID_SHIFT)               /* 0x00000080 */
/* HASH_VALID */
#define CRYPTO_HASH_VALID_OFFSET                           (0x3E4U)
#define CRYPTO_HASH_VALID_HASH_VALID_SHIFT                 (0U)
#define CRYPTO_HASH_VALID_HASH_VALID_MASK                  (0x1U << CRYPTO_HASH_VALID_HASH_VALID_SHIFT)                 /* 0x00000001 */
/* VERSION */
#define CRYPTO_VERSION_OFFSET                              (0x3F0U)
#define CRYPTO_VERSION                                     (0x1000000U)
#define CRYPTO_VERSION_VERSION_NUM_SHIFT                   (0U)
#define CRYPTO_VERSION_VERSION_NUM_MASK                    (0xFFFFFFFFU << CRYPTO_VERSION_VERSION_NUM_SHIFT)            /* 0xFFFFFFFF */
/* RNG_CTL */
#define CRYPTO_RNG_CTL_OFFSET                              (0x400U)
#define CRYPTO_RNG_CTL_RNG_START_SHIFT                     (0U)
#define CRYPTO_RNG_CTL_RNG_START_MASK                      (0x1U << CRYPTO_RNG_CTL_RNG_START_SHIFT)                     /* 0x00000001 */
#define CRYPTO_RNG_CTL_RNG_ENABLE_SHIFT                    (1U)
#define CRYPTO_RNG_CTL_RNG_ENABLE_MASK                     (0x1U << CRYPTO_RNG_CTL_RNG_ENABLE_SHIFT)                    /* 0x00000002 */
#define CRYPTO_RNG_CTL_RING_SEL_SHIFT                      (2U)
#define CRYPTO_RNG_CTL_RING_SEL_MASK                       (0x3U << CRYPTO_RNG_CTL_RING_SEL_SHIFT)                      /* 0x0000000C */
#define CRYPTO_RNG_CTL_RNG_LEN_SHIFT                       (4U)
#define CRYPTO_RNG_CTL_RNG_LEN_MASK                        (0x3U << CRYPTO_RNG_CTL_RNG_LEN_SHIFT)                       /* 0x00000030 */
/* RNG_SAMPLE_CNT */
#define CRYPTO_RNG_SAMPLE_CNT_OFFSET                       (0x404U)
#define CRYPTO_RNG_SAMPLE_CNT_RNG_SAMPLE_CNT_SHIFT         (0U)
#define CRYPTO_RNG_SAMPLE_CNT_RNG_SAMPLE_CNT_MASK          (0xFFFFU << CRYPTO_RNG_SAMPLE_CNT_RNG_SAMPLE_CNT_SHIFT)      /* 0x0000FFFF */
/* RNG_DOUT_0 */
#define CRYPTO_RNG_DOUT_0_OFFSET                           (0x410U)
#define CRYPTO_RNG_DOUT_0                                  (0x0U)
#define CRYPTO_RNG_DOUT_0_RNG_DOUT_0_SHIFT                 (0U)
#define CRYPTO_RNG_DOUT_0_RNG_DOUT_0_MASK                  (0xFFFFFFFFU << CRYPTO_RNG_DOUT_0_RNG_DOUT_0_SHIFT)          /* 0xFFFFFFFF */
/* RNG_DOUT_1 */
#define CRYPTO_RNG_DOUT_1_OFFSET                           (0x414U)
#define CRYPTO_RNG_DOUT_1                                  (0x0U)
#define CRYPTO_RNG_DOUT_1_RNG_DOUT_1_SHIFT                 (0U)
#define CRYPTO_RNG_DOUT_1_RNG_DOUT_1_MASK                  (0xFFFFFFFFU << CRYPTO_RNG_DOUT_1_RNG_DOUT_1_SHIFT)          /* 0xFFFFFFFF */
/* RNG_DOUT_2 */
#define CRYPTO_RNG_DOUT_2_OFFSET                           (0x418U)
#define CRYPTO_RNG_DOUT_2                                  (0x0U)
#define CRYPTO_RNG_DOUT_2_RNG_DOUT_2_SHIFT                 (0U)
#define CRYPTO_RNG_DOUT_2_RNG_DOUT_2_MASK                  (0xFFFFFFFFU << CRYPTO_RNG_DOUT_2_RNG_DOUT_2_SHIFT)          /* 0xFFFFFFFF */
/* RNG_DOUT_3 */
#define CRYPTO_RNG_DOUT_3_OFFSET                           (0x41CU)
#define CRYPTO_RNG_DOUT_3                                  (0x0U)
#define CRYPTO_RNG_DOUT_3_RNG_DOUT_3_SHIFT                 (0U)
#define CRYPTO_RNG_DOUT_3_RNG_DOUT_3_MASK                  (0xFFFFFFFFU << CRYPTO_RNG_DOUT_3_RNG_DOUT_3_SHIFT)          /* 0xFFFFFFFF */
/* RNG_DOUT_4 */
#define CRYPTO_RNG_DOUT_4_OFFSET                           (0x420U)
#define CRYPTO_RNG_DOUT_4                                  (0x0U)
#define CRYPTO_RNG_DOUT_4_RNG_DOUT_4_SHIFT                 (0U)
#define CRYPTO_RNG_DOUT_4_RNG_DOUT_4_MASK                  (0xFFFFFFFFU << CRYPTO_RNG_DOUT_4_RNG_DOUT_4_SHIFT)          /* 0xFFFFFFFF */
/* RNG_DOUT_5 */
#define CRYPTO_RNG_DOUT_5_OFFSET                           (0x424U)
#define CRYPTO_RNG_DOUT_5                                  (0x0U)
#define CRYPTO_RNG_DOUT_5_RNG_DOUT_5_SHIFT                 (0U)
#define CRYPTO_RNG_DOUT_5_RNG_DOUT_5_MASK                  (0xFFFFFFFFU << CRYPTO_RNG_DOUT_5_RNG_DOUT_5_SHIFT)          /* 0xFFFFFFFF */
/* RNG_DOUT_6 */
#define CRYPTO_RNG_DOUT_6_OFFSET                           (0x428U)
#define CRYPTO_RNG_DOUT_6_RNG_DOUT_6_SHIFT                 (0U)
#define CRYPTO_RNG_DOUT_6_RNG_DOUT_6_MASK                  (0xFFFFFFFFU << CRYPTO_RNG_DOUT_6_RNG_DOUT_6_SHIFT)          /* 0xFFFFFFFF */
/* RNG_DOUT_7 */
#define CRYPTO_RNG_DOUT_7_OFFSET                           (0x42CU)
#define CRYPTO_RNG_DOUT_7_RNG_DOUT_7_SHIFT                 (0U)
#define CRYPTO_RNG_DOUT_7_RNG_DOUT_7_MASK                  (0xFFFFFFFFU << CRYPTO_RNG_DOUT_7_RNG_DOUT_7_SHIFT)          /* 0xFFFFFFFF */
/* RAM_CTL */
#define CRYPTO_RAM_CTL_OFFSET                              (0x480U)
#define CRYPTO_RAM_CTL_RAM_PKA_RDY_SHIFT                   (0U)
#define CRYPTO_RAM_CTL_RAM_PKA_RDY_MASK                    (0x1U << CRYPTO_RAM_CTL_RAM_PKA_RDY_SHIFT)                   /* 0x00000001 */
/* RAM_ST */
#define CRYPTO_RAM_ST_OFFSET                               (0x484U)
#define CRYPTO_RAM_ST                                      (0x1U)
#define CRYPTO_RAM_ST_CLK_RAM_RDY_SHIFT                    (0U)
#define CRYPTO_RAM_ST_CLK_RAM_RDY_MASK                     (0x1U << CRYPTO_RAM_ST_CLK_RAM_RDY_SHIFT)                    /* 0x00000001 */
/* DEBUG_CTL */
#define CRYPTO_DEBUG_CTL_OFFSET                            (0x4A0U)
#define CRYPTO_DEBUG_CTL_PKA_DEBUG_MODE_SHIFT              (0U)
#define CRYPTO_DEBUG_CTL_PKA_DEBUG_MODE_MASK               (0x1U << CRYPTO_DEBUG_CTL_PKA_DEBUG_MODE_SHIFT)              /* 0x00000001 */
/* DEBUG_ST */
#define CRYPTO_DEBUG_ST_OFFSET                             (0x4A4U)
#define CRYPTO_DEBUG_ST                                    (0x1U)
#define CRYPTO_DEBUG_ST_PKA_DEBUG_CLK_EN_SHIFT             (0U)
#define CRYPTO_DEBUG_ST_PKA_DEBUG_CLK_EN_MASK              (0x1U << CRYPTO_DEBUG_ST_PKA_DEBUG_CLK_EN_SHIFT)             /* 0x00000001 */
/* DEBUG_MONITOR */
#define CRYPTO_DEBUG_MONITOR_OFFSET                        (0x4A8U)
#define CRYPTO_DEBUG_MONITOR_PKA_MONITOR_BUS_SHIFT         (0U)
#define CRYPTO_DEBUG_MONITOR_PKA_MONITOR_BUS_MASK          (0xFFFFFFFFU << CRYPTO_DEBUG_MONITOR_PKA_MONITOR_BUS_SHIFT)  /* 0xFFFFFFFF */
/* PKA_MEM_MAP0 */
#define CRYPTO_PKA_MEM_MAP0_OFFSET                         (0x800U)
#define CRYPTO_PKA_MEM_MAP0_MEMORY_MAP0_SHIFT              (2U)
#define CRYPTO_PKA_MEM_MAP0_MEMORY_MAP0_MASK               (0x3FFU << CRYPTO_PKA_MEM_MAP0_MEMORY_MAP0_SHIFT)            /* 0x00000FFC */
/* PKA_MEM_MAP1 */
#define CRYPTO_PKA_MEM_MAP1_OFFSET                         (0x804U)
#define CRYPTO_PKA_MEM_MAP1_MEMORY_MAP1_SHIFT              (2U)
#define CRYPTO_PKA_MEM_MAP1_MEMORY_MAP1_MASK               (0x3FFU << CRYPTO_PKA_MEM_MAP1_MEMORY_MAP1_SHIFT)            /* 0x00000FFC */
/* PKA_MEM_MAP2 */
#define CRYPTO_PKA_MEM_MAP2_OFFSET                         (0x808U)
#define CRYPTO_PKA_MEM_MAP2_MEMORY_MAP2_SHIFT              (2U)
#define CRYPTO_PKA_MEM_MAP2_MEMORY_MAP2_MASK               (0x3FFU << CRYPTO_PKA_MEM_MAP2_MEMORY_MAP2_SHIFT)            /* 0x00000FFC */
/* PKA_MEM_MAP3 */
#define CRYPTO_PKA_MEM_MAP3_OFFSET                         (0x80CU)
#define CRYPTO_PKA_MEM_MAP3_MEMORY_MAP3_SHIFT              (2U)
#define CRYPTO_PKA_MEM_MAP3_MEMORY_MAP3_MASK               (0x3FFU << CRYPTO_PKA_MEM_MAP3_MEMORY_MAP3_SHIFT)            /* 0x00000FFC */
/* PKA_MEM_MAP4 */
#define CRYPTO_PKA_MEM_MAP4_OFFSET                         (0x810U)
#define CRYPTO_PKA_MEM_MAP4_MEMORY_MAP4_SHIFT              (2U)
#define CRYPTO_PKA_MEM_MAP4_MEMORY_MAP4_MASK               (0x3FFU << CRYPTO_PKA_MEM_MAP4_MEMORY_MAP4_SHIFT)            /* 0x00000FFC */
/* PKA_MEM_MAP5 */
#define CRYPTO_PKA_MEM_MAP5_OFFSET                         (0x814U)
#define CRYPTO_PKA_MEM_MAP5_MEMORY_MAP5_SHIFT              (2U)
#define CRYPTO_PKA_MEM_MAP5_MEMORY_MAP5_MASK               (0x3FFU << CRYPTO_PKA_MEM_MAP5_MEMORY_MAP5_SHIFT)            /* 0x00000FFC */
/* PKA_MEM_MAP6 */
#define CRYPTO_PKA_MEM_MAP6_OFFSET                         (0x818U)
#define CRYPTO_PKA_MEM_MAP6_MEMORY_MAP6_SHIFT              (2U)
#define CRYPTO_PKA_MEM_MAP6_MEMORY_MAP6_MASK               (0x3FFU << CRYPTO_PKA_MEM_MAP6_MEMORY_MAP6_SHIFT)            /* 0x00000FFC */
/* PKA_MEM_MAP7 */
#define CRYPTO_PKA_MEM_MAP7_OFFSET                         (0x81CU)
#define CRYPTO_PKA_MEM_MAP7_MEMORY_MAP7_SHIFT              (2U)
#define CRYPTO_PKA_MEM_MAP7_MEMORY_MAP7_MASK               (0x3FFU << CRYPTO_PKA_MEM_MAP7_MEMORY_MAP7_SHIFT)            /* 0x00000FFC */
/* PKA_MEM_MAP8 */
#define CRYPTO_PKA_MEM_MAP8_OFFSET                         (0x820U)
#define CRYPTO_PKA_MEM_MAP8_MEMORY_MAP8_SHIFT              (2U)
#define CRYPTO_PKA_MEM_MAP8_MEMORY_MAP8_MASK               (0x3FFU << CRYPTO_PKA_MEM_MAP8_MEMORY_MAP8_SHIFT)            /* 0x00000FFC */
/* PKA_MEM_MAP9 */
#define CRYPTO_PKA_MEM_MAP9_OFFSET                         (0x824U)
#define CRYPTO_PKA_MEM_MAP9_MEMORY_MAP9_SHIFT              (2U)
#define CRYPTO_PKA_MEM_MAP9_MEMORY_MAP9_MASK               (0x3FFU << CRYPTO_PKA_MEM_MAP9_MEMORY_MAP9_SHIFT)            /* 0x00000FFC */
/* PKA_MEM_MAP10 */
#define CRYPTO_PKA_MEM_MAP10_OFFSET                        (0x828U)
#define CRYPTO_PKA_MEM_MAP10_MEMORY_MAP10_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP10_MEMORY_MAP10_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP10_MEMORY_MAP10_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP11 */
#define CRYPTO_PKA_MEM_MAP11_OFFSET                        (0x82CU)
#define CRYPTO_PKA_MEM_MAP11_MEMORY_MAP11_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP11_MEMORY_MAP11_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP11_MEMORY_MAP11_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP12 */
#define CRYPTO_PKA_MEM_MAP12_OFFSET                        (0x830U)
#define CRYPTO_PKA_MEM_MAP12_MEMORY_MAP12_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP12_MEMORY_MAP12_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP12_MEMORY_MAP12_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP13 */
#define CRYPTO_PKA_MEM_MAP13_OFFSET                        (0x834U)
#define CRYPTO_PKA_MEM_MAP13_MEMORY_MAP13_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP13_MEMORY_MAP13_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP13_MEMORY_MAP13_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP14 */
#define CRYPTO_PKA_MEM_MAP14_OFFSET                        (0x838U)
#define CRYPTO_PKA_MEM_MAP14_MEMORY_MAP14_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP14_MEMORY_MAP14_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP14_MEMORY_MAP14_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP15 */
#define CRYPTO_PKA_MEM_MAP15_OFFSET                        (0x83CU)
#define CRYPTO_PKA_MEM_MAP15_MEMORY_MAP15_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP15_MEMORY_MAP15_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP15_MEMORY_MAP15_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP16 */
#define CRYPTO_PKA_MEM_MAP16_OFFSET                        (0x840U)
#define CRYPTO_PKA_MEM_MAP16_MEMORY_MAP16_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP16_MEMORY_MAP16_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP16_MEMORY_MAP16_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP17 */
#define CRYPTO_PKA_MEM_MAP17_OFFSET                        (0x844U)
#define CRYPTO_PKA_MEM_MAP17_MEMORY_MAP17_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP17_MEMORY_MAP17_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP17_MEMORY_MAP17_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP18 */
#define CRYPTO_PKA_MEM_MAP18_OFFSET                        (0x848U)
#define CRYPTO_PKA_MEM_MAP18_MEMORY_MAP18_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP18_MEMORY_MAP18_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP18_MEMORY_MAP18_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP19 */
#define CRYPTO_PKA_MEM_MAP19_OFFSET                        (0x84CU)
#define CRYPTO_PKA_MEM_MAP19_MEMORY_MAP19_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP19_MEMORY_MAP19_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP19_MEMORY_MAP19_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP20 */
#define CRYPTO_PKA_MEM_MAP20_OFFSET                        (0x850U)
#define CRYPTO_PKA_MEM_MAP20_MEMORY_MAP20_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP20_MEMORY_MAP20_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP20_MEMORY_MAP20_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP21 */
#define CRYPTO_PKA_MEM_MAP21_OFFSET                        (0x854U)
#define CRYPTO_PKA_MEM_MAP21_MEMORY_MAP21_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP21_MEMORY_MAP21_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP21_MEMORY_MAP21_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP22 */
#define CRYPTO_PKA_MEM_MAP22_OFFSET                        (0x858U)
#define CRYPTO_PKA_MEM_MAP22_MEMORY_MAP22_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP22_MEMORY_MAP22_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP22_MEMORY_MAP22_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP23 */
#define CRYPTO_PKA_MEM_MAP23_OFFSET                        (0x85CU)
#define CRYPTO_PKA_MEM_MAP23_MEMORY_MAP23_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP23_MEMORY_MAP23_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP23_MEMORY_MAP23_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP24 */
#define CRYPTO_PKA_MEM_MAP24_OFFSET                        (0x860U)
#define CRYPTO_PKA_MEM_MAP24_MEMORY_MAP24_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP24_MEMORY_MAP24_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP24_MEMORY_MAP24_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP25 */
#define CRYPTO_PKA_MEM_MAP25_OFFSET                        (0x864U)
#define CRYPTO_PKA_MEM_MAP25_MEMORY_MAP25_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP25_MEMORY_MAP25_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP25_MEMORY_MAP25_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP26 */
#define CRYPTO_PKA_MEM_MAP26_OFFSET                        (0x868U)
#define CRYPTO_PKA_MEM_MAP26_MEMORY_MAP26_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP26_MEMORY_MAP26_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP26_MEMORY_MAP26_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP27 */
#define CRYPTO_PKA_MEM_MAP27_OFFSET                        (0x86CU)
#define CRYPTO_PKA_MEM_MAP27_MEMORY_MAP27_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP27_MEMORY_MAP27_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP27_MEMORY_MAP27_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP28 */
#define CRYPTO_PKA_MEM_MAP28_OFFSET                        (0x870U)
#define CRYPTO_PKA_MEM_MAP28_MEMORY_MAP28_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP28_MEMORY_MAP28_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP28_MEMORY_MAP28_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP29 */
#define CRYPTO_PKA_MEM_MAP29_OFFSET                        (0x874U)
#define CRYPTO_PKA_MEM_MAP29_MEMORY_MAP29_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP29_MEMORY_MAP29_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP29_MEMORY_MAP29_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP30 */
#define CRYPTO_PKA_MEM_MAP30_OFFSET                        (0x878U)
#define CRYPTO_PKA_MEM_MAP30_MEMORY_MAP30_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP30_MEMORY_MAP30_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP30_MEMORY_MAP30_SHIFT)          /* 0x00000FFC */
/* PKA_MEM_MAP31 */
#define CRYPTO_PKA_MEM_MAP31_OFFSET                        (0x87CU)
#define CRYPTO_PKA_MEM_MAP31_MEMORY_MAP31_SHIFT            (2U)
#define CRYPTO_PKA_MEM_MAP31_MEMORY_MAP31_MASK             (0x3FFU << CRYPTO_PKA_MEM_MAP31_MEMORY_MAP31_SHIFT)          /* 0x00000FFC */
/* PKA_OPCODE */
#define CRYPTO_PKA_OPCODE_OFFSET                           (0x880U)
#define CRYPTO_PKA_OPCODE_TAG_SHIFT                        (0U)
#define CRYPTO_PKA_OPCODE_TAG_MASK                         (0x3FU << CRYPTO_PKA_OPCODE_TAG_SHIFT)                       /* 0x0000003F */
#define CRYPTO_PKA_OPCODE_REG_R_SHIFT                      (6U)
#define CRYPTO_PKA_OPCODE_REG_R_MASK                       (0x3FU << CRYPTO_PKA_OPCODE_REG_R_SHIFT)                     /* 0x00000FC0 */
#define CRYPTO_PKA_OPCODE_REG_B_SHIFT                      (12U)
#define CRYPTO_PKA_OPCODE_REG_B_MASK                       (0x3FU << CRYPTO_PKA_OPCODE_REG_B_SHIFT)                     /* 0x0003F000 */
#define CRYPTO_PKA_OPCODE_REG_A_SHIFT                      (18U)
#define CRYPTO_PKA_OPCODE_REG_A_MASK                       (0x3FU << CRYPTO_PKA_OPCODE_REG_A_SHIFT)                     /* 0x00FC0000 */
#define CRYPTO_PKA_OPCODE_LEN_SHIFT                        (24U)
#define CRYPTO_PKA_OPCODE_LEN_MASK                         (0x7U << CRYPTO_PKA_OPCODE_LEN_SHIFT)                        /* 0x07000000 */
#define CRYPTO_PKA_OPCODE_OPCODE_SHIFT                     (27U)
#define CRYPTO_PKA_OPCODE_OPCODE_MASK                      (0x1FU << CRYPTO_PKA_OPCODE_OPCODE_SHIFT)                    /* 0xF8000000 */
/* N_NP_TO_T1_ADDR */
#define CRYPTO_N_NP_TO_T1_ADDR_OFFSET                      (0x884U)
#define CRYPTO_N_NP_TO_T1_ADDR_REG_N_SHIFT                 (0U)
#define CRYPTO_N_NP_TO_T1_ADDR_REG_N_MASK                  (0x1FU << CRYPTO_N_NP_TO_T1_ADDR_REG_N_SHIFT)                /* 0x0000001F */
#define CRYPTO_N_NP_TO_T1_ADDR_REG_NP_SHIFT                (5U)
#define CRYPTO_N_NP_TO_T1_ADDR_REG_NP_MASK                 (0x1FU << CRYPTO_N_NP_TO_T1_ADDR_REG_NP_SHIFT)               /* 0x000003E0 */
#define CRYPTO_N_NP_TO_T1_ADDR_REG_T0_SHIFT                (10U)
#define CRYPTO_N_NP_TO_T1_ADDR_REG_T0_MASK                 (0x1FU << CRYPTO_N_NP_TO_T1_ADDR_REG_T0_SHIFT)               /* 0x00007C00 */
#define CRYPTO_N_NP_TO_T1_ADDR_REG_T1_SHIFT                (15U)
#define CRYPTO_N_NP_TO_T1_ADDR_REG_T1_MASK                 (0x1FU << CRYPTO_N_NP_TO_T1_ADDR_REG_T1_SHIFT)               /* 0x000F8000 */
/* PKA_STATUS */
#define CRYPTO_PKA_STATUS_OFFSET                           (0x888U)
#define CRYPTO_PKA_STATUS                                  (0x1U)
#define CRYPTO_PKA_STATUS_PIPE_IS_BUSY_SHIFT               (0U)
#define CRYPTO_PKA_STATUS_PIPE_IS_BUSY_MASK                (0x1U << CRYPTO_PKA_STATUS_PIPE_IS_BUSY_SHIFT)               /* 0x00000001 */
#define CRYPTO_PKA_STATUS_PKA_BUSY_SHIFT                   (1U)
#define CRYPTO_PKA_STATUS_PKA_BUSY_MASK                    (0x1U << CRYPTO_PKA_STATUS_PKA_BUSY_SHIFT)                   /* 0x00000002 */
#define CRYPTO_PKA_STATUS_ALU_OUT_ZERO_SHIFT               (2U)
#define CRYPTO_PKA_STATUS_ALU_OUT_ZERO_MASK                (0x1U << CRYPTO_PKA_STATUS_ALU_OUT_ZERO_SHIFT)               /* 0x00000004 */
#define CRYPTO_PKA_STATUS_ALU_MOD_OVFLW_SHIFT              (3U)
#define CRYPTO_PKA_STATUS_ALU_MOD_OVFLW_MASK               (0x1U << CRYPTO_PKA_STATUS_ALU_MOD_OVFLW_SHIFT)              /* 0x00000008 */
#define CRYPTO_PKA_STATUS_DIV_BY_ZERO_SHIFT                (4U)
#define CRYPTO_PKA_STATUS_DIV_BY_ZERO_MASK                 (0x1U << CRYPTO_PKA_STATUS_DIV_BY_ZERO_SHIFT)                /* 0x00000010 */
#define CRYPTO_PKA_STATUS_ALU_CARRY_SHIFT                  (5U)
#define CRYPTO_PKA_STATUS_ALU_CARRY_MASK                   (0x1U << CRYPTO_PKA_STATUS_ALU_CARRY_SHIFT)                  /* 0x00000020 */
#define CRYPTO_PKA_STATUS_ALU_SIGN_OUT_SHIFT               (6U)
#define CRYPTO_PKA_STATUS_ALU_SIGN_OUT_MASK                (0x1U << CRYPTO_PKA_STATUS_ALU_SIGN_OUT_SHIFT)               /* 0x00000040 */
#define CRYPTO_PKA_STATUS_MODINV_OF_ZERO_SHIFT             (7U)
#define CRYPTO_PKA_STATUS_MODINV_OF_ZERO_MASK              (0x1U << CRYPTO_PKA_STATUS_MODINV_OF_ZERO_SHIFT)             /* 0x00000080 */
#define CRYPTO_PKA_STATUS_PKA_CPU_BUSY_SHIFT               (8U)
#define CRYPTO_PKA_STATUS_PKA_CPU_BUSY_MASK                (0x1U << CRYPTO_PKA_STATUS_PKA_CPU_BUSY_SHIFT)               /* 0x00000100 */
#define CRYPTO_PKA_STATUS_OPCODE_SHIFT                     (9U)
#define CRYPTO_PKA_STATUS_OPCODE_MASK                      (0x1FU << CRYPTO_PKA_STATUS_OPCODE_SHIFT)                    /* 0x00003E00 */
#define CRYPTO_PKA_STATUS_TAG_SHIFT                        (14U)
#define CRYPTO_PKA_STATUS_TAG_MASK                         (0x3FU << CRYPTO_PKA_STATUS_TAG_SHIFT)                       /* 0x000FC000 */
/* PKA_SW_RESET */
#define CRYPTO_PKA_SW_RESET_OFFSET                         (0x88CU)
#define CRYPTO_PKA_SW_RESET_PKA_SW_RESET_SHIFT             (0U)
#define CRYPTO_PKA_SW_RESET_PKA_SW_RESET_MASK              (0x1U << CRYPTO_PKA_SW_RESET_PKA_SW_RESET_SHIFT)             /* 0x00000001 */
/* PKA_L0 */
#define CRYPTO_PKA_L0_OFFSET                               (0x890U)
#define CRYPTO_PKA_L0_PKA_L0_SHIFT                         (0U)
#define CRYPTO_PKA_L0_PKA_L0_MASK                          (0x1FFFU << CRYPTO_PKA_L0_PKA_L0_SHIFT)                      /* 0x00001FFF */
/* PKA_L1 */
#define CRYPTO_PKA_L1_OFFSET                               (0x894U)
#define CRYPTO_PKA_L1_PKA_L1_SHIFT                         (0U)
#define CRYPTO_PKA_L1_PKA_L1_MASK                          (0x1FFFU << CRYPTO_PKA_L1_PKA_L1_SHIFT)                      /* 0x00001FFF */
/* PKA_L2 */
#define CRYPTO_PKA_L2_OFFSET                               (0x898U)
#define CRYPTO_PKA_L2_PKA_L2_SHIFT                         (0U)
#define CRYPTO_PKA_L2_PKA_L2_MASK                          (0x1FFFU << CRYPTO_PKA_L2_PKA_L2_SHIFT)                      /* 0x00001FFF */
/* PKA_L3 */
#define CRYPTO_PKA_L3_OFFSET                               (0x89CU)
#define CRYPTO_PKA_L3_PKA_L3_SHIFT                         (0U)
#define CRYPTO_PKA_L3_PKA_L3_MASK                          (0x1FFFU << CRYPTO_PKA_L3_PKA_L3_SHIFT)                      /* 0x00001FFF */
/* PKA_L4 */
#define CRYPTO_PKA_L4_OFFSET                               (0x8A0U)
#define CRYPTO_PKA_L4_PKA_L4_SHIFT                         (0U)
#define CRYPTO_PKA_L4_PKA_L4_MASK                          (0x1FFFU << CRYPTO_PKA_L4_PKA_L4_SHIFT)                      /* 0x00001FFF */
/* PKA_L5 */
#define CRYPTO_PKA_L5_OFFSET                               (0x8A4U)
#define CRYPTO_PKA_L5_PKA_L5_SHIFT                         (0U)
#define CRYPTO_PKA_L5_PKA_L5_MASK                          (0x1FFFU << CRYPTO_PKA_L5_PKA_L5_SHIFT)                      /* 0x00001FFF */
/* PKA_L6 */
#define CRYPTO_PKA_L6_OFFSET                               (0x8A8U)
#define CRYPTO_PKA_L6_PKA_L6_SHIFT                         (0U)
#define CRYPTO_PKA_L6_PKA_L6_MASK                          (0x1FFFU << CRYPTO_PKA_L6_PKA_L6_SHIFT)                      /* 0x00001FFF */
/* PKA_L7 */
#define CRYPTO_PKA_L7_OFFSET                               (0x8ACU)
#define CRYPTO_PKA_L7_PKA_L7_SHIFT                         (0U)
#define CRYPTO_PKA_L7_PKA_L7_MASK                          (0x1FFFU << CRYPTO_PKA_L7_PKA_L7_SHIFT)                      /* 0x00001FFF */
/* PKA_PIPE_RDY */
#define CRYPTO_PKA_PIPE_RDY_OFFSET                         (0x8B0U)
#define CRYPTO_PKA_PIPE_RDY                                (0x1U)
#define CRYPTO_PKA_PIPE_RDY_PKA_PIPE_RDY_SHIFT             (0U)
#define CRYPTO_PKA_PIPE_RDY_PKA_PIPE_RDY_MASK              (0x1U << CRYPTO_PKA_PIPE_RDY_PKA_PIPE_RDY_SHIFT)             /* 0x00000001 */
/* PKA_DONE */
#define CRYPTO_PKA_DONE_OFFSET                             (0x8B4U)
#define CRYPTO_PKA_DONE                                    (0x1U)
#define CRYPTO_PKA_DONE_PKA_DONE_SHIFT                     (0U)
#define CRYPTO_PKA_DONE_PKA_DONE_MASK                      (0x1U << CRYPTO_PKA_DONE_PKA_DONE_SHIFT)                     /* 0x00000001 */
/* PKA_MON_SELECT */
#define CRYPTO_PKA_MON_SELECT_OFFSET                       (0x8B8U)
#define CRYPTO_PKA_MON_SELECT_PKA_MON_SELECT_SHIFT         (0U)
#define CRYPTO_PKA_MON_SELECT_PKA_MON_SELECT_MASK          (0xFU << CRYPTO_PKA_MON_SELECT_PKA_MON_SELECT_SHIFT)         /* 0x0000000F */
/* PKA_DEBUG_REG_EN */
#define CRYPTO_PKA_DEBUG_REG_EN_OFFSET                     (0x8BCU)
#define CRYPTO_PKA_DEBUG_REG_EN_PKA_DEBUG_REG_EN_SHIFT     (0U)
#define CRYPTO_PKA_DEBUG_REG_EN_PKA_DEBUG_REG_EN_MASK      (0x1U << CRYPTO_PKA_DEBUG_REG_EN_PKA_DEBUG_REG_EN_SHIFT)     /* 0x00000001 */
/* DEBUG_CNT_ADDR */
#define CRYPTO_DEBUG_CNT_ADDR_OFFSET                       (0x8C0U)
#define CRYPTO_DEBUG_CNT_ADDR_DEBUG_CNT_ADDR_SHIFT         (0U)
#define CRYPTO_DEBUG_CNT_ADDR_DEBUG_CNT_ADDR_MASK          (0xFFFFFU << CRYPTO_DEBUG_CNT_ADDR_DEBUG_CNT_ADDR_SHIFT)     /* 0x000FFFFF */
/* DEBUG_EXT_ADDR */
#define CRYPTO_DEBUG_EXT_ADDR_OFFSET                       (0x8C4U)
#define CRYPTO_DEBUG_EXT_ADDR_DEBUG_EXT_ADDR_SHIFT         (0U)
#define CRYPTO_DEBUG_EXT_ADDR_DEBUG_EXT_ADDR_MASK          (0x1U << CRYPTO_DEBUG_EXT_ADDR_DEBUG_EXT_ADDR_SHIFT)         /* 0x00000001 */
/* PKA_DEBUG_HALT */
#define CRYPTO_PKA_DEBUG_HALT_OFFSET                       (0x8C8U)
#define CRYPTO_PKA_DEBUG_HALT                              (0x0U)
#define CRYPTO_PKA_DEBUG_HALT_PKA_DEBUG_HALT_SHIFT         (0U)
#define CRYPTO_PKA_DEBUG_HALT_PKA_DEBUG_HALT_MASK          (0x1U << CRYPTO_PKA_DEBUG_HALT_PKA_DEBUG_HALT_SHIFT)         /* 0x00000001 */
/* PKA_MON_READ */
#define CRYPTO_PKA_MON_READ_OFFSET                         (0x8D0U)
#define CRYPTO_PKA_MON_READ                                (0xFEEFU)
#define CRYPTO_PKA_MON_READ_PKA_MON_READ_SHIFT             (0U)
#define CRYPTO_PKA_MON_READ_PKA_MON_READ_MASK              (0xFFFFFFFFU << CRYPTO_PKA_MON_READ_PKA_MON_READ_SHIFT)      /* 0xFFFFFFFF */
/* PKA_INT_ENA */
#define CRYPTO_PKA_INT_ENA_OFFSET                          (0x8D4U)
#define CRYPTO_PKA_INT_ENA_PKA_INT_ENA_SHIFT               (0U)
#define CRYPTO_PKA_INT_ENA_PKA_INT_ENA_MASK                (0x1U << CRYPTO_PKA_INT_ENA_PKA_INT_ENA_SHIFT)               /* 0x00000001 */
/* PKA_INT_ST */
#define CRYPTO_PKA_INT_ST_OFFSET                           (0x8D8U)
#define CRYPTO_PKA_INT_ST_PKA_INT_ST_SHIFT                 (0U)
#define CRYPTO_PKA_INT_ST_PKA_INT_ST_MASK                  (0x1U << CRYPTO_PKA_INT_ST_PKA_INT_ST_SHIFT)                 /* 0x00000001 */
/* SRAM_ADDR */
#define CRYPTO_SRAM_ADDR_OFFSET                            (0x1000U)
#define CRYPTO_SRAM_ADDR_SRAM_ADDR_SHIFT                   (0U)
#define CRYPTO_SRAM_ADDR_SRAM_ADDR_MASK                    (0xFFFFFFFFU << CRYPTO_SRAM_ADDR_SRAM_ADDR_SHIFT)            /* 0xFFFFFFFF */
/*****************************************I2STDM*****************************************/
/* TXCR */
#define I2STDM_TXCR_OFFSET                                 (0x0U)
#define I2STDM_TXCR_VDW_SHIFT                              (0U)
#define I2STDM_TXCR_VDW_MASK                               (0x1FU << I2STDM_TXCR_VDW_SHIFT)                             /* 0x0000001F */
#define I2STDM_TXCR_TFS_SHIFT                              (5U)
#define I2STDM_TXCR_TFS_MASK                               (0x3U << I2STDM_TXCR_TFS_SHIFT)                              /* 0x00000060 */
#define I2STDM_TXCR_PBM_SHIFT                              (7U)
#define I2STDM_TXCR_PBM_MASK                               (0x3U << I2STDM_TXCR_PBM_SHIFT)                              /* 0x00000180 */
#define I2STDM_TXCR_IBM_SHIFT                              (9U)
#define I2STDM_TXCR_IBM_MASK                               (0x3U << I2STDM_TXCR_IBM_SHIFT)                              /* 0x00000600 */
#define I2STDM_TXCR_FBM_SHIFT                              (11U)
#define I2STDM_TXCR_FBM_MASK                               (0x1U << I2STDM_TXCR_FBM_SHIFT)                              /* 0x00000800 */
#define I2STDM_TXCR_SJM_SHIFT                              (12U)
#define I2STDM_TXCR_SJM_MASK                               (0x1U << I2STDM_TXCR_SJM_SHIFT)                              /* 0x00001000 */
#define I2STDM_TXCR_HWT_SHIFT                              (14U)
#define I2STDM_TXCR_HWT_MASK                               (0x1U << I2STDM_TXCR_HWT_SHIFT)                              /* 0x00004000 */
#define I2STDM_TXCR_TCSR_SHIFT                             (15U)
#define I2STDM_TXCR_TCSR_MASK                              (0x3U << I2STDM_TXCR_TCSR_SHIFT)                             /* 0x00018000 */
#define I2STDM_TXCR_RCNT_SHIFT                             (17U)
#define I2STDM_TXCR_RCNT_MASK                              (0x3FU << I2STDM_TXCR_RCNT_SHIFT)                            /* 0x007E0000 */
#define I2STDM_TXCR_TX_PATH_SELECT0_SHIFT                  (23U)
#define I2STDM_TXCR_TX_PATH_SELECT0_MASK                   (0x3U << I2STDM_TXCR_TX_PATH_SELECT0_SHIFT)                  /* 0x01800000 */
#define I2STDM_TXCR_TX_PATH_SELECT1_SHIFT                  (25U)
#define I2STDM_TXCR_TX_PATH_SELECT1_MASK                   (0x3U << I2STDM_TXCR_TX_PATH_SELECT1_SHIFT)                  /* 0x06000000 */
#define I2STDM_TXCR_TX_PATH_SELECT2_SHIFT                  (27U)
#define I2STDM_TXCR_TX_PATH_SELECT2_MASK                   (0x3U << I2STDM_TXCR_TX_PATH_SELECT2_SHIFT)                  /* 0x18000000 */
#define I2STDM_TXCR_TX_PATH_SELECT3_SHIFT                  (29U)
#define I2STDM_TXCR_TX_PATH_SELECT3_MASK                   (0x3U << I2STDM_TXCR_TX_PATH_SELECT3_SHIFT)                  /* 0x60000000 */
/* RXCR */
#define I2STDM_RXCR_OFFSET                                 (0x4U)
#define I2STDM_RXCR_VDW_SHIFT                              (0U)
#define I2STDM_RXCR_VDW_MASK                               (0x1FU << I2STDM_RXCR_VDW_SHIFT)                             /* 0x0000001F */
#define I2STDM_RXCR_TFS_SHIFT                              (5U)
#define I2STDM_RXCR_TFS_MASK                               (0x3U << I2STDM_RXCR_TFS_SHIFT)                              /* 0x00000060 */
#define I2STDM_RXCR_PBM_SHIFT                              (7U)
#define I2STDM_RXCR_PBM_MASK                               (0x3U << I2STDM_RXCR_PBM_SHIFT)                              /* 0x00000180 */
#define I2STDM_RXCR_IBM_SHIFT                              (9U)
#define I2STDM_RXCR_IBM_MASK                               (0x3U << I2STDM_RXCR_IBM_SHIFT)                              /* 0x00000600 */
#define I2STDM_RXCR_FBM_SHIFT                              (11U)
#define I2STDM_RXCR_FBM_MASK                               (0x1U << I2STDM_RXCR_FBM_SHIFT)                              /* 0x00000800 */
#define I2STDM_RXCR_SJM_SHIFT                              (12U)
#define I2STDM_RXCR_SJM_MASK                               (0x1U << I2STDM_RXCR_SJM_SHIFT)                              /* 0x00001000 */
#define I2STDM_RXCR_HWT_SHIFT                              (14U)
#define I2STDM_RXCR_HWT_MASK                               (0x1U << I2STDM_RXCR_HWT_SHIFT)                              /* 0x00004000 */
#define I2STDM_RXCR_RCSR_SHIFT                             (15U)
#define I2STDM_RXCR_RCSR_MASK                              (0x3U << I2STDM_RXCR_RCSR_SHIFT)                             /* 0x00018000 */
#define I2STDM_RXCR_RX_PATH_SELECT0_SHIFT                  (17U)
#define I2STDM_RXCR_RX_PATH_SELECT0_MASK                   (0x3U << I2STDM_RXCR_RX_PATH_SELECT0_SHIFT)                  /* 0x00060000 */
#define I2STDM_RXCR_RX_PATH_SELECT1_SHIFT                  (19U)
#define I2STDM_RXCR_RX_PATH_SELECT1_MASK                   (0x3U << I2STDM_RXCR_RX_PATH_SELECT1_SHIFT)                  /* 0x00180000 */
#define I2STDM_RXCR_RX_PATH_SELECT2_SHIFT                  (21U)
#define I2STDM_RXCR_RX_PATH_SELECT2_MASK                   (0x3U << I2STDM_RXCR_RX_PATH_SELECT2_SHIFT)                  /* 0x00600000 */
#define I2STDM_RXCR_RX_PATH_SELECT3_SHIFT                  (23U)
#define I2STDM_RXCR_RX_PATH_SELECT3_MASK                   (0x3U << I2STDM_RXCR_RX_PATH_SELECT3_SHIFT)                  /* 0x01800000 */
/* CKR */
#define I2STDM_CKR_OFFSET                                  (0x8U)
#define I2STDM_CKR_TSD_SHIFT                               (0U)
#define I2STDM_CKR_TSD_MASK                                (0xFFU << I2STDM_CKR_TSD_SHIFT)                              /* 0x000000FF */
#define I2STDM_CKR_RSD_SHIFT                               (8U)
#define I2STDM_CKR_RSD_MASK                                (0xFFU << I2STDM_CKR_RSD_SHIFT)                              /* 0x0000FF00 */
#define I2STDM_CKR_TLP_SHIFT                               (24U)
#define I2STDM_CKR_TLP_MASK                                (0x1U << I2STDM_CKR_TLP_SHIFT)                               /* 0x01000000 */
#define I2STDM_CKR_RLP_SHIFT                               (25U)
#define I2STDM_CKR_RLP_MASK                                (0x1U << I2STDM_CKR_RLP_SHIFT)                               /* 0x02000000 */
#define I2STDM_CKR_CKP_SHIFT                               (26U)
#define I2STDM_CKR_CKP_MASK                                (0x1U << I2STDM_CKR_CKP_SHIFT)                               /* 0x04000000 */
#define I2STDM_CKR_MSS_SHIFT                               (27U)
#define I2STDM_CKR_MSS_MASK                                (0x1U << I2STDM_CKR_MSS_SHIFT)                               /* 0x08000000 */
#define I2STDM_CKR_LRCK_COMMON_SHIFT                       (28U)
#define I2STDM_CKR_LRCK_COMMON_MASK                        (0x3U << I2STDM_CKR_LRCK_COMMON_SHIFT)                       /* 0x30000000 */
/* TXFIFOLR */
#define I2STDM_TXFIFOLR_OFFSET                             (0xCU)
#define I2STDM_TXFIFOLR_TFL0_SHIFT                         (0U)
#define I2STDM_TXFIFOLR_TFL0_MASK                          (0x3FU << I2STDM_TXFIFOLR_TFL0_SHIFT)                        /* 0x0000003F */
#define I2STDM_TXFIFOLR_TFL1_SHIFT                         (6U)
#define I2STDM_TXFIFOLR_TFL1_MASK                          (0x3FU << I2STDM_TXFIFOLR_TFL1_SHIFT)                        /* 0x00000FC0 */
#define I2STDM_TXFIFOLR_TFL2_SHIFT                         (12U)
#define I2STDM_TXFIFOLR_TFL2_MASK                          (0x3FU << I2STDM_TXFIFOLR_TFL2_SHIFT)                        /* 0x0003F000 */
#define I2STDM_TXFIFOLR_TFL3_SHIFT                         (18U)
#define I2STDM_TXFIFOLR_TFL3_MASK                          (0x3FU << I2STDM_TXFIFOLR_TFL3_SHIFT)                        /* 0x00FC0000 */
/* DMACR */
#define I2STDM_DMACR_OFFSET                                (0x10U)
#define I2STDM_DMACR_TDL_SHIFT                             (0U)
#define I2STDM_DMACR_TDL_MASK                              (0x1FU << I2STDM_DMACR_TDL_SHIFT)                            /* 0x0000001F */
#define I2STDM_DMACR_TDE_SHIFT                             (8U)
#define I2STDM_DMACR_TDE_MASK                              (0x1U << I2STDM_DMACR_TDE_SHIFT)                             /* 0x00000100 */
#define I2STDM_DMACR_RDL_SHIFT                             (16U)
#define I2STDM_DMACR_RDL_MASK                              (0x1FU << I2STDM_DMACR_RDL_SHIFT)                            /* 0x001F0000 */
#define I2STDM_DMACR_RDE_SHIFT                             (24U)
#define I2STDM_DMACR_RDE_MASK                              (0x1U << I2STDM_DMACR_RDE_SHIFT)                             /* 0x01000000 */
/* INTCR */
#define I2STDM_INTCR_OFFSET                                (0x14U)
#define I2STDM_INTCR_TXEIE_SHIFT                           (0U)
#define I2STDM_INTCR_TXEIE_MASK                            (0x1U << I2STDM_INTCR_TXEIE_SHIFT)                           /* 0x00000001 */
#define I2STDM_INTCR_TXUIE_SHIFT                           (1U)
#define I2STDM_INTCR_TXUIE_MASK                            (0x1U << I2STDM_INTCR_TXUIE_SHIFT)                           /* 0x00000002 */
#define I2STDM_INTCR_TXUIC_SHIFT                           (2U)
#define I2STDM_INTCR_TXUIC_MASK                            (0x1U << I2STDM_INTCR_TXUIC_SHIFT)                           /* 0x00000004 */
#define I2STDM_INTCR_TFT_SHIFT                             (4U)
#define I2STDM_INTCR_TFT_MASK                              (0x1FU << I2STDM_INTCR_TFT_SHIFT)                            /* 0x000001F0 */
#define I2STDM_INTCR_RXFIE_SHIFT                           (16U)
#define I2STDM_INTCR_RXFIE_MASK                            (0x1U << I2STDM_INTCR_RXFIE_SHIFT)                           /* 0x00010000 */
#define I2STDM_INTCR_RXOIE_SHIFT                           (17U)
#define I2STDM_INTCR_RXOIE_MASK                            (0x1U << I2STDM_INTCR_RXOIE_SHIFT)                           /* 0x00020000 */
#define I2STDM_INTCR_RXOIC_SHIFT                           (18U)
#define I2STDM_INTCR_RXOIC_MASK                            (0x1U << I2STDM_INTCR_RXOIC_SHIFT)                           /* 0x00040000 */
#define I2STDM_INTCR_RFT_SHIFT                             (20U)
#define I2STDM_INTCR_RFT_MASK                              (0x1FU << I2STDM_INTCR_RFT_SHIFT)                            /* 0x01F00000 */
/* INTSR */
#define I2STDM_INTSR_OFFSET                                (0x18U)
#define I2STDM_INTSR                                       (0x0U)
#define I2STDM_INTSR_TXEI_SHIFT                            (0U)
#define I2STDM_INTSR_TXEI_MASK                             (0x1U << I2STDM_INTSR_TXEI_SHIFT)                            /* 0x00000001 */
#define I2STDM_INTSR_TXUI_SHIFT                            (1U)
#define I2STDM_INTSR_TXUI_MASK                             (0x1U << I2STDM_INTSR_TXUI_SHIFT)                            /* 0x00000002 */
#define I2STDM_INTSR_RXFI_SHIFT                            (16U)
#define I2STDM_INTSR_RXFI_MASK                             (0x1U << I2STDM_INTSR_RXFI_SHIFT)                            /* 0x00010000 */
#define I2STDM_INTSR_RXOI_SHIFT                            (17U)
#define I2STDM_INTSR_RXOI_MASK                             (0x1U << I2STDM_INTSR_RXOI_SHIFT)                            /* 0x00020000 */
/* XFER */
#define I2STDM_XFER_OFFSET                                 (0x1CU)
#define I2STDM_XFER_TXS_SHIFT                              (0U)
#define I2STDM_XFER_TXS_MASK                               (0x1U << I2STDM_XFER_TXS_SHIFT)                              /* 0x00000001 */
#define I2STDM_XFER_RXS_SHIFT                              (1U)
#define I2STDM_XFER_RXS_MASK                               (0x1U << I2STDM_XFER_RXS_SHIFT)                              /* 0x00000002 */
/* CLR */
#define I2STDM_CLR_OFFSET                                  (0x20U)
#define I2STDM_CLR_TXC_SHIFT                               (0U)
#define I2STDM_CLR_TXC_MASK                                (0x1U << I2STDM_CLR_TXC_SHIFT)                               /* 0x00000001 */
#define I2STDM_CLR_RXC_SHIFT                               (1U)
#define I2STDM_CLR_RXC_MASK                                (0x1U << I2STDM_CLR_RXC_SHIFT)                               /* 0x00000002 */
/* TXDR */
#define I2STDM_TXDR_OFFSET                                 (0x24U)
#define I2STDM_TXDR_TXDR_SHIFT                             (0U)
#define I2STDM_TXDR_TXDR_MASK                              (0xFFFFFFFFU << I2STDM_TXDR_TXDR_SHIFT)                      /* 0xFFFFFFFF */
/* RXDR */
#define I2STDM_RXDR_OFFSET                                 (0x28U)
#define I2STDM_RXDR                                        (0x0U)
#define I2STDM_RXDR_RXDR_SHIFT                             (0U)
#define I2STDM_RXDR_RXDR_MASK                              (0xFFFFFFFFU << I2STDM_RXDR_RXDR_SHIFT)                      /* 0xFFFFFFFF */
/* RXFIFOLR */
#define I2STDM_RXFIFOLR_OFFSET                             (0x2CU)
#define I2STDM_RXFIFOLR_RFL0_SHIFT                         (0U)
#define I2STDM_RXFIFOLR_RFL0_MASK                          (0x3FU << I2STDM_RXFIFOLR_RFL0_SHIFT)                        /* 0x0000003F */
#define I2STDM_RXFIFOLR_RFL1_SHIFT                         (6U)
#define I2STDM_RXFIFOLR_RFL1_MASK                          (0x3FU << I2STDM_RXFIFOLR_RFL1_SHIFT)                        /* 0x00000FC0 */
#define I2STDM_RXFIFOLR_RFL2_SHIFT                         (12U)
#define I2STDM_RXFIFOLR_RFL2_MASK                          (0x3FU << I2STDM_RXFIFOLR_RFL2_SHIFT)                        /* 0x0003F000 */
#define I2STDM_RXFIFOLR_RFL3_SHIFT                         (18U)
#define I2STDM_RXFIFOLR_RFL3_MASK                          (0x3FU << I2STDM_RXFIFOLR_RFL3_SHIFT)                        /* 0x00FC0000 */
/* TDM_TXCTRL */
#define I2STDM_TDM_TXCTRL_OFFSET                           (0x30U)
#define I2STDM_TDM_TXCTRL_TDM_TX_FRAME_WIDTH_SHIFT         (0U)
#define I2STDM_TDM_TXCTRL_TDM_TX_FRAME_WIDTH_MASK          (0x1FFU << I2STDM_TDM_TXCTRL_TDM_TX_FRAME_WIDTH_SHIFT)       /* 0x000001FF */
#define I2STDM_TDM_TXCTRL_TDM_TX_SLOT_BIT_WIDTH_SHIFT      (9U)
#define I2STDM_TDM_TXCTRL_TDM_TX_SLOT_BIT_WIDTH_MASK       (0x1FU << I2STDM_TDM_TXCTRL_TDM_TX_SLOT_BIT_WIDTH_SHIFT)     /* 0x00003E00 */
#define I2STDM_TDM_TXCTRL_TDM_TX_SHIFT_CTRL_SHIFT          (14U)
#define I2STDM_TDM_TXCTRL_TDM_TX_SHIFT_CTRL_MASK           (0x7U << I2STDM_TDM_TXCTRL_TDM_TX_SHIFT_CTRL_SHIFT)          /* 0x0001C000 */
#define I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL0_SHIFT    (17U)
#define I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL0_MASK     (0x1U << I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL0_SHIFT)    /* 0x00020000 */
#define I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL1_SHIFT    (18U)
#define I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL1_MASK     (0x7U << I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL1_SHIFT)    /* 0x001C0000 */
/* TDM_RXCTRL */
#define I2STDM_TDM_RXCTRL_OFFSET                           (0x34U)
#define I2STDM_TDM_RXCTRL_TDM_RX_FRAME_WIDTH_SHIFT         (0U)
#define I2STDM_TDM_RXCTRL_TDM_RX_FRAME_WIDTH_MASK          (0x1FFU << I2STDM_TDM_RXCTRL_TDM_RX_FRAME_WIDTH_SHIFT)       /* 0x000001FF */
#define I2STDM_TDM_RXCTRL_TDM_RX_SLOT_BIT_WIDTH_SHIFT      (9U)
#define I2STDM_TDM_RXCTRL_TDM_RX_SLOT_BIT_WIDTH_MASK       (0x1FU << I2STDM_TDM_RXCTRL_TDM_RX_SLOT_BIT_WIDTH_SHIFT)     /* 0x00003E00 */
#define I2STDM_TDM_RXCTRL_TDM_RX_SHIFT_CTRL_SHIFT          (14U)
#define I2STDM_TDM_RXCTRL_TDM_RX_SHIFT_CTRL_MASK           (0x7U << I2STDM_TDM_RXCTRL_TDM_RX_SHIFT_CTRL_SHIFT)          /* 0x0001C000 */
#define I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL0_SHIFT    (17U)
#define I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL0_MASK     (0x1U << I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL0_SHIFT)    /* 0x00020000 */
#define I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL1_SHIFT    (18U)
#define I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL1_MASK     (0x7U << I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL1_SHIFT)    /* 0x001C0000 */
/* CLKDIV */
#define I2STDM_CLKDIV_OFFSET                               (0x38U)
#define I2STDM_CLKDIV_TX_MDIV_SHIFT                        (0U)
#define I2STDM_CLKDIV_TX_MDIV_MASK                         (0xFFU << I2STDM_CLKDIV_TX_MDIV_SHIFT)                       /* 0x000000FF */
#define I2STDM_CLKDIV_RX_MDIV_SHIFT                        (8U)
#define I2STDM_CLKDIV_RX_MDIV_MASK                         (0xFFU << I2STDM_CLKDIV_RX_MDIV_SHIFT)                       /* 0x0000FF00 */
/* VERSION */
#define I2STDM_VERSION_OFFSET                              (0x3CU)
#define I2STDM_VERSION                                     (0x20150001U)
#define I2STDM_VERSION_I2S_VERSION_SHIFT                   (0U)
#define I2STDM_VERSION_I2S_VERSION_MASK                    (0xFFFFFFFFU << I2STDM_VERSION_I2S_VERSION_SHIFT)            /* 0xFFFFFFFF */
/******************************************I2S*******************************************/
/* TXCR */
#define I2S_TXCR_OFFSET                                    (0x0U)
#define I2S_TXCR_VDW_SHIFT                                 (0U)
#define I2S_TXCR_VDW_MASK                                  (0x1FU << I2S_TXCR_VDW_SHIFT)                                /* 0x0000001F */
#define I2S_TXCR_TFS_SHIFT                                 (5U)
#define I2S_TXCR_TFS_MASK                                  (0x1U << I2S_TXCR_TFS_SHIFT)                                 /* 0x00000020 */
#define I2S_TXCR_PBM_SHIFT                                 (7U)
#define I2S_TXCR_PBM_MASK                                  (0x3U << I2S_TXCR_PBM_SHIFT)                                 /* 0x00000180 */
#define I2S_TXCR_IBM_SHIFT                                 (9U)
#define I2S_TXCR_IBM_MASK                                  (0x3U << I2S_TXCR_IBM_SHIFT)                                 /* 0x00000600 */
#define I2S_TXCR_FBM_SHIFT                                 (11U)
#define I2S_TXCR_FBM_MASK                                  (0x1U << I2S_TXCR_FBM_SHIFT)                                 /* 0x00000800 */
#define I2S_TXCR_SJM_SHIFT                                 (12U)
#define I2S_TXCR_SJM_MASK                                  (0x1U << I2S_TXCR_SJM_SHIFT)                                 /* 0x00001000 */
#define I2S_TXCR_HWT_SHIFT                                 (14U)
#define I2S_TXCR_HWT_MASK                                  (0x1U << I2S_TXCR_HWT_SHIFT)                                 /* 0x00004000 */
#define I2S_TXCR_TCSR_SHIFT                                (15U)
#define I2S_TXCR_TCSR_MASK                                 (0x3U << I2S_TXCR_TCSR_SHIFT)                                /* 0x00018000 */
#define I2S_TXCR_RCNT_SHIFT                                (17U)
#define I2S_TXCR_RCNT_MASK                                 (0x3FU << I2S_TXCR_RCNT_SHIFT)                               /* 0x007E0000 */
/* RXCR */
#define I2S_RXCR_OFFSET                                    (0x4U)
#define I2S_RXCR_VDW_SHIFT                                 (0U)
#define I2S_RXCR_VDW_MASK                                  (0x1FU << I2S_RXCR_VDW_SHIFT)                                /* 0x0000001F */
#define I2S_RXCR_TFS_SHIFT                                 (5U)
#define I2S_RXCR_TFS_MASK                                  (0x1U << I2S_RXCR_TFS_SHIFT)                                 /* 0x00000020 */
#define I2S_RXCR_PBM_SHIFT                                 (7U)
#define I2S_RXCR_PBM_MASK                                  (0x3U << I2S_RXCR_PBM_SHIFT)                                 /* 0x00000180 */
#define I2S_RXCR_IBM_SHIFT                                 (9U)
#define I2S_RXCR_IBM_MASK                                  (0x3U << I2S_RXCR_IBM_SHIFT)                                 /* 0x00000600 */
#define I2S_RXCR_FBM_SHIFT                                 (11U)
#define I2S_RXCR_FBM_MASK                                  (0x1U << I2S_RXCR_FBM_SHIFT)                                 /* 0x00000800 */
#define I2S_RXCR_SJM_SHIFT                                 (12U)
#define I2S_RXCR_SJM_MASK                                  (0x1U << I2S_RXCR_SJM_SHIFT)                                 /* 0x00001000 */
#define I2S_RXCR_HWT_SHIFT                                 (14U)
#define I2S_RXCR_HWT_MASK                                  (0x1U << I2S_RXCR_HWT_SHIFT)                                 /* 0x00004000 */
#define I2S_RXCR_RCSR_SHIFT                                (15U)
#define I2S_RXCR_RCSR_MASK                                 (0x3U << I2S_RXCR_RCSR_SHIFT)                                /* 0x00018000 */
/* CKR */
#define I2S_CKR_OFFSET                                     (0x8U)
#define I2S_CKR_TSD_SHIFT                                  (0U)
#define I2S_CKR_TSD_MASK                                   (0xFFU << I2S_CKR_TSD_SHIFT)                                 /* 0x000000FF */
#define I2S_CKR_RSD_SHIFT                                  (8U)
#define I2S_CKR_RSD_MASK                                   (0xFFU << I2S_CKR_RSD_SHIFT)                                 /* 0x0000FF00 */
#define I2S_CKR_MDIV_SHIFT                                 (16U)
#define I2S_CKR_MDIV_MASK                                  (0xFFU << I2S_CKR_MDIV_SHIFT)                                /* 0x00FF0000 */
#define I2S_CKR_TLP_SHIFT                                  (24U)
#define I2S_CKR_TLP_MASK                                   (0x1U << I2S_CKR_TLP_SHIFT)                                  /* 0x01000000 */
#define I2S_CKR_RLP_SHIFT                                  (25U)
#define I2S_CKR_RLP_MASK                                   (0x1U << I2S_CKR_RLP_SHIFT)                                  /* 0x02000000 */
#define I2S_CKR_CKP_SHIFT                                  (26U)
#define I2S_CKR_CKP_MASK                                   (0x1U << I2S_CKR_CKP_SHIFT)                                  /* 0x04000000 */
#define I2S_CKR_MSS_SHIFT                                  (27U)
#define I2S_CKR_MSS_MASK                                   (0x1U << I2S_CKR_MSS_SHIFT)                                  /* 0x08000000 */
#define I2S_CKR_TRCM_SHIFT                                 (28U)
#define I2S_CKR_TRCM_MASK                                  (0x3U << I2S_CKR_TRCM_SHIFT)                                 /* 0x30000000 */
/* TXFIFOLR */
#define I2S_TXFIFOLR_OFFSET                                (0xCU)
#define I2S_TXFIFOLR_TFL_SHIFT                             (0U)
#define I2S_TXFIFOLR_TFL_MASK                              (0x3FU << I2S_TXFIFOLR_TFL_SHIFT)                            /* 0x0000003F */
#define I2S_TXFIFOLR_RFL_SHIFT                             (24U)
#define I2S_TXFIFOLR_RFL_MASK                              (0x3FU << I2S_TXFIFOLR_RFL_SHIFT)                            /* 0x3F000000 */
/* DMACR */
#define I2S_DMACR_OFFSET                                   (0x10U)
#define I2S_DMACR_TDL_SHIFT                                (0U)
#define I2S_DMACR_TDL_MASK                                 (0x1FU << I2S_DMACR_TDL_SHIFT)                               /* 0x0000001F */
#define I2S_DMACR_TDE_SHIFT                                (8U)
#define I2S_DMACR_TDE_MASK                                 (0x1U << I2S_DMACR_TDE_SHIFT)                                /* 0x00000100 */
#define I2S_DMACR_RDL_SHIFT                                (16U)
#define I2S_DMACR_RDL_MASK                                 (0x1FU << I2S_DMACR_RDL_SHIFT)                               /* 0x001F0000 */
#define I2S_DMACR_RDE_SHIFT                                (24U)
#define I2S_DMACR_RDE_MASK                                 (0x1U << I2S_DMACR_RDE_SHIFT)                                /* 0x01000000 */
/* INTCR */
#define I2S_INTCR_OFFSET                                   (0x14U)
#define I2S_INTCR_TXEIE_SHIFT                              (0U)
#define I2S_INTCR_TXEIE_MASK                               (0x1U << I2S_INTCR_TXEIE_SHIFT)                              /* 0x00000001 */
#define I2S_INTCR_TXUIE_SHIFT                              (1U)
#define I2S_INTCR_TXUIE_MASK                               (0x1U << I2S_INTCR_TXUIE_SHIFT)                              /* 0x00000002 */
#define I2S_INTCR_TXUIC_SHIFT                              (2U)
#define I2S_INTCR_TXUIC_MASK                               (0x1U << I2S_INTCR_TXUIC_SHIFT)                              /* 0x00000004 */
#define I2S_INTCR_TFT_SHIFT                                (4U)
#define I2S_INTCR_TFT_MASK                                 (0x1FU << I2S_INTCR_TFT_SHIFT)                               /* 0x000001F0 */
#define I2S_INTCR_RXFIE_SHIFT                              (16U)
#define I2S_INTCR_RXFIE_MASK                               (0x1U << I2S_INTCR_RXFIE_SHIFT)                              /* 0x00010000 */
#define I2S_INTCR_RXOIE_SHIFT                              (17U)
#define I2S_INTCR_RXOIE_MASK                               (0x1U << I2S_INTCR_RXOIE_SHIFT)                              /* 0x00020000 */
#define I2S_INTCR_RXOIC_SHIFT                              (18U)
#define I2S_INTCR_RXOIC_MASK                               (0x1U << I2S_INTCR_RXOIC_SHIFT)                              /* 0x00040000 */
#define I2S_INTCR_RFT_SHIFT                                (20U)
#define I2S_INTCR_RFT_MASK                                 (0x1FU << I2S_INTCR_RFT_SHIFT)                               /* 0x01F00000 */
/* INTSR */
#define I2S_INTSR_OFFSET                                   (0x18U)
#define I2S_INTSR                                          (0x0U)
#define I2S_INTSR_TXEI_SHIFT                               (0U)
#define I2S_INTSR_TXEI_MASK                                (0x1U << I2S_INTSR_TXEI_SHIFT)                               /* 0x00000001 */
#define I2S_INTSR_TXUI_SHIFT                               (1U)
#define I2S_INTSR_TXUI_MASK                                (0x1U << I2S_INTSR_TXUI_SHIFT)                               /* 0x00000002 */
#define I2S_INTSR_RXFI_SHIFT                               (16U)
#define I2S_INTSR_RXFI_MASK                                (0x1U << I2S_INTSR_RXFI_SHIFT)                               /* 0x00010000 */
#define I2S_INTSR_RXOI_SHIFT                               (17U)
#define I2S_INTSR_RXOI_MASK                                (0x1U << I2S_INTSR_RXOI_SHIFT)                               /* 0x00020000 */
/* XFER */
#define I2S_XFER_OFFSET                                    (0x1CU)
#define I2S_XFER_TXS_SHIFT                                 (0U)
#define I2S_XFER_TXS_MASK                                  (0x1U << I2S_XFER_TXS_SHIFT)                                 /* 0x00000001 */
#define I2S_XFER_RXS_SHIFT                                 (1U)
#define I2S_XFER_RXS_MASK                                  (0x1U << I2S_XFER_RXS_SHIFT)                                 /* 0x00000002 */
/* CLR */
#define I2S_CLR_OFFSET                                     (0x20U)
#define I2S_CLR_TXC_SHIFT                                  (0U)
#define I2S_CLR_TXC_MASK                                   (0x1U << I2S_CLR_TXC_SHIFT)                                  /* 0x00000001 */
#define I2S_CLR_RXC_SHIFT                                  (1U)
#define I2S_CLR_RXC_MASK                                   (0x1U << I2S_CLR_RXC_SHIFT)                                  /* 0x00000002 */
/* TXDR */
#define I2S_TXDR_OFFSET                                    (0x24U)
#define I2S_TXDR_TXDR_SHIFT                                (0U)
#define I2S_TXDR_TXDR_MASK                                 (0xFFFFFFFFU << I2S_TXDR_TXDR_SHIFT)                         /* 0xFFFFFFFF */
/* RXDR */
#define I2S_RXDR_OFFSET                                    (0x28U)
#define I2S_RXDR_RXDR_SHIFT                                (0U)
#define I2S_RXDR_RXDR_MASK                                 (0xFFFFFFFFU << I2S_RXDR_RXDR_SHIFT)                         /* 0xFFFFFFFF */
/******************************************PDM*******************************************/
/* SYSCONFIG */
#define PDM_SYSCONFIG_OFFSET                               (0x0U)
#define PDM_SYSCONFIG_RX_CLR_SHIFT                         (0U)
#define PDM_SYSCONFIG_RX_CLR_MASK                          (0x1U << PDM_SYSCONFIG_RX_CLR_SHIFT)                         /* 0x00000001 */
#define PDM_SYSCONFIG_RX_START_SHIFT                       (2U)
#define PDM_SYSCONFIG_RX_START_MASK                        (0x1U << PDM_SYSCONFIG_RX_START_SHIFT)                       /* 0x00000004 */
/* CTRL0 */
#define PDM_CTRL0_OFFSET                                   (0x4U)
#define PDM_CTRL0_DATA_VLD_WIDTH_SHIFT                     (0U)
#define PDM_CTRL0_DATA_VLD_WIDTH_MASK                      (0x1FU << PDM_CTRL0_DATA_VLD_WIDTH_SHIFT)                    /* 0x0000001F */
#define PDM_CTRL0_INT_DIV_CON_SHIFT                        (8U)
#define PDM_CTRL0_INT_DIV_CON_MASK                         (0xFFU << PDM_CTRL0_INT_DIV_CON_SHIFT)                       /* 0x0000FF00 */
#define PDM_CTRL0_HWT_EN_SHIFT                             (26U)
#define PDM_CTRL0_HWT_EN_MASK                              (0x1U << PDM_CTRL0_HWT_EN_SHIFT)                             /* 0x04000000 */
#define PDM_CTRL0_PATH0_EN_SHIFT                           (27U)
#define PDM_CTRL0_PATH0_EN_MASK                            (0x1U << PDM_CTRL0_PATH0_EN_SHIFT)                           /* 0x08000000 */
#define PDM_CTRL0_PATH1_EN_SHIFT                           (28U)
#define PDM_CTRL0_PATH1_EN_MASK                            (0x1U << PDM_CTRL0_PATH1_EN_SHIFT)                           /* 0x10000000 */
#define PDM_CTRL0_PATH2_EN_SHIFT                           (29U)
#define PDM_CTRL0_PATH2_EN_MASK                            (0x1U << PDM_CTRL0_PATH2_EN_SHIFT)                           /* 0x20000000 */
#define PDM_CTRL0_PATH3_EN_SHIFT                           (30U)
#define PDM_CTRL0_PATH3_EN_MASK                            (0x1U << PDM_CTRL0_PATH3_EN_SHIFT)                           /* 0x40000000 */
#define PDM_CTRL0_SJM_SEL_SHIFT                            (31U)
#define PDM_CTRL0_SJM_SEL_MASK                             (0x1U << PDM_CTRL0_SJM_SEL_SHIFT)                            /* 0x80000000 */
/* CTRL1 */
#define PDM_CTRL1_OFFSET                                   (0x8U)
#define PDM_CTRL1_FRAC_DIV_DENOMONATOR_SHIFT               (0U)
#define PDM_CTRL1_FRAC_DIV_DENOMONATOR_MASK                (0xFFFFU << PDM_CTRL1_FRAC_DIV_DENOMONATOR_SHIFT)            /* 0x0000FFFF */
#define PDM_CTRL1_FRAC_DIV_NUMERATOR_SHIFT                 (16U)
#define PDM_CTRL1_FRAC_DIV_NUMERATOR_MASK                  (0xFFFFU << PDM_CTRL1_FRAC_DIV_NUMERATOR_SHIFT)              /* 0xFFFF0000 */
/* CLK_CTRL */
#define PDM_CLK_CTRL_OFFSET                                (0xCU)
#define PDM_CLK_CTRL_PDM_DS_RATIO_SHIFT                    (0U)
#define PDM_CLK_CTRL_PDM_DS_RATIO_MASK                     (0x7U << PDM_CLK_CTRL_PDM_DS_RATIO_SHIFT)                    /* 0x00000007 */
#define PDM_CLK_CTRL_CLK_POLAR_SHIFT                       (3U)
#define PDM_CLK_CTRL_CLK_POLAR_MASK                        (0x1U << PDM_CLK_CTRL_CLK_POLAR_SHIFT)                       /* 0x00000008 */
#define PDM_CLK_CTRL_DIV_TYPE_SEL_SHIFT                    (4U)
#define PDM_CLK_CTRL_DIV_TYPE_SEL_MASK                     (0x1U << PDM_CLK_CTRL_DIV_TYPE_SEL_SHIFT)                    /* 0x00000010 */
#define PDM_CLK_CTRL_PDM_CLK_EN_SHIFT                      (5U)
#define PDM_CLK_CTRL_PDM_CLK_EN_MASK                       (0x1U << PDM_CLK_CTRL_PDM_CLK_EN_SHIFT)                      /* 0x00000020 */
#define PDM_CLK_CTRL_DIV_RATIO_SEL_SHIFT                   (6U)
#define PDM_CLK_CTRL_DIV_RATIO_SEL_MASK                    (0x1U << PDM_CLK_CTRL_DIV_RATIO_SEL_SHIFT)                   /* 0x00000040 */
/* HPF_CTRL */
#define PDM_HPF_CTRL_OFFSET                                (0x10U)
#define PDM_HPF_CTRL_HPF_CF_SHIFT                          (0U)
#define PDM_HPF_CTRL_HPF_CF_MASK                           (0x3U << PDM_HPF_CTRL_HPF_CF_SHIFT)                          /* 0x00000003 */
#define PDM_HPF_CTRL_HPFRE_SHIFT                           (2U)
#define PDM_HPF_CTRL_HPFRE_MASK                            (0x1U << PDM_HPF_CTRL_HPFRE_SHIFT)                           /* 0x00000004 */
#define PDM_HPF_CTRL_HPFLE_SHIFT                           (3U)
#define PDM_HPF_CTRL_HPFLE_MASK                            (0x1U << PDM_HPF_CTRL_HPFLE_SHIFT)                           /* 0x00000008 */
/* FIFO_CTRL */
#define PDM_FIFO_CTRL_OFFSET                               (0x14U)
#define PDM_FIFO_CTRL_RFL_SHIFT                            (0U)
#define PDM_FIFO_CTRL_RFL_MASK                             (0xFFU << PDM_FIFO_CTRL_RFL_SHIFT)                           /* 0x000000FF */
#define PDM_FIFO_CTRL_RFT_SHIFT                            (8U)
#define PDM_FIFO_CTRL_RFT_MASK                             (0x7FU << PDM_FIFO_CTRL_RFT_SHIFT)                           /* 0x00007F00 */
/* DMA_CTRL */
#define PDM_DMA_CTRL_OFFSET                                (0x18U)
#define PDM_DMA_CTRL_RDL_SHIFT                             (0U)
#define PDM_DMA_CTRL_RDL_MASK                              (0x7FU << PDM_DMA_CTRL_RDL_SHIFT)                            /* 0x0000007F */
#define PDM_DMA_CTRL_RDE_SHIFT                             (8U)
#define PDM_DMA_CTRL_RDE_MASK                              (0x1U << PDM_DMA_CTRL_RDE_SHIFT)                             /* 0x00000100 */
/* INT_EN */
#define PDM_INT_EN_OFFSET                                  (0x1CU)
#define PDM_INT_EN_RXTIE_SHIFT                             (0U)
#define PDM_INT_EN_RXTIE_MASK                              (0x1U << PDM_INT_EN_RXTIE_SHIFT)                             /* 0x00000001 */
#define PDM_INT_EN_RXOIE_SHIFT                             (1U)
#define PDM_INT_EN_RXOIE_MASK                              (0x1U << PDM_INT_EN_RXOIE_SHIFT)                             /* 0x00000002 */
/* INT_CLR */
#define PDM_INT_CLR_OFFSET                                 (0x20U)
#define PDM_INT_CLR_RXOIC_SHIFT                            (1U)
#define PDM_INT_CLR_RXOIC_MASK                             (0x1U << PDM_INT_CLR_RXOIC_SHIFT)                            /* 0x00000002 */
/* INT_ST */
#define PDM_INT_ST_OFFSET                                  (0x24U)
#define PDM_INT_ST                                         (0x0U)
#define PDM_INT_ST_RXFI_SHIFT                              (0U)
#define PDM_INT_ST_RXFI_MASK                               (0x1U << PDM_INT_ST_RXFI_SHIFT)                              /* 0x00000001 */
#define PDM_INT_ST_RXOI_SHIFT                              (1U)
#define PDM_INT_ST_RXOI_MASK                               (0x1U << PDM_INT_ST_RXOI_SHIFT)                              /* 0x00000002 */
/* RXFIFO_DATA_REG */
#define PDM_RXFIFO_DATA_REG_OFFSET                         (0x30U)
#define PDM_RXFIFO_DATA_REG                                (0x0U)
#define PDM_RXFIFO_DATA_REG_RXDR_SHIFT                     (0U)
#define PDM_RXFIFO_DATA_REG_RXDR_MASK                      (0xFFFFFFFFU << PDM_RXFIFO_DATA_REG_RXDR_SHIFT)              /* 0xFFFFFFFF */
/* DATA0R_REG */
#define PDM_DATA0R_REG_OFFSET                              (0x34U)
#define PDM_DATA0R_REG                                     (0x0U)
#define PDM_DATA0R_REG_DATA0R_SHIFT                        (0U)
#define PDM_DATA0R_REG_DATA0R_MASK                         (0xFFFFFFFFU << PDM_DATA0R_REG_DATA0R_SHIFT)                 /* 0xFFFFFFFF */
/* DATA0L_REG */
#define PDM_DATA0L_REG_OFFSET                              (0x38U)
#define PDM_DATA0L_REG                                     (0x0U)
#define PDM_DATA0L_REG_DATA0L_SHIFT                        (0U)
#define PDM_DATA0L_REG_DATA0L_MASK                         (0xFFFFFFFFU << PDM_DATA0L_REG_DATA0L_SHIFT)                 /* 0xFFFFFFFF */
/* DATA1R_REG */
#define PDM_DATA1R_REG_OFFSET                              (0x3CU)
#define PDM_DATA1R_REG                                     (0x0U)
#define PDM_DATA1R_REG_DATA1R_SHIFT                        (0U)
#define PDM_DATA1R_REG_DATA1R_MASK                         (0x1U << PDM_DATA1R_REG_DATA1R_SHIFT)                        /* 0x00000001 */
/* DATA1L_REG */
#define PDM_DATA1L_REG_OFFSET                              (0x40U)
#define PDM_DATA1L_REG                                     (0x0U)
#define PDM_DATA1L_REG_DATA1L_SHIFT                        (0U)
#define PDM_DATA1L_REG_DATA1L_MASK                         (0xFFFFFFFFU << PDM_DATA1L_REG_DATA1L_SHIFT)                 /* 0xFFFFFFFF */
/* DATA2R_REG */
#define PDM_DATA2R_REG_OFFSET                              (0x44U)
#define PDM_DATA2R_REG                                     (0x0U)
#define PDM_DATA2R_REG_DATA2R_SHIFT                        (0U)
#define PDM_DATA2R_REG_DATA2R_MASK                         (0xFFFFFFFFU << PDM_DATA2R_REG_DATA2R_SHIFT)                 /* 0xFFFFFFFF */
/* DATA2L_REG */
#define PDM_DATA2L_REG_OFFSET                              (0x48U)
#define PDM_DATA2L_REG                                     (0x0U)
#define PDM_DATA2L_REG_DATA2L_SHIFT                        (0U)
#define PDM_DATA2L_REG_DATA2L_MASK                         (0xFFFFFFFFU << PDM_DATA2L_REG_DATA2L_SHIFT)                 /* 0xFFFFFFFF */
/* DATA3R_REG */
#define PDM_DATA3R_REG_OFFSET                              (0x4CU)
#define PDM_DATA3R_REG                                     (0x0U)
#define PDM_DATA3R_REG_DATA3R_SHIFT                        (0U)
#define PDM_DATA3R_REG_DATA3R_MASK                         (0xFFFFFFFFU << PDM_DATA3R_REG_DATA3R_SHIFT)                 /* 0xFFFFFFFF */
/* DATA3L_REG */
#define PDM_DATA3L_REG_OFFSET                              (0x50U)
#define PDM_DATA3L_REG                                     (0x0U)
#define PDM_DATA3L_REG_DATA3L_SHIFT                        (0U)
#define PDM_DATA3L_REG_DATA3L_MASK                         (0xFFFFFFFFU << PDM_DATA3L_REG_DATA3L_SHIFT)                 /* 0xFFFFFFFF */
/* DATA_VALID */
#define PDM_DATA_VALID_OFFSET                              (0x54U)
#define PDM_DATA_VALID                                     (0x0U)
#define PDM_DATA_VALID_PATH3_VLD_SHIFT                     (0U)
#define PDM_DATA_VALID_PATH3_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH3_VLD_SHIFT)                     /* 0x00000001 */
#define PDM_DATA_VALID_PATH2_VLD_SHIFT                     (1U)
#define PDM_DATA_VALID_PATH2_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH2_VLD_SHIFT)                     /* 0x00000002 */
#define PDM_DATA_VALID_PATH1_VLD_SHIFT                     (2U)
#define PDM_DATA_VALID_PATH1_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH1_VLD_SHIFT)                     /* 0x00000004 */
#define PDM_DATA_VALID_PATH0_VLD_SHIFT                     (3U)
#define PDM_DATA_VALID_PATH0_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH0_VLD_SHIFT)                     /* 0x00000008 */
/* VERSION */
#define PDM_VERSION_OFFSET                                 (0x58U)
#define PDM_VERSION                                        (0x59313030U)
#define PDM_VERSION_VERSION_SHIFT                          (0U)
#define PDM_VERSION_VERSION_MASK                           (0xFFFFFFFFU << PDM_VERSION_VERSION_SHIFT)                   /* 0xFFFFFFFF */
/****************************************SPDIF_TX****************************************/
/* CFGR */
#define SPDIF_TX_CFGR_OFFSET                               (0x0U)
#define SPDIF_TX_CFGR_VDW_SHIFT                            (0U)
#define SPDIF_TX_CFGR_VDW_MASK                             (0x3U << SPDIF_TX_CFGR_VDW_SHIFT)                            /* 0x00000003 */
#define SPDIF_TX_CFGR_HWT_SHIFT                            (2U)
#define SPDIF_TX_CFGR_HWT_MASK                             (0x1U << SPDIF_TX_CFGR_HWT_SHIFT)                            /* 0x00000004 */
#define SPDIF_TX_CFGR_ADJ_SHIFT                            (3U)
#define SPDIF_TX_CFGR_ADJ_MASK                             (0x1U << SPDIF_TX_CFGR_ADJ_SHIFT)                            /* 0x00000008 */
#define SPDIF_TX_CFGR_VFE_SHIFT                            (4U)
#define SPDIF_TX_CFGR_VFE_MASK                             (0x1U << SPDIF_TX_CFGR_VFE_SHIFT)                            /* 0x00000010 */
#define SPDIF_TX_CFGR_UDE_SHIFT                            (5U)
#define SPDIF_TX_CFGR_UDE_MASK                             (0x1U << SPDIF_TX_CFGR_UDE_SHIFT)                            /* 0x00000020 */
#define SPDIF_TX_CFGR_CSE_SHIFT                            (6U)
#define SPDIF_TX_CFGR_CSE_MASK                             (0x1U << SPDIF_TX_CFGR_CSE_SHIFT)                            /* 0x00000040 */
#define SPDIF_TX_CFGR_CLR_SHIFT                            (7U)
#define SPDIF_TX_CFGR_CLR_MASK                             (0x1U << SPDIF_TX_CFGR_CLR_SHIFT)                            /* 0x00000080 */
#define SPDIF_TX_CFGR_PCMTYPE_SHIFT                        (8U)
#define SPDIF_TX_CFGR_PCMTYPE_MASK                         (0x1U << SPDIF_TX_CFGR_PCMTYPE_SHIFT)                        /* 0x00000100 */
#define SPDIF_TX_CFGR_PRE_CHANGE_SHIFT                     (9U)
#define SPDIF_TX_CFGR_PRE_CHANGE_MASK                      (0x1U << SPDIF_TX_CFGR_PRE_CHANGE_SHIFT)                     /* 0x00000200 */
#define SPDIF_TX_CFGR_MCD_SHIFT                            (16U)
#define SPDIF_TX_CFGR_MCD_MASK                             (0xFFU << SPDIF_TX_CFGR_MCD_SHIFT)                           /* 0x00FF0000 */
/* SDBLR */
#define SPDIF_TX_SDBLR_OFFSET                              (0x4U)
#define SPDIF_TX_SDBLR_SDBLR_SHIFT                         (0U)
#define SPDIF_TX_SDBLR_SDBLR_MASK                          (0x3FU << SPDIF_TX_SDBLR_SDBLR_SHIFT)                        /* 0x0000003F */
/* DMACR */
#define SPDIF_TX_DMACR_OFFSET                              (0x8U)
#define SPDIF_TX_DMACR_TDL_SHIFT                           (0U)
#define SPDIF_TX_DMACR_TDL_MASK                            (0x1FU << SPDIF_TX_DMACR_TDL_SHIFT)                          /* 0x0000001F */
#define SPDIF_TX_DMACR_TDE_SHIFT                           (5U)
#define SPDIF_TX_DMACR_TDE_MASK                            (0x1U << SPDIF_TX_DMACR_TDE_SHIFT)                           /* 0x00000020 */
/* INTCR */
#define SPDIF_TX_INTCR_OFFSET                              (0xCU)
#define SPDIF_TX_INTCR_UDTIE_SHIFT                         (2U)
#define SPDIF_TX_INTCR_UDTIE_MASK                          (0x1U << SPDIF_TX_INTCR_UDTIE_SHIFT)                         /* 0x00000004 */
#define SPDIF_TX_INTCR_BTTIE_SHIFT                         (3U)
#define SPDIF_TX_INTCR_BTTIE_MASK                          (0x1U << SPDIF_TX_INTCR_BTTIE_SHIFT)                         /* 0x00000008 */
#define SPDIF_TX_INTCR_SDBEIE_SHIFT                        (4U)
#define SPDIF_TX_INTCR_SDBEIE_MASK                         (0x1U << SPDIF_TX_INTCR_SDBEIE_SHIFT)                        /* 0x00000010 */
#define SPDIF_TX_INTCR_SDBT_SHIFT                          (5U)
#define SPDIF_TX_INTCR_SDBT_MASK                           (0x1FU << SPDIF_TX_INTCR_SDBT_SHIFT)                         /* 0x000003E0 */
#define SPDIF_TX_INTCR_BTTIC_SHIFT                         (16U)
#define SPDIF_TX_INTCR_BTTIC_MASK                          (0x1U << SPDIF_TX_INTCR_BTTIC_SHIFT)                         /* 0x00010000 */
#define SPDIF_TX_INTCR_UDTIC_SHIFT                         (17U)
#define SPDIF_TX_INTCR_UDTIC_MASK                          (0x1U << SPDIF_TX_INTCR_UDTIC_SHIFT)                         /* 0x00020000 */
/* INTSR */
#define SPDIF_TX_INTSR_OFFSET                              (0x10U)
#define SPDIF_TX_INTSR_UDTIS_SHIFT                         (2U)
#define SPDIF_TX_INTSR_UDTIS_MASK                          (0x1U << SPDIF_TX_INTSR_UDTIS_SHIFT)                         /* 0x00000004 */
#define SPDIF_TX_INTSR_BTTIS_SHIFT                         (3U)
#define SPDIF_TX_INTSR_BTTIS_MASK                          (0x1U << SPDIF_TX_INTSR_BTTIS_SHIFT)                         /* 0x00000008 */
#define SPDIF_TX_INTSR_SDBEIS_SHIFT                        (4U)
#define SPDIF_TX_INTSR_SDBEIS_MASK                         (0x1U << SPDIF_TX_INTSR_SDBEIS_SHIFT)                        /* 0x00000010 */
/* XFER */
#define SPDIF_TX_XFER_OFFSET                               (0x18U)
#define SPDIF_TX_XFER_XFER_SHIFT                           (0U)
#define SPDIF_TX_XFER_XFER_MASK                            (0x1U << SPDIF_TX_XFER_XFER_SHIFT)                           /* 0x00000001 */
/* SMPDR */
#define SPDIF_TX_SMPDR_OFFSET                              (0x20U)
#define SPDIF_TX_SMPDR_SMPDR_SHIFT                         (0U)
#define SPDIF_TX_SMPDR_SMPDR_MASK                          (0xFFFFFFFFU << SPDIF_TX_SMPDR_SMPDR_SHIFT)                  /* 0xFFFFFFFF */
/* VLDFRN */
#define SPDIF_TX_VLDFRN_OFFSET                             (0x60U)
#define SPDIF_TX_VLDFRN_VLDFR_SUB_0_SHIFT                  (0U)
#define SPDIF_TX_VLDFRN_VLDFR_SUB_0_MASK                   (0xFFFFU << SPDIF_TX_VLDFRN_VLDFR_SUB_0_SHIFT)               /* 0x0000FFFF */
#define SPDIF_TX_VLDFRN_VLDFR_SUB_1_SHIFT                  (16U)
#define SPDIF_TX_VLDFRN_VLDFR_SUB_1_MASK                   (0xFFFFU << SPDIF_TX_VLDFRN_VLDFR_SUB_1_SHIFT)               /* 0xFFFF0000 */
/* USRDRN */
#define SPDIF_TX_USRDRN_OFFSET                             (0x90U)
#define SPDIF_TX_USRDRN_USR_SUB_0_SHIFT                    (0U)
#define SPDIF_TX_USRDRN_USR_SUB_0_MASK                     (0xFFFFU << SPDIF_TX_USRDRN_USR_SUB_0_SHIFT)                 /* 0x0000FFFF */
#define SPDIF_TX_USRDRN_USR_SUB_1_SHIFT                    (16U)
#define SPDIF_TX_USRDRN_USR_SUB_1_MASK                     (0xFFFFU << SPDIF_TX_USRDRN_USR_SUB_1_SHIFT)                 /* 0xFFFF0000 */
/* CHNSRN */
#define SPDIF_TX_CHNSRN_OFFSET                             (0xC0U)
#define SPDIF_TX_CHNSRN_CHNSR_SUB_0_SHIFT                  (0U)
#define SPDIF_TX_CHNSRN_CHNSR_SUB_0_MASK                   (0xFFFFU << SPDIF_TX_CHNSRN_CHNSR_SUB_0_SHIFT)               /* 0x0000FFFF */
#define SPDIF_TX_CHNSRN_CHNSR_SUB_1_SHIFT                  (16U)
#define SPDIF_TX_CHNSRN_CHNSR_SUB_1_MASK                   (0xFFFFU << SPDIF_TX_CHNSRN_CHNSR_SUB_1_SHIFT)               /* 0xFFFF0000 */
/* BURTSINFO */
#define SPDIF_TX_BURTSINFO_OFFSET                          (0x100U)
#define SPDIF_TX_BURTSINFO_DATATYPE_SHIFT                  (0U)
#define SPDIF_TX_BURTSINFO_DATATYPE_MASK                   (0x7FU << SPDIF_TX_BURTSINFO_DATATYPE_SHIFT)                 /* 0x0000007F */
#define SPDIF_TX_BURTSINFO_ERRFLAG_SHIFT                   (7U)
#define SPDIF_TX_BURTSINFO_ERRFLAG_MASK                    (0x1U << SPDIF_TX_BURTSINFO_ERRFLAG_SHIFT)                   /* 0x00000080 */
#define SPDIF_TX_BURTSINFO_DATAINFO_SHIFT                  (8U)
#define SPDIF_TX_BURTSINFO_DATAINFO_MASK                   (0x1FU << SPDIF_TX_BURTSINFO_DATAINFO_SHIFT)                 /* 0x00001F00 */
#define SPDIF_TX_BURTSINFO_BSNUM_SHIFT                     (13U)
#define SPDIF_TX_BURTSINFO_BSNUM_MASK                      (0x7U << SPDIF_TX_BURTSINFO_BSNUM_SHIFT)                     /* 0x0000E000 */
#define SPDIF_TX_BURTSINFO_PD_SHIFT                        (16U)
#define SPDIF_TX_BURTSINFO_PD_MASK                         (0xFFFFU << SPDIF_TX_BURTSINFO_PD_SHIFT)                     /* 0xFFFF0000 */
/* REPETTION */
#define SPDIF_TX_REPETTION_OFFSET                          (0x104U)
#define SPDIF_TX_REPETTION_REPETTION_SHIFT                 (0U)
#define SPDIF_TX_REPETTION_REPETTION_MASK                  (0xFFFFU << SPDIF_TX_REPETTION_REPETTION_SHIFT)              /* 0x0000FFFF */
/* BURTSINFO_SHD */
#define SPDIF_TX_BURTSINFO_SHD_OFFSET                      (0x108U)
#define SPDIF_TX_BURTSINFO_SHD                             (0x0U)
#define SPDIF_TX_BURTSINFO_SHD_DATATYPE_SHIFT              (0U)
#define SPDIF_TX_BURTSINFO_SHD_DATATYPE_MASK               (0x7FU << SPDIF_TX_BURTSINFO_SHD_DATATYPE_SHIFT)             /* 0x0000007F */
#define SPDIF_TX_BURTSINFO_SHD_ERRFLAG_SHIFT               (7U)
#define SPDIF_TX_BURTSINFO_SHD_ERRFLAG_MASK                (0x1U << SPDIF_TX_BURTSINFO_SHD_ERRFLAG_SHIFT)               /* 0x00000080 */
#define SPDIF_TX_BURTSINFO_SHD_DATAINFO_SHIFT              (8U)
#define SPDIF_TX_BURTSINFO_SHD_DATAINFO_MASK               (0x1FU << SPDIF_TX_BURTSINFO_SHD_DATAINFO_SHIFT)             /* 0x00001F00 */
#define SPDIF_TX_BURTSINFO_SHD_BSNUM_SHIFT                 (13U)
#define SPDIF_TX_BURTSINFO_SHD_BSNUM_MASK                  (0x7U << SPDIF_TX_BURTSINFO_SHD_BSNUM_SHIFT)                 /* 0x0000E000 */
#define SPDIF_TX_BURTSINFO_SHD_PD_SHIFT                    (16U)
#define SPDIF_TX_BURTSINFO_SHD_PD_MASK                     (0xFFFFU << SPDIF_TX_BURTSINFO_SHD_PD_SHIFT)                 /* 0xFFFF0000 */
/* REPETTION_SHD */
#define SPDIF_TX_REPETTION_SHD_OFFSET                      (0x10CU)
#define SPDIF_TX_REPETTION_SHD                             (0x0U)
#define SPDIF_TX_REPETTION_SHD_REPETTION_SHIFT             (0U)
#define SPDIF_TX_REPETTION_SHD_REPETTION_MASK              (0xFFFFU << SPDIF_TX_REPETTION_SHD_REPETTION_SHIFT)          /* 0x0000FFFF */
/* USRDR_SHDN */
#define SPDIF_TX_USRDR_SHDN_OFFSET                         (0x190U)
#define SPDIF_TX_USRDR_SHDN                                (0x0U)
#define SPDIF_TX_USRDR_SHDN_USR_SUB_0_SHIFT                (0U)
#define SPDIF_TX_USRDR_SHDN_USR_SUB_0_MASK                 (0xFFFFU << SPDIF_TX_USRDR_SHDN_USR_SUB_0_SHIFT)             /* 0x0000FFFF */
#define SPDIF_TX_USRDR_SHDN_USR_SUB_1_SHIFT                (16U)
#define SPDIF_TX_USRDR_SHDN_USR_SUB_1_MASK                 (0xFFFFU << SPDIF_TX_USRDR_SHDN_USR_SUB_1_SHIFT)             /* 0xFFFF0000 */
/****************************************SPDIF_RX****************************************/
/* VERSION */
#define SPDIF_RX_VERSION_OFFSET                            (0x0U)
#define SPDIF_RX_VERSION                                   (0x100U)
#define SPDIF_RX_VERSION_VERSION_SHIFT                     (0U)
#define SPDIF_RX_VERSION_VERSION_MASK                      (0xFFFFFFFFU << SPDIF_RX_VERSION_VERSION_SHIFT)              /* 0xFFFFFFFF */
/* CFGR */
#define SPDIF_RX_CFGR_OFFSET                               (0x4U)
#define SPDIF_RX_CFGR_EN_SHIFT                             (0U)
#define SPDIF_RX_CFGR_EN_MASK                              (0x1U << SPDIF_RX_CFGR_EN_SHIFT)                             /* 0x00000001 */
#define SPDIF_RX_CFGR_TWAD_SHIFT                           (1U)
#define SPDIF_RX_CFGR_TWAD_MASK                            (0x1U << SPDIF_RX_CFGR_TWAD_SHIFT)                           /* 0x00000002 */
/* CLR */
#define SPDIF_RX_CLR_OFFSET                                (0x8U)
#define SPDIF_RX_CLR_RXC_SHIFT                             (0U)
#define SPDIF_RX_CLR_RXC_MASK                              (0x1U << SPDIF_RX_CLR_RXC_SHIFT)                             /* 0x00000001 */
/* CDR */
#define SPDIF_RX_CDR_OFFSET                                (0xCU)
#define SPDIF_RX_CDR_BYPASS_SHIFT                          (0U)
#define SPDIF_RX_CDR_BYPASS_MASK                           (0x1U << SPDIF_RX_CDR_BYPASS_SHIFT)                          /* 0x00000001 */
#define SPDIF_RX_CDR_AVGSEL_SHIFT                          (1U)
#define SPDIF_RX_CDR_AVGSEL_MASK                           (0x1U << SPDIF_RX_CDR_AVGSEL_SHIFT)                          /* 0x00000002 */
#define SPDIF_RX_CDR_WIN_SHIFT                             (2U)
#define SPDIF_RX_CDR_WIN_MASK                              (0x7U << SPDIF_RX_CDR_WIN_SHIFT)                             /* 0x0000001C */
#define SPDIF_RX_CDR_EMPTY_SHIFT                           (5U)
#define SPDIF_RX_CDR_EMPTY_MASK                            (0x1U << SPDIF_RX_CDR_EMPTY_SHIFT)                           /* 0x00000020 */
#define SPDIF_RX_CDR_FULL_SHIFT                            (6U)
#define SPDIF_RX_CDR_FULL_MASK                             (0x1U << SPDIF_RX_CDR_FULL_SHIFT)                            /* 0x00000040 */
#define SPDIF_RX_CDR_STATUS_SHIFT                          (7U)
#define SPDIF_RX_CDR_STATUS_MASK                           (0x3U << SPDIF_RX_CDR_STATUS_SHIFT)                          /* 0x00000180 */
#define SPDIF_RX_CDR_CS_SHIFT                              (9U)
#define SPDIF_RX_CDR_CS_MASK                               (0x3U << SPDIF_RX_CDR_CS_SHIFT)                              /* 0x00000600 */
#define SPDIF_RX_CDR_MIDRANGE_SHIFT                        (16U)
#define SPDIF_RX_CDR_MIDRANGE_MASK                         (0xFFU << SPDIF_RX_CDR_MIDRANGE_SHIFT)                       /* 0x00FF0000 */
#define SPDIF_RX_CDR_THRSH_SHIFT                           (24U)
#define SPDIF_RX_CDR_THRSH_MASK                            (0xFFU << SPDIF_RX_CDR_THRSH_SHIFT)                          /* 0xFF000000 */
/* DMACR */
#define SPDIF_RX_DMACR_OFFSET                              (0x10U)
#define SPDIF_RX_DMACR_RDL_SHIFT                           (0U)
#define SPDIF_RX_DMACR_RDL_MASK                            (0x1FU << SPDIF_RX_DMACR_RDL_SHIFT)                          /* 0x0000001F */
#define SPDIF_RX_DMACR_RDE_SHIFT                           (5U)
#define SPDIF_RX_DMACR_RDE_MASK                            (0x1U << SPDIF_RX_DMACR_RDE_SHIFT)                           /* 0x00000020 */
/* FIFOCTRL */
#define SPDIF_RX_FIFOCTRL_OFFSET                           (0x14U)
#define SPDIF_RX_FIFOCTRL_RFT_SHIFT                        (0U)
#define SPDIF_RX_FIFOCTRL_RFT_MASK                         (0x1FU << SPDIF_RX_FIFOCTRL_RFT_SHIFT)                       /* 0x0000001F */
#define SPDIF_RX_FIFOCTRL_RFL_SHIFT                        (8U)
#define SPDIF_RX_FIFOCTRL_RFL_MASK                         (0x3FU << SPDIF_RX_FIFOCTRL_RFL_SHIFT)                       /* 0x00003F00 */
/* INTEN */
#define SPDIF_RX_INTEN_OFFSET                              (0x18U)
#define SPDIF_RX_INTEN_PEIE_SHIFT                          (0U)
#define SPDIF_RX_INTEN_PEIE_MASK                           (0x1U << SPDIF_RX_INTEN_PEIE_SHIFT)                          /* 0x00000001 */
#define SPDIF_RX_INTEN_CSCIE_SHIFT                         (1U)
#define SPDIF_RX_INTEN_CSCIE_MASK                          (0x1U << SPDIF_RX_INTEN_CSCIE_SHIFT)                         /* 0x00000002 */
#define SPDIF_RX_INTEN_NVLDIE_SHIFT                        (2U)
#define SPDIF_RX_INTEN_NVLDIE_MASK                         (0x1U << SPDIF_RX_INTEN_NVLDIE_SHIFT)                        /* 0x00000004 */
#define SPDIF_RX_INTEN_NPSPIE_SHIFT                        (3U)
#define SPDIF_RX_INTEN_NPSPIE_MASK                         (0x1U << SPDIF_RX_INTEN_NPSPIE_SHIFT)                        /* 0x00000008 */
#define SPDIF_RX_INTEN_RXFIE_SHIFT                         (4U)
#define SPDIF_RX_INTEN_RXFIE_MASK                          (0x1U << SPDIF_RX_INTEN_RXFIE_SHIFT)                         /* 0x00000010 */
#define SPDIF_RX_INTEN_RXOIE_SHIFT                         (5U)
#define SPDIF_RX_INTEN_RXOIE_MASK                          (0x1U << SPDIF_RX_INTEN_RXOIE_SHIFT)                         /* 0x00000020 */
#define SPDIF_RX_INTEN_BMDEIE_SHIFT                        (6U)
#define SPDIF_RX_INTEN_BMDEIE_MASK                         (0x1U << SPDIF_RX_INTEN_BMDEIE_SHIFT)                        /* 0x00000040 */
#define SPDIF_RX_INTEN_NSYNCIE_SHIFT                       (7U)
#define SPDIF_RX_INTEN_NSYNCIE_MASK                        (0x1U << SPDIF_RX_INTEN_NSYNCIE_SHIFT)                       /* 0x00000080 */
#define SPDIF_RX_INTEN_BTEIE_SHIFT                         (8U)
#define SPDIF_RX_INTEN_BTEIE_MASK                          (0x1U << SPDIF_RX_INTEN_BTEIE_SHIFT)                         /* 0x00000100 */
/* INTMASK */
#define SPDIF_RX_INTMASK_OFFSET                            (0x1CU)
#define SPDIF_RX_INTMASK_PEIMSK_SHIFT                      (0U)
#define SPDIF_RX_INTMASK_PEIMSK_MASK                       (0x1U << SPDIF_RX_INTMASK_PEIMSK_SHIFT)                      /* 0x00000001 */
#define SPDIF_RX_INTMASK_CSCIMSK_SHIFT                     (1U)
#define SPDIF_RX_INTMASK_CSCIMSK_MASK                      (0x1U << SPDIF_RX_INTMASK_CSCIMSK_SHIFT)                     /* 0x00000002 */
#define SPDIF_RX_INTMASK_NVLDIMSK_SHIFT                    (2U)
#define SPDIF_RX_INTMASK_NVLDIMSK_MASK                     (0x1U << SPDIF_RX_INTMASK_NVLDIMSK_SHIFT)                    /* 0x00000004 */
#define SPDIF_RX_INTMASK_NPSPIMSK_SHIFT                    (3U)
#define SPDIF_RX_INTMASK_NPSPIMSK_MASK                     (0x1U << SPDIF_RX_INTMASK_NPSPIMSK_SHIFT)                    /* 0x00000008 */
#define SPDIF_RX_INTMASK_RXFIMSK_SHIFT                     (4U)
#define SPDIF_RX_INTMASK_RXFIMSK_MASK                      (0x1U << SPDIF_RX_INTMASK_RXFIMSK_SHIFT)                     /* 0x00000010 */
#define SPDIF_RX_INTMASK_RXOIMSK_SHIFT                     (5U)
#define SPDIF_RX_INTMASK_RXOIMSK_MASK                      (0x1U << SPDIF_RX_INTMASK_RXOIMSK_SHIFT)                     /* 0x00000020 */
#define SPDIF_RX_INTMASK_BMDEIMSK_SHIFT                    (6U)
#define SPDIF_RX_INTMASK_BMDEIMSK_MASK                     (0x1U << SPDIF_RX_INTMASK_BMDEIMSK_SHIFT)                    /* 0x00000040 */
#define SPDIF_RX_INTMASK_NSYNCIMSK_SHIFT                   (7U)
#define SPDIF_RX_INTMASK_NSYNCIMSK_MASK                    (0x1U << SPDIF_RX_INTMASK_NSYNCIMSK_SHIFT)                   /* 0x00000080 */
#define SPDIF_RX_INTMASK_BTEIMSK_SHIFT                     (8U)
#define SPDIF_RX_INTMASK_BTEIMSK_MASK                      (0x1U << SPDIF_RX_INTMASK_BTEIMSK_SHIFT)                     /* 0x00000100 */
/* INTSR */
#define SPDIF_RX_INTSR_OFFSET                              (0x20U)
#define SPDIF_RX_INTSR_PEIS_SHIFT                          (0U)
#define SPDIF_RX_INTSR_PEIS_MASK                           (0x1U << SPDIF_RX_INTSR_PEIS_SHIFT)                          /* 0x00000001 */
#define SPDIF_RX_INTSR_CSCIS_SHIFT                         (1U)
#define SPDIF_RX_INTSR_CSCIS_MASK                          (0x1U << SPDIF_RX_INTSR_CSCIS_SHIFT)                         /* 0x00000002 */
#define SPDIF_RX_INTSR_NVLDIS_SHIFT                        (2U)
#define SPDIF_RX_INTSR_NVLDIS_MASK                         (0x1U << SPDIF_RX_INTSR_NVLDIS_SHIFT)                        /* 0x00000004 */
#define SPDIF_RX_INTSR_NPSPIS_SHIFT                        (3U)
#define SPDIF_RX_INTSR_NPSPIS_MASK                         (0x1U << SPDIF_RX_INTSR_NPSPIS_SHIFT)                        /* 0x00000008 */
#define SPDIF_RX_INTSR_RXFIS_SHIFT                         (4U)
#define SPDIF_RX_INTSR_RXFIS_MASK                          (0x1U << SPDIF_RX_INTSR_RXFIS_SHIFT)                         /* 0x00000010 */
#define SPDIF_RX_INTSR_RXOIS_SHIFT                         (5U)
#define SPDIF_RX_INTSR_RXOIS_MASK                          (0x1U << SPDIF_RX_INTSR_RXOIS_SHIFT)                         /* 0x00000020 */
#define SPDIF_RX_INTSR_BMDEISR_SHIFT                       (6U)
#define SPDIF_RX_INTSR_BMDEISR_MASK                        (0x1U << SPDIF_RX_INTSR_BMDEISR_SHIFT)                       /* 0x00000040 */
#define SPDIF_RX_INTSR_NSYNCISR_SHIFT                      (7U)
#define SPDIF_RX_INTSR_NSYNCISR_MASK                       (0x1U << SPDIF_RX_INTSR_NSYNCISR_SHIFT)                      /* 0x00000080 */
#define SPDIF_RX_INTSR_BTEISR_SHIFT                        (8U)
#define SPDIF_RX_INTSR_BTEISR_MASK                         (0x1U << SPDIF_RX_INTSR_BTEISR_SHIFT)                        /* 0x00000100 */
/* INTCLR */
#define SPDIF_RX_INTCLR_OFFSET                             (0x24U)
#define SPDIF_RX_INTCLR_PEICLR_SHIFT                       (0U)
#define SPDIF_RX_INTCLR_PEICLR_MASK                        (0x1U << SPDIF_RX_INTCLR_PEICLR_SHIFT)                       /* 0x00000001 */
#define SPDIF_RX_INTCLR_CSCICLR_SHIFT                      (1U)
#define SPDIF_RX_INTCLR_CSCICLR_MASK                       (0x1U << SPDIF_RX_INTCLR_CSCICLR_SHIFT)                      /* 0x00000002 */
#define SPDIF_RX_INTCLR_NVLDICLR_SHIFT                     (2U)
#define SPDIF_RX_INTCLR_NVLDICLR_MASK                      (0x1U << SPDIF_RX_INTCLR_NVLDICLR_SHIFT)                     /* 0x00000004 */
#define SPDIF_RX_INTCLR_NPSPICLR_SHIFT                     (3U)
#define SPDIF_RX_INTCLR_NPSPICLR_MASK                      (0x1U << SPDIF_RX_INTCLR_NPSPICLR_SHIFT)                     /* 0x00000008 */
#define SPDIF_RX_INTCLR_RXFICLR_SHIFT                      (4U)
#define SPDIF_RX_INTCLR_RXFICLR_MASK                       (0x1U << SPDIF_RX_INTCLR_RXFICLR_SHIFT)                      /* 0x00000010 */
#define SPDIF_RX_INTCLR_RXOICLR_SHIFT                      (5U)
#define SPDIF_RX_INTCLR_RXOICLR_MASK                       (0x1U << SPDIF_RX_INTCLR_RXOICLR_SHIFT)                      /* 0x00000020 */
#define SPDIF_RX_INTCLR_BMDEICLR_SHIFT                     (6U)
#define SPDIF_RX_INTCLR_BMDEICLR_MASK                      (0x1U << SPDIF_RX_INTCLR_BMDEICLR_SHIFT)                     /* 0x00000040 */
#define SPDIF_RX_INTCLR_NSYNCICLR_SHIFT                    (7U)
#define SPDIF_RX_INTCLR_NSYNCICLR_MASK                     (0x1U << SPDIF_RX_INTCLR_NSYNCICLR_SHIFT)                    /* 0x00000080 */
#define SPDIF_RX_INTCLR_BTEICLR_SHIFT                      (8U)
#define SPDIF_RX_INTCLR_BTEICLR_MASK                       (0x1U << SPDIF_RX_INTCLR_BTEICLR_SHIFT)                      /* 0x00000100 */
/* SMPDR */
#define SPDIF_RX_SMPDR_OFFSET                              (0x28U)
#define SPDIF_RX_SMPDR_SMPDR_SHIFT                         (0U)
#define SPDIF_RX_SMPDR_SMPDR_MASK                          (0xFFFFFFFFU << SPDIF_RX_SMPDR_SMPDR_SHIFT)                  /* 0xFFFFFFFF */
/* USRDRN */
#define SPDIF_RX_USRDRN_OFFSET                             (0x2CU)
#define SPDIF_RX_USRDRN                                    (0x0U)
#define SPDIF_RX_USRDRN_USR_SUB_0_SHIFT                    (0U)
#define SPDIF_RX_USRDRN_USR_SUB_0_MASK                     (0xFFFFU << SPDIF_RX_USRDRN_USR_SUB_0_SHIFT)                 /* 0x0000FFFF */
#define SPDIF_RX_USRDRN_USR_SUB_1_SHIFT                    (16U)
#define SPDIF_RX_USRDRN_USR_SUB_1_MASK                     (0xFFFFU << SPDIF_RX_USRDRN_USR_SUB_1_SHIFT)                 /* 0xFFFF0000 */
/* CHNSRN */
#define SPDIF_RX_CHNSRN_OFFSET                             (0x5CU)
#define SPDIF_RX_CHNSRN                                    (0x0U)
#define SPDIF_RX_CHNSRN_CHNSR_SUB_0_SHIFT                  (0U)
#define SPDIF_RX_CHNSRN_CHNSR_SUB_0_MASK                   (0xFFFFU << SPDIF_RX_CHNSRN_CHNSR_SUB_0_SHIFT)               /* 0x0000FFFF */
#define SPDIF_RX_CHNSRN_CHNSR_SUB_1_SHIFT                  (16U)
#define SPDIF_RX_CHNSRN_CHNSR_SUB_1_MASK                   (0xFFFFU << SPDIF_RX_CHNSRN_CHNSR_SUB_1_SHIFT)               /* 0xFFFF0000 */
/* BURTSINFO */
#define SPDIF_RX_BURTSINFO_OFFSET                          (0x100U)
#define SPDIF_RX_BURTSINFO                                 (0x0U)
#define SPDIF_RX_BURTSINFO_DATATYPE_SHIFT                  (0U)
#define SPDIF_RX_BURTSINFO_DATATYPE_MASK                   (0x7FU << SPDIF_RX_BURTSINFO_DATATYPE_SHIFT)                 /* 0x0000007F */
#define SPDIF_RX_BURTSINFO_ERRFLAG_SHIFT                   (7U)
#define SPDIF_RX_BURTSINFO_ERRFLAG_MASK                    (0x1U << SPDIF_RX_BURTSINFO_ERRFLAG_SHIFT)                   /* 0x00000080 */
#define SPDIF_RX_BURTSINFO_DATAINFO_SHIFT                  (8U)
#define SPDIF_RX_BURTSINFO_DATAINFO_MASK                   (0x1FU << SPDIF_RX_BURTSINFO_DATAINFO_SHIFT)                 /* 0x00001F00 */
#define SPDIF_RX_BURTSINFO_BSNUM_SHIFT                     (13U)
#define SPDIF_RX_BURTSINFO_BSNUM_MASK                      (0x7U << SPDIF_RX_BURTSINFO_BSNUM_SHIFT)                     /* 0x0000E000 */
#define SPDIF_RX_BURTSINFO_PD_SHIFT                        (16U)
#define SPDIF_RX_BURTSINFO_PD_MASK                         (0xFFFFU << SPDIF_RX_BURTSINFO_PD_SHIFT)                     /* 0xFFFF0000 */
/******************************************VAD*******************************************/
/* CONTROL */
#define VAD_CONTROL_OFFSET                                 (0x0U)
#define VAD_CONTROL_VAD_EN_SHIFT                           (0U)
#define VAD_CONTROL_VAD_EN_MASK                            (0x1U << VAD_CONTROL_VAD_EN_SHIFT)                           /* 0x00000001 */
#define VAD_CONTROL_SOURCE_SELECT_SHIFT                    (1U)
#define VAD_CONTROL_SOURCE_SELECT_MASK                     (0x7U << VAD_CONTROL_SOURCE_SELECT_SHIFT)                    /* 0x0000000E */
#define VAD_CONTROL_SOURCE_BURST_SHIFT                     (4U)
#define VAD_CONTROL_SOURCE_BURST_MASK                      (0x7U << VAD_CONTROL_SOURCE_BURST_SHIFT)                     /* 0x00000070 */
#define VAD_CONTROL_SOURCE_BURST_NUM_SHIFT                 (7U)
#define VAD_CONTROL_SOURCE_BURST_NUM_MASK                  (0x7U << VAD_CONTROL_SOURCE_BURST_NUM_SHIFT)                 /* 0x00000380 */
#define VAD_CONTROL_INCR_LENGTH_SHIFT                      (10U)
#define VAD_CONTROL_INCR_LENGTH_MASK                       (0xFU << VAD_CONTROL_INCR_LENGTH_SHIFT)                      /* 0x00003C00 */
#define VAD_CONTROL_SOURCE_FIXADDR_EN_SHIFT                (14U)
#define VAD_CONTROL_SOURCE_FIXADDR_EN_MASK                 (0x1U << VAD_CONTROL_SOURCE_FIXADDR_EN_SHIFT)                /* 0x00004000 */
#define VAD_CONTROL_ACODEC_CFG_REG_NUM_SHIFT               (15U)
#define VAD_CONTROL_ACODEC_CFG_REG_NUM_MASK                (0x1FU << VAD_CONTROL_ACODEC_CFG_REG_NUM_SHIFT)              /* 0x000F8000 */
#define VAD_CONTROL_VAD_MODE_SHIFT                         (20U)
#define VAD_CONTROL_VAD_MODE_MASK                          (0x3U << VAD_CONTROL_VAD_MODE_SHIFT)                         /* 0x00300000 */
#define VAD_CONTROL_CONFIG_AFTER_DET_EN_SHIFT              (22U)
#define VAD_CONTROL_CONFIG_AFTER_DET_EN_MASK               (0x1U << VAD_CONTROL_CONFIG_AFTER_DET_EN_SHIFT)              /* 0x00400000 */
#define VAD_CONTROL_VOICE_CHANNEL_NUM_SHIFT                (23U)
#define VAD_CONTROL_VOICE_CHANNEL_NUM_MASK                 (0x7U << VAD_CONTROL_VOICE_CHANNEL_NUM_SHIFT)                /* 0x03800000 */
#define VAD_CONTROL_VOICE_CHANNEL_BITWIDTH_SHIFT           (26U)
#define VAD_CONTROL_VOICE_CHANNEL_BITWIDTH_MASK            (0x1U << VAD_CONTROL_VOICE_CHANNEL_BITWIDTH_SHIFT)           /* 0x04000000 */
#define VAD_CONTROL_VOICE_24BIT_ALIGN_MODE_SHIFT           (27U)
#define VAD_CONTROL_VOICE_24BIT_ALIGN_MODE_MASK            (0x1U << VAD_CONTROL_VOICE_24BIT_ALIGN_MODE_SHIFT)           /* 0x08000000 */
#define VAD_CONTROL_VOICE_24BIT_SAT_SHIFT                  (28U)
#define VAD_CONTROL_VOICE_24BIT_SAT_MASK                   (0x1U << VAD_CONTROL_VOICE_24BIT_SAT_SHIFT)                  /* 0x10000000 */
#define VAD_CONTROL_VAD_DET_CHANNEL_SHIFT                  (29U)
#define VAD_CONTROL_VAD_DET_CHANNEL_MASK                   (0x7U << VAD_CONTROL_VAD_DET_CHANNEL_SHIFT)                  /* 0xE0000000 */
/* VS_ADDR */
#define VAD_VS_ADDR_OFFSET                                 (0x4U)
#define VAD_VS_ADDR_VS_ADDR_SHIFT                          (0U)
#define VAD_VS_ADDR_VS_ADDR_MASK                           (0xFFFFFFFFU << VAD_VS_ADDR_VS_ADDR_SHIFT)                   /* 0xFFFFFFFF */
/* ACODEC_BASE_ADDR */
#define VAD_ACODEC_BASE_ADDR_OFFSET                        (0x8U)
#define VAD_ACODEC_BASE_ADDR_ACODEC_BASE_ADDR_SHIFT        (0U)
#define VAD_ACODEC_BASE_ADDR_ACODEC_BASE_ADDR_MASK         (0xFFFFFFFFU << VAD_ACODEC_BASE_ADDR_ACODEC_BASE_ADDR_SHIFT) /* 0xFFFFFFFF */
/* OD_ADDR0 */
#define VAD_OD_ADDR0_OFFSET                                (0xCU)
#define VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_0_SHIFT            (0U)
#define VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_0_MASK             (0xFFU << VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_0_SHIFT)           /* 0x000000FF */
#define VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_1_SHIFT            (8U)
#define VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_1_MASK             (0xFFU << VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_1_SHIFT)           /* 0x0000FF00 */
#define VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_2_SHIFT            (16U)
#define VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_2_MASK             (0xFFU << VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_2_SHIFT)           /* 0x00FF0000 */
#define VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_3_SHIFT            (24U)
#define VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_3_MASK             (0xFFU << VAD_OD_ADDR0_OFFSET_ACODEC_ADDR_3_SHIFT)           /* 0xFF000000 */
/* OD_ADDR1 */
#define VAD_OD_ADDR1_OFFSET                                (0x10U)
#define VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_4_SHIFT            (0U)
#define VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_4_MASK             (0xFFU << VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_4_SHIFT)           /* 0x000000FF */
#define VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_5_SHIFT            (8U)
#define VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_5_MASK             (0xFFU << VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_5_SHIFT)           /* 0x0000FF00 */
#define VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_6_SHIFT            (16U)
#define VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_6_MASK             (0xFFU << VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_6_SHIFT)           /* 0x00FF0000 */
#define VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_7_SHIFT            (24U)
#define VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_7_MASK             (0xFFU << VAD_OD_ADDR1_OFFSET_ACODEC_ADDR_7_SHIFT)           /* 0xFF000000 */
/* OD_ADDR2 */
#define VAD_OD_ADDR2_OFFSET                                (0x14U)
#define VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_8_SHIFT            (0U)
#define VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_8_MASK             (0xFFU << VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_8_SHIFT)           /* 0x000000FF */
#define VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_9_SHIFT            (8U)
#define VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_9_MASK             (0xFFU << VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_9_SHIFT)           /* 0x0000FF00 */
#define VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_10_SHIFT           (16U)
#define VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_10_MASK            (0xFFU << VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_10_SHIFT)          /* 0x00FF0000 */
#define VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_11_SHIFT           (24U)
#define VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_11_MASK            (0xFFU << VAD_OD_ADDR2_OFFSET_ACODEC_ADDR_11_SHIFT)          /* 0xFF000000 */
/* OD_ADDR3 */
#define VAD_OD_ADDR3_OFFSET                                (0x18U)
#define VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_12_SHIFT           (0U)
#define VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_12_MASK            (0xFFU << VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_12_SHIFT)          /* 0x000000FF */
#define VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_13_SHIFT           (8U)
#define VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_13_MASK            (0xFFU << VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_13_SHIFT)          /* 0x0000FF00 */
#define VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_14_SHIFT           (16U)
#define VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_14_MASK            (0xFFU << VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_14_SHIFT)          /* 0x00FF0000 */
#define VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_15_SHIFT           (24U)
#define VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_15_MASK            (0xFFU << VAD_OD_ADDR3_OFFSET_ACODEC_ADDR_15_SHIFT)          /* 0xFF000000 */
/* OD_ADDR4 */
#define VAD_OD_ADDR4_OFFSET                                (0x1CU)
#define VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_16_SHIFT           (0U)
#define VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_16_MASK            (0xFFU << VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_16_SHIFT)          /* 0x000000FF */
#define VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_17_SHIFT           (8U)
#define VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_17_MASK            (0xFFU << VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_17_SHIFT)          /* 0x0000FF00 */
#define VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_18_SHIFT           (16U)
#define VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_18_MASK            (0xFFU << VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_18_SHIFT)          /* 0x00FF0000 */
#define VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_19_SHIFT           (24U)
#define VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_19_MASK            (0xFFU << VAD_OD_ADDR4_OFFSET_ACODEC_ADDR_19_SHIFT)          /* 0xFF000000 */
/* OD_ADDR5 */
#define VAD_OD_ADDR5_OFFSET                                (0x20U)
#define VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_20_SHIFT           (0U)
#define VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_20_MASK            (0xFFU << VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_20_SHIFT)          /* 0x000000FF */
#define VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_21_SHIFT           (8U)
#define VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_21_MASK            (0xFFU << VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_21_SHIFT)          /* 0x0000FF00 */
#define VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_22_SHIFT           (16U)
#define VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_22_MASK            (0xFFU << VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_22_SHIFT)          /* 0x00FF0000 */
#define VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_23_SHIFT           (24U)
#define VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_23_MASK            (0xFFU << VAD_OD_ADDR5_OFFSET_ACODEC_ADDR_23_SHIFT)          /* 0xFF000000 */
/* OD_ADDR6 */
#define VAD_OD_ADDR6_OFFSET                                (0x24U)
#define VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_24_SHIFT           (0U)
#define VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_24_MASK            (0xFFU << VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_24_SHIFT)          /* 0x000000FF */
#define VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_25_SHIFT           (8U)
#define VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_25_MASK            (0xFFU << VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_25_SHIFT)          /* 0x0000FF00 */
#define VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_26_SHIFT           (16U)
#define VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_26_MASK            (0xFFU << VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_26_SHIFT)          /* 0x00FF0000 */
#define VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_27_SHIFT           (24U)
#define VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_27_MASK            (0xFFU << VAD_OD_ADDR6_OFFSET_ACODEC_ADDR_27_SHIFT)          /* 0xFF000000 */
/* OD_ADDR7 */
#define VAD_OD_ADDR7_OFFSET                                (0x28U)
#define VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_28_SHIFT           (0U)
#define VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_28_MASK            (0xFFU << VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_28_SHIFT)          /* 0x000000FF */
#define VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_29_SHIFT           (8U)
#define VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_29_MASK            (0xFFU << VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_29_SHIFT)          /* 0x0000FF00 */
#define VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_30_SHIFT           (16U)
#define VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_30_MASK            (0xFFU << VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_30_SHIFT)          /* 0x00FF0000 */
#define VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_31_SHIFT           (24U)
#define VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_31_MASK            (0xFFU << VAD_OD_ADDR7_OFFSET_ACODEC_ADDR_31_SHIFT)          /* 0xFF000000 */
/* D_DATA0 */
#define VAD_D_DATA0_OFFSET                                 (0x2CU)
#define VAD_D_DATA0_ACODEC_DATA_0_SHIFT                    (0U)
#define VAD_D_DATA0_ACODEC_DATA_0_MASK                     (0xFFU << VAD_D_DATA0_ACODEC_DATA_0_SHIFT)                   /* 0x000000FF */
#define VAD_D_DATA0_ACODEC_DATA_1_SHIFT                    (8U)
#define VAD_D_DATA0_ACODEC_DATA_1_MASK                     (0xFFU << VAD_D_DATA0_ACODEC_DATA_1_SHIFT)                   /* 0x0000FF00 */
#define VAD_D_DATA0_ACODEC_DATA_2_SHIFT                    (16U)
#define VAD_D_DATA0_ACODEC_DATA_2_MASK                     (0xFFU << VAD_D_DATA0_ACODEC_DATA_2_SHIFT)                   /* 0x00FF0000 */
#define VAD_D_DATA0_ACODEC_DATA_3_SHIFT                    (24U)
#define VAD_D_DATA0_ACODEC_DATA_3_MASK                     (0xFFU << VAD_D_DATA0_ACODEC_DATA_3_SHIFT)                   /* 0xFF000000 */
/* D_DATA1 */
#define VAD_D_DATA1_OFFSET                                 (0x30U)
#define VAD_D_DATA1_ACODEC_DATA_4_SHIFT                    (0U)
#define VAD_D_DATA1_ACODEC_DATA_4_MASK                     (0xFFU << VAD_D_DATA1_ACODEC_DATA_4_SHIFT)                   /* 0x000000FF */
#define VAD_D_DATA1_ACODEC_DATA_5_SHIFT                    (8U)
#define VAD_D_DATA1_ACODEC_DATA_5_MASK                     (0xFFU << VAD_D_DATA1_ACODEC_DATA_5_SHIFT)                   /* 0x0000FF00 */
#define VAD_D_DATA1_ACODEC_DATA_6_SHIFT                    (16U)
#define VAD_D_DATA1_ACODEC_DATA_6_MASK                     (0xFFU << VAD_D_DATA1_ACODEC_DATA_6_SHIFT)                   /* 0x00FF0000 */
#define VAD_D_DATA1_ACODEC_DATA_7_SHIFT                    (24U)
#define VAD_D_DATA1_ACODEC_DATA_7_MASK                     (0xFFU << VAD_D_DATA1_ACODEC_DATA_7_SHIFT)                   /* 0xFF000000 */
/* D_DATA2 */
#define VAD_D_DATA2_OFFSET                                 (0x34U)
#define VAD_D_DATA2_ACODEC_DATA_8_SHIFT                    (0U)
#define VAD_D_DATA2_ACODEC_DATA_8_MASK                     (0xFFU << VAD_D_DATA2_ACODEC_DATA_8_SHIFT)                   /* 0x000000FF */
#define VAD_D_DATA2_ACODEC_DATA_9_SHIFT                    (8U)
#define VAD_D_DATA2_ACODEC_DATA_9_MASK                     (0xFFU << VAD_D_DATA2_ACODEC_DATA_9_SHIFT)                   /* 0x0000FF00 */
#define VAD_D_DATA2_ACODEC_DATA_10_SHIFT                   (16U)
#define VAD_D_DATA2_ACODEC_DATA_10_MASK                    (0xFFU << VAD_D_DATA2_ACODEC_DATA_10_SHIFT)                  /* 0x00FF0000 */
#define VAD_D_DATA2_ACODEC_DATA_11_SHIFT                   (24U)
#define VAD_D_DATA2_ACODEC_DATA_11_MASK                    (0xFFU << VAD_D_DATA2_ACODEC_DATA_11_SHIFT)                  /* 0xFF000000 */
/* D_DATA3 */
#define VAD_D_DATA3_OFFSET                                 (0x38U)
#define VAD_D_DATA3_ACODEC_DATA_12_SHIFT                   (0U)
#define VAD_D_DATA3_ACODEC_DATA_12_MASK                    (0xFFU << VAD_D_DATA3_ACODEC_DATA_12_SHIFT)                  /* 0x000000FF */
#define VAD_D_DATA3_ACODEC_DATA_13_SHIFT                   (8U)
#define VAD_D_DATA3_ACODEC_DATA_13_MASK                    (0xFFU << VAD_D_DATA3_ACODEC_DATA_13_SHIFT)                  /* 0x0000FF00 */
#define VAD_D_DATA3_ACODEC_DATA_14_SHIFT                   (16U)
#define VAD_D_DATA3_ACODEC_DATA_14_MASK                    (0xFFU << VAD_D_DATA3_ACODEC_DATA_14_SHIFT)                  /* 0x00FF0000 */
#define VAD_D_DATA3_ACODEC_DATA_15_SHIFT                   (24U)
#define VAD_D_DATA3_ACODEC_DATA_15_MASK                    (0xFFU << VAD_D_DATA3_ACODEC_DATA_15_SHIFT)                  /* 0xFF000000 */
/* D_DATA4 */
#define VAD_D_DATA4_OFFSET                                 (0x3CU)
#define VAD_D_DATA4_ACODEC_DATA_16_SHIFT                   (0U)
#define VAD_D_DATA4_ACODEC_DATA_16_MASK                    (0xFFU << VAD_D_DATA4_ACODEC_DATA_16_SHIFT)                  /* 0x000000FF */
#define VAD_D_DATA4_ACODEC_DATA_17_SHIFT                   (8U)
#define VAD_D_DATA4_ACODEC_DATA_17_MASK                    (0xFFU << VAD_D_DATA4_ACODEC_DATA_17_SHIFT)                  /* 0x0000FF00 */
#define VAD_D_DATA4_ACODEC_DATA_18_SHIFT                   (16U)
#define VAD_D_DATA4_ACODEC_DATA_18_MASK                    (0xFFU << VAD_D_DATA4_ACODEC_DATA_18_SHIFT)                  /* 0x00FF0000 */
#define VAD_D_DATA4_ACODEC_DATA_19_SHIFT                   (24U)
#define VAD_D_DATA4_ACODEC_DATA_19_MASK                    (0xFFU << VAD_D_DATA4_ACODEC_DATA_19_SHIFT)                  /* 0xFF000000 */
/* D_DATA5 */
#define VAD_D_DATA5_OFFSET                                 (0x40U)
#define VAD_D_DATA5_ACODEC_DATA_20_SHIFT                   (0U)
#define VAD_D_DATA5_ACODEC_DATA_20_MASK                    (0xFFU << VAD_D_DATA5_ACODEC_DATA_20_SHIFT)                  /* 0x000000FF */
#define VAD_D_DATA5_ACODEC_DATA_21_SHIFT                   (8U)
#define VAD_D_DATA5_ACODEC_DATA_21_MASK                    (0xFFU << VAD_D_DATA5_ACODEC_DATA_21_SHIFT)                  /* 0x0000FF00 */
#define VAD_D_DATA5_ACODEC_DATA_22_SHIFT                   (16U)
#define VAD_D_DATA5_ACODEC_DATA_22_MASK                    (0xFFU << VAD_D_DATA5_ACODEC_DATA_22_SHIFT)                  /* 0x00FF0000 */
#define VAD_D_DATA5_ACODEC_DATA_23_SHIFT                   (24U)
#define VAD_D_DATA5_ACODEC_DATA_23_MASK                    (0xFFU << VAD_D_DATA5_ACODEC_DATA_23_SHIFT)                  /* 0xFF000000 */
/* D_DATA6 */
#define VAD_D_DATA6_OFFSET                                 (0x44U)
#define VAD_D_DATA6_ACODEC_DATA_24_SHIFT                   (0U)
#define VAD_D_DATA6_ACODEC_DATA_24_MASK                    (0xFFU << VAD_D_DATA6_ACODEC_DATA_24_SHIFT)                  /* 0x000000FF */
#define VAD_D_DATA6_ACODEC_DATA_25_SHIFT                   (8U)
#define VAD_D_DATA6_ACODEC_DATA_25_MASK                    (0xFFU << VAD_D_DATA6_ACODEC_DATA_25_SHIFT)                  /* 0x0000FF00 */
#define VAD_D_DATA6_ACODEC_DATA_26_SHIFT                   (16U)
#define VAD_D_DATA6_ACODEC_DATA_26_MASK                    (0xFFU << VAD_D_DATA6_ACODEC_DATA_26_SHIFT)                  /* 0x00FF0000 */
#define VAD_D_DATA6_ACODEC_DATA_27_SHIFT                   (24U)
#define VAD_D_DATA6_ACODEC_DATA_27_MASK                    (0xFFU << VAD_D_DATA6_ACODEC_DATA_27_SHIFT)                  /* 0xFF000000 */
/* D_DATA7 */
#define VAD_D_DATA7_OFFSET                                 (0x48U)
#define VAD_D_DATA7_ACODEC_DATA_28_SHIFT                   (0U)
#define VAD_D_DATA7_ACODEC_DATA_28_MASK                    (0xFFU << VAD_D_DATA7_ACODEC_DATA_28_SHIFT)                  /* 0x000000FF */
#define VAD_D_DATA7_ACODEC_DATA_29_SHIFT                   (8U)
#define VAD_D_DATA7_ACODEC_DATA_29_MASK                    (0xFFU << VAD_D_DATA7_ACODEC_DATA_29_SHIFT)                  /* 0x0000FF00 */
#define VAD_D_DATA7_ACODEC_DATA_30_SHIFT                   (16U)
#define VAD_D_DATA7_ACODEC_DATA_30_MASK                    (0xFFU << VAD_D_DATA7_ACODEC_DATA_30_SHIFT)                  /* 0x00FF0000 */
#define VAD_D_DATA7_ACODEC_DATA_31_SHIFT                   (24U)
#define VAD_D_DATA7_ACODEC_DATA_31_MASK                    (0xFFU << VAD_D_DATA7_ACODEC_DATA_31_SHIFT)                  /* 0xFF000000 */
/* TIMEOUT */
#define VAD_TIMEOUT_OFFSET                                 (0x4CU)
#define VAD_TIMEOUT_IDLE_TIMEOUT_THD_SHIFT                 (0U)
#define VAD_TIMEOUT_IDLE_TIMEOUT_THD_MASK                  (0xFFFFFU << VAD_TIMEOUT_IDLE_TIMEOUT_THD_SHIFT)             /* 0x000FFFFF */
#define VAD_TIMEOUT_WORK_TIMEOUT_THD_SHIFT                 (20U)
#define VAD_TIMEOUT_WORK_TIMEOUT_THD_MASK                  (0x3FFU << VAD_TIMEOUT_WORK_TIMEOUT_THD_SHIFT)               /* 0x3FF00000 */
#define VAD_TIMEOUT_IDLE_TIMEOUT_EN_SHIFT                  (30U)
#define VAD_TIMEOUT_IDLE_TIMEOUT_EN_MASK                   (0x1U << VAD_TIMEOUT_IDLE_TIMEOUT_EN_SHIFT)                  /* 0x40000000 */
#define VAD_TIMEOUT_WORK_TIMEOUT_EN_SHIFT                  (31U)
#define VAD_TIMEOUT_WORK_TIMEOUT_EN_MASK                   (0x1U << VAD_TIMEOUT_WORK_TIMEOUT_EN_SHIFT)                  /* 0x80000000 */
/* RAM_START_ADDR */
#define VAD_RAM_START_ADDR_OFFSET                          (0x50U)
#define VAD_RAM_START_ADDR_RAM_BEGIN_ADDR_SHIFT            (0U)
#define VAD_RAM_START_ADDR_RAM_BEGIN_ADDR_MASK             (0xFFFFFFFFU << VAD_RAM_START_ADDR_RAM_BEGIN_ADDR_SHIFT)     /* 0xFFFFFFFF */
/* RAM_END_ADDR */
#define VAD_RAM_END_ADDR_OFFSET                            (0x54U)
#define VAD_RAM_END_ADDR_RAM_END_ADDR_SHIFT                (0U)
#define VAD_RAM_END_ADDR_RAM_END_ADDR_MASK                 (0xFFFFFFFFU << VAD_RAM_END_ADDR_RAM_END_ADDR_SHIFT)         /* 0xFFFFFFFF */
/* RAM_CUR_ADDR */
#define VAD_RAM_CUR_ADDR_OFFSET                            (0x58U)
#define VAD_RAM_CUR_ADDR_RAM_CUR_ADDR_SHIFT                (0U)
#define VAD_RAM_CUR_ADDR_RAM_CUR_ADDR_MASK                 (0xFFFFFFFFU << VAD_RAM_CUR_ADDR_RAM_CUR_ADDR_SHIFT)         /* 0xFFFFFFFF */
/* DET_CON0 */
#define VAD_DET_CON0_OFFSET                                (0x5CU)
#define VAD_DET_CON0_GAIN_SHIFT                            (0U)
#define VAD_DET_CON0_GAIN_MASK                             (0x3FFU << VAD_DET_CON0_GAIN_SHIFT)                          /* 0x000003FF */
#define VAD_DET_CON0_NOISE_LEVEL_SHIFT                     (12U)
#define VAD_DET_CON0_NOISE_LEVEL_MASK                      (0x7U << VAD_DET_CON0_NOISE_LEVEL_SHIFT)                     /* 0x00007000 */
#define VAD_DET_CON0_VAD_CON_THD_SHIFT                     (16U)
#define VAD_DET_CON0_VAD_CON_THD_MASK                      (0xFFU << VAD_DET_CON0_VAD_CON_THD_SHIFT)                    /* 0x00FF0000 */
/* DET_CON1 */
#define VAD_DET_CON1_OFFSET                                (0x60U)
#define VAD_DET_CON1_SOUND_THD_SHIFT                       (0U)
#define VAD_DET_CON1_SOUND_THD_MASK                        (0xFFFFU << VAD_DET_CON1_SOUND_THD_SHIFT)                    /* 0x0000FFFF */
#define VAD_DET_CON1_NOISE_SAMPLE_NUM_SHIFT                (16U)
#define VAD_DET_CON1_NOISE_SAMPLE_NUM_MASK                 (0x3FFU << VAD_DET_CON1_NOISE_SAMPLE_NUM_SHIFT)              /* 0x03FF0000 */
#define VAD_DET_CON1_FORCE_NOISE_CLK_EN_SHIFT              (28U)
#define VAD_DET_CON1_FORCE_NOISE_CLK_EN_MASK               (0x1U << VAD_DET_CON1_FORCE_NOISE_CLK_EN_SHIFT)              /* 0x10000000 */
#define VAD_DET_CON1_CLEAN_NOISE_AT_BEGIN_SHIFT            (29U)
#define VAD_DET_CON1_CLEAN_NOISE_AT_BEGIN_MASK             (0x1U << VAD_DET_CON1_CLEAN_NOISE_AT_BEGIN_SHIFT)            /* 0x20000000 */
#define VAD_DET_CON1_MIN_NOISE_FIND_MODE_SHIFT             (30U)
#define VAD_DET_CON1_MIN_NOISE_FIND_MODE_MASK              (0x1U << VAD_DET_CON1_MIN_NOISE_FIND_MODE_SHIFT)             /* 0x40000000 */
/* DET_CON2 */
#define VAD_DET_CON2_OFFSET                                (0x64U)
#define VAD_DET_CON2_NOISE_FRM_NUM_SHIFT                   (0U)
#define VAD_DET_CON2_NOISE_FRM_NUM_MASK                    (0x7FU << VAD_DET_CON2_NOISE_FRM_NUM_SHIFT)                  /* 0x0000007F */
#define VAD_DET_CON2_NOISE_ALPHA_SHIFT                     (8U)
#define VAD_DET_CON2_NOISE_ALPHA_MASK                      (0xFFU << VAD_DET_CON2_NOISE_ALPHA_SHIFT)                    /* 0x0000FF00 */
#define VAD_DET_CON2_IIR_ANUM_0_SHIFT                      (16U)
#define VAD_DET_CON2_IIR_ANUM_0_MASK                       (0xFFFFU << VAD_DET_CON2_IIR_ANUM_0_SHIFT)                   /* 0xFFFF0000 */
/* DET_CON3 */
#define VAD_DET_CON3_OFFSET                                (0x68U)
#define VAD_DET_CON3_IIR_ANUM_1_SHIFT                      (0U)
#define VAD_DET_CON3_IIR_ANUM_1_MASK                       (0xFFFFU << VAD_DET_CON3_IIR_ANUM_1_SHIFT)                   /* 0x0000FFFF */
#define VAD_DET_CON3_IIR_ANUM_2_SHIFT                      (16U)
#define VAD_DET_CON3_IIR_ANUM_2_MASK                       (0xFFFFU << VAD_DET_CON3_IIR_ANUM_2_SHIFT)                   /* 0xFFFF0000 */
/* DET_CON4 */
#define VAD_DET_CON4_OFFSET                                (0x6CU)
#define VAD_DET_CON4_IIR_ADEN_1_SHIFT                      (0U)
#define VAD_DET_CON4_IIR_ADEN_1_MASK                       (0xFFFFU << VAD_DET_CON4_IIR_ADEN_1_SHIFT)                   /* 0x0000FFFF */
#define VAD_DET_CON4_IIR_ADEN_2_SHIFT                      (16U)
#define VAD_DET_CON4_IIR_ADEN_2_MASK                       (0xFFFFU << VAD_DET_CON4_IIR_ADEN_2_SHIFT)                   /* 0xFFFF0000 */
/* DET_CON5 */
#define VAD_DET_CON5_OFFSET                                (0x70U)
#define VAD_DET_CON5_NOISE_ABS_SHIFT                       (0U)
#define VAD_DET_CON5_NOISE_ABS_MASK                        (0xFFFFU << VAD_DET_CON5_NOISE_ABS_SHIFT)                    /* 0x0000FFFF */
#define VAD_DET_CON5_IIR_RESULT_SHIFT                      (16U)
#define VAD_DET_CON5_IIR_RESULT_MASK                       (0xFFFFU << VAD_DET_CON5_IIR_RESULT_SHIFT)                   /* 0xFFFF0000 */
/* INT */
#define VAD_INT_OFFSET                                     (0x74U)
#define VAD_INT_VAD_DET_INT_EN_SHIFT                       (0U)
#define VAD_INT_VAD_DET_INT_EN_MASK                        (0x1U << VAD_INT_VAD_DET_INT_EN_SHIFT)                       /* 0x00000001 */
#define VAD_INT_ERROR_INT_EN_SHIFT                         (1U)
#define VAD_INT_ERROR_INT_EN_MASK                          (0x1U << VAD_INT_ERROR_INT_EN_SHIFT)                         /* 0x00000002 */
#define VAD_INT_IDLE_TIMEOUT_INT_EN_SHIFT                  (2U)
#define VAD_INT_IDLE_TIMEOUT_INT_EN_MASK                   (0x1U << VAD_INT_IDLE_TIMEOUT_INT_EN_SHIFT)                  /* 0x00000004 */
#define VAD_INT_WORK_TIMEOUT_INT_EN_SHIFT                  (3U)
#define VAD_INT_WORK_TIMEOUT_INT_EN_MASK                   (0x1U << VAD_INT_WORK_TIMEOUT_INT_EN_SHIFT)                  /* 0x00000008 */
#define VAD_INT_VAD_DET_INT_SHIFT                          (4U)
#define VAD_INT_VAD_DET_INT_MASK                           (0x1U << VAD_INT_VAD_DET_INT_SHIFT)                          /* 0x00000010 */
#define VAD_INT_ERROR_INT_SHIFT                            (5U)
#define VAD_INT_ERROR_INT_MASK                             (0x1U << VAD_INT_ERROR_INT_SHIFT)                            /* 0x00000020 */
#define VAD_INT_IDLE_TIMEOUT_INT_SHIFT                     (6U)
#define VAD_INT_IDLE_TIMEOUT_INT_MASK                      (0x1U << VAD_INT_IDLE_TIMEOUT_INT_SHIFT)                     /* 0x00000040 */
#define VAD_INT_WORK_TIMEOUT_INT_SHIFT                     (7U)
#define VAD_INT_WORK_TIMEOUT_INT_MASK                      (0x1U << VAD_INT_WORK_TIMEOUT_INT_SHIFT)                     /* 0x00000080 */
#define VAD_INT_RAMP_LOOP_FLAG_SHIFT                       (8U)
#define VAD_INT_RAMP_LOOP_FLAG_MASK                        (0x1U << VAD_INT_RAMP_LOOP_FLAG_SHIFT)                       /* 0x00000100 */
#define VAD_INT_VAD_IDLE_SHIFT                             (9U)
#define VAD_INT_VAD_IDLE_MASK                              (0x1U << VAD_INT_VAD_IDLE_SHIFT)                             /* 0x00000200 */
/******************************************SDIO******************************************/
/* CTRL */
#define SDIO_CTRL_OFFSET                                   (0x0U)
#define SDIO_CTRL_CONTROLLER_RESET_SHIFT                   (0U)
#define SDIO_CTRL_CONTROLLER_RESET_MASK                    (0x1U << SDIO_CTRL_CONTROLLER_RESET_SHIFT)                   /* 0x00000001 */
#define SDIO_CTRL_FIFO_RESET_SHIFT                         (1U)
#define SDIO_CTRL_FIFO_RESET_MASK                          (0x1U << SDIO_CTRL_FIFO_RESET_SHIFT)                         /* 0x00000002 */
#define SDIO_CTRL_DMA_RESET_SHIFT                          (2U)
#define SDIO_CTRL_DMA_RESET_MASK                           (0x1U << SDIO_CTRL_DMA_RESET_SHIFT)                          /* 0x00000004 */
#define SDIO_CTRL_INT_ENABLE_SHIFT                         (4U)
#define SDIO_CTRL_INT_ENABLE_MASK                          (0x1U << SDIO_CTRL_INT_ENABLE_SHIFT)                         /* 0x00000010 */
#define SDIO_CTRL_DMA_ENABLE_SHIFT                         (5U)
#define SDIO_CTRL_DMA_ENABLE_MASK                          (0x1U << SDIO_CTRL_DMA_ENABLE_SHIFT)                         /* 0x00000020 */
#define SDIO_CTRL_READ_WAIT_SHIFT                          (6U)
#define SDIO_CTRL_READ_WAIT_MASK                           (0x1U << SDIO_CTRL_READ_WAIT_SHIFT)                          /* 0x00000040 */
#define SDIO_CTRL_SEND_IRQ_RESPONSE_SHIFT                  (7U)
#define SDIO_CTRL_SEND_IRQ_RESPONSE_MASK                   (0x1U << SDIO_CTRL_SEND_IRQ_RESPONSE_SHIFT)                  /* 0x00000080 */
#define SDIO_CTRL_ABORT_READ_DATA_SHIFT                    (8U)
#define SDIO_CTRL_ABORT_READ_DATA_MASK                     (0x1U << SDIO_CTRL_ABORT_READ_DATA_SHIFT)                    /* 0x00000100 */
#define SDIO_CTRL_SEND_CCSD_SHIFT                          (9U)
#define SDIO_CTRL_SEND_CCSD_MASK                           (0x1U << SDIO_CTRL_SEND_CCSD_SHIFT)                          /* 0x00000200 */
#define SDIO_CTRL_SEND_AUTO_STOP_CCSD_SHIFT                (10U)
#define SDIO_CTRL_SEND_AUTO_STOP_CCSD_MASK                 (0x1U << SDIO_CTRL_SEND_AUTO_STOP_CCSD_SHIFT)                /* 0x00000400 */
#define SDIO_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_SHIFT      (11U)
#define SDIO_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_MASK       (0x1U << SDIO_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_SHIFT)      /* 0x00000800 */
#define SDIO_CTRL_CARD_VOLTAGE_A_SHIFT                     (16U)
#define SDIO_CTRL_CARD_VOLTAGE_A_MASK                      (0xFU << SDIO_CTRL_CARD_VOLTAGE_A_SHIFT)                     /* 0x000F0000 */
#define SDIO_CTRL_CARD_VOLTAGE_B_SHIFT                     (20U)
#define SDIO_CTRL_CARD_VOLTAGE_B_MASK                      (0xFU << SDIO_CTRL_CARD_VOLTAGE_B_SHIFT)                     /* 0x00F00000 */
#define SDIO_CTRL_ENABLE_OD_PULLUP_SHIFT                   (24U)
#define SDIO_CTRL_ENABLE_OD_PULLUP_MASK                    (0x1U << SDIO_CTRL_ENABLE_OD_PULLUP_SHIFT)                   /* 0x01000000 */
#define SDIO_CTRL_USE_INTERNAL_DMAC_SHIFT                  (25U)
#define SDIO_CTRL_USE_INTERNAL_DMAC_MASK                   (0x1U << SDIO_CTRL_USE_INTERNAL_DMAC_SHIFT)                  /* 0x02000000 */
/* PWREN */
#define SDIO_PWREN_OFFSET                                  (0x4U)
#define SDIO_PWREN_POWER_ENABLE_SHIFT                      (0U)
#define SDIO_PWREN_POWER_ENABLE_MASK                       (0x1U << SDIO_PWREN_POWER_ENABLE_SHIFT)                      /* 0x00000001 */
/* CLKDIV */
#define SDIO_CLKDIV_OFFSET                                 (0x8U)
#define SDIO_CLKDIV_CLK_DIVIDER0_SHIFT                     (0U)
#define SDIO_CLKDIV_CLK_DIVIDER0_MASK                      (0xFFU << SDIO_CLKDIV_CLK_DIVIDER0_SHIFT)                    /* 0x000000FF */
#define SDIO_CLKDIV_CLK_DIVIDER1_SHIFT                     (8U)
#define SDIO_CLKDIV_CLK_DIVIDER1_MASK                      (0xFFU << SDIO_CLKDIV_CLK_DIVIDER1_SHIFT)                    /* 0x0000FF00 */
#define SDIO_CLKDIV_CLK_DIVIDER2_SHIFT                     (16U)
#define SDIO_CLKDIV_CLK_DIVIDER2_MASK                      (0xFFU << SDIO_CLKDIV_CLK_DIVIDER2_SHIFT)                    /* 0x00FF0000 */
#define SDIO_CLKDIV_CLK_DIVIDER3_SHIFT                     (24U)
#define SDIO_CLKDIV_CLK_DIVIDER3_MASK                      (0xFFU << SDIO_CLKDIV_CLK_DIVIDER3_SHIFT)                    /* 0xFF000000 */
/* CLKSRC */
#define SDIO_CLKSRC_OFFSET                                 (0xCU)
#define SDIO_CLKSRC_CLK_SOURCE_SHIFT                       (0U)
#define SDIO_CLKSRC_CLK_SOURCE_MASK                        (0x3U << SDIO_CLKSRC_CLK_SOURCE_SHIFT)                       /* 0x00000003 */
/* CLKENA */
#define SDIO_CLKENA_OFFSET                                 (0x10U)
#define SDIO_CLKENA_CCLK_ENABLE_SHIFT                      (0U)
#define SDIO_CLKENA_CCLK_ENABLE_MASK                       (0x1U << SDIO_CLKENA_CCLK_ENABLE_SHIFT)                      /* 0x00000001 */
#define SDIO_CLKENA_CCLK_LOW_POWER_SHIFT                   (16U)
#define SDIO_CLKENA_CCLK_LOW_POWER_MASK                    (0x1U << SDIO_CLKENA_CCLK_LOW_POWER_SHIFT)                   /* 0x00010000 */
/* TMOUT */
#define SDIO_TMOUT_OFFSET                                  (0x14U)
#define SDIO_TMOUT_RESPONSE_TIMEOUT_SHIFT                  (0U)
#define SDIO_TMOUT_RESPONSE_TIMEOUT_MASK                   (0xFFU << SDIO_TMOUT_RESPONSE_TIMEOUT_SHIFT)                 /* 0x000000FF */
#define SDIO_TMOUT_DATA_TIMEOUT_SHIFT                      (8U)
#define SDIO_TMOUT_DATA_TIMEOUT_MASK                       (0xFFFFFFU << SDIO_TMOUT_DATA_TIMEOUT_SHIFT)                 /* 0xFFFFFF00 */
/* CTYPE */
#define SDIO_CTYPE_OFFSET                                  (0x18U)
#define SDIO_CTYPE_CARD_WIDTH_SHIFT                        (0U)
#define SDIO_CTYPE_CARD_WIDTH_MASK                         (0x1U << SDIO_CTYPE_CARD_WIDTH_SHIFT)                        /* 0x00000001 */
#define SDIO_CTYPE_CARD_WIDTH_8_SHIFT                      (16U)
#define SDIO_CTYPE_CARD_WIDTH_8_MASK                       (0x1U << SDIO_CTYPE_CARD_WIDTH_8_SHIFT)                      /* 0x00010000 */
/* BLKSIZ */
#define SDIO_BLKSIZ_OFFSET                                 (0x1CU)
#define SDIO_BLKSIZ_BLOCK_SIZE_SHIFT                       (0U)
#define SDIO_BLKSIZ_BLOCK_SIZE_MASK                        (0xFFFFU << SDIO_BLKSIZ_BLOCK_SIZE_SHIFT)                    /* 0x0000FFFF */
/* BYTCNT */
#define SDIO_BYTCNT_OFFSET                                 (0x20U)
#define SDIO_BYTCNT_BYTE_COUNT_SHIFT                       (0U)
#define SDIO_BYTCNT_BYTE_COUNT_MASK                        (0xFFFFFFFFU << SDIO_BYTCNT_BYTE_COUNT_SHIFT)                /* 0xFFFFFFFF */
/* INTMASK */
#define SDIO_INTMASK_OFFSET                                (0x24U)
#define SDIO_INTMASK_INT_MASK_SHIFT                        (0U)
#define SDIO_INTMASK_INT_MASK_MASK                         (0xFFFFU << SDIO_INTMASK_INT_MASK_SHIFT)                     /* 0x0000FFFF */
#define SDIO_INTMASK_DATA_NOBUSY_INT_MASK_SHIFT            (16U)
#define SDIO_INTMASK_DATA_NOBUSY_INT_MASK_MASK             (0x1U << SDIO_INTMASK_DATA_NOBUSY_INT_MASK_SHIFT)            /* 0x00010000 */
#define SDIO_INTMASK_SDIO_INT_MASK_SHIFT                   (24U)
#define SDIO_INTMASK_SDIO_INT_MASK_MASK                    (0x1U << SDIO_INTMASK_SDIO_INT_MASK_SHIFT)                   /* 0x01000000 */
/* CMDARG */
#define SDIO_CMDARG_OFFSET                                 (0x28U)
#define SDIO_CMDARG_CMD_ARG_SHIFT                          (0U)
#define SDIO_CMDARG_CMD_ARG_MASK                           (0xFFFFFFFFU << SDIO_CMDARG_CMD_ARG_SHIFT)                   /* 0xFFFFFFFF */
/* CMD */
#define SDIO_CMD_OFFSET                                    (0x2CU)
#define SDIO_CMD_CMD_INDEX_SHIFT                           (0U)
#define SDIO_CMD_CMD_INDEX_MASK                            (0x3FU << SDIO_CMD_CMD_INDEX_SHIFT)                          /* 0x0000003F */
#define SDIO_CMD_RESPONSE_EXPECT_SHIFT                     (6U)
#define SDIO_CMD_RESPONSE_EXPECT_MASK                      (0x1U << SDIO_CMD_RESPONSE_EXPECT_SHIFT)                     /* 0x00000040 */
#define SDIO_CMD_RESPONSE_LENGTH_SHIFT                     (7U)
#define SDIO_CMD_RESPONSE_LENGTH_MASK                      (0x1U << SDIO_CMD_RESPONSE_LENGTH_SHIFT)                     /* 0x00000080 */
#define SDIO_CMD_CHECK_RESPONSE_CRC_SHIFT                  (8U)
#define SDIO_CMD_CHECK_RESPONSE_CRC_MASK                   (0x1U << SDIO_CMD_CHECK_RESPONSE_CRC_SHIFT)                  /* 0x00000100 */
#define SDIO_CMD_DATA_EXPECTED_SHIFT                       (9U)
#define SDIO_CMD_DATA_EXPECTED_MASK                        (0x1U << SDIO_CMD_DATA_EXPECTED_SHIFT)                       /* 0x00000200 */
#define SDIO_CMD_WR_SHIFT                                  (10U)
#define SDIO_CMD_WR_MASK                                   (0x1U << SDIO_CMD_WR_SHIFT)                                  /* 0x00000400 */
#define SDIO_CMD_TRANSFER_MODE_SHIFT                       (11U)
#define SDIO_CMD_TRANSFER_MODE_MASK                        (0x1U << SDIO_CMD_TRANSFER_MODE_SHIFT)                       /* 0x00000800 */
#define SDIO_CMD_SEND_AUTO_STOP_SHIFT                      (12U)
#define SDIO_CMD_SEND_AUTO_STOP_MASK                       (0x1U << SDIO_CMD_SEND_AUTO_STOP_SHIFT)                      /* 0x00001000 */
#define SDIO_CMD_WAIT_PRVDATA_COMPLETE_SHIFT               (13U)
#define SDIO_CMD_WAIT_PRVDATA_COMPLETE_MASK                (0x1U << SDIO_CMD_WAIT_PRVDATA_COMPLETE_SHIFT)               /* 0x00002000 */
#define SDIO_CMD_STOP_ABORT_CMD_SHIFT                      (14U)
#define SDIO_CMD_STOP_ABORT_CMD_MASK                       (0x1U << SDIO_CMD_STOP_ABORT_CMD_SHIFT)                      /* 0x00004000 */
#define SDIO_CMD_SEND_INITIALIZATION_SHIFT                 (15U)
#define SDIO_CMD_SEND_INITIALIZATION_MASK                  (0x1U << SDIO_CMD_SEND_INITIALIZATION_SHIFT)                 /* 0x00008000 */
#define SDIO_CMD_CARD_NUMBER_SHIFT                         (16U)
#define SDIO_CMD_CARD_NUMBER_MASK                          (0x1FU << SDIO_CMD_CARD_NUMBER_SHIFT)                        /* 0x001F0000 */
#define SDIO_CMD_UPDATE_CLOCK_REGISTERS_ONLY_SHIFT         (21U)
#define SDIO_CMD_UPDATE_CLOCK_REGISTERS_ONLY_MASK          (0x1U << SDIO_CMD_UPDATE_CLOCK_REGISTERS_ONLY_SHIFT)         /* 0x00200000 */
#define SDIO_CMD_READ_CEATA_DEVICE_SHIFT                   (22U)
#define SDIO_CMD_READ_CEATA_DEVICE_MASK                    (0x1U << SDIO_CMD_READ_CEATA_DEVICE_SHIFT)                   /* 0x00400000 */
#define SDIO_CMD_CCS_EXPECTED_SHIFT                        (23U)
#define SDIO_CMD_CCS_EXPECTED_MASK                         (0x1U << SDIO_CMD_CCS_EXPECTED_SHIFT)                        /* 0x00800000 */
#define SDIO_CMD_ENABLE_BOOT_SHIFT                         (24U)
#define SDIO_CMD_ENABLE_BOOT_MASK                          (0x1U << SDIO_CMD_ENABLE_BOOT_SHIFT)                         /* 0x01000000 */
#define SDIO_CMD_EXPECT_BOOT_ACK_SHIFT                     (25U)
#define SDIO_CMD_EXPECT_BOOT_ACK_MASK                      (0x1U << SDIO_CMD_EXPECT_BOOT_ACK_SHIFT)                     /* 0x02000000 */
#define SDIO_CMD_DISABLE_BOOT_SHIFT                        (26U)
#define SDIO_CMD_DISABLE_BOOT_MASK                         (0x1U << SDIO_CMD_DISABLE_BOOT_SHIFT)                        /* 0x04000000 */
#define SDIO_CMD_BOOT_MODE_SHIFT                           (27U)
#define SDIO_CMD_BOOT_MODE_MASK                            (0x1U << SDIO_CMD_BOOT_MODE_SHIFT)                           /* 0x08000000 */
#define SDIO_CMD_VOLT_SWITCH_SHIFT                         (28U)
#define SDIO_CMD_VOLT_SWITCH_MASK                          (0x1U << SDIO_CMD_VOLT_SWITCH_SHIFT)                         /* 0x10000000 */
#define SDIO_CMD_USE_HOLD_REG_SHIFT                        (29U)
#define SDIO_CMD_USE_HOLD_REG_MASK                         (0x1U << SDIO_CMD_USE_HOLD_REG_SHIFT)                        /* 0x20000000 */
#define SDIO_CMD_START_CMD_SHIFT                           (31U)
#define SDIO_CMD_START_CMD_MASK                            (0x1U << SDIO_CMD_START_CMD_SHIFT)                           /* 0x80000000 */
/* RESP0 */
#define SDIO_RESP0_OFFSET                                  (0x30U)
#define SDIO_RESP0                                         (0x0U)
#define SDIO_RESP0_RESPONSE0_SHIFT                         (0U)
#define SDIO_RESP0_RESPONSE0_MASK                          (0xFFFFFFFFU << SDIO_RESP0_RESPONSE0_SHIFT)                  /* 0xFFFFFFFF */
/* RESP1 */
#define SDIO_RESP1_OFFSET                                  (0x34U)
#define SDIO_RESP1                                         (0x0U)
#define SDIO_RESP1_RESPONSE_SHIFT                          (0U)
#define SDIO_RESP1_RESPONSE_MASK                           (0xFFFFFFFFU << SDIO_RESP1_RESPONSE_SHIFT)                   /* 0xFFFFFFFF */
/* RESP2 */
#define SDIO_RESP2_OFFSET                                  (0x38U)
#define SDIO_RESP2                                         (0x0U)
#define SDIO_RESP2_RESPONSE2_SHIFT                         (0U)
#define SDIO_RESP2_RESPONSE2_MASK                          (0xFFFFFFFFU << SDIO_RESP2_RESPONSE2_SHIFT)                  /* 0xFFFFFFFF */
/* RESP3 */
#define SDIO_RESP3_OFFSET                                  (0x3CU)
#define SDIO_RESP3                                         (0x0U)
#define SDIO_RESP3_RESPONSE3_SHIFT                         (0U)
#define SDIO_RESP3_RESPONSE3_MASK                          (0xFFFFFFFFU << SDIO_RESP3_RESPONSE3_SHIFT)                  /* 0xFFFFFFFF */
/* MINTSTS */
#define SDIO_MINTSTS_OFFSET                                (0x40U)
#define SDIO_MINTSTS_INT_STATUS_SHIFT                      (0U)
#define SDIO_MINTSTS_INT_STATUS_MASK                       (0xFFFFU << SDIO_MINTSTS_INT_STATUS_SHIFT)                   /* 0x0000FFFF */
#define SDIO_MINTSTS_DATA_NOBUSY_INT_STATUS_SHIFT          (16U)
#define SDIO_MINTSTS_DATA_NOBUSY_INT_STATUS_MASK           (0x1U << SDIO_MINTSTS_DATA_NOBUSY_INT_STATUS_SHIFT)          /* 0x00010000 */
#define SDIO_MINTSTS_SDIO_INTERRUPT_SHIFT                  (24U)
#define SDIO_MINTSTS_SDIO_INTERRUPT_MASK                   (0x1U << SDIO_MINTSTS_SDIO_INTERRUPT_SHIFT)                  /* 0x01000000 */
/* RINTSTS */
#define SDIO_RINTSTS_OFFSET                                (0x44U)
#define SDIO_RINTSTS_INT_STATUS_SHIFT                      (0U)
#define SDIO_RINTSTS_INT_STATUS_MASK                       (0xFFFFU << SDIO_RINTSTS_INT_STATUS_SHIFT)                   /* 0x0000FFFF */
#define SDIO_RINTSTS_DATA_NOBUSY_INT_STATUS_SHIFT          (16U)
#define SDIO_RINTSTS_DATA_NOBUSY_INT_STATUS_MASK           (0x1U << SDIO_RINTSTS_DATA_NOBUSY_INT_STATUS_SHIFT)          /* 0x00010000 */
#define SDIO_RINTSTS_SDIO_INTERRUPT_SHIFT                  (24U)
#define SDIO_RINTSTS_SDIO_INTERRUPT_MASK                   (0x1U << SDIO_RINTSTS_SDIO_INTERRUPT_SHIFT)                  /* 0x01000000 */
/* STATUS */
#define SDIO_STATUS_OFFSET                                 (0x48U)
#define SDIO_STATUS                                        (0x406U)
#define SDIO_STATUS_FIFO_RX_WATERMARK_SHIFT                (0U)
#define SDIO_STATUS_FIFO_RX_WATERMARK_MASK                 (0x1U << SDIO_STATUS_FIFO_RX_WATERMARK_SHIFT)                /* 0x00000001 */
#define SDIO_STATUS_FIFO_TX_WATERMARK_SHIFT                (1U)
#define SDIO_STATUS_FIFO_TX_WATERMARK_MASK                 (0x1U << SDIO_STATUS_FIFO_TX_WATERMARK_SHIFT)                /* 0x00000002 */
#define SDIO_STATUS_FIFO_EMPTY_SHIFT                       (2U)
#define SDIO_STATUS_FIFO_EMPTY_MASK                        (0x1U << SDIO_STATUS_FIFO_EMPTY_SHIFT)                       /* 0x00000004 */
#define SDIO_STATUS_FIFO_FULL_SHIFT                        (3U)
#define SDIO_STATUS_FIFO_FULL_MASK                         (0x1U << SDIO_STATUS_FIFO_FULL_SHIFT)                        /* 0x00000008 */
#define SDIO_STATUS_COMMAND_FSM_STATES_SHIFT               (4U)
#define SDIO_STATUS_COMMAND_FSM_STATES_MASK                (0xFU << SDIO_STATUS_COMMAND_FSM_STATES_SHIFT)               /* 0x000000F0 */
#define SDIO_STATUS_DATA_3_STATUS_SHIFT                    (8U)
#define SDIO_STATUS_DATA_3_STATUS_MASK                     (0x1U << SDIO_STATUS_DATA_3_STATUS_SHIFT)                    /* 0x00000100 */
#define SDIO_STATUS_DATA_BUSY_SHIFT                        (9U)
#define SDIO_STATUS_DATA_BUSY_MASK                         (0x1U << SDIO_STATUS_DATA_BUSY_SHIFT)                        /* 0x00000200 */
#define SDIO_STATUS_DATA_STATE_MC_BUSY_SHIFT               (10U)
#define SDIO_STATUS_DATA_STATE_MC_BUSY_MASK                (0x1U << SDIO_STATUS_DATA_STATE_MC_BUSY_SHIFT)               /* 0x00000400 */
#define SDIO_STATUS_RESPONSE_INDEX_SHIFT                   (11U)
#define SDIO_STATUS_RESPONSE_INDEX_MASK                    (0x3FU << SDIO_STATUS_RESPONSE_INDEX_SHIFT)                  /* 0x0001F800 */
#define SDIO_STATUS_FIFO_COUNT_SHIFT                       (17U)
#define SDIO_STATUS_FIFO_COUNT_MASK                        (0x1FFFU << SDIO_STATUS_FIFO_COUNT_SHIFT)                    /* 0x3FFE0000 */
#define SDIO_STATUS_DMA_ACK_SHIFT                          (30U)
#define SDIO_STATUS_DMA_ACK_MASK                           (0x1U << SDIO_STATUS_DMA_ACK_SHIFT)                          /* 0x40000000 */
#define SDIO_STATUS_DMA_REQ_SHIFT                          (31U)
#define SDIO_STATUS_DMA_REQ_MASK                           (0x1U << SDIO_STATUS_DMA_REQ_SHIFT)                          /* 0x80000000 */
/* FIFOTH */
#define SDIO_FIFOTH_OFFSET                                 (0x4CU)
#define SDIO_FIFOTH_TX_WMARK_SHIFT                         (0U)
#define SDIO_FIFOTH_TX_WMARK_MASK                          (0xFFFU << SDIO_FIFOTH_TX_WMARK_SHIFT)                       /* 0x00000FFF */
#define SDIO_FIFOTH_RX_WMARK_SHIFT                         (16U)
#define SDIO_FIFOTH_RX_WMARK_MASK                          (0xFFFU << SDIO_FIFOTH_RX_WMARK_SHIFT)                       /* 0x0FFF0000 */
#define SDIO_FIFOTH_DMA_MUTIPLE_TRANSACTION_SIZE_SHIFT     (28U)
#define SDIO_FIFOTH_DMA_MUTIPLE_TRANSACTION_SIZE_MASK      (0x7U << SDIO_FIFOTH_DMA_MUTIPLE_TRANSACTION_SIZE_SHIFT)     /* 0x70000000 */
/* CDETECT */
#define SDIO_CDETECT_OFFSET                                (0x50U)
#define SDIO_CDETECT                                       (0x0U)
#define SDIO_CDETECT_CARD_DETECT_N_SHIFT                   (0U)
#define SDIO_CDETECT_CARD_DETECT_N_MASK                    (0x1U << SDIO_CDETECT_CARD_DETECT_N_SHIFT)                   /* 0x00000001 */
/* WRTPRT */
#define SDIO_WRTPRT_OFFSET                                 (0x54U)
#define SDIO_WRTPRT_WRITE_PROTECT_SHIFT                    (0U)
#define SDIO_WRTPRT_WRITE_PROTECT_MASK                     (0x1U << SDIO_WRTPRT_WRITE_PROTECT_SHIFT)                    /* 0x00000001 */
/* TCBCNT */
#define SDIO_TCBCNT_OFFSET                                 (0x5CU)
#define SDIO_TCBCNT                                        (0x0U)
#define SDIO_TCBCNT_TRANS_CARD_BYTE_COUNT_SHIFT            (0U)
#define SDIO_TCBCNT_TRANS_CARD_BYTE_COUNT_MASK             (0xFFFFFFFFU << SDIO_TCBCNT_TRANS_CARD_BYTE_COUNT_SHIFT)     /* 0xFFFFFFFF */
/* TBBCNT */
#define SDIO_TBBCNT_OFFSET                                 (0x60U)
#define SDIO_TBBCNT                                        (0x0U)
#define SDIO_TBBCNT_TRANS_FIFO_BYTE_COUNT_SHIFT            (0U)
#define SDIO_TBBCNT_TRANS_FIFO_BYTE_COUNT_MASK             (0xFFFFFFFFU << SDIO_TBBCNT_TRANS_FIFO_BYTE_COUNT_SHIFT)     /* 0xFFFFFFFF */
/* DEBNCE */
#define SDIO_DEBNCE_OFFSET                                 (0x64U)
#define SDIO_DEBNCE_DEBOUNCE_COUNT_SHIFT                   (0U)
#define SDIO_DEBNCE_DEBOUNCE_COUNT_MASK                    (0xFFFFFFU << SDIO_DEBNCE_DEBOUNCE_COUNT_SHIFT)              /* 0x00FFFFFF */
/* USRID */
#define SDIO_USRID_OFFSET                                  (0x68U)
#define SDIO_USRID_USRID_SHIFT                             (0U)
#define SDIO_USRID_USRID_MASK                              (0xFFFFFFFFU << SDIO_USRID_USRID_SHIFT)                      /* 0xFFFFFFFF */
/* VERID */
#define SDIO_VERID_OFFSET                                  (0x6CU)
#define SDIO_VERID                                         (0x5342270AU)
#define SDIO_VERID_VERID_SHIFT                             (0U)
#define SDIO_VERID_VERID_MASK                              (0xFFFFFFFFU << SDIO_VERID_VERID_SHIFT)                      /* 0xFFFFFFFF */
/* HCON */
#define SDIO_HCON_OFFSET                                   (0x70U)
#define SDIO_HCON                                          (0x0U)
#define SDIO_HCON_HCON_SHIFT                               (0U)
#define SDIO_HCON_HCON_MASK                                (0xFFFFFFFFU << SDIO_HCON_HCON_SHIFT)                        /* 0xFFFFFFFF */
/* UHS_REG */
#define SDIO_UHS_REG_OFFSET                                (0x74U)
#define SDIO_UHS_REG_VOLT_REG_SHIFT                        (0U)
#define SDIO_UHS_REG_VOLT_REG_MASK                         (0x1U << SDIO_UHS_REG_VOLT_REG_SHIFT)                        /* 0x00000001 */
#define SDIO_UHS_REG_DDR_REG_SHIFT                         (16U)
#define SDIO_UHS_REG_DDR_REG_MASK                          (0x1U << SDIO_UHS_REG_DDR_REG_SHIFT)                         /* 0x00010000 */
/* RST_N */
#define SDIO_RST_N_OFFSET                                  (0x78U)
#define SDIO_RST_N_CARD_RESET_SHIFT                        (0U)
#define SDIO_RST_N_CARD_RESET_MASK                         (0x1U << SDIO_RST_N_CARD_RESET_SHIFT)                        /* 0x00000001 */
/* BMOD */
#define SDIO_BMOD_OFFSET                                   (0x80U)
#define SDIO_BMOD_SWR_SHIFT                                (0U)
#define SDIO_BMOD_SWR_MASK                                 (0x1U << SDIO_BMOD_SWR_SHIFT)                                /* 0x00000001 */
#define SDIO_BMOD_FB_SHIFT                                 (1U)
#define SDIO_BMOD_FB_MASK                                  (0x1U << SDIO_BMOD_FB_SHIFT)                                 /* 0x00000002 */
#define SDIO_BMOD_DSL_SHIFT                                (2U)
#define SDIO_BMOD_DSL_MASK                                 (0x1FU << SDIO_BMOD_DSL_SHIFT)                               /* 0x0000007C */
#define SDIO_BMOD_DE_SHIFT                                 (7U)
#define SDIO_BMOD_DE_MASK                                  (0x1U << SDIO_BMOD_DE_SHIFT)                                 /* 0x00000080 */
#define SDIO_BMOD_PBL_SHIFT                                (8U)
#define SDIO_BMOD_PBL_MASK                                 (0x7U << SDIO_BMOD_PBL_SHIFT)                                /* 0x00000700 */
/* PLDMND */
#define SDIO_PLDMND_OFFSET                                 (0x84U)
#define SDIO_PLDMND_PD_SHIFT                               (0U)
#define SDIO_PLDMND_PD_MASK                                (0xFFFFFFFFU << SDIO_PLDMND_PD_SHIFT)                        /* 0xFFFFFFFF */
/* DBADDR */
#define SDIO_DBADDR_OFFSET                                 (0x88U)
#define SDIO_DBADDR_SDL_SHIFT                              (0U)
#define SDIO_DBADDR_SDL_MASK                               (0xFFFFFFFFU << SDIO_DBADDR_SDL_SHIFT)                       /* 0xFFFFFFFF */
/* IDSTS */
#define SDIO_IDSTS_OFFSET                                  (0x8CU)
#define SDIO_IDSTS_TI_SHIFT                                (0U)
#define SDIO_IDSTS_TI_MASK                                 (0x1U << SDIO_IDSTS_TI_SHIFT)                                /* 0x00000001 */
#define SDIO_IDSTS_RI_SHIFT                                (1U)
#define SDIO_IDSTS_RI_MASK                                 (0x1U << SDIO_IDSTS_RI_SHIFT)                                /* 0x00000002 */
#define SDIO_IDSTS_FBE_SHIFT                               (2U)
#define SDIO_IDSTS_FBE_MASK                                (0x1U << SDIO_IDSTS_FBE_SHIFT)                               /* 0x00000004 */
#define SDIO_IDSTS_DU_SHIFT                                (4U)
#define SDIO_IDSTS_DU_MASK                                 (0x1U << SDIO_IDSTS_DU_SHIFT)                                /* 0x00000010 */
#define SDIO_IDSTS_CES_SHIFT                               (5U)
#define SDIO_IDSTS_CES_MASK                                (0x1U << SDIO_IDSTS_CES_SHIFT)                               /* 0x00000020 */
#define SDIO_IDSTS_NIS_SHIFT                               (8U)
#define SDIO_IDSTS_NIS_MASK                                (0x1U << SDIO_IDSTS_NIS_SHIFT)                               /* 0x00000100 */
#define SDIO_IDSTS_AIS_SHIFT                               (9U)
#define SDIO_IDSTS_AIS_MASK                                (0x1U << SDIO_IDSTS_AIS_SHIFT)                               /* 0x00000200 */
#define SDIO_IDSTS_EB_SHIFT                                (10U)
#define SDIO_IDSTS_EB_MASK                                 (0x7U << SDIO_IDSTS_EB_SHIFT)                                /* 0x00001C00 */
#define SDIO_IDSTS_FSM_SHIFT                               (13U)
#define SDIO_IDSTS_FSM_MASK                                (0xFU << SDIO_IDSTS_FSM_SHIFT)                               /* 0x0001E000 */
/* IDINTEN */
#define SDIO_IDINTEN_OFFSET                                (0x90U)
#define SDIO_IDINTEN_TI_SHIFT                              (0U)
#define SDIO_IDINTEN_TI_MASK                               (0x1U << SDIO_IDINTEN_TI_SHIFT)                              /* 0x00000001 */
#define SDIO_IDINTEN_RI_SHIFT                              (1U)
#define SDIO_IDINTEN_RI_MASK                               (0x1U << SDIO_IDINTEN_RI_SHIFT)                              /* 0x00000002 */
#define SDIO_IDINTEN_FBE_SHIFT                             (2U)
#define SDIO_IDINTEN_FBE_MASK                              (0x1U << SDIO_IDINTEN_FBE_SHIFT)                             /* 0x00000004 */
#define SDIO_IDINTEN_DU_SHIFT                              (4U)
#define SDIO_IDINTEN_DU_MASK                               (0x1U << SDIO_IDINTEN_DU_SHIFT)                              /* 0x00000010 */
#define SDIO_IDINTEN_CES_SHIFT                             (5U)
#define SDIO_IDINTEN_CES_MASK                              (0x1U << SDIO_IDINTEN_CES_SHIFT)                             /* 0x00000020 */
#define SDIO_IDINTEN_NI_SHIFT                              (8U)
#define SDIO_IDINTEN_NI_MASK                               (0x1U << SDIO_IDINTEN_NI_SHIFT)                              /* 0x00000100 */
#define SDIO_IDINTEN_AI_SHIFT                              (9U)
#define SDIO_IDINTEN_AI_MASK                               (0x1U << SDIO_IDINTEN_AI_SHIFT)                              /* 0x00000200 */
/* DSCADDR */
#define SDIO_DSCADDR_OFFSET                                (0x94U)
#define SDIO_DSCADDR_HDA_SHIFT                             (0U)
#define SDIO_DSCADDR_HDA_MASK                              (0xFFFFFFFFU << SDIO_DSCADDR_HDA_SHIFT)                      /* 0xFFFFFFFF */
/* BUFADDR */
#define SDIO_BUFADDR_OFFSET                                (0x98U)
#define SDIO_BUFADDR_HBA_SHIFT                             (0U)
#define SDIO_BUFADDR_HBA_MASK                              (0xFFFFFFFFU << SDIO_BUFADDR_HBA_SHIFT)                      /* 0xFFFFFFFF */
/* CARDTHRCTL */
#define SDIO_CARDTHRCTL_OFFSET                             (0x100U)
#define SDIO_CARDTHRCTL_CARDRDTHREN_SHIFT                  (0U)
#define SDIO_CARDTHRCTL_CARDRDTHREN_MASK                   (0x1U << SDIO_CARDTHRCTL_CARDRDTHREN_SHIFT)                  /* 0x00000001 */
#define SDIO_CARDTHRCTL_BSYCLRINTEN_SHIFT                  (1U)
#define SDIO_CARDTHRCTL_BSYCLRINTEN_MASK                   (0x1U << SDIO_CARDTHRCTL_BSYCLRINTEN_SHIFT)                  /* 0x00000002 */
#define SDIO_CARDTHRCTL_CARDRDTHRESHOLD_SHIFT              (16U)
#define SDIO_CARDTHRCTL_CARDRDTHRESHOLD_MASK               (0xFFFU << SDIO_CARDTHRCTL_CARDRDTHRESHOLD_SHIFT)            /* 0x0FFF0000 */
/* BACK_END_POWER */
#define SDIO_BACK_END_POWER_OFFSET                         (0x104U)
#define SDIO_BACK_END_POWER_BACK_END_POWER_SHIFT           (0U)
#define SDIO_BACK_END_POWER_BACK_END_POWER_MASK            (0x1U << SDIO_BACK_END_POWER_BACK_END_POWER_SHIFT)           /* 0x00000001 */
/* UHS_REG_EXT */
#define SDIO_UHS_REG_EXT_OFFSET                            (0x108U)
#define SDIO_UHS_REG_EXT_MMC_VOLT_REG_SHIFT                (0U)
#define SDIO_UHS_REG_EXT_MMC_VOLT_REG_MASK                 (0xFFFFU << SDIO_UHS_REG_EXT_MMC_VOLT_REG_SHIFT)             /* 0x0000FFFF */
#define SDIO_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL_SHIFT         (16U)
#define SDIO_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL_MASK          (0x7FU << SDIO_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL_SHIFT)        /* 0x007F0000 */
#define SDIO_UHS_REG_EXT_CLK_DRV_PHASE_CTRL_SHIFT          (23U)
#define SDIO_UHS_REG_EXT_CLK_DRV_PHASE_CTRL_MASK           (0x7FU << SDIO_UHS_REG_EXT_CLK_DRV_PHASE_CTRL_SHIFT)         /* 0x3F800000 */
#define SDIO_UHS_REG_EXT_EXT_CLK_MUX_CTRL_SHIFT            (30U)
#define SDIO_UHS_REG_EXT_EXT_CLK_MUX_CTRL_MASK             (0x3U << SDIO_UHS_REG_EXT_EXT_CLK_MUX_CTRL_SHIFT)            /* 0xC0000000 */
/* EMMC_DDR_REG */
#define SDIO_EMMC_DDR_REG_OFFSET                           (0x10CU)
#define SDIO_EMMC_DDR_REG_HALF_START_BIT_SHIFT             (0U)
#define SDIO_EMMC_DDR_REG_HALF_START_BIT_MASK              (0x1U << SDIO_EMMC_DDR_REG_HALF_START_BIT_SHIFT)             /* 0x00000001 */
/* ENABLE_SHIFT */
#define SDIO_ENABLE_SHIFT_OFFSET                           (0x110U)
#define SDIO_ENABLE_SHIFT_ENABLE_SHIFT_SHIFT               (0U)
#define SDIO_ENABLE_SHIFT_ENABLE_SHIFT_MASK                (0x1U << SDIO_ENABLE_SHIFT_ENABLE_SHIFT_SHIFT)               /* 0x00000001 */
/* FIFO_BASE */
#define SDIO_FIFO_BASE_OFFSET                              (0x200U)
#define SDIO_FIFO_BASE_FIFO_BASE_ADDR_SHIFT                (0U)
#define SDIO_FIFO_BASE_FIFO_BASE_ADDR_MASK                 (0xFFFFFFFFU << SDIO_FIFO_BASE_FIFO_BASE_ADDR_SHIFT)         /* 0xFFFFFFFF */
/******************************************EMMC******************************************/
/* CTRL */
#define MMC_CTRL_OFFSET                                   (0x0U)
#define MMC_CTRL_CONTROLLER_RESET_SHIFT                   (0U)
#define MMC_CTRL_CONTROLLER_RESET_MASK                    (0x1U << MMC_CTRL_CONTROLLER_RESET_SHIFT)                   /* 0x00000001 */
#define MMC_CTRL_FIFO_RESET_SHIFT                         (1U)
#define MMC_CTRL_FIFO_RESET_MASK                          (0x1U << MMC_CTRL_FIFO_RESET_SHIFT)                         /* 0x00000002 */
#define MMC_CTRL_DMA_RESET_SHIFT                          (2U)
#define MMC_CTRL_DMA_RESET_MASK                           (0x1U << MMC_CTRL_DMA_RESET_SHIFT)                          /* 0x00000004 */
#define MMC_CTRL_INT_ENABLE_SHIFT                         (4U)
#define MMC_CTRL_INT_ENABLE_MASK                          (0x1U << MMC_CTRL_INT_ENABLE_SHIFT)                         /* 0x00000010 */
#define MMC_CTRL_DMA_ENABLE_SHIFT                         (5U)
#define MMC_CTRL_DMA_ENABLE_MASK                          (0x1U << MMC_CTRL_DMA_ENABLE_SHIFT)                         /* 0x00000020 */
#define MMC_CTRL_READ_WAIT_SHIFT                          (6U)
#define MMC_CTRL_READ_WAIT_MASK                           (0x1U << MMC_CTRL_READ_WAIT_SHIFT)                          /* 0x00000040 */
#define MMC_CTRL_SEND_IRQ_RESPONSE_SHIFT                  (7U)
#define MMC_CTRL_SEND_IRQ_RESPONSE_MASK                   (0x1U << MMC_CTRL_SEND_IRQ_RESPONSE_SHIFT)                  /* 0x00000080 */
#define MMC_CTRL_ABORT_READ_DATA_SHIFT                    (8U)
#define MMC_CTRL_ABORT_READ_DATA_MASK                     (0x1U << MMC_CTRL_ABORT_READ_DATA_SHIFT)                    /* 0x00000100 */
#define MMC_CTRL_SEND_CCSD_SHIFT                          (9U)
#define MMC_CTRL_SEND_CCSD_MASK                           (0x1U << MMC_CTRL_SEND_CCSD_SHIFT)                          /* 0x00000200 */
#define MMC_CTRL_SEND_AUTO_STOP_CCSD_SHIFT                (10U)
#define MMC_CTRL_SEND_AUTO_STOP_CCSD_MASK                 (0x1U << MMC_CTRL_SEND_AUTO_STOP_CCSD_SHIFT)                /* 0x00000400 */
#define MMC_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_SHIFT      (11U)
#define MMC_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_MASK       (0x1U << MMC_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_SHIFT)      /* 0x00000800 */
#define MMC_CTRL_CARD_VOLTAGE_A_SHIFT                     (16U)
#define MMC_CTRL_CARD_VOLTAGE_A_MASK                      (0xFU << MMC_CTRL_CARD_VOLTAGE_A_SHIFT)                     /* 0x000F0000 */
#define MMC_CTRL_CARD_VOLTAGE_B_SHIFT                     (20U)
#define MMC_CTRL_CARD_VOLTAGE_B_MASK                      (0xFU << MMC_CTRL_CARD_VOLTAGE_B_SHIFT)                     /* 0x00F00000 */
#define MMC_CTRL_ENABLE_OD_PULLUP_SHIFT                   (24U)
#define MMC_CTRL_ENABLE_OD_PULLUP_MASK                    (0x1U << MMC_CTRL_ENABLE_OD_PULLUP_SHIFT)                   /* 0x01000000 */
#define MMC_CTRL_USE_INTERNAL_DMAC_SHIFT                  (25U)
#define MMC_CTRL_USE_INTERNAL_DMAC_MASK                   (0x1U << MMC_CTRL_USE_INTERNAL_DMAC_SHIFT)                  /* 0x02000000 */
/* PWREN */
#define MMC_PWREN_OFFSET                                  (0x4U)
#define MMC_PWREN_POWER_ENABLE_SHIFT                      (0U)
#define MMC_PWREN_POWER_ENABLE_MASK                       (0x1U << MMC_PWREN_POWER_ENABLE_SHIFT)                      /* 0x00000001 */
/* CLKDIV */
#define MMC_CLKDIV_OFFSET                                 (0x8U)
#define MMC_CLKDIV_CLK_DIVIDER0_SHIFT                     (0U)
#define MMC_CLKDIV_CLK_DIVIDER0_MASK                      (0xFFU << MMC_CLKDIV_CLK_DIVIDER0_SHIFT)                    /* 0x000000FF */
#define MMC_CLKDIV_CLK_DIVIDER1_SHIFT                     (8U)
#define MMC_CLKDIV_CLK_DIVIDER1_MASK                      (0xFFU << MMC_CLKDIV_CLK_DIVIDER1_SHIFT)                    /* 0x0000FF00 */
#define MMC_CLKDIV_CLK_DIVIDER2_SHIFT                     (16U)
#define MMC_CLKDIV_CLK_DIVIDER2_MASK                      (0xFFU << MMC_CLKDIV_CLK_DIVIDER2_SHIFT)                    /* 0x00FF0000 */
#define MMC_CLKDIV_CLK_DIVIDER3_SHIFT                     (24U)
#define MMC_CLKDIV_CLK_DIVIDER3_MASK                      (0xFFU << MMC_CLKDIV_CLK_DIVIDER3_SHIFT)                    /* 0xFF000000 */
/* CLKSRC */
#define MMC_CLKSRC_OFFSET                                 (0xCU)
#define MMC_CLKSRC_CLK_SOURCE_SHIFT                       (0U)
#define MMC_CLKSRC_CLK_SOURCE_MASK                        (0x3U << MMC_CLKSRC_CLK_SOURCE_SHIFT)                       /* 0x00000003 */
/* CLKENA */
#define MMC_CLKENA_OFFSET                                 (0x10U)
#define MMC_CLKENA_CCLK_ENABLE_SHIFT                      (0U)
#define MMC_CLKENA_CCLK_ENABLE_MASK                       (0x1U << MMC_CLKENA_CCLK_ENABLE_SHIFT)                      /* 0x00000001 */
#define MMC_CLKENA_CCLK_LOW_POWER_SHIFT                   (16U)
#define MMC_CLKENA_CCLK_LOW_POWER_MASK                    (0x1U << MMC_CLKENA_CCLK_LOW_POWER_SHIFT)                   /* 0x00010000 */
/* TMOUT */
#define MMC_TMOUT_OFFSET                                  (0x14U)
#define MMC_TMOUT_RESPONSE_TIMEOUT_SHIFT                  (0U)
#define MMC_TMOUT_RESPONSE_TIMEOUT_MASK                   (0xFFU << MMC_TMOUT_RESPONSE_TIMEOUT_SHIFT)                 /* 0x000000FF */
#define MMC_TMOUT_DATA_TIMEOUT_SHIFT                      (8U)
#define MMC_TMOUT_DATA_TIMEOUT_MASK                       (0xFFFFFFU << MMC_TMOUT_DATA_TIMEOUT_SHIFT)                 /* 0xFFFFFF00 */
/* CTYPE */
#define MMC_CTYPE_OFFSET                                  (0x18U)
#define MMC_CTYPE_CARD_WIDTH_SHIFT                        (0U)
#define MMC_CTYPE_CARD_WIDTH_MASK                         (0x1U << MMC_CTYPE_CARD_WIDTH_SHIFT)                        /* 0x00000001 */
#define MMC_CTYPE_CARD_WIDTH_8_SHIFT                      (16U)
#define MMC_CTYPE_CARD_WIDTH_8_MASK                       (0x1U << MMC_CTYPE_CARD_WIDTH_8_SHIFT)                      /* 0x00010000 */
/* BLKSIZ */
#define MMC_BLKSIZ_OFFSET                                 (0x1CU)
#define MMC_BLKSIZ_BLOCK_SIZE_SHIFT                       (0U)
#define MMC_BLKSIZ_BLOCK_SIZE_MASK                        (0xFFFFU << MMC_BLKSIZ_BLOCK_SIZE_SHIFT)                    /* 0x0000FFFF */
/* BYTCNT */
#define MMC_BYTCNT_OFFSET                                 (0x20U)
#define MMC_BYTCNT_BYTE_COUNT_SHIFT                       (0U)
#define MMC_BYTCNT_BYTE_COUNT_MASK                        (0xFFFFFFFFU << MMC_BYTCNT_BYTE_COUNT_SHIFT)                /* 0xFFFFFFFF */
/* INTMASK */
#define MMC_INTMASK_OFFSET                                (0x24U)
#define MMC_INTMASK_INT_MASK_SHIFT                        (0U)
#define MMC_INTMASK_INT_MASK_MASK                         (0xFFFFU << MMC_INTMASK_INT_MASK_SHIFT)                     /* 0x0000FFFF */
#define MMC_INTMASK_DATA_NOBUSY_INT_MASK_SHIFT            (16U)
#define MMC_INTMASK_DATA_NOBUSY_INT_MASK_MASK             (0x1U << MMC_INTMASK_DATA_NOBUSY_INT_MASK_SHIFT)            /* 0x00010000 */
#define MMC_INTMASK_SDIO_INT_MASK_SHIFT                   (24U)
#define MMC_INTMASK_SDIO_INT_MASK_MASK                    (0x1U << MMC_INTMASK_SDIO_INT_MASK_SHIFT)                   /* 0x01000000 */
/* CMDARG */
#define MMC_CMDARG_OFFSET                                 (0x28U)
#define MMC_CMDARG_CMD_ARG_SHIFT                          (0U)
#define MMC_CMDARG_CMD_ARG_MASK                           (0xFFFFFFFFU << MMC_CMDARG_CMD_ARG_SHIFT)                   /* 0xFFFFFFFF */
/* CMD */
#define MMC_CMD_OFFSET                                    (0x2CU)
#define MMC_CMD_CMD_INDEX_SHIFT                           (0U)
#define MMC_CMD_CMD_INDEX_MASK                            (0x3FU << MMC_CMD_CMD_INDEX_SHIFT)                          /* 0x0000003F */
#define MMC_CMD_RESPONSE_EXPECT_SHIFT                     (6U)
#define MMC_CMD_RESPONSE_EXPECT_MASK                      (0x1U << MMC_CMD_RESPONSE_EXPECT_SHIFT)                     /* 0x00000040 */
#define MMC_CMD_RESPONSE_LENGTH_SHIFT                     (7U)
#define MMC_CMD_RESPONSE_LENGTH_MASK                      (0x1U << MMC_CMD_RESPONSE_LENGTH_SHIFT)                     /* 0x00000080 */
#define MMC_CMD_CHECK_RESPONSE_CRC_SHIFT                  (8U)
#define MMC_CMD_CHECK_RESPONSE_CRC_MASK                   (0x1U << MMC_CMD_CHECK_RESPONSE_CRC_SHIFT)                  /* 0x00000100 */
#define MMC_CMD_DATA_EXPECTED_SHIFT                       (9U)
#define MMC_CMD_DATA_EXPECTED_MASK                        (0x1U << MMC_CMD_DATA_EXPECTED_SHIFT)                       /* 0x00000200 */
#define MMC_CMD_WR_SHIFT                                  (10U)
#define MMC_CMD_WR_MASK                                   (0x1U << MMC_CMD_WR_SHIFT)                                  /* 0x00000400 */
#define MMC_CMD_TRANSFER_MODE_SHIFT                       (11U)
#define MMC_CMD_TRANSFER_MODE_MASK                        (0x1U << MMC_CMD_TRANSFER_MODE_SHIFT)                       /* 0x00000800 */
#define MMC_CMD_SEND_AUTO_STOP_SHIFT                      (12U)
#define MMC_CMD_SEND_AUTO_STOP_MASK                       (0x1U << MMC_CMD_SEND_AUTO_STOP_SHIFT)                      /* 0x00001000 */
#define MMC_CMD_WAIT_PRVDATA_COMPLETE_SHIFT               (13U)
#define MMC_CMD_WAIT_PRVDATA_COMPLETE_MASK                (0x1U << MMC_CMD_WAIT_PRVDATA_COMPLETE_SHIFT)               /* 0x00002000 */
#define MMC_CMD_STOP_ABORT_CMD_SHIFT                      (14U)
#define MMC_CMD_STOP_ABORT_CMD_MASK                       (0x1U << MMC_CMD_STOP_ABORT_CMD_SHIFT)                      /* 0x00004000 */
#define MMC_CMD_SEND_INITIALIZATION_SHIFT                 (15U)
#define MMC_CMD_SEND_INITIALIZATION_MASK                  (0x1U << MMC_CMD_SEND_INITIALIZATION_SHIFT)                 /* 0x00008000 */
#define MMC_CMD_CARD_NUMBER_SHIFT                         (16U)
#define MMC_CMD_CARD_NUMBER_MASK                          (0x1FU << MMC_CMD_CARD_NUMBER_SHIFT)                        /* 0x001F0000 */
#define MMC_CMD_UPDATE_CLOCK_REGISTERS_ONLY_SHIFT         (21U)
#define MMC_CMD_UPDATE_CLOCK_REGISTERS_ONLY_MASK          (0x1U << MMC_CMD_UPDATE_CLOCK_REGISTERS_ONLY_SHIFT)         /* 0x00200000 */
#define MMC_CMD_READ_CEATA_DEVICE_SHIFT                   (22U)
#define MMC_CMD_READ_CEATA_DEVICE_MASK                    (0x1U << MMC_CMD_READ_CEATA_DEVICE_SHIFT)                   /* 0x00400000 */
#define MMC_CMD_CCS_EXPECTED_SHIFT                        (23U)
#define MMC_CMD_CCS_EXPECTED_MASK                         (0x1U << MMC_CMD_CCS_EXPECTED_SHIFT)                        /* 0x00800000 */
#define MMC_CMD_ENABLE_BOOT_SHIFT                         (24U)
#define MMC_CMD_ENABLE_BOOT_MASK                          (0x1U << MMC_CMD_ENABLE_BOOT_SHIFT)                         /* 0x01000000 */
#define MMC_CMD_EXPECT_BOOT_ACK_SHIFT                     (25U)
#define MMC_CMD_EXPECT_BOOT_ACK_MASK                      (0x1U << MMC_CMD_EXPECT_BOOT_ACK_SHIFT)                     /* 0x02000000 */
#define MMC_CMD_DISABLE_BOOT_SHIFT                        (26U)
#define MMC_CMD_DISABLE_BOOT_MASK                         (0x1U << MMC_CMD_DISABLE_BOOT_SHIFT)                        /* 0x04000000 */
#define MMC_CMD_BOOT_MODE_SHIFT                           (27U)
#define MMC_CMD_BOOT_MODE_MASK                            (0x1U << MMC_CMD_BOOT_MODE_SHIFT)                           /* 0x08000000 */
#define MMC_CMD_VOLT_SWITCH_SHIFT                         (28U)
#define MMC_CMD_VOLT_SWITCH_MASK                          (0x1U << MMC_CMD_VOLT_SWITCH_SHIFT)                         /* 0x10000000 */
#define MMC_CMD_USE_HOLD_REG_SHIFT                        (29U)
#define MMC_CMD_USE_HOLD_REG_MASK                         (0x1U << MMC_CMD_USE_HOLD_REG_SHIFT)                        /* 0x20000000 */
#define MMC_CMD_START_CMD_SHIFT                           (31U)
#define MMC_CMD_START_CMD_MASK                            (0x1U << MMC_CMD_START_CMD_SHIFT)                           /* 0x80000000 */
/* RESP0 */
#define MMC_RESP0_OFFSET                                  (0x30U)
#define MMC_RESP0                                         (0x0U)
#define MMC_RESP0_RESPONSE0_SHIFT                         (0U)
#define MMC_RESP0_RESPONSE0_MASK                          (0xFFFFFFFFU << MMC_RESP0_RESPONSE0_SHIFT)                  /* 0xFFFFFFFF */
/* RESP1 */
#define MMC_RESP1_OFFSET                                  (0x34U)
#define MMC_RESP1                                         (0x0U)
#define MMC_RESP1_RESPONSE_SHIFT                          (0U)
#define MMC_RESP1_RESPONSE_MASK                           (0xFFFFFFFFU << MMC_RESP1_RESPONSE_SHIFT)                   /* 0xFFFFFFFF */
/* RESP2 */
#define MMC_RESP2_OFFSET                                  (0x38U)
#define MMC_RESP2                                         (0x0U)
#define MMC_RESP2_RESPONSE2_SHIFT                         (0U)
#define MMC_RESP2_RESPONSE2_MASK                          (0xFFFFFFFFU << MMC_RESP2_RESPONSE2_SHIFT)                  /* 0xFFFFFFFF */
/* RESP3 */
#define MMC_RESP3_OFFSET                                  (0x3CU)
#define MMC_RESP3                                         (0x0U)
#define MMC_RESP3_RESPONSE3_SHIFT                         (0U)
#define MMC_RESP3_RESPONSE3_MASK                          (0xFFFFFFFFU << MMC_RESP3_RESPONSE3_SHIFT)                  /* 0xFFFFFFFF */
/* MINTSTS */
#define MMC_MINTSTS_OFFSET                                (0x40U)
#define MMC_MINTSTS_INT_STATUS_SHIFT                      (0U)
#define MMC_MINTSTS_INT_STATUS_MASK                       (0xFFFFU << MMC_MINTSTS_INT_STATUS_SHIFT)                   /* 0x0000FFFF */
#define MMC_MINTSTS_DATA_NOBUSY_INT_STATUS_SHIFT          (16U)
#define MMC_MINTSTS_DATA_NOBUSY_INT_STATUS_MASK           (0x1U << MMC_MINTSTS_DATA_NOBUSY_INT_STATUS_SHIFT)          /* 0x00010000 */
#define MMC_MINTSTS_SDIO_INTERRUPT_SHIFT                  (24U)
#define MMC_MINTSTS_SDIO_INTERRUPT_MASK                   (0x1U << MMC_MINTSTS_SDIO_INTERRUPT_SHIFT)                  /* 0x01000000 */
/* RINTSTS */
#define MMC_RINTSTS_OFFSET                                (0x44U)
#define MMC_RINTSTS_INT_STATUS_SHIFT                      (0U)
#define MMC_RINTSTS_INT_STATUS_MASK                       (0xFFFFU << MMC_RINTSTS_INT_STATUS_SHIFT)                   /* 0x0000FFFF */
#define MMC_RINTSTS_DATA_NOBUSY_INT_STATUS_SHIFT          (16U)
#define MMC_RINTSTS_DATA_NOBUSY_INT_STATUS_MASK           (0x1U << MMC_RINTSTS_DATA_NOBUSY_INT_STATUS_SHIFT)          /* 0x00010000 */
#define MMC_RINTSTS_SDIO_INTERRUPT_SHIFT                  (24U)
#define MMC_RINTSTS_SDIO_INTERRUPT_MASK                   (0x1U << MMC_RINTSTS_SDIO_INTERRUPT_SHIFT)                  /* 0x01000000 */
/* STATUS */
#define MMC_STATUS_OFFSET                                 (0x48U)
#define MMC_STATUS                                        (0x406U)
#define MMC_STATUS_FIFO_RX_WATERMARK_SHIFT                (0U)
#define MMC_STATUS_FIFO_RX_WATERMARK_MASK                 (0x1U << MMC_STATUS_FIFO_RX_WATERMARK_SHIFT)                /* 0x00000001 */
#define MMC_STATUS_FIFO_TX_WATERMARK_SHIFT                (1U)
#define MMC_STATUS_FIFO_TX_WATERMARK_MASK                 (0x1U << MMC_STATUS_FIFO_TX_WATERMARK_SHIFT)                /* 0x00000002 */
#define MMC_STATUS_FIFO_EMPTY_SHIFT                       (2U)
#define MMC_STATUS_FIFO_EMPTY_MASK                        (0x1U << MMC_STATUS_FIFO_EMPTY_SHIFT)                       /* 0x00000004 */
#define MMC_STATUS_FIFO_FULL_SHIFT                        (3U)
#define MMC_STATUS_FIFO_FULL_MASK                         (0x1U << MMC_STATUS_FIFO_FULL_SHIFT)                        /* 0x00000008 */
#define MMC_STATUS_COMMAND_FSM_STATES_SHIFT               (4U)
#define MMC_STATUS_COMMAND_FSM_STATES_MASK                (0xFU << MMC_STATUS_COMMAND_FSM_STATES_SHIFT)               /* 0x000000F0 */
#define MMC_STATUS_DATA_3_STATUS_SHIFT                    (8U)
#define MMC_STATUS_DATA_3_STATUS_MASK                     (0x1U << MMC_STATUS_DATA_3_STATUS_SHIFT)                    /* 0x00000100 */
#define MMC_STATUS_DATA_BUSY_SHIFT                        (9U)
#define MMC_STATUS_DATA_BUSY_MASK                         (0x1U << MMC_STATUS_DATA_BUSY_SHIFT)                        /* 0x00000200 */
#define MMC_STATUS_DATA_STATE_MC_BUSY_SHIFT               (10U)
#define MMC_STATUS_DATA_STATE_MC_BUSY_MASK                (0x1U << MMC_STATUS_DATA_STATE_MC_BUSY_SHIFT)               /* 0x00000400 */
#define MMC_STATUS_RESPONSE_INDEX_SHIFT                   (11U)
#define MMC_STATUS_RESPONSE_INDEX_MASK                    (0x3FU << MMC_STATUS_RESPONSE_INDEX_SHIFT)                  /* 0x0001F800 */
#define MMC_STATUS_FIFO_COUNT_SHIFT                       (17U)
#define MMC_STATUS_FIFO_COUNT_MASK                        (0x1FFFU << MMC_STATUS_FIFO_COUNT_SHIFT)                    /* 0x3FFE0000 */
#define MMC_STATUS_DMA_ACK_SHIFT                          (30U)
#define MMC_STATUS_DMA_ACK_MASK                           (0x1U << MMC_STATUS_DMA_ACK_SHIFT)                          /* 0x40000000 */
#define MMC_STATUS_DMA_REQ_SHIFT                          (31U)
#define MMC_STATUS_DMA_REQ_MASK                           (0x1U << MMC_STATUS_DMA_REQ_SHIFT)                          /* 0x80000000 */
/* FIFOTH */
#define MMC_FIFOTH_OFFSET                                 (0x4CU)
#define MMC_FIFOTH_TX_WMARK_SHIFT                         (0U)
#define MMC_FIFOTH_TX_WMARK_MASK                          (0xFFFU << MMC_FIFOTH_TX_WMARK_SHIFT)                       /* 0x00000FFF */
#define MMC_FIFOTH_RX_WMARK_SHIFT                         (16U)
#define MMC_FIFOTH_RX_WMARK_MASK                          (0xFFFU << MMC_FIFOTH_RX_WMARK_SHIFT)                       /* 0x0FFF0000 */
#define MMC_FIFOTH_DMA_MUTIPLE_TRANSACTION_SIZE_SHIFT     (28U)
#define MMC_FIFOTH_DMA_MUTIPLE_TRANSACTION_SIZE_MASK      (0x7U << MMC_FIFOTH_DMA_MUTIPLE_TRANSACTION_SIZE_SHIFT)     /* 0x70000000 */
/* CDETECT */
#define MMC_CDETECT_OFFSET                                (0x50U)
#define MMC_CDETECT                                       (0x0U)
#define MMC_CDETECT_CARD_DETECT_N_SHIFT                   (0U)
#define MMC_CDETECT_CARD_DETECT_N_MASK                    (0x1U << MMC_CDETECT_CARD_DETECT_N_SHIFT)                   /* 0x00000001 */
/* WRTPRT */
#define MMC_WRTPRT_OFFSET                                 (0x54U)
#define MMC_WRTPRT_WRITE_PROTECT_SHIFT                    (0U)
#define MMC_WRTPRT_WRITE_PROTECT_MASK                     (0x1U << MMC_WRTPRT_WRITE_PROTECT_SHIFT)                    /* 0x00000001 */
/* TCBCNT */
#define MMC_TCBCNT_OFFSET                                 (0x5CU)
#define MMC_TCBCNT                                        (0x0U)
#define MMC_TCBCNT_TRANS_CARD_BYTE_COUNT_SHIFT            (0U)
#define MMC_TCBCNT_TRANS_CARD_BYTE_COUNT_MASK             (0xFFFFFFFFU << MMC_TCBCNT_TRANS_CARD_BYTE_COUNT_SHIFT)     /* 0xFFFFFFFF */
/* TBBCNT */
#define MMC_TBBCNT_OFFSET                                 (0x60U)
#define MMC_TBBCNT                                        (0x0U)
#define MMC_TBBCNT_TRANS_FIFO_BYTE_COUNT_SHIFT            (0U)
#define MMC_TBBCNT_TRANS_FIFO_BYTE_COUNT_MASK             (0xFFFFFFFFU << MMC_TBBCNT_TRANS_FIFO_BYTE_COUNT_SHIFT)     /* 0xFFFFFFFF */
/* DEBNCE */
#define MMC_DEBNCE_OFFSET                                 (0x64U)
#define MMC_DEBNCE_DEBOUNCE_COUNT_SHIFT                   (0U)
#define MMC_DEBNCE_DEBOUNCE_COUNT_MASK                    (0xFFFFFFU << MMC_DEBNCE_DEBOUNCE_COUNT_SHIFT)              /* 0x00FFFFFF */
/* USRID */
#define MMC_USRID_OFFSET                                  (0x68U)
#define MMC_USRID_USRID_SHIFT                             (0U)
#define MMC_USRID_USRID_MASK                              (0xFFFFFFFFU << MMC_USRID_USRID_SHIFT)                      /* 0xFFFFFFFF */
/* VERID */
#define MMC_VERID_OFFSET                                  (0x6CU)
#define MMC_VERID                                         (0x5342270AU)
#define MMC_VERID_VERID_SHIFT                             (0U)
#define MMC_VERID_VERID_MASK                              (0xFFFFFFFFU << MMC_VERID_VERID_SHIFT)                      /* 0xFFFFFFFF */
/* HCON */
#define MMC_HCON_OFFSET                                   (0x70U)
#define MMC_HCON                                          (0x0U)
#define MMC_HCON_HCON_SHIFT                               (0U)
#define MMC_HCON_HCON_MASK                                (0xFFFFFFFFU << MMC_HCON_HCON_SHIFT)                        /* 0xFFFFFFFF */
/* UHS_REG */
#define MMC_UHS_REG_OFFSET                                (0x74U)
#define MMC_UHS_REG_VOLT_REG_SHIFT                        (0U)
#define MMC_UHS_REG_VOLT_REG_MASK                         (0x1U << MMC_UHS_REG_VOLT_REG_SHIFT)                        /* 0x00000001 */
#define MMC_UHS_REG_DDR_REG_SHIFT                         (16U)
#define MMC_UHS_REG_DDR_REG_MASK                          (0x1U << MMC_UHS_REG_DDR_REG_SHIFT)                         /* 0x00010000 */
/* RST_N */
#define MMC_RST_N_OFFSET                                  (0x78U)
#define MMC_RST_N_CARD_RESET_SHIFT                        (0U)
#define MMC_RST_N_CARD_RESET_MASK                         (0x1U << MMC_RST_N_CARD_RESET_SHIFT)                        /* 0x00000001 */
/* BMOD */
#define MMC_BMOD_OFFSET                                   (0x80U)
#define MMC_BMOD_SWR_SHIFT                                (0U)
#define MMC_BMOD_SWR_MASK                                 (0x1U << MMC_BMOD_SWR_SHIFT)                                /* 0x00000001 */
#define MMC_BMOD_FB_SHIFT                                 (1U)
#define MMC_BMOD_FB_MASK                                  (0x1U << MMC_BMOD_FB_SHIFT)                                 /* 0x00000002 */
#define MMC_BMOD_DSL_SHIFT                                (2U)
#define MMC_BMOD_DSL_MASK                                 (0x1FU << MMC_BMOD_DSL_SHIFT)                               /* 0x0000007C */
#define MMC_BMOD_DE_SHIFT                                 (7U)
#define MMC_BMOD_DE_MASK                                  (0x1U << MMC_BMOD_DE_SHIFT)                                 /* 0x00000080 */
#define MMC_BMOD_PBL_SHIFT                                (8U)
#define MMC_BMOD_PBL_MASK                                 (0x7U << MMC_BMOD_PBL_SHIFT)                                /* 0x00000700 */
/* PLDMND */
#define MMC_PLDMND_OFFSET                                 (0x84U)
#define MMC_PLDMND_PD_SHIFT                               (0U)
#define MMC_PLDMND_PD_MASK                                (0xFFFFFFFFU << MMC_PLDMND_PD_SHIFT)                        /* 0xFFFFFFFF */
/* DBADDR */
#define MMC_DBADDR_OFFSET                                 (0x88U)
#define MMC_DBADDR_SDL_SHIFT                              (0U)
#define MMC_DBADDR_SDL_MASK                               (0xFFFFFFFFU << MMC_DBADDR_SDL_SHIFT)                       /* 0xFFFFFFFF */
/* IDSTS */
#define MMC_IDSTS_OFFSET                                  (0x8CU)
#define MMC_IDSTS_TI_SHIFT                                (0U)
#define MMC_IDSTS_TI_MASK                                 (0x1U << MMC_IDSTS_TI_SHIFT)                                /* 0x00000001 */
#define MMC_IDSTS_RI_SHIFT                                (1U)
#define MMC_IDSTS_RI_MASK                                 (0x1U << MMC_IDSTS_RI_SHIFT)                                /* 0x00000002 */
#define MMC_IDSTS_FBE_SHIFT                               (2U)
#define MMC_IDSTS_FBE_MASK                                (0x1U << MMC_IDSTS_FBE_SHIFT)                               /* 0x00000004 */
#define MMC_IDSTS_DU_SHIFT                                (4U)
#define MMC_IDSTS_DU_MASK                                 (0x1U << MMC_IDSTS_DU_SHIFT)                                /* 0x00000010 */
#define MMC_IDSTS_CES_SHIFT                               (5U)
#define MMC_IDSTS_CES_MASK                                (0x1U << MMC_IDSTS_CES_SHIFT)                               /* 0x00000020 */
#define MMC_IDSTS_NIS_SHIFT                               (8U)
#define MMC_IDSTS_NIS_MASK                                (0x1U << MMC_IDSTS_NIS_SHIFT)                               /* 0x00000100 */
#define MMC_IDSTS_AIS_SHIFT                               (9U)
#define MMC_IDSTS_AIS_MASK                                (0x1U << MMC_IDSTS_AIS_SHIFT)                               /* 0x00000200 */
#define MMC_IDSTS_EB_SHIFT                                (10U)
#define MMC_IDSTS_EB_MASK                                 (0x7U << MMC_IDSTS_EB_SHIFT)                                /* 0x00001C00 */
#define MMC_IDSTS_FSM_SHIFT                               (13U)
#define MMC_IDSTS_FSM_MASK                                (0xFU << MMC_IDSTS_FSM_SHIFT)                               /* 0x0001E000 */
/* IDINTEN */
#define MMC_IDINTEN_OFFSET                                (0x90U)
#define MMC_IDINTEN_TI_SHIFT                              (0U)
#define MMC_IDINTEN_TI_MASK                               (0x1U << MMC_IDINTEN_TI_SHIFT)                              /* 0x00000001 */
#define MMC_IDINTEN_RI_SHIFT                              (1U)
#define MMC_IDINTEN_RI_MASK                               (0x1U << MMC_IDINTEN_RI_SHIFT)                              /* 0x00000002 */
#define MMC_IDINTEN_FBE_SHIFT                             (2U)
#define MMC_IDINTEN_FBE_MASK                              (0x1U << MMC_IDINTEN_FBE_SHIFT)                             /* 0x00000004 */
#define MMC_IDINTEN_DU_SHIFT                              (4U)
#define MMC_IDINTEN_DU_MASK                               (0x1U << MMC_IDINTEN_DU_SHIFT)                              /* 0x00000010 */
#define MMC_IDINTEN_CES_SHIFT                             (5U)
#define MMC_IDINTEN_CES_MASK                              (0x1U << MMC_IDINTEN_CES_SHIFT)                             /* 0x00000020 */
#define MMC_IDINTEN_NI_SHIFT                              (8U)
#define MMC_IDINTEN_NI_MASK                               (0x1U << MMC_IDINTEN_NI_SHIFT)                              /* 0x00000100 */
#define MMC_IDINTEN_AI_SHIFT                              (9U)
#define MMC_IDINTEN_AI_MASK                               (0x1U << MMC_IDINTEN_AI_SHIFT)                              /* 0x00000200 */
/* DSCADDR */
#define MMC_DSCADDR_OFFSET                                (0x94U)
#define MMC_DSCADDR_HDA_SHIFT                             (0U)
#define MMC_DSCADDR_HDA_MASK                              (0xFFFFFFFFU << MMC_DSCADDR_HDA_SHIFT)                      /* 0xFFFFFFFF */
/* BUFADDR */
#define MMC_BUFADDR_OFFSET                                (0x98U)
#define MMC_BUFADDR_HBA_SHIFT                             (0U)
#define MMC_BUFADDR_HBA_MASK                              (0xFFFFFFFFU << MMC_BUFADDR_HBA_SHIFT)                      /* 0xFFFFFFFF */
/* CARDTHRCTL */
#define MMC_CARDTHRCTL_OFFSET                             (0x100U)
#define MMC_CARDTHRCTL_CARDRDTHREN_SHIFT                  (0U)
#define MMC_CARDTHRCTL_CARDRDTHREN_MASK                   (0x1U << MMC_CARDTHRCTL_CARDRDTHREN_SHIFT)                  /* 0x00000001 */
#define MMC_CARDTHRCTL_BSYCLRINTEN_SHIFT                  (1U)
#define MMC_CARDTHRCTL_BSYCLRINTEN_MASK                   (0x1U << MMC_CARDTHRCTL_BSYCLRINTEN_SHIFT)                  /* 0x00000002 */
#define MMC_CARDTHRCTL_CARDRDTHRESHOLD_SHIFT              (16U)
#define MMC_CARDTHRCTL_CARDRDTHRESHOLD_MASK               (0xFFFU << MMC_CARDTHRCTL_CARDRDTHRESHOLD_SHIFT)            /* 0x0FFF0000 */
/* BACK_END_POWER */
#define MMC_BACK_END_POWER_OFFSET                         (0x104U)
#define MMC_BACK_END_POWER_BACK_END_POWER_SHIFT           (0U)
#define MMC_BACK_END_POWER_BACK_END_POWER_MASK            (0x1U << MMC_BACK_END_POWER_BACK_END_POWER_SHIFT)           /* 0x00000001 */
/* UHS_REG_EXT */
#define MMC_UHS_REG_EXT_OFFSET                            (0x108U)
#define MMC_UHS_REG_EXT_MMC_VOLT_REG_SHIFT                (0U)
#define MMC_UHS_REG_EXT_MMC_VOLT_REG_MASK                 (0xFFFFU << MMC_UHS_REG_EXT_MMC_VOLT_REG_SHIFT)             /* 0x0000FFFF */
#define MMC_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL_SHIFT         (16U)
#define MMC_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL_MASK          (0x7FU << MMC_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL_SHIFT)        /* 0x007F0000 */
#define MMC_UHS_REG_EXT_CLK_DRV_PHASE_CTRL_SHIFT          (23U)
#define MMC_UHS_REG_EXT_CLK_DRV_PHASE_CTRL_MASK           (0x7FU << MMC_UHS_REG_EXT_CLK_DRV_PHASE_CTRL_SHIFT)         /* 0x3F800000 */
#define MMC_UHS_REG_EXT_EXT_CLK_MUX_CTRL_SHIFT            (30U)
#define MMC_UHS_REG_EXT_EXT_CLK_MUX_CTRL_MASK             (0x3U << MMC_UHS_REG_EXT_EXT_CLK_MUX_CTRL_SHIFT)            /* 0xC0000000 */
/* MMC_DDR_REG */
#define MMC_EMMC_DDR_REG_OFFSET                           (0x10CU)
#define MMC_EMMC_DDR_REG_HALF_START_BIT_SHIFT             (0U)
#define MMC_EMMC_DDR_REG_HALF_START_BIT_MASK              (0x1U << MMC_EMMC_DDR_REG_HALF_START_BIT_SHIFT)             /* 0x00000001 */
/* ENABLE_SHIFT */
#define MMC_ENABLE_SHIFT_OFFSET                           (0x110U)
#define MMC_ENABLE_SHIFT_ENABLE_SHIFT_SHIFT               (0U)
#define MMC_ENABLE_SHIFT_ENABLE_SHIFT_MASK                (0x1U << MMC_ENABLE_SHIFT_ENABLE_SHIFT_SHIFT)               /* 0x00000001 */
/* FIFO_BASE */
#define MMC_FIFO_BASE_OFFSET                              (0x200U)
#define MMC_FIFO_BASE_FIFO_BASE_ADDR_SHIFT                (0U)
#define MMC_FIFO_BASE_FIFO_BASE_ADDR_MASK                 (0xFFFFFFFFU << MMC_FIFO_BASE_FIFO_BASE_ADDR_SHIFT)         /* 0xFFFFFFFF */
/*****************************************NANDC******************************************/
/* FMCTL */
#define NANDC_FMCTL_OFFSET                                 (0x0U)
#define NANDC_FMCTL_FCS0_SHIFT                             (0U)
#define NANDC_FMCTL_FCS0_MASK                              (0x1U << NANDC_FMCTL_FCS0_SHIFT)                             /* 0x00000001 */
#define NANDC_FMCTL_FCS1_SHIFT                             (1U)
#define NANDC_FMCTL_FCS1_MASK                              (0x1U << NANDC_FMCTL_FCS1_SHIFT)                             /* 0x00000002 */
#define NANDC_FMCTL_WP_SHIFT                               (8U)
#define NANDC_FMCTL_WP_MASK                                (0x1U << NANDC_FMCTL_WP_SHIFT)                               /* 0x00000100 */
#define NANDC_FMCTL_FRDY_SHIFT                             (9U)
#define NANDC_FMCTL_FRDY_MASK                              (0x1U << NANDC_FMCTL_FRDY_SHIFT)                             /* 0x00000200 */
#define NANDC_FMCTL_FIFO_EMPTY_SHIFT                       (10U)
#define NANDC_FMCTL_FIFO_EMPTY_MASK                        (0x1U << NANDC_FMCTL_FIFO_EMPTY_SHIFT)                       /* 0x00000400 */
#define NANDC_FMCTL_DWIDTH_SHIFT                           (12U)
#define NANDC_FMCTL_DWIDTH_MASK                            (0x1U << NANDC_FMCTL_DWIDTH_SHIFT)                           /* 0x00001000 */
#define NANDC_FMCTL_TM_SHIFT                               (13U)
#define NANDC_FMCTL_TM_MASK                                (0x1U << NANDC_FMCTL_TM_SHIFT)                               /* 0x00002000 */
#define NANDC_FMCTL_SYN_CLKEN_SHIFT                        (14U)
#define NANDC_FMCTL_SYN_CLKEN_MASK                         (0x1U << NANDC_FMCTL_SYN_CLKEN_SHIFT)                        /* 0x00004000 */
#define NANDC_FMCTL_SYN_MODE_SHIFT                         (15U)
#define NANDC_FMCTL_SYN_MODE_MASK                          (0x1U << NANDC_FMCTL_SYN_MODE_SHIFT)                         /* 0x00008000 */
#define NANDC_FMCTL_FLASH_ABORT_EN_SHIFT                   (16U)
#define NANDC_FMCTL_FLASH_ABORT_EN_MASK                    (0x1U << NANDC_FMCTL_FLASH_ABORT_EN_SHIFT)                   /* 0x00010000 */
#define NANDC_FMCTL_FLASH_ABORT_STAT_SHIFT                 (17U)
#define NANDC_FMCTL_FLASH_ABORT_STAT_MASK                  (0x1U << NANDC_FMCTL_FLASH_ABORT_STAT_SHIFT)                 /* 0x00020000 */
#define NANDC_FMCTL_READ_DELAY_SHIFT                       (24U)
#define NANDC_FMCTL_READ_DELAY_MASK                        (0x7U << NANDC_FMCTL_READ_DELAY_SHIFT)                       /* 0x07000000 */
/* FMWAIT_ASYN */
#define NANDC_FMWAIT_ASYN_OFFSET                           (0x4U)
#define NANDC_FMWAIT_ASYN_RWCS_SHIFT                       (0U)
#define NANDC_FMWAIT_ASYN_RWCS_MASK                        (0x1FU << NANDC_FMWAIT_ASYN_RWCS_SHIFT)                      /* 0x0000001F */
#define NANDC_FMWAIT_ASYN_RWPW_SHIFT                       (5U)
#define NANDC_FMWAIT_ASYN_RWPW_MASK                        (0x3FU << NANDC_FMWAIT_ASYN_RWPW_SHIFT)                      /* 0x000007E0 */
#define NANDC_FMWAIT_ASYN_HARD_RDY_SHIFT                   (11U)
#define NANDC_FMWAIT_ASYN_HARD_RDY_MASK                    (0x1U << NANDC_FMWAIT_ASYN_HARD_RDY_SHIFT)                   /* 0x00000800 */
#define NANDC_FMWAIT_ASYN_CSRW_SHIFT                       (12U)
#define NANDC_FMWAIT_ASYN_CSRW_MASK                        (0x3FU << NANDC_FMWAIT_ASYN_CSRW_SHIFT)                      /* 0x0003F000 */
#define NANDC_FMWAIT_ASYN_WAIT_FRDY_DLY_SHIFT              (18U)
#define NANDC_FMWAIT_ASYN_WAIT_FRDY_DLY_MASK               (0x1FU << NANDC_FMWAIT_ASYN_WAIT_FRDY_DLY_SHIFT)             /* 0x007C0000 */
/* FLCTL */
#define NANDC_FLCTL_OFFSET                                 (0x8U)
#define NANDC_FLCTL_FLASH_RST_SHIFT                        (0U)
#define NANDC_FLCTL_FLASH_RST_MASK                         (0x1U << NANDC_FLCTL_FLASH_RST_SHIFT)                        /* 0x00000001 */
#define NANDC_FLCTL_FLASH_RDN_SHIFT                        (1U)
#define NANDC_FLCTL_FLASH_RDN_MASK                         (0x1U << NANDC_FLCTL_FLASH_RDN_SHIFT)                        /* 0x00000002 */
#define NANDC_FLCTL_FLASH_ST_SHIFT                         (2U)
#define NANDC_FLCTL_FLASH_ST_MASK                          (0x1U << NANDC_FLCTL_FLASH_ST_SHIFT)                         /* 0x00000004 */
#define NANDC_FLCTL_BYPASS_SHIFT                           (3U)
#define NANDC_FLCTL_BYPASS_MASK                            (0x1U << NANDC_FLCTL_BYPASS_SHIFT)                           /* 0x00000008 */
#define NANDC_FLCTL_ST_ADDR_SHIFT                          (4U)
#define NANDC_FLCTL_ST_ADDR_MASK                           (0x1U << NANDC_FLCTL_ST_ADDR_SHIFT)                          /* 0x00000010 */
#define NANDC_FLCTL_TR_COUNT_SHIFT                         (5U)
#define NANDC_FLCTL_TR_COUNT_MASK                          (0x3U << NANDC_FLCTL_TR_COUNT_SHIFT)                         /* 0x00000060 */
#define NANDC_FLCTL_FLASH_ST_MOD_SHIFT                     (7U)
#define NANDC_FLCTL_FLASH_ST_MOD_MASK                      (0x1U << NANDC_FLCTL_FLASH_ST_MOD_SHIFT)                     /* 0x00000080 */
#define NANDC_FLCTL_COR_ABLE_SHIFT                         (10U)
#define NANDC_FLCTL_COR_ABLE_MASK                          (0x1U << NANDC_FLCTL_COR_ABLE_SHIFT)                         /* 0x00000400 */
#define NANDC_FLCTL_LBA_EN_SHIFT                           (11U)
#define NANDC_FLCTL_LBA_EN_MASK                            (0x1U << NANDC_FLCTL_LBA_EN_SHIFT)                           /* 0x00000800 */
#define NANDC_FLCTL_TR_RDY_SHIFT                           (20U)
#define NANDC_FLCTL_TR_RDY_MASK                            (0x1U << NANDC_FLCTL_TR_RDY_SHIFT)                           /* 0x00100000 */
#define NANDC_FLCTL_PAGE_SIZE_SHIFT                        (21U)
#define NANDC_FLCTL_PAGE_SIZE_MASK                         (0x1U << NANDC_FLCTL_PAGE_SIZE_SHIFT)                        /* 0x00200000 */
#define NANDC_FLCTL_PAGE_NUM_SHIFT                         (22U)
#define NANDC_FLCTL_PAGE_NUM_MASK                          (0x3FU << NANDC_FLCTL_PAGE_NUM_SHIFT)                        /* 0x0FC00000 */
#define NANDC_FLCTL_LOW_POWER_SHIFT                        (28U)
#define NANDC_FLCTL_LOW_POWER_MASK                         (0x1U << NANDC_FLCTL_LOW_POWER_SHIFT)                        /* 0x10000000 */
#define NANDC_FLCTL_BYPASS_FIFO_MODE_SHIFT                 (30U)
#define NANDC_FLCTL_BYPASS_FIFO_MODE_MASK                  (0x1U << NANDC_FLCTL_BYPASS_FIFO_MODE_SHIFT)                 /* 0x40000000 */
/* BCHCTL */
#define NANDC_BCHCTL_OFFSET                                (0xCU)
#define NANDC_BCHCTL_BCHRST_SHIFT                          (0U)
#define NANDC_BCHCTL_BCHRST_MASK                           (0x1U << NANDC_BCHCTL_BCHRST_SHIFT)                          /* 0x00000001 */
#define NANDC_BCHCTL_MODE_ADDRCARE_SHIFT                   (2U)
#define NANDC_BCHCTL_MODE_ADDRCARE_MASK                    (0x1U << NANDC_BCHCTL_MODE_ADDRCARE_SHIFT)                   /* 0x00000004 */
#define NANDC_BCHCTL_BCHEPD_SHIFT                          (3U)
#define NANDC_BCHCTL_BCHEPD_MASK                           (0x1U << NANDC_BCHCTL_BCHEPD_SHIFT)                          /* 0x00000008 */
#define NANDC_BCHCTL_BCHMODE0_SHIFT                        (4U)
#define NANDC_BCHCTL_BCHMODE0_MASK                         (0x1U << NANDC_BCHCTL_BCHMODE0_SHIFT)                        /* 0x00000010 */
#define NANDC_BCHCTL_REGION_SHIFT                          (5U)
#define NANDC_BCHCTL_REGION_MASK                           (0x7U << NANDC_BCHCTL_REGION_SHIFT)                          /* 0x000000E0 */
#define NANDC_BCHCTL_ADDR_SHIFT                            (8U)
#define NANDC_BCHCTL_ADDR_MASK                             (0xFFU << NANDC_BCHCTL_ADDR_SHIFT)                           /* 0x0000FF00 */
#define NANDC_BCHCTL_BCHPAGE_SHIFT                         (16U)
#define NANDC_BCHCTL_BCHPAGE_MASK                          (0x1U << NANDC_BCHCTL_BCHPAGE_SHIFT)                         /* 0x00010000 */
#define NANDC_BCHCTL_BCHMODE1_SHIFT                        (18U)
#define NANDC_BCHCTL_BCHMODE1_MASK                         (0x1U << NANDC_BCHCTL_BCHMODE1_SHIFT)                        /* 0x00040000 */
#define NANDC_BCHCTL_BCHTHRES_SHIFT                        (19U)
#define NANDC_BCHCTL_BCHTHRES_MASK                         (0xFFU << NANDC_BCHCTL_BCHTHRES_SHIFT)                       /* 0x07F80000 */
#define NANDC_BCHCTL_BCH_TODDR_SHIFT                       (28U)
#define NANDC_BCHCTL_BCH_TODDR_MASK                        (0x1U << NANDC_BCHCTL_BCH_TODDR_SHIFT)                       /* 0x10000000 */
/* MTRANS_CFG */
#define NANDC_MTRANS_CFG_OFFSET                            (0x10U)
#define NANDC_MTRANS_CFG_AHB_WR_ST_SHIFT                   (0U)
#define NANDC_MTRANS_CFG_AHB_WR_ST_MASK                    (0x1U << NANDC_MTRANS_CFG_AHB_WR_ST_SHIFT)                   /* 0x00000001 */
#define NANDC_MTRANS_CFG_AHB_WR_SHIFT                      (1U)
#define NANDC_MTRANS_CFG_AHB_WR_MASK                       (0x1U << NANDC_MTRANS_CFG_AHB_WR_SHIFT)                      /* 0x00000002 */
#define NANDC_MTRANS_CFG_BUS_MODE_SHIFT                    (2U)
#define NANDC_MTRANS_CFG_BUS_MODE_MASK                     (0x1U << NANDC_MTRANS_CFG_BUS_MODE_SHIFT)                    /* 0x00000004 */
#define NANDC_MTRANS_CFG_HSIZE_SHIFT                       (3U)
#define NANDC_MTRANS_CFG_HSIZE_MASK                        (0x7U << NANDC_MTRANS_CFG_HSIZE_SHIFT)                       /* 0x00000038 */
#define NANDC_MTRANS_CFG_BURST_SHIFT                       (6U)
#define NANDC_MTRANS_CFG_BURST_MASK                        (0x7U << NANDC_MTRANS_CFG_BURST_SHIFT)                       /* 0x000001C0 */
#define NANDC_MTRANS_CFG_INCR_NUM_SHIFT                    (9U)
#define NANDC_MTRANS_CFG_INCR_NUM_MASK                     (0x1FU << NANDC_MTRANS_CFG_INCR_NUM_SHIFT)                   /* 0x00003E00 */
#define NANDC_MTRANS_CFG_FL_PWD_SHIFT                      (14U)
#define NANDC_MTRANS_CFG_FL_PWD_MASK                       (0x1U << NANDC_MTRANS_CFG_FL_PWD_SHIFT)                      /* 0x00004000 */
#define NANDC_MTRANS_CFG_AHB_RST_SHIFT                     (15U)
#define NANDC_MTRANS_CFG_AHB_RST_MASK                      (0x1U << NANDC_MTRANS_CFG_AHB_RST_SHIFT)                     /* 0x00008000 */
/* MTRANS_SADDR0 */
#define NANDC_MTRANS_SADDR0_OFFSET                         (0x14U)
#define NANDC_MTRANS_SADDR0_SADDR0_SHIFT                   (0U)
#define NANDC_MTRANS_SADDR0_SADDR0_MASK                    (0xFFFFFFFFU << NANDC_MTRANS_SADDR0_SADDR0_SHIFT)            /* 0xFFFFFFFF */
/* MTRANS_SADDR1 */
#define NANDC_MTRANS_SADDR1_OFFSET                         (0x18U)
#define NANDC_MTRANS_SADDR1_SADDR1_SHIFT                   (0U)
#define NANDC_MTRANS_SADDR1_SADDR1_MASK                    (0xFFFFFFFFU << NANDC_MTRANS_SADDR1_SADDR1_SHIFT)            /* 0xFFFFFFFF */
/* MTRANS_STAT */
#define NANDC_MTRANS_STAT_OFFSET                           (0x1CU)
#define NANDC_MTRANS_STAT                                  (0x0U)
#define NANDC_MTRANS_STAT_BUS_ERR_SHIFT                    (0U)
#define NANDC_MTRANS_STAT_BUS_ERR_MASK                     (0xFFFFU << NANDC_MTRANS_STAT_BUS_ERR_SHIFT)                 /* 0x0000FFFF */
#define NANDC_MTRANS_STAT_MTRANS_CNT_SHIFT                 (16U)
#define NANDC_MTRANS_STAT_MTRANS_CNT_MASK                  (0x3FU << NANDC_MTRANS_STAT_MTRANS_CNT_SHIFT)                /* 0x003F0000 */
/* BCHST0 */
#define NANDC_BCHST0_OFFSET                                (0x20U)
#define NANDC_BCHST0                                       (0x4000000U)
#define NANDC_BCHST0_ERRF0_SHIFT                           (0U)
#define NANDC_BCHST0_ERRF0_MASK                            (0x1U << NANDC_BCHST0_ERRF0_SHIFT)                           /* 0x00000001 */
#define NANDC_BCHST0_DONE0_SHIFT                           (1U)
#define NANDC_BCHST0_DONE0_MASK                            (0x1U << NANDC_BCHST0_DONE0_SHIFT)                           /* 0x00000002 */
#define NANDC_BCHST0_FAIL0_SHIFT                           (2U)
#define NANDC_BCHST0_FAIL0_MASK                            (0x1U << NANDC_BCHST0_FAIL0_SHIFT)                           /* 0x00000004 */
#define NANDC_BCHST0_ERR_TNUM0_L5_SHIFT                    (3U)
#define NANDC_BCHST0_ERR_TNUM0_L5_MASK                     (0x1FU << NANDC_BCHST0_ERR_TNUM0_L5_SHIFT)                   /* 0x000000F8 */
#define NANDC_BCHST0_ERR_HNUM0_L5_SHIFT                    (8U)
#define NANDC_BCHST0_ERR_HNUM0_L5_MASK                     (0x1FU << NANDC_BCHST0_ERR_HNUM0_L5_SHIFT)                   /* 0x00001F00 */
#define NANDC_BCHST0_ERRF1_SHIFT                           (13U)
#define NANDC_BCHST0_ERRF1_MASK                            (0x1U << NANDC_BCHST0_ERRF1_SHIFT)                           /* 0x00002000 */
#define NANDC_BCHST0_DONE1_SHIFT                           (14U)
#define NANDC_BCHST0_DONE1_MASK                            (0x1U << NANDC_BCHST0_DONE1_SHIFT)                           /* 0x00004000 */
#define NANDC_BCHST0_FAIL1_SHIFT                           (15U)
#define NANDC_BCHST0_FAIL1_MASK                            (0x1U << NANDC_BCHST0_FAIL1_SHIFT)                           /* 0x00008000 */
#define NANDC_BCHST0_ERR_TNUM1_L5_SHIFT                    (16U)
#define NANDC_BCHST0_ERR_TNUM1_L5_MASK                     (0x1FU << NANDC_BCHST0_ERR_TNUM1_L5_SHIFT)                   /* 0x001F0000 */
#define NANDC_BCHST0_ERR_HNUM1_L5_SHIFT                    (21U)
#define NANDC_BCHST0_ERR_HNUM1_L5_MASK                     (0x1FU << NANDC_BCHST0_ERR_HNUM1_L5_SHIFT)                   /* 0x03E00000 */
#define NANDC_BCHST0_BCHRDY_SHIFT                          (26U)
#define NANDC_BCHST0_BCHRDY_MASK                           (0x1U << NANDC_BCHST0_BCHRDY_SHIFT)                          /* 0x04000000 */
#define NANDC_BCHST0_ERR_TNUM0_H1_SHIFT                    (27U)
#define NANDC_BCHST0_ERR_TNUM0_H1_MASK                     (0x1U << NANDC_BCHST0_ERR_TNUM0_H1_SHIFT)                    /* 0x08000000 */
#define NANDC_BCHST0_ERR_HNUM0_H1_SHIFT                    (28U)
#define NANDC_BCHST0_ERR_HNUM0_H1_MASK                     (0x1U << NANDC_BCHST0_ERR_HNUM0_H1_SHIFT)                    /* 0x10000000 */
#define NANDC_BCHST0_ERR_TNUM1_H1_SHIFT                    (29U)
#define NANDC_BCHST0_ERR_TNUM1_H1_MASK                     (0x1U << NANDC_BCHST0_ERR_TNUM1_H1_SHIFT)                    /* 0x20000000 */
#define NANDC_BCHST0_ERR_HNUM1_H1_SHIFT                    (30U)
#define NANDC_BCHST0_ERR_HNUM1_H1_MASK                     (0x1U << NANDC_BCHST0_ERR_HNUM1_H1_SHIFT)                    /* 0x40000000 */
/* BCHST1 */
#define NANDC_BCHST1_OFFSET                                (0x24U)
#define NANDC_BCHST1                                       (0x0U)
#define NANDC_BCHST1_ERRF2_SHIFT                           (0U)
#define NANDC_BCHST1_ERRF2_MASK                            (0x1U << NANDC_BCHST1_ERRF2_SHIFT)                           /* 0x00000001 */
#define NANDC_BCHST1_DONE2_SHIFT                           (1U)
#define NANDC_BCHST1_DONE2_MASK                            (0x1U << NANDC_BCHST1_DONE2_SHIFT)                           /* 0x00000002 */
#define NANDC_BCHST1_FAIL2_SHIFT                           (2U)
#define NANDC_BCHST1_FAIL2_MASK                            (0x1U << NANDC_BCHST1_FAIL2_SHIFT)                           /* 0x00000004 */
#define NANDC_BCHST1_ERR_TNUM2_L5_SHIFT                    (3U)
#define NANDC_BCHST1_ERR_TNUM2_L5_MASK                     (0x1FU << NANDC_BCHST1_ERR_TNUM2_L5_SHIFT)                   /* 0x000000F8 */
#define NANDC_BCHST1_ERR_HNUM2_L5_SHIFT                    (8U)
#define NANDC_BCHST1_ERR_HNUM2_L5_MASK                     (0x1FU << NANDC_BCHST1_ERR_HNUM2_L5_SHIFT)                   /* 0x00001F00 */
#define NANDC_BCHST1_ERRF3_SHIFT                           (13U)
#define NANDC_BCHST1_ERRF3_MASK                            (0x1U << NANDC_BCHST1_ERRF3_SHIFT)                           /* 0x00002000 */
#define NANDC_BCHST1_DONE3_SHIFT                           (14U)
#define NANDC_BCHST1_DONE3_MASK                            (0x1U << NANDC_BCHST1_DONE3_SHIFT)                           /* 0x00004000 */
#define NANDC_BCHST1_FAIL3_SHIFT                           (15U)
#define NANDC_BCHST1_FAIL3_MASK                            (0x1U << NANDC_BCHST1_FAIL3_SHIFT)                           /* 0x00008000 */
#define NANDC_BCHST1_ERR_TNUM3_L5_SHIFT                    (16U)
#define NANDC_BCHST1_ERR_TNUM3_L5_MASK                     (0x1FU << NANDC_BCHST1_ERR_TNUM3_L5_SHIFT)                   /* 0x001F0000 */
#define NANDC_BCHST1_ERR_HNUM3_L5_SHIFT                    (21U)
#define NANDC_BCHST1_ERR_HNUM3_L5_MASK                     (0x1FU << NANDC_BCHST1_ERR_HNUM3_L5_SHIFT)                   /* 0x03E00000 */
#define NANDC_BCHST1_ERR_TNUM2_H1_SHIFT                    (27U)
#define NANDC_BCHST1_ERR_TNUM2_H1_MASK                     (0x1U << NANDC_BCHST1_ERR_TNUM2_H1_SHIFT)                    /* 0x08000000 */
#define NANDC_BCHST1_ERR_HNUM2_H1_SHIFT                    (28U)
#define NANDC_BCHST1_ERR_HNUM2_H1_MASK                     (0x1U << NANDC_BCHST1_ERR_HNUM2_H1_SHIFT)                    /* 0x10000000 */
#define NANDC_BCHST1_ERR_TNUM3_H1_SHIFT                    (29U)
#define NANDC_BCHST1_ERR_TNUM3_H1_MASK                     (0x1U << NANDC_BCHST1_ERR_TNUM3_H1_SHIFT)                    /* 0x20000000 */
#define NANDC_BCHST1_ERR_HNUM3_H1_SHIFT                    (30U)
#define NANDC_BCHST1_ERR_HNUM3_H1_MASK                     (0x1U << NANDC_BCHST1_ERR_HNUM3_H1_SHIFT)                    /* 0x40000000 */
/* BCHST2 */
#define NANDC_BCHST2_OFFSET                                (0x28U)
#define NANDC_BCHST2                                       (0x0U)
#define NANDC_BCHST2_BCHST_CWD4_CWD5_SHIFT                 (0U)
#define NANDC_BCHST2_BCHST_CWD4_CWD5_MASK                  (0xFFFFFFFFU << NANDC_BCHST2_BCHST_CWD4_CWD5_SHIFT)          /* 0xFFFFFFFF */
/* BCHST3 */
#define NANDC_BCHST3_OFFSET                                (0x2CU)
#define NANDC_BCHST3                                       (0x0U)
#define NANDC_BCHST3_BCHST_CWD6_CWD7_SHIFT                 (0U)
#define NANDC_BCHST3_BCHST_CWD6_CWD7_MASK                  (0xFFFFFFFFU << NANDC_BCHST3_BCHST_CWD6_CWD7_SHIFT)          /* 0xFFFFFFFF */
/* BCHST4 */
#define NANDC_BCHST4_OFFSET                                (0x30U)
#define NANDC_BCHST4                                       (0x0U)
#define NANDC_BCHST4_BCHST_CWD8_CWD9_SHIFT                 (0U)
#define NANDC_BCHST4_BCHST_CWD8_CWD9_MASK                  (0xFFFFFFFFU << NANDC_BCHST4_BCHST_CWD8_CWD9_SHIFT)          /* 0xFFFFFFFF */
/* BCHST5 */
#define NANDC_BCHST5_OFFSET                                (0x34U)
#define NANDC_BCHST5                                       (0x0U)
#define NANDC_BCHST5_BCHST_CWD10_CWD11_SHIFT               (0U)
#define NANDC_BCHST5_BCHST_CWD10_CWD11_MASK                (0xFFFFFFFFU << NANDC_BCHST5_BCHST_CWD10_CWD11_SHIFT)        /* 0xFFFFFFFF */
/* BCHST6 */
#define NANDC_BCHST6_OFFSET                                (0x38U)
#define NANDC_BCHST6                                       (0x0U)
#define NANDC_BCHST6_BCHST_CWD12_CWD13_SHIFT               (0U)
#define NANDC_BCHST6_BCHST_CWD12_CWD13_MASK                (0xFFFFFFFFU << NANDC_BCHST6_BCHST_CWD12_CWD13_SHIFT)        /* 0xFFFFFFFF */
/* BCHST7 */
#define NANDC_BCHST7_OFFSET                                (0x3CU)
#define NANDC_BCHST7                                       (0x0U)
#define NANDC_BCHST7_BCHST_CWD14_CWD15_SHIFT               (0U)
#define NANDC_BCHST7_BCHST_CWD14_CWD15_MASK                (0xFFFFFFFFU << NANDC_BCHST7_BCHST_CWD14_CWD15_SHIFT)        /* 0xFFFFFFFF */
/* MTRANS_STAT2 */
#define NANDC_MTRANS_STAT2_OFFSET                          (0x15CU)
#define NANDC_MTRANS_STAT2                                 (0x0U)
#define NANDC_MTRANS_STAT2_BUS_ERR2_SHIFT                  (0U)
#define NANDC_MTRANS_STAT2_BUS_ERR2_MASK                   (0xFFFFU << NANDC_MTRANS_STAT2_BUS_ERR2_SHIFT)               /* 0x0000FFFF */
/* NANDC_VER */
#define NANDC_NANDC_VER_OFFSET                             (0x160U)
#define NANDC_NANDC_VER                                    (0x801U)
#define NANDC_NANDC_VER_VERSION_SHIFT                      (0U)
#define NANDC_NANDC_VER_VERSION_MASK                       (0xFFFFFFFFU << NANDC_NANDC_VER_VERSION_SHIFT)               /* 0xFFFFFFFF */
/* INTEN */
#define NANDC_INTEN_OFFSET                                 (0x16CU)
#define NANDC_INTEN_DMA_INT_EN_SHIFT                       (0U)
#define NANDC_INTEN_DMA_INT_EN_MASK                        (0x1U << NANDC_INTEN_DMA_INT_EN_SHIFT)                       /* 0x00000001 */
#define NANDC_INTEN_FRDY_INT_EN_SHIFT                      (1U)
#define NANDC_INTEN_FRDY_INT_EN_MASK                       (0x1U << NANDC_INTEN_FRDY_INT_EN_SHIFT)                      /* 0x00000002 */
#define NANDC_INTEN_BCHERR_INT_EN_SHIFT                    (2U)
#define NANDC_INTEN_BCHERR_INT_EN_MASK                     (0x1U << NANDC_INTEN_BCHERR_INT_EN_SHIFT)                    /* 0x00000004 */
#define NANDC_INTEN_BCHFAIL_INT_EN_SHIFT                   (3U)
#define NANDC_INTEN_BCHFAIL_INT_EN_MASK                    (0x1U << NANDC_INTEN_BCHFAIL_INT_EN_SHIFT)                   /* 0x00000008 */
#define NANDC_INTEN_MASTER_IDLE_INT_EN_SHIFT               (6U)
#define NANDC_INTEN_MASTER_IDLE_INT_EN_MASK                (0x1U << NANDC_INTEN_MASTER_IDLE_INT_EN_SHIFT)               /* 0x00000040 */
/* INTCLR */
#define NANDC_INTCLR_OFFSET                                (0x170U)
#define NANDC_INTCLR_DMA_INT_CLR_SHIFT                     (0U)
#define NANDC_INTCLR_DMA_INT_CLR_MASK                      (0x1U << NANDC_INTCLR_DMA_INT_CLR_SHIFT)                     /* 0x00000001 */
#define NANDC_INTCLR_FRDY_INT_CLR_SHIFT                    (1U)
#define NANDC_INTCLR_FRDY_INT_CLR_MASK                     (0x1U << NANDC_INTCLR_FRDY_INT_CLR_SHIFT)                    /* 0x00000002 */
#define NANDC_INTCLR_BCHERR_INT_CLR_SHIFT                  (2U)
#define NANDC_INTCLR_BCHERR_INT_CLR_MASK                   (0x1U << NANDC_INTCLR_BCHERR_INT_CLR_SHIFT)                  /* 0x00000004 */
#define NANDC_INTCLR_BCHFAIL_INT_CLR_SHIFT                 (3U)
#define NANDC_INTCLR_BCHFAIL_INT_CLR_MASK                  (0x1U << NANDC_INTCLR_BCHFAIL_INT_CLR_SHIFT)                 /* 0x00000008 */
#define NANDC_INTCLR_MASTER_IDLE_INT_CLR_SHIFT             (6U)
#define NANDC_INTCLR_MASTER_IDLE_INT_CLR_MASK              (0x1U << NANDC_INTCLR_MASTER_IDLE_INT_CLR_SHIFT)             /* 0x00000040 */
/* INTST */
#define NANDC_INTST_OFFSET                                 (0x174U)
#define NANDC_INTST                                        (0x0U)
#define NANDC_INTST_DMA_INT_STAT_SHIFT                     (0U)
#define NANDC_INTST_DMA_INT_STAT_MASK                      (0x1U << NANDC_INTST_DMA_INT_STAT_SHIFT)                     /* 0x00000001 */
#define NANDC_INTST_FRDY_INT_STAT_SHIFT                    (1U)
#define NANDC_INTST_FRDY_INT_STAT_MASK                     (0x1U << NANDC_INTST_FRDY_INT_STAT_SHIFT)                    /* 0x00000002 */
#define NANDC_INTST_BCHERR_INT_STAT_SHIFT                  (2U)
#define NANDC_INTST_BCHERR_INT_STAT_MASK                   (0x1U << NANDC_INTST_BCHERR_INT_STAT_SHIFT)                  /* 0x00000004 */
#define NANDC_INTST_BCHFAIL_INT_STAT_SHIFT                 (3U)
#define NANDC_INTST_BCHFAIL_INT_STAT_MASK                  (0x1U << NANDC_INTST_BCHFAIL_INT_STAT_SHIFT)                 /* 0x00000008 */
#define NANDC_INTST_MASTER_IDLE_INT_STAT_SHIFT             (6U)
#define NANDC_INTST_MASTER_IDLE_INT_STAT_MASK              (0x1U << NANDC_INTST_MASTER_IDLE_INT_STAT_SHIFT)             /* 0x00000040 */
/* SPARE0_0 */
#define NANDC_SPARE0_0_OFFSET                              (0x200U)
#define NANDC_SPARE0_0_SYSTEM_0_SHIFT                      (0U)
#define NANDC_SPARE0_0_SYSTEM_0_MASK                       (0xFFU << NANDC_SPARE0_0_SYSTEM_0_SHIFT)                     /* 0x000000FF */
#define NANDC_SPARE0_0_SYSTEM_1_SHIFT                      (8U)
#define NANDC_SPARE0_0_SYSTEM_1_MASK                       (0xFFU << NANDC_SPARE0_0_SYSTEM_1_SHIFT)                     /* 0x0000FF00 */
#define NANDC_SPARE0_0_SYSTEM_2_SHIFT                      (16U)
#define NANDC_SPARE0_0_SYSTEM_2_MASK                       (0xFFU << NANDC_SPARE0_0_SYSTEM_2_SHIFT)                     /* 0x00FF0000 */
#define NANDC_SPARE0_0_SYSTEM_3_SHIFT                      (24U)
#define NANDC_SPARE0_0_SYSTEM_3_MASK                       (0xFFU << NANDC_SPARE0_0_SYSTEM_3_SHIFT)                     /* 0xFF000000 */
/* SPARE1_0 */
#define NANDC_SPARE1_0_OFFSET                              (0x230U)
#define NANDC_SPARE1_0_SYSTEM_0_SHIFT                      (0U)
#define NANDC_SPARE1_0_SYSTEM_0_MASK                       (0xFFU << NANDC_SPARE1_0_SYSTEM_0_SHIFT)                     /* 0x000000FF */
#define NANDC_SPARE1_0_SYSTEM_1_SHIFT                      (8U)
#define NANDC_SPARE1_0_SYSTEM_1_MASK                       (0xFFU << NANDC_SPARE1_0_SYSTEM_1_SHIFT)                     /* 0x0000FF00 */
#define NANDC_SPARE1_0_SYSTEM_2_SHIFT                      (16U)
#define NANDC_SPARE1_0_SYSTEM_2_MASK                       (0xFFU << NANDC_SPARE1_0_SYSTEM_2_SHIFT)                     /* 0x00FF0000 */
#define NANDC_SPARE1_0_SYSTEM_3_SHIFT                      (24U)
#define NANDC_SPARE1_0_SYSTEM_3_MASK                       (0xFFU << NANDC_SPARE1_0_SYSTEM_3_SHIFT)                     /* 0xFF000000 */
/* BCHST8 */
#define NANDC_BCHST8_OFFSET                                (0x520U)
#define NANDC_BCHST8                                       (0x0U)
#define NANDC_BCHST8_BCHST_CWD16_CWD17_SHIFT               (0U)
#define NANDC_BCHST8_BCHST_CWD16_CWD17_MASK                (0xFFFFFFFFU << NANDC_BCHST8_BCHST_CWD16_CWD17_SHIFT)        /* 0xFFFFFFFF */
/* BCHST9 */
#define NANDC_BCHST9_OFFSET                                (0x524U)
#define NANDC_BCHST9                                       (0x0U)
#define NANDC_BCHST9_BCHST_CWD18_CWD19_SHIFT               (0U)
#define NANDC_BCHST9_BCHST_CWD18_CWD19_MASK                (0xFFFFFFFFU << NANDC_BCHST9_BCHST_CWD18_CWD19_SHIFT)        /* 0xFFFFFFFF */
/* BCHST10 */
#define NANDC_BCHST10_OFFSET                               (0x528U)
#define NANDC_BCHST10                                      (0x0U)
#define NANDC_BCHST10_BCHST_CWD20_CWD21_SHIFT              (0U)
#define NANDC_BCHST10_BCHST_CWD20_CWD21_MASK               (0xFFFFFFFFU << NANDC_BCHST10_BCHST_CWD20_CWD21_SHIFT)       /* 0xFFFFFFFF */
/* BCHST11 */
#define NANDC_BCHST11_OFFSET                               (0x52CU)
#define NANDC_BCHST11                                      (0x0U)
#define NANDC_BCHST11_BCHST_CWD22_CWD23_SHIFT              (0U)
#define NANDC_BCHST11_BCHST_CWD22_CWD23_MASK               (0xFFFFFFFFU << NANDC_BCHST11_BCHST_CWD22_CWD23_SHIFT)       /* 0xFFFFFFFF */
/* BCHST12 */
#define NANDC_BCHST12_OFFSET                               (0x530U)
#define NANDC_BCHST12                                      (0x0U)
#define NANDC_BCHST12_BCHST_CWD24_CWD25_SHIFT              (0U)
#define NANDC_BCHST12_BCHST_CWD24_CWD25_MASK               (0xFFFFFFFFU << NANDC_BCHST12_BCHST_CWD24_CWD25_SHIFT)       /* 0xFFFFFFFF */
/* BCHST13 */
#define NANDC_BCHST13_OFFSET                               (0x534U)
#define NANDC_BCHST13                                      (0x0U)
#define NANDC_BCHST13_BCHST_CWD26_CWD27_SHIFT              (0U)
#define NANDC_BCHST13_BCHST_CWD26_CWD27_MASK               (0xFFFFFFFFU << NANDC_BCHST13_BCHST_CWD26_CWD27_SHIFT)       /* 0xFFFFFFFF */
/* BCHST14 */
#define NANDC_BCHST14_OFFSET                               (0x538U)
#define NANDC_BCHST14                                      (0x0U)
#define NANDC_BCHST14_BCHST_CWD28_CWD29_SHIFT              (0U)
#define NANDC_BCHST14_BCHST_CWD28_CWD29_MASK               (0xFFFFFFFFU << NANDC_BCHST14_BCHST_CWD28_CWD29_SHIFT)       /* 0xFFFFFFFF */
/* BCHST15 */
#define NANDC_BCHST15_OFFSET                               (0x53CU)
#define NANDC_BCHST15                                      (0x0U)
#define NANDC_BCHST15_BCHST_CWD30_CWD31_SHIFT              (0U)
#define NANDC_BCHST15_BCHST_CWD30_CWD31_MASK               (0xFFFFFFFFU << NANDC_BCHST15_BCHST_CWD30_CWD31_SHIFT)       /* 0xFFFFFFFF */
/* FLASH0_DATA */
#define NANDC_FLASH0_DATA_OFFSET                           (0x800U)
#define NANDC_FLASH0_DATA_FLASH0_DATA_SHIFT                (0U)
#define NANDC_FLASH0_DATA_FLASH0_DATA_MASK                 (0xFFFFU << NANDC_FLASH0_DATA_FLASH0_DATA_SHIFT)             /* 0x0000FFFF */
/* FLASH0_ADDR */
#define NANDC_FLASH0_ADDR_OFFSET                           (0x804U)
#define NANDC_FLASH0_ADDR_FLASH0_ADDR_SHIFT                (0U)
#define NANDC_FLASH0_ADDR_FLASH0_ADDR_MASK                 (0xFFU << NANDC_FLASH0_ADDR_FLASH0_ADDR_SHIFT)               /* 0x000000FF */
/* FLASH0_CMD */
#define NANDC_FLASH0_CMD_OFFSET                            (0x808U)
#define NANDC_FLASH0_CMD_FLASH0_CMD_SHIFT                  (0U)
#define NANDC_FLASH0_CMD_FLASH0_CMD_MASK                   (0xFFU << NANDC_FLASH0_CMD_FLASH0_CMD_SHIFT)                 /* 0x000000FF */
/* FLASH1_DATA */
#define NANDC_FLASH1_DATA_OFFSET                           (0x900U)
#define NANDC_FLASH1_DATA_FLASH1_DATA_SHIFT                (0U)
#define NANDC_FLASH1_DATA_FLASH1_DATA_MASK                 (0xFFFFU << NANDC_FLASH1_DATA_FLASH1_DATA_SHIFT)             /* 0x0000FFFF */
/* FLASH1_ADDR */
#define NANDC_FLASH1_ADDR_OFFSET                           (0x904U)
#define NANDC_FLASH1_ADDR_FLASH1_ADDR_SHIFT                (0U)
#define NANDC_FLASH1_ADDR_FLASH1_ADDR_MASK                 (0xFFU << NANDC_FLASH1_ADDR_FLASH1_ADDR_SHIFT)               /* 0x000000FF */
/* FLASH1_CMD */
#define NANDC_FLASH1_CMD_OFFSET                            (0x908U)
#define NANDC_FLASH1_CMD_FLASH1_CMD_SHIFT                  (0U)
#define NANDC_FLASH1_CMD_FLASH1_CMD_MASK                   (0xFFU << NANDC_FLASH1_CMD_FLASH1_CMD_SHIFT)                 /* 0x000000FF */
/******************************************SFC*******************************************/
/* CTRL */
#define SFC_CTRL_OFFSET                                    (0x0U)
#define SFC_CTRL_SPIM_SHIFT                                (0U)
#define SFC_CTRL_SPIM_MASK                                 (0x1U << SFC_CTRL_SPIM_SHIFT)                                /* 0x00000001 */
#define SFC_CTRL_SHIFTPHASE_SHIFT                          (1U)
#define SFC_CTRL_SHIFTPHASE_MASK                           (0x1U << SFC_CTRL_SHIFTPHASE_SHIFT)                          /* 0x00000002 */
#define SFC_CTRL_IDLE_CYCLE_SHIFT                          (4U)
#define SFC_CTRL_IDLE_CYCLE_MASK                           (0xFU << SFC_CTRL_IDLE_CYCLE_SHIFT)                          /* 0x000000F0 */
#define SFC_CTRL_CMDB_SHIFT                                (8U)
#define SFC_CTRL_CMDB_MASK                                 (0x3U << SFC_CTRL_CMDB_SHIFT)                                /* 0x00000300 */
#define SFC_CTRL_ADRB_SHIFT                                (10U)
#define SFC_CTRL_ADRB_MASK                                 (0x3U << SFC_CTRL_ADRB_SHIFT)                                /* 0x00000C00 */
#define SFC_CTRL_DATB_SHIFT                                (12U)
#define SFC_CTRL_DATB_MASK                                 (0x3U << SFC_CTRL_DATB_SHIFT)                                /* 0x00003000 */
/* IMR */
#define SFC_IMR_OFFSET                                     (0x4U)
#define SFC_IMR_RXFM_SHIFT                                 (0U)
#define SFC_IMR_RXFM_MASK                                  (0x1U << SFC_IMR_RXFM_SHIFT)                                 /* 0x00000001 */
#define SFC_IMR_RXUM_SHIFT                                 (1U)
#define SFC_IMR_RXUM_MASK                                  (0x1U << SFC_IMR_RXUM_SHIFT)                                 /* 0x00000002 */
#define SFC_IMR_TXOM_SHIFT                                 (2U)
#define SFC_IMR_TXOM_MASK                                  (0x1U << SFC_IMR_TXOM_SHIFT)                                 /* 0x00000004 */
#define SFC_IMR_TXEM_SHIFT                                 (3U)
#define SFC_IMR_TXEM_MASK                                  (0x1U << SFC_IMR_TXEM_SHIFT)                                 /* 0x00000008 */
#define SFC_IMR_TRANSM_SHIFT                               (4U)
#define SFC_IMR_TRANSM_MASK                                (0x1U << SFC_IMR_TRANSM_SHIFT)                               /* 0x00000010 */
#define SFC_IMR_AHBM_SHIFT                                 (5U)
#define SFC_IMR_AHBM_MASK                                  (0x1U << SFC_IMR_AHBM_SHIFT)                                 /* 0x00000020 */
#define SFC_IMR_NSPIM_SHIFT                                (6U)
#define SFC_IMR_NSPIM_MASK                                 (0x1U << SFC_IMR_NSPIM_SHIFT)                                /* 0x00000040 */
#define SFC_IMR_DMAM_SHIFT                                 (7U)
#define SFC_IMR_DMAM_MASK                                  (0x1U << SFC_IMR_DMAM_SHIFT)                                 /* 0x00000080 */
/* ICLR */
#define SFC_ICLR_OFFSET                                    (0x8U)
#define SFC_ICLR_RXFC_SHIFT                                (0U)
#define SFC_ICLR_RXFC_MASK                                 (0x1U << SFC_ICLR_RXFC_SHIFT)                                /* 0x00000001 */
#define SFC_ICLR_RXUC_SHIFT                                (1U)
#define SFC_ICLR_RXUC_MASK                                 (0x1U << SFC_ICLR_RXUC_SHIFT)                                /* 0x00000002 */
#define SFC_ICLR_TXOC_SHIFT                                (2U)
#define SFC_ICLR_TXOC_MASK                                 (0x1U << SFC_ICLR_TXOC_SHIFT)                                /* 0x00000004 */
#define SFC_ICLR_TXEC_SHIFT                                (3U)
#define SFC_ICLR_TXEC_MASK                                 (0x1U << SFC_ICLR_TXEC_SHIFT)                                /* 0x00000008 */
#define SFC_ICLR_TRANSC_SHIFT                              (4U)
#define SFC_ICLR_TRANSC_MASK                               (0x1U << SFC_ICLR_TRANSC_SHIFT)                              /* 0x00000010 */
#define SFC_ICLR_AHBC_SHIFT                                (5U)
#define SFC_ICLR_AHBC_MASK                                 (0x1U << SFC_ICLR_AHBC_SHIFT)                                /* 0x00000020 */
#define SFC_ICLR_NSPIC_SHIFT                               (6U)
#define SFC_ICLR_NSPIC_MASK                                (0x1U << SFC_ICLR_NSPIC_SHIFT)                               /* 0x00000040 */
#define SFC_ICLR_DMAC_SHIFT                                (7U)
#define SFC_ICLR_DMAC_MASK                                 (0x1U << SFC_ICLR_DMAC_SHIFT)                                /* 0x00000080 */
/* FTLR */
#define SFC_FTLR_OFFSET                                    (0xCU)
#define SFC_FTLR_TXFTLR_SHIFT                              (0U)
#define SFC_FTLR_TXFTLR_MASK                               (0xFFU << SFC_FTLR_TXFTLR_SHIFT)                             /* 0x000000FF */
#define SFC_FTLR_RXFTLR_SHIFT                              (8U)
#define SFC_FTLR_RXFTLR_MASK                               (0xFFU << SFC_FTLR_RXFTLR_SHIFT)                             /* 0x0000FF00 */
/* RCVR */
#define SFC_RCVR_OFFSET                                    (0x10U)
#define SFC_RCVR_RCVR_SHIFT                                (0U)
#define SFC_RCVR_RCVR_MASK                                 (0x1U << SFC_RCVR_RCVR_SHIFT)                                /* 0x00000001 */
/* AX */
#define SFC_AX_OFFSET                                      (0x14U)
#define SFC_AX_AX_SHIFT                                    (0U)
#define SFC_AX_AX_MASK                                     (0xFFU << SFC_AX_AX_SHIFT)                                   /* 0x000000FF */
/* ABIT */
#define SFC_ABIT_OFFSET                                    (0x18U)
#define SFC_ABIT_ABIT_SHIFT                                (0U)
#define SFC_ABIT_ABIT_MASK                                 (0x1FU << SFC_ABIT_ABIT_SHIFT)                               /* 0x0000001F */
/* ISR */
#define SFC_ISR_OFFSET                                     (0x1CU)
#define SFC_ISR_RXFS_SHIFT                                 (0U)
#define SFC_ISR_RXFS_MASK                                  (0x1U << SFC_ISR_RXFS_SHIFT)                                 /* 0x00000001 */
#define SFC_ISR_RXUS_SHIFT                                 (1U)
#define SFC_ISR_RXUS_MASK                                  (0x1U << SFC_ISR_RXUS_SHIFT)                                 /* 0x00000002 */
#define SFC_ISR_TXOS_SHIFT                                 (2U)
#define SFC_ISR_TXOS_MASK                                  (0x1U << SFC_ISR_TXOS_SHIFT)                                 /* 0x00000004 */
#define SFC_ISR_TXES_SHIFT                                 (3U)
#define SFC_ISR_TXES_MASK                                  (0x1U << SFC_ISR_TXES_SHIFT)                                 /* 0x00000008 */
#define SFC_ISR_TRANSS_SHIFT                               (4U)
#define SFC_ISR_TRANSS_MASK                                (0x1U << SFC_ISR_TRANSS_SHIFT)                               /* 0x00000010 */
#define SFC_ISR_AHBS_SHIFT                                 (5U)
#define SFC_ISR_AHBS_MASK                                  (0x1U << SFC_ISR_AHBS_SHIFT)                                 /* 0x00000020 */
#define SFC_ISR_NSPIS_SHIFT                                (6U)
#define SFC_ISR_NSPIS_MASK                                 (0x1U << SFC_ISR_NSPIS_SHIFT)                                /* 0x00000040 */
#define SFC_ISR_DMAS_SHIFT                                 (7U)
#define SFC_ISR_DMAS_MASK                                  (0x1U << SFC_ISR_DMAS_SHIFT)                                 /* 0x00000080 */
/* FSR */
#define SFC_FSR_OFFSET                                     (0x20U)
#define SFC_FSR_TXFS_SHIFT                                 (0U)
#define SFC_FSR_TXFS_MASK                                  (0x1U << SFC_FSR_TXFS_SHIFT)                                 /* 0x00000001 */
#define SFC_FSR_TXES_SHIFT                                 (1U)
#define SFC_FSR_TXES_MASK                                  (0x1U << SFC_FSR_TXES_SHIFT)                                 /* 0x00000002 */
#define SFC_FSR_RXES_SHIFT                                 (2U)
#define SFC_FSR_RXES_MASK                                  (0x1U << SFC_FSR_RXES_SHIFT)                                 /* 0x00000004 */
#define SFC_FSR_RXFS_SHIFT                                 (3U)
#define SFC_FSR_RXFS_MASK                                  (0x1U << SFC_FSR_RXFS_SHIFT)                                 /* 0x00000008 */
#define SFC_FSR_TXWLVL_SHIFT                               (8U)
#define SFC_FSR_TXWLVL_MASK                                (0x1FU << SFC_FSR_TXWLVL_SHIFT)                              /* 0x00001F00 */
#define SFC_FSR_RXWLVL_SHIFT                               (16U)
#define SFC_FSR_RXWLVL_MASK                                (0x1FU << SFC_FSR_RXWLVL_SHIFT)                              /* 0x001F0000 */
/* SR */
#define SFC_SR_OFFSET                                      (0x24U)
#define SFC_SR_SR_SHIFT                                    (0U)
#define SFC_SR_SR_MASK                                     (0x1U << SFC_SR_SR_SHIFT)                                    /* 0x00000001 */
/* RISR */
#define SFC_RISR_OFFSET                                    (0x28U)
#define SFC_RISR                                           (0x0U)
#define SFC_RISR_RXFS_SHIFT                                (0U)
#define SFC_RISR_RXFS_MASK                                 (0x1U << SFC_RISR_RXFS_SHIFT)                                /* 0x00000001 */
#define SFC_RISR_RXUS_SHIFT                                (1U)
#define SFC_RISR_RXUS_MASK                                 (0x1U << SFC_RISR_RXUS_SHIFT)                                /* 0x00000002 */
#define SFC_RISR_TXOS_SHIFT                                (2U)
#define SFC_RISR_TXOS_MASK                                 (0x1U << SFC_RISR_TXOS_SHIFT)                                /* 0x00000004 */
#define SFC_RISR_TXES_SHIFT                                (3U)
#define SFC_RISR_TXES_MASK                                 (0x1U << SFC_RISR_TXES_SHIFT)                                /* 0x00000008 */
#define SFC_RISR_TRANSS_SHIFT                              (4U)
#define SFC_RISR_TRANSS_MASK                               (0x1U << SFC_RISR_TRANSS_SHIFT)                              /* 0x00000010 */
#define SFC_RISR_AHBS_SHIFT                                (5U)
#define SFC_RISR_AHBS_MASK                                 (0x1U << SFC_RISR_AHBS_SHIFT)                                /* 0x00000020 */
#define SFC_RISR_NSPIS_SHIFT                               (6U)
#define SFC_RISR_NSPIS_MASK                                (0x1U << SFC_RISR_NSPIS_SHIFT)                               /* 0x00000040 */
#define SFC_RISR_DMAS_SHIFT                                (7U)
#define SFC_RISR_DMAS_MASK                                 (0x1U << SFC_RISR_DMAS_SHIFT)                                /* 0x00000080 */
/* VER */
#define SFC_VER_OFFSET                                     (0x2CU)
#define SFC_VER_VER_SHIFT                                  (0U)
#define SFC_VER_VER_MASK                                   (0xFFFFFFFFU << SFC_VER_VER_SHIFT)                           /* 0xFFFFFFFF */
/* QOP */
#define SFC_QOP_OFFSET                                     (0x30U)
#define SFC_QOP_SO123_SHIFT                                (0U)
#define SFC_QOP_SO123_MASK                                 (0x1U << SFC_QOP_SO123_SHIFT)                                /* 0x00000001 */
/* DMATR */
#define SFC_DMATR_OFFSET                                   (0x80U)
#define SFC_DMATR_DMATR_SHIFT                              (0U)
#define SFC_DMATR_DMATR_MASK                               (0x1U << SFC_DMATR_DMATR_SHIFT)                              /* 0x00000001 */
/* DMAADDR */
#define SFC_DMAADDR_OFFSET                                 (0x84U)
#define SFC_DMAADDR_DMAADDR_SHIFT                          (0U)
#define SFC_DMAADDR_DMAADDR_MASK                           (0xFFFFFFFFU << SFC_DMAADDR_DMAADDR_SHIFT)                   /* 0xFFFFFFFF */
/* CMD */
#define SFC_CMD_OFFSET                                     (0x100U)
#define SFC_CMD_CMD_SHIFT                                  (0U)
#define SFC_CMD_CMD_MASK                                   (0xFFU << SFC_CMD_CMD_SHIFT)                                 /* 0x000000FF */
#define SFC_CMD_DUMM_SHIFT                                 (8U)
#define SFC_CMD_DUMM_MASK                                  (0xFU << SFC_CMD_DUMM_SHIFT)                                 /* 0x00000F00 */
#define SFC_CMD_WR_SHIFT                                   (12U)
#define SFC_CMD_WR_MASK                                    (0x1U << SFC_CMD_WR_SHIFT)                                   /* 0x00001000 */
#define SFC_CMD_CONT_SHIFT                                 (13U)
#define SFC_CMD_CONT_MASK                                  (0x1U << SFC_CMD_CONT_SHIFT)                                 /* 0x00002000 */
#define SFC_CMD_ADDRB_SHIFT                                (14U)
#define SFC_CMD_ADDRB_MASK                                 (0x3U << SFC_CMD_ADDRB_SHIFT)                                /* 0x0000C000 */
#define SFC_CMD_TRB_SHIFT                                  (16U)
#define SFC_CMD_TRB_MASK                                   (0x3FFFU << SFC_CMD_TRB_SHIFT)                               /* 0x3FFF0000 */
#define SFC_CMD_CS_SHIFT                                   (30U)
#define SFC_CMD_CS_MASK                                    (0x3U << SFC_CMD_CS_SHIFT)                                   /* 0xC0000000 */
/* ADDR */
#define SFC_ADDR_OFFSET                                    (0x104U)
#define SFC_ADDR_ADDR_SHIFT                                (0U)
#define SFC_ADDR_ADDR_MASK                                 (0xFFFFFFFFU << SFC_ADDR_ADDR_SHIFT)                         /* 0xFFFFFFFF */
/* DATA */
#define SFC_DATA_OFFSET                                    (0x108U)
#define SFC_DATA_DATA_SHIFT                                (0U)
#define SFC_DATA_DATA_MASK                                 (0xFFFFFFFFU << SFC_DATA_DATA_SHIFT)                         /* 0xFFFFFFFF */
/******************************************GMAC******************************************/
/* MAC_CONF */
#define GMAC_MAC_CONF_OFFSET                               (0x0U)
#define GMAC_MAC_CONF_RE_SHIFT                             (2U)
#define GMAC_MAC_CONF_RE_MASK                              (0x1U << GMAC_MAC_CONF_RE_SHIFT)                             /* 0x00000004 */
#define GMAC_MAC_CONF_TE_SHIFT                             (3U)
#define GMAC_MAC_CONF_TE_MASK                              (0x1U << GMAC_MAC_CONF_TE_SHIFT)                             /* 0x00000008 */
#define GMAC_MAC_CONF_DC_SHIFT                             (4U)
#define GMAC_MAC_CONF_DC_MASK                              (0x1U << GMAC_MAC_CONF_DC_SHIFT)                             /* 0x00000010 */
#define GMAC_MAC_CONF_BL_SHIFT                             (5U)
#define GMAC_MAC_CONF_BL_MASK                              (0x3U << GMAC_MAC_CONF_BL_SHIFT)                             /* 0x00000060 */
#define GMAC_MAC_CONF_ACS_SHIFT                            (7U)
#define GMAC_MAC_CONF_ACS_MASK                             (0x1U << GMAC_MAC_CONF_ACS_SHIFT)                            /* 0x00000080 */
#define GMAC_MAC_CONF_LUD_SHIFT                            (8U)
#define GMAC_MAC_CONF_LUD_MASK                             (0x1U << GMAC_MAC_CONF_LUD_SHIFT)                            /* 0x00000100 */
#define GMAC_MAC_CONF_DR_SHIFT                             (9U)
#define GMAC_MAC_CONF_DR_MASK                              (0x1U << GMAC_MAC_CONF_DR_SHIFT)                             /* 0x00000200 */
#define GMAC_MAC_CONF_IPC_SHIFT                            (10U)
#define GMAC_MAC_CONF_IPC_MASK                             (0x1U << GMAC_MAC_CONF_IPC_SHIFT)                            /* 0x00000400 */
#define GMAC_MAC_CONF_DM_SHIFT                             (11U)
#define GMAC_MAC_CONF_DM_MASK                              (0x1U << GMAC_MAC_CONF_DM_SHIFT)                             /* 0x00000800 */
#define GMAC_MAC_CONF_LM_SHIFT                             (12U)
#define GMAC_MAC_CONF_LM_MASK                              (0x1U << GMAC_MAC_CONF_LM_SHIFT)                             /* 0x00001000 */
#define GMAC_MAC_CONF_DO_SHIFT                             (13U)
#define GMAC_MAC_CONF_DO_MASK                              (0x1U << GMAC_MAC_CONF_DO_SHIFT)                             /* 0x00002000 */
#define GMAC_MAC_CONF_FES_SHIFT                            (14U)
#define GMAC_MAC_CONF_FES_MASK                             (0x1U << GMAC_MAC_CONF_FES_SHIFT)                            /* 0x00004000 */
#define GMAC_MAC_CONF_PS_SHIFT                             (15U)
#define GMAC_MAC_CONF_PS_MASK                              (0x1U << GMAC_MAC_CONF_PS_SHIFT)                             /* 0x00008000 */
#define GMAC_MAC_CONF_DCRS_SHIFT                           (16U)
#define GMAC_MAC_CONF_DCRS_MASK                            (0x1U << GMAC_MAC_CONF_DCRS_SHIFT)                           /* 0x00010000 */
#define GMAC_MAC_CONF_IFG_SHIFT                            (17U)
#define GMAC_MAC_CONF_IFG_MASK                             (0x7U << GMAC_MAC_CONF_IFG_SHIFT)                            /* 0x000E0000 */
#define GMAC_MAC_CONF_BE_SHIFT                             (21U)
#define GMAC_MAC_CONF_BE_MASK                              (0x1U << GMAC_MAC_CONF_BE_SHIFT)                             /* 0x00200000 */
#define GMAC_MAC_CONF_JD_SHIFT                             (22U)
#define GMAC_MAC_CONF_JD_MASK                              (0x1U << GMAC_MAC_CONF_JD_SHIFT)                             /* 0x00400000 */
#define GMAC_MAC_CONF_WD_SHIFT                             (23U)
#define GMAC_MAC_CONF_WD_MASK                              (0x1U << GMAC_MAC_CONF_WD_SHIFT)                             /* 0x00800000 */
#define GMAC_MAC_CONF_TC_SHIFT                             (24U)
#define GMAC_MAC_CONF_TC_MASK                              (0x1U << GMAC_MAC_CONF_TC_SHIFT)                             /* 0x01000000 */
/* MAC_FRM_FILT */
#define GMAC_MAC_FRM_FILT_OFFSET                           (0x4U)
#define GMAC_MAC_FRM_FILT_PR_SHIFT                         (0U)
#define GMAC_MAC_FRM_FILT_PR_MASK                          (0x1U << GMAC_MAC_FRM_FILT_PR_SHIFT)                         /* 0x00000001 */
#define GMAC_MAC_FRM_FILT_HUC_SHIFT                        (1U)
#define GMAC_MAC_FRM_FILT_HUC_MASK                         (0x1U << GMAC_MAC_FRM_FILT_HUC_SHIFT)                        /* 0x00000002 */
#define GMAC_MAC_FRM_FILT_HMC_SHIFT                        (2U)
#define GMAC_MAC_FRM_FILT_HMC_MASK                         (0x1U << GMAC_MAC_FRM_FILT_HMC_SHIFT)                        /* 0x00000004 */
#define GMAC_MAC_FRM_FILT_DAIF_SHIFT                       (3U)
#define GMAC_MAC_FRM_FILT_DAIF_MASK                        (0x1U << GMAC_MAC_FRM_FILT_DAIF_SHIFT)                       /* 0x00000008 */
#define GMAC_MAC_FRM_FILT_PM_SHIFT                         (4U)
#define GMAC_MAC_FRM_FILT_PM_MASK                          (0x1U << GMAC_MAC_FRM_FILT_PM_SHIFT)                         /* 0x00000010 */
#define GMAC_MAC_FRM_FILT_DBF_SHIFT                        (5U)
#define GMAC_MAC_FRM_FILT_DBF_MASK                         (0x1U << GMAC_MAC_FRM_FILT_DBF_SHIFT)                        /* 0x00000020 */
#define GMAC_MAC_FRM_FILT_PCF_SHIFT                        (6U)
#define GMAC_MAC_FRM_FILT_PCF_MASK                         (0x3U << GMAC_MAC_FRM_FILT_PCF_SHIFT)                        /* 0x000000C0 */
#define GMAC_MAC_FRM_FILT_SAIF_SHIFT                       (8U)
#define GMAC_MAC_FRM_FILT_SAIF_MASK                        (0x1U << GMAC_MAC_FRM_FILT_SAIF_SHIFT)                       /* 0x00000100 */
#define GMAC_MAC_FRM_FILT_SAF_SHIFT                        (9U)
#define GMAC_MAC_FRM_FILT_SAF_MASK                         (0x1U << GMAC_MAC_FRM_FILT_SAF_SHIFT)                        /* 0x00000200 */
#define GMAC_MAC_FRM_FILT_HPF_SHIFT                        (10U)
#define GMAC_MAC_FRM_FILT_HPF_MASK                         (0x1U << GMAC_MAC_FRM_FILT_HPF_SHIFT)                        /* 0x00000400 */
#define GMAC_MAC_FRM_FILT_RA_SHIFT                         (31U)
#define GMAC_MAC_FRM_FILT_RA_MASK                          (0x1U << GMAC_MAC_FRM_FILT_RA_SHIFT)                         /* 0x80000000 */
/* HASH_TAB_HI */
#define GMAC_HASH_TAB_HI_OFFSET                            (0x8U)
#define GMAC_HASH_TAB_HI_HTH_SHIFT                         (0U)
#define GMAC_HASH_TAB_HI_HTH_MASK                          (0xFFFFFFFFU << GMAC_HASH_TAB_HI_HTH_SHIFT)                  /* 0xFFFFFFFF */
/* HASH_TAB_LO */
#define GMAC_HASH_TAB_LO_OFFSET                            (0xCU)
#define GMAC_HASH_TAB_LO_HTL_SHIFT                         (0U)
#define GMAC_HASH_TAB_LO_HTL_MASK                          (0xFFFFFFFFU << GMAC_HASH_TAB_LO_HTL_SHIFT)                  /* 0xFFFFFFFF */
/* GMII_ADDR */
#define GMAC_GMII_ADDR_OFFSET                              (0x10U)
#define GMAC_GMII_ADDR_GB_SHIFT                            (0U)
#define GMAC_GMII_ADDR_GB_MASK                             (0x1U << GMAC_GMII_ADDR_GB_SHIFT)                            /* 0x00000001 */
#define GMAC_GMII_ADDR_GW_SHIFT                            (1U)
#define GMAC_GMII_ADDR_GW_MASK                             (0x1U << GMAC_GMII_ADDR_GW_SHIFT)                            /* 0x00000002 */
#define GMAC_GMII_ADDR_CR_SHIFT                            (2U)
#define GMAC_GMII_ADDR_CR_MASK                             (0xFU << GMAC_GMII_ADDR_CR_SHIFT)                            /* 0x0000003C */
#define GMAC_GMII_ADDR_GR_SHIFT                            (6U)
#define GMAC_GMII_ADDR_GR_MASK                             (0x1FU << GMAC_GMII_ADDR_GR_SHIFT)                           /* 0x000007C0 */
#define GMAC_GMII_ADDR_PA_SHIFT                            (11U)
#define GMAC_GMII_ADDR_PA_MASK                             (0x1FU << GMAC_GMII_ADDR_PA_SHIFT)                           /* 0x0000F800 */
/* GMII_DATA */
#define GMAC_GMII_DATA_OFFSET                              (0x14U)
#define GMAC_GMII_DATA_GD_SHIFT                            (0U)
#define GMAC_GMII_DATA_GD_MASK                             (0xFFFFU << GMAC_GMII_DATA_GD_SHIFT)                         /* 0x0000FFFF */
/* FLOW_CTRL */
#define GMAC_FLOW_CTRL_OFFSET                              (0x18U)
#define GMAC_FLOW_CTRL_FCB_BPA_SHIFT                       (0U)
#define GMAC_FLOW_CTRL_FCB_BPA_MASK                        (0x1U << GMAC_FLOW_CTRL_FCB_BPA_SHIFT)                       /* 0x00000001 */
#define GMAC_FLOW_CTRL_TFE_SHIFT                           (1U)
#define GMAC_FLOW_CTRL_TFE_MASK                            (0x1U << GMAC_FLOW_CTRL_TFE_SHIFT)                           /* 0x00000002 */
#define GMAC_FLOW_CTRL_RFE_SHIFT                           (2U)
#define GMAC_FLOW_CTRL_RFE_MASK                            (0x1U << GMAC_FLOW_CTRL_RFE_SHIFT)                           /* 0x00000004 */
#define GMAC_FLOW_CTRL_UP_SHIFT                            (3U)
#define GMAC_FLOW_CTRL_UP_MASK                             (0x1U << GMAC_FLOW_CTRL_UP_SHIFT)                            /* 0x00000008 */
#define GMAC_FLOW_CTRL_PLT_SHIFT                           (4U)
#define GMAC_FLOW_CTRL_PLT_MASK                            (0x3U << GMAC_FLOW_CTRL_PLT_SHIFT)                           /* 0x00000030 */
#define GMAC_FLOW_CTRL_DZPQ_SHIFT                          (7U)
#define GMAC_FLOW_CTRL_DZPQ_MASK                           (0x1U << GMAC_FLOW_CTRL_DZPQ_SHIFT)                          /* 0x00000080 */
#define GMAC_FLOW_CTRL_PT_SHIFT                            (16U)
#define GMAC_FLOW_CTRL_PT_MASK                             (0xFFFFU << GMAC_FLOW_CTRL_PT_SHIFT)                         /* 0xFFFF0000 */
/* VLAN_TAG */
#define GMAC_VLAN_TAG_OFFSET                               (0x1CU)
#define GMAC_VLAN_TAG_VL_SHIFT                             (0U)
#define GMAC_VLAN_TAG_VL_MASK                              (0xFFFFU << GMAC_VLAN_TAG_VL_SHIFT)                          /* 0x0000FFFF */
#define GMAC_VLAN_TAG_ETV_SHIFT                            (16U)
#define GMAC_VLAN_TAG_ETV_MASK                             (0x1U << GMAC_VLAN_TAG_ETV_SHIFT)                            /* 0x00010000 */
/* DEBUG */
#define GMAC_DEBUG_OFFSET                                  (0x24U)
#define GMAC_DEBUG_RDB_SHIFT                               (0U)
#define GMAC_DEBUG_RDB_MASK                                (0x1U << GMAC_DEBUG_RDB_SHIFT)                               /* 0x00000001 */
#define GMAC_DEBUG_ACT_SHIFT                               (1U)
#define GMAC_DEBUG_ACT_MASK                                (0x3U << GMAC_DEBUG_ACT_SHIFT)                               /* 0x00000006 */
#define GMAC_DEBUG_RFIFOWR_SHIFT                           (4U)
#define GMAC_DEBUG_RFIFOWR_MASK                            (0x1U << GMAC_DEBUG_RFIFOWR_SHIFT)                           /* 0x00000010 */
#define GMAC_DEBUG_RFIFORD_SHIFT                           (5U)
#define GMAC_DEBUG_RFIFORD_MASK                            (0x3U << GMAC_DEBUG_RFIFORD_SHIFT)                           /* 0x00000060 */
#define GMAC_DEBUG_RFIFO_SHIFT                             (8U)
#define GMAC_DEBUG_RFIFO_MASK                              (0x3U << GMAC_DEBUG_RFIFO_SHIFT)                             /* 0x00000300 */
#define GMAC_DEBUG_TACT_SHIFT                              (16U)
#define GMAC_DEBUG_TACT_MASK                               (0x1U << GMAC_DEBUG_TACT_SHIFT)                              /* 0x00010000 */
#define GMAC_DEBUG_TSAT_SHIFT                              (17U)
#define GMAC_DEBUG_TSAT_MASK                               (0x3U << GMAC_DEBUG_TSAT_SHIFT)                              /* 0x00060000 */
#define GMAC_DEBUG_PAUSE_SHIFT                             (19U)
#define GMAC_DEBUG_PAUSE_MASK                              (0x1U << GMAC_DEBUG_PAUSE_SHIFT)                             /* 0x00080000 */
#define GMAC_DEBUG_TFIFOSTA_SHIFT                          (20U)
#define GMAC_DEBUG_TFIFOSTA_MASK                           (0x3U << GMAC_DEBUG_TFIFOSTA_SHIFT)                          /* 0x00300000 */
#define GMAC_DEBUG_TFIFO1_SHIFT                            (22U)
#define GMAC_DEBUG_TFIFO1_MASK                             (0x1U << GMAC_DEBUG_TFIFO1_SHIFT)                            /* 0x00400000 */
#define GMAC_DEBUG_TFIFO2_SHIFT                            (24U)
#define GMAC_DEBUG_TFIFO2_MASK                             (0x1U << GMAC_DEBUG_TFIFO2_SHIFT)                            /* 0x01000000 */
#define GMAC_DEBUG_TFIFO3_SHIFT                            (25U)
#define GMAC_DEBUG_TFIFO3_MASK                             (0x1U << GMAC_DEBUG_TFIFO3_SHIFT)                            /* 0x02000000 */
/* PMT_CTRL_STA */
#define GMAC_PMT_CTRL_STA_OFFSET                           (0x2CU)
#define GMAC_PMT_CTRL_STA_PD_SHIFT                         (0U)
#define GMAC_PMT_CTRL_STA_PD_MASK                          (0x1U << GMAC_PMT_CTRL_STA_PD_SHIFT)                         /* 0x00000001 */
#define GMAC_PMT_CTRL_STA_MPE_SHIFT                        (1U)
#define GMAC_PMT_CTRL_STA_MPE_MASK                         (0x1U << GMAC_PMT_CTRL_STA_MPE_SHIFT)                        /* 0x00000002 */
#define GMAC_PMT_CTRL_STA_WFE_SHIFT                        (2U)
#define GMAC_PMT_CTRL_STA_WFE_MASK                         (0x1U << GMAC_PMT_CTRL_STA_WFE_SHIFT)                        /* 0x00000004 */
#define GMAC_PMT_CTRL_STA_MPR_SHIFT                        (5U)
#define GMAC_PMT_CTRL_STA_MPR_MASK                         (0x1U << GMAC_PMT_CTRL_STA_MPR_SHIFT)                        /* 0x00000020 */
#define GMAC_PMT_CTRL_STA_WFR_SHIFT                        (6U)
#define GMAC_PMT_CTRL_STA_WFR_MASK                         (0x1U << GMAC_PMT_CTRL_STA_WFR_SHIFT)                        /* 0x00000040 */
#define GMAC_PMT_CTRL_STA_GU_SHIFT                         (9U)
#define GMAC_PMT_CTRL_STA_GU_MASK                          (0x1U << GMAC_PMT_CTRL_STA_GU_SHIFT)                         /* 0x00000200 */
#define GMAC_PMT_CTRL_STA_WFFRPR_SHIFT                     (31U)
#define GMAC_PMT_CTRL_STA_WFFRPR_MASK                      (0x1U << GMAC_PMT_CTRL_STA_WFFRPR_SHIFT)                     /* 0x80000000 */
/* INT_STATUS */
#define GMAC_INT_STATUS_OFFSET                             (0x38U)
#define GMAC_INT_STATUS                                    (0x0U)
#define GMAC_INT_STATUS_RIS_SHIFT                          (0U)
#define GMAC_INT_STATUS_RIS_MASK                           (0x1U << GMAC_INT_STATUS_RIS_SHIFT)                          /* 0x00000001 */
#define GMAC_INT_STATUS_PIS_SHIFT                          (3U)
#define GMAC_INT_STATUS_PIS_MASK                           (0x1U << GMAC_INT_STATUS_PIS_SHIFT)                          /* 0x00000008 */
#define GMAC_INT_STATUS_MIS_SHIFT                          (4U)
#define GMAC_INT_STATUS_MIS_MASK                           (0x1U << GMAC_INT_STATUS_MIS_SHIFT)                          /* 0x00000010 */
#define GMAC_INT_STATUS_MRIS_SHIFT                         (5U)
#define GMAC_INT_STATUS_MRIS_MASK                          (0x1U << GMAC_INT_STATUS_MRIS_SHIFT)                         /* 0x00000020 */
#define GMAC_INT_STATUS_MTIS_SHIFT                         (6U)
#define GMAC_INT_STATUS_MTIS_MASK                          (0x1U << GMAC_INT_STATUS_MTIS_SHIFT)                         /* 0x00000040 */
#define GMAC_INT_STATUS_MRCOIS_SHIFT                       (7U)
#define GMAC_INT_STATUS_MRCOIS_MASK                        (0x1U << GMAC_INT_STATUS_MRCOIS_SHIFT)                       /* 0x00000080 */
/* INT_MASK */
#define GMAC_INT_MASK_OFFSET                               (0x3CU)
#define GMAC_INT_MASK_RIM_SHIFT                            (0U)
#define GMAC_INT_MASK_RIM_MASK                             (0x1U << GMAC_INT_MASK_RIM_SHIFT)                            /* 0x00000001 */
#define GMAC_INT_MASK_PIM_SHIFT                            (3U)
#define GMAC_INT_MASK_PIM_MASK                             (0x1U << GMAC_INT_MASK_PIM_SHIFT)                            /* 0x00000008 */
/* MAC_ADDR0_HI */
#define GMAC_MAC_ADDR0_HI_OFFSET                           (0x40U)
#define GMAC_MAC_ADDR0_HI_A47_A32_SHIFT                    (0U)
#define GMAC_MAC_ADDR0_HI_A47_A32_MASK                     (0xFFFFU << GMAC_MAC_ADDR0_HI_A47_A32_SHIFT)                 /* 0x0000FFFF */
/* MAC_ADDR0_LO */
#define GMAC_MAC_ADDR0_LO_OFFSET                           (0x44U)
#define GMAC_MAC_ADDR0_LO_A31_A0_SHIFT                     (0U)
#define GMAC_MAC_ADDR0_LO_A31_A0_MASK                      (0xFFFFFFFFU << GMAC_MAC_ADDR0_LO_A31_A0_SHIFT)              /* 0xFFFFFFFF */
/* AN_CTRL */
#define GMAC_AN_CTRL_OFFSET                                (0xC0U)
#define GMAC_AN_CTRL_RAN_SHIFT                             (9U)
#define GMAC_AN_CTRL_RAN_MASK                              (0x1U << GMAC_AN_CTRL_RAN_SHIFT)                             /* 0x00000200 */
#define GMAC_AN_CTRL_ANE_SHIFT                             (12U)
#define GMAC_AN_CTRL_ANE_MASK                              (0x1U << GMAC_AN_CTRL_ANE_SHIFT)                             /* 0x00001000 */
/* AN_STATUS */
#define GMAC_AN_STATUS_OFFSET                              (0xC4U)
#define GMAC_AN_STATUS_LS_SHIFT                            (2U)
#define GMAC_AN_STATUS_LS_MASK                             (0x1U << GMAC_AN_STATUS_LS_SHIFT)                            /* 0x00000004 */
#define GMAC_AN_STATUS_ANA_SHIFT                           (3U)
#define GMAC_AN_STATUS_ANA_MASK                            (0x1U << GMAC_AN_STATUS_ANA_SHIFT)                           /* 0x00000008 */
#define GMAC_AN_STATUS_ANC_SHIFT                           (5U)
#define GMAC_AN_STATUS_ANC_MASK                            (0x1U << GMAC_AN_STATUS_ANC_SHIFT)                           /* 0x00000020 */
/* AN_ADV */
#define GMAC_AN_ADV_OFFSET                                 (0xC8U)
#define GMAC_AN_ADV_FD_SHIFT                               (5U)
#define GMAC_AN_ADV_FD_MASK                                (0x1U << GMAC_AN_ADV_FD_SHIFT)                               /* 0x00000020 */
#define GMAC_AN_ADV_HD_SHIFT                               (6U)
#define GMAC_AN_ADV_HD_MASK                                (0x1U << GMAC_AN_ADV_HD_SHIFT)                               /* 0x00000040 */
#define GMAC_AN_ADV_PSE_SHIFT                              (7U)
#define GMAC_AN_ADV_PSE_MASK                               (0x3U << GMAC_AN_ADV_PSE_SHIFT)                              /* 0x00000180 */
#define GMAC_AN_ADV_RFE_SHIFT                              (12U)
#define GMAC_AN_ADV_RFE_MASK                               (0x3U << GMAC_AN_ADV_RFE_SHIFT)                              /* 0x00003000 */
#define GMAC_AN_ADV_NP_SHIFT                               (15U)
#define GMAC_AN_ADV_NP_MASK                                (0x1U << GMAC_AN_ADV_NP_SHIFT)                               /* 0x00008000 */
/* AN_LINK_PART_AB */
#define GMAC_AN_LINK_PART_AB_OFFSET                        (0xCCU)
#define GMAC_AN_LINK_PART_AB                               (0x0U)
#define GMAC_AN_LINK_PART_AB_FD_SHIFT                      (5U)
#define GMAC_AN_LINK_PART_AB_FD_MASK                       (0x1U << GMAC_AN_LINK_PART_AB_FD_SHIFT)                      /* 0x00000020 */
#define GMAC_AN_LINK_PART_AB_HD_SHIFT                      (6U)
#define GMAC_AN_LINK_PART_AB_HD_MASK                       (0x1U << GMAC_AN_LINK_PART_AB_HD_SHIFT)                      /* 0x00000040 */
#define GMAC_AN_LINK_PART_AB_PSE_SHIFT                     (7U)
#define GMAC_AN_LINK_PART_AB_PSE_MASK                      (0x3U << GMAC_AN_LINK_PART_AB_PSE_SHIFT)                     /* 0x00000180 */
#define GMAC_AN_LINK_PART_AB_RFE_SHIFT                     (12U)
#define GMAC_AN_LINK_PART_AB_RFE_MASK                      (0x3U << GMAC_AN_LINK_PART_AB_RFE_SHIFT)                     /* 0x00003000 */
#define GMAC_AN_LINK_PART_AB_ACK_SHIFT                     (14U)
#define GMAC_AN_LINK_PART_AB_ACK_MASK                      (0x1U << GMAC_AN_LINK_PART_AB_ACK_SHIFT)                     /* 0x00004000 */
#define GMAC_AN_LINK_PART_AB_NP_SHIFT                      (15U)
#define GMAC_AN_LINK_PART_AB_NP_MASK                       (0x1U << GMAC_AN_LINK_PART_AB_NP_SHIFT)                      /* 0x00008000 */
/* AN_EXP */
#define GMAC_AN_EXP_OFFSET                                 (0xD0U)
#define GMAC_AN_EXP                                        (0x0U)
#define GMAC_AN_EXP_NPR_SHIFT                              (1U)
#define GMAC_AN_EXP_NPR_MASK                               (0x1U << GMAC_AN_EXP_NPR_SHIFT)                              /* 0x00000002 */
#define GMAC_AN_EXP_NPA_SHIFT                              (2U)
#define GMAC_AN_EXP_NPA_MASK                               (0x1U << GMAC_AN_EXP_NPA_SHIFT)                              /* 0x00000004 */
/* INTF_MODE_STA */
#define GMAC_INTF_MODE_STA_OFFSET                          (0xD8U)
#define GMAC_INTF_MODE_STA_LM_SHIFT                        (0U)
#define GMAC_INTF_MODE_STA_LM_MASK                         (0x1U << GMAC_INTF_MODE_STA_LM_SHIFT)                        /* 0x00000001 */
#define GMAC_INTF_MODE_STA_LSD_SHIFT                       (1U)
#define GMAC_INTF_MODE_STA_LSD_MASK                        (0x3U << GMAC_INTF_MODE_STA_LSD_SHIFT)                       /* 0x00000006 */
#define GMAC_INTF_MODE_STA_LST_SHIFT                       (3U)
#define GMAC_INTF_MODE_STA_LST_MASK                        (0x1U << GMAC_INTF_MODE_STA_LST_SHIFT)                       /* 0x00000008 */
/* MMC_CTRL */
#define GMAC_MMC_CTRL_OFFSET                               (0x100U)
#define GMAC_MMC_CTRL_CR_SHIFT                             (0U)
#define GMAC_MMC_CTRL_CR_MASK                              (0x1U << GMAC_MMC_CTRL_CR_SHIFT)                             /* 0x00000001 */
#define GMAC_MMC_CTRL_CSR_SHIFT                            (1U)
#define GMAC_MMC_CTRL_CSR_MASK                             (0x1U << GMAC_MMC_CTRL_CSR_SHIFT)                            /* 0x00000002 */
#define GMAC_MMC_CTRL_ROR_SHIFT                            (2U)
#define GMAC_MMC_CTRL_ROR_MASK                             (0x1U << GMAC_MMC_CTRL_ROR_SHIFT)                            /* 0x00000004 */
#define GMAC_MMC_CTRL_MCF_SHIFT                            (3U)
#define GMAC_MMC_CTRL_MCF_MASK                             (0x1U << GMAC_MMC_CTRL_MCF_SHIFT)                            /* 0x00000008 */
#define GMAC_MMC_CTRL_CP_SHIFT                             (4U)
#define GMAC_MMC_CTRL_CP_MASK                              (0x1U << GMAC_MMC_CTRL_CP_SHIFT)                             /* 0x00000010 */
#define GMAC_MMC_CTRL_FHP_SHIFT                            (5U)
#define GMAC_MMC_CTRL_FHP_MASK                             (0x1U << GMAC_MMC_CTRL_FHP_SHIFT)                            /* 0x00000020 */
/* MMC_RX_INTR */
#define GMAC_MMC_RX_INTR_OFFSET                            (0x104U)
#define GMAC_MMC_RX_INTR_INT0_SHIFT                        (0U)
#define GMAC_MMC_RX_INTR_INT0_MASK                         (0x1U << GMAC_MMC_RX_INTR_INT0_SHIFT)                        /* 0x00000001 */
#define GMAC_MMC_RX_INTR_INT1_SHIFT                        (1U)
#define GMAC_MMC_RX_INTR_INT1_MASK                         (0x1U << GMAC_MMC_RX_INTR_INT1_SHIFT)                        /* 0x00000002 */
#define GMAC_MMC_RX_INTR_INT2_SHIFT                        (2U)
#define GMAC_MMC_RX_INTR_INT2_MASK                         (0x1U << GMAC_MMC_RX_INTR_INT2_SHIFT)                        /* 0x00000004 */
#define GMAC_MMC_RX_INTR_INT4_SHIFT                        (4U)
#define GMAC_MMC_RX_INTR_INT4_MASK                         (0x1U << GMAC_MMC_RX_INTR_INT4_SHIFT)                        /* 0x00000010 */
#define GMAC_MMC_RX_INTR_INT5_SHIFT                        (5U)
#define GMAC_MMC_RX_INTR_INT5_MASK                         (0x1U << GMAC_MMC_RX_INTR_INT5_SHIFT)                        /* 0x00000020 */
#define GMAC_MMC_RX_INTR_INT18_SHIFT                       (18U)
#define GMAC_MMC_RX_INTR_INT18_MASK                        (0x1U << GMAC_MMC_RX_INTR_INT18_SHIFT)                       /* 0x00040000 */
#define GMAC_MMC_RX_INTR_INT21_SHIFT                       (21U)
#define GMAC_MMC_RX_INTR_INT21_MASK                        (0x1U << GMAC_MMC_RX_INTR_INT21_SHIFT)                       /* 0x00200000 */
/* MMC_TX_INTR */
#define GMAC_MMC_TX_INTR_OFFSET                            (0x108U)
#define GMAC_MMC_TX_INTR                                   (0x0U)
#define GMAC_MMC_TX_INTR_INT0_SHIFT                        (0U)
#define GMAC_MMC_TX_INTR_INT0_MASK                         (0x1U << GMAC_MMC_TX_INTR_INT0_SHIFT)                        /* 0x00000001 */
#define GMAC_MMC_TX_INTR_INT1_SHIFT                        (1U)
#define GMAC_MMC_TX_INTR_INT1_MASK                         (0x1U << GMAC_MMC_TX_INTR_INT1_SHIFT)                        /* 0x00000002 */
#define GMAC_MMC_TX_INTR_INT13_SHIFT                       (13U)
#define GMAC_MMC_TX_INTR_INT13_MASK                        (0x1U << GMAC_MMC_TX_INTR_INT13_SHIFT)                       /* 0x00002000 */
#define GMAC_MMC_TX_INTR_INT19_SHIFT                       (19U)
#define GMAC_MMC_TX_INTR_INT19_MASK                        (0x1U << GMAC_MMC_TX_INTR_INT19_SHIFT)                       /* 0x00080000 */
#define GMAC_MMC_TX_INTR_INT20_SHIFT                       (20U)
#define GMAC_MMC_TX_INTR_INT20_MASK                        (0x1U << GMAC_MMC_TX_INTR_INT20_SHIFT)                       /* 0x00100000 */
#define GMAC_MMC_TX_INTR_INT21_SHIFT                       (21U)
#define GMAC_MMC_TX_INTR_INT21_MASK                        (0x1U << GMAC_MMC_TX_INTR_INT21_SHIFT)                       /* 0x00200000 */
/* MMC_RX_INT_MSK */
#define GMAC_MMC_RX_INT_MSK_OFFSET                         (0x10CU)
#define GMAC_MMC_RX_INT_MSK_INT0_SHIFT                     (0U)
#define GMAC_MMC_RX_INT_MSK_INT0_MASK                      (0x1U << GMAC_MMC_RX_INT_MSK_INT0_SHIFT)                     /* 0x00000001 */
#define GMAC_MMC_RX_INT_MSK_INT1_SHIFT                     (1U)
#define GMAC_MMC_RX_INT_MSK_INT1_MASK                      (0x1U << GMAC_MMC_RX_INT_MSK_INT1_SHIFT)                     /* 0x00000002 */
#define GMAC_MMC_RX_INT_MSK_INT2_SHIFT                     (2U)
#define GMAC_MMC_RX_INT_MSK_INT2_MASK                      (0x1U << GMAC_MMC_RX_INT_MSK_INT2_SHIFT)                     /* 0x00000004 */
#define GMAC_MMC_RX_INT_MSK_INT4_SHIFT                     (4U)
#define GMAC_MMC_RX_INT_MSK_INT4_MASK                      (0x1U << GMAC_MMC_RX_INT_MSK_INT4_SHIFT)                     /* 0x00000010 */
#define GMAC_MMC_RX_INT_MSK_INT5_SHIFT                     (5U)
#define GMAC_MMC_RX_INT_MSK_INT5_MASK                      (0x1U << GMAC_MMC_RX_INT_MSK_INT5_SHIFT)                     /* 0x00000020 */
#define GMAC_MMC_RX_INT_MSK_INT18_SHIFT                    (18U)
#define GMAC_MMC_RX_INT_MSK_INT18_MASK                     (0x1U << GMAC_MMC_RX_INT_MSK_INT18_SHIFT)                    /* 0x00040000 */
#define GMAC_MMC_RX_INT_MSK_INT21_SHIFT                    (21U)
#define GMAC_MMC_RX_INT_MSK_INT21_MASK                     (0x1U << GMAC_MMC_RX_INT_MSK_INT21_SHIFT)                    /* 0x00200000 */
/* MMC_TX_INT_MSK */
#define GMAC_MMC_TX_INT_MSK_OFFSET                         (0x110U)
#define GMAC_MMC_TX_INT_MSK_INT0_SHIFT                     (0U)
#define GMAC_MMC_TX_INT_MSK_INT0_MASK                      (0x1U << GMAC_MMC_TX_INT_MSK_INT0_SHIFT)                     /* 0x00000001 */
#define GMAC_MMC_TX_INT_MSK_INT1_SHIFT                     (1U)
#define GMAC_MMC_TX_INT_MSK_INT1_MASK                      (0x1U << GMAC_MMC_TX_INT_MSK_INT1_SHIFT)                     /* 0x00000002 */
#define GMAC_MMC_TX_INT_MSK_INT13_SHIFT                    (13U)
#define GMAC_MMC_TX_INT_MSK_INT13_MASK                     (0x1U << GMAC_MMC_TX_INT_MSK_INT13_SHIFT)                    /* 0x00002000 */
#define GMAC_MMC_TX_INT_MSK_INT19_SHIFT                    (19U)
#define GMAC_MMC_TX_INT_MSK_INT19_MASK                     (0x1U << GMAC_MMC_TX_INT_MSK_INT19_SHIFT)                    /* 0x00080000 */
#define GMAC_MMC_TX_INT_MSK_INT20_SHIFT                    (20U)
#define GMAC_MMC_TX_INT_MSK_INT20_MASK                     (0x1U << GMAC_MMC_TX_INT_MSK_INT20_SHIFT)                    /* 0x00100000 */
#define GMAC_MMC_TX_INT_MSK_INT21_SHIFT                    (21U)
#define GMAC_MMC_TX_INT_MSK_INT21_MASK                     (0x1U << GMAC_MMC_TX_INT_MSK_INT21_SHIFT)                    /* 0x00200000 */
/* MMC_TXOCTETCNT_GB */
#define GMAC_MMC_TXOCTETCNT_GB_OFFSET                      (0x114U)
#define GMAC_MMC_TXOCTETCNT_GB_TXOCTETCOUNT_GB_SHIFT       (0U)
#define GMAC_MMC_TXOCTETCNT_GB_TXOCTETCOUNT_GB_MASK        (0xFFFFFFFFU << GMAC_MMC_TXOCTETCNT_GB_TXOCTETCOUNT_GB_SHIFT) /* 0xFFFFFFFF */
/* MMC_TXFRMCNT_GB */
#define GMAC_MMC_TXFRMCNT_GB_OFFSET                        (0x118U)
#define GMAC_MMC_TXFRMCNT_GB_TXFRAMECOUNT_GB_SHIFT         (0U)
#define GMAC_MMC_TXFRMCNT_GB_TXFRAMECOUNT_GB_MASK          (0xFFFFFFFFU << GMAC_MMC_TXFRMCNT_GB_TXFRAMECOUNT_GB_SHIFT)  /* 0xFFFFFFFF */
/* MMC_TXUNDFLWERR */
#define GMAC_MMC_TXUNDFLWERR_OFFSET                        (0x148U)
#define GMAC_MMC_TXUNDFLWERR_TXUNDERFLOWERROR_SHIFT        (0U)
#define GMAC_MMC_TXUNDFLWERR_TXUNDERFLOWERROR_MASK         (0xFFFFFFFFU << GMAC_MMC_TXUNDFLWERR_TXUNDERFLOWERROR_SHIFT) /* 0xFFFFFFFF */
/* MMC_TXCARERR */
#define GMAC_MMC_TXCARERR_OFFSET                           (0x160U)
#define GMAC_MMC_TXCARERR_TXCARRIERERROR_SHIFT             (0U)
#define GMAC_MMC_TXCARERR_TXCARRIERERROR_MASK              (0xFFFFFFFFU << GMAC_MMC_TXCARERR_TXCARRIERERROR_SHIFT)      /* 0xFFFFFFFF */
/* MMC_TXOCTETCNT_G */
#define GMAC_MMC_TXOCTETCNT_G_OFFSET                       (0x164U)
#define GMAC_MMC_TXOCTETCNT_G_TXOCTETCOUNT_G_SHIFT         (0U)
#define GMAC_MMC_TXOCTETCNT_G_TXOCTETCOUNT_G_MASK          (0xFFFFFFFFU << GMAC_MMC_TXOCTETCNT_G_TXOCTETCOUNT_G_SHIFT)  /* 0xFFFFFFFF */
/* MMC_TXFRMCNT_G */
#define GMAC_MMC_TXFRMCNT_G_OFFSET                         (0x168U)
#define GMAC_MMC_TXFRMCNT_G_TXFRAMECOUNT_G_SHIFT           (0U)
#define GMAC_MMC_TXFRMCNT_G_TXFRAMECOUNT_G_MASK            (0xFFFFFFFFU << GMAC_MMC_TXFRMCNT_G_TXFRAMECOUNT_G_SHIFT)    /* 0xFFFFFFFF */
/* MMC_RXFRMCNT_GB */
#define GMAC_MMC_RXFRMCNT_GB_OFFSET                        (0x180U)
#define GMAC_MMC_RXFRMCNT_GB_RXFRAMECOUNT_GB_SHIFT         (0U)
#define GMAC_MMC_RXFRMCNT_GB_RXFRAMECOUNT_GB_MASK          (0xFFFFFFFFU << GMAC_MMC_RXFRMCNT_GB_RXFRAMECOUNT_GB_SHIFT)  /* 0xFFFFFFFF */
/* MMC_RXOCTETCNT_GB */
#define GMAC_MMC_RXOCTETCNT_GB_OFFSET                      (0x184U)
#define GMAC_MMC_RXOCTETCNT_GB_RXOCTETCOUNT_GB_SHIFT       (0U)
#define GMAC_MMC_RXOCTETCNT_GB_RXOCTETCOUNT_GB_MASK        (0xFFFFFFFFU << GMAC_MMC_RXOCTETCNT_GB_RXOCTETCOUNT_GB_SHIFT) /* 0xFFFFFFFF */
/* MMC_RXOCTETCNT_G */
#define GMAC_MMC_RXOCTETCNT_G_OFFSET                       (0x188U)
#define GMAC_MMC_RXOCTETCNT_G_RXOCTETCOUNT_G_SHIFT         (0U)
#define GMAC_MMC_RXOCTETCNT_G_RXOCTETCOUNT_G_MASK          (0xFFFFFFFFU << GMAC_MMC_RXOCTETCNT_G_RXOCTETCOUNT_G_SHIFT)  /* 0xFFFFFFFF */
/* MMC_RXMCFRMCNT_G */
#define GMAC_MMC_RXMCFRMCNT_G_OFFSET                       (0x190U)
#define GMAC_MMC_RXMCFRMCNT_G_RXMULTICASTFRAMES_G_SHIFT    (0U)
#define GMAC_MMC_RXMCFRMCNT_G_RXMULTICASTFRAMES_G_MASK     (0xFFFFFFFFU << GMAC_MMC_RXMCFRMCNT_G_RXMULTICASTFRAMES_G_SHIFT) /* 0xFFFFFFFF */
/* MMC_RXCRCERR */
#define GMAC_MMC_RXCRCERR_OFFSET                           (0x194U)
#define GMAC_MMC_RXCRCERR_RXCRCERROR_SHIFT                 (0U)
#define GMAC_MMC_RXCRCERR_RXCRCERROR_MASK                  (0xFFFFFFFFU << GMAC_MMC_RXCRCERR_RXCRCERROR_SHIFT)          /* 0xFFFFFFFF */
/* MMC_RXLENERR */
#define GMAC_MMC_RXLENERR_OFFSET                           (0x1C8U)
#define GMAC_MMC_RXLENERR_RXLENGTHERROR_SHIFT              (0U)
#define GMAC_MMC_RXLENERR_RXLENGTHERROR_MASK               (0xFFFFFFFFU << GMAC_MMC_RXLENERR_RXLENGTHERROR_SHIFT)       /* 0xFFFFFFFF */
/* MMC_RXFIFOOVRFLW */
#define GMAC_MMC_RXFIFOOVRFLW_OFFSET                       (0x1D4U)
#define GMAC_MMC_RXFIFOOVRFLW_RXFIFOOVERFLOW_SHIFT         (0U)
#define GMAC_MMC_RXFIFOOVRFLW_RXFIFOOVERFLOW_MASK          (0xFFFFFFFFU << GMAC_MMC_RXFIFOOVRFLW_RXFIFOOVERFLOW_SHIFT)  /* 0xFFFFFFFF */
/* MMC_IPC_INT_MSK */
#define GMAC_MMC_IPC_INT_MSK_OFFSET                        (0x200U)
#define GMAC_MMC_IPC_INT_MSK_INT0_SHIFT                    (0U)
#define GMAC_MMC_IPC_INT_MSK_INT0_MASK                     (0x1U << GMAC_MMC_IPC_INT_MSK_INT0_SHIFT)                    /* 0x00000001 */
#define GMAC_MMC_IPC_INT_MSK_INT1_SHIFT                    (1U)
#define GMAC_MMC_IPC_INT_MSK_INT1_MASK                     (0x1U << GMAC_MMC_IPC_INT_MSK_INT1_SHIFT)                    /* 0x00000002 */
#define GMAC_MMC_IPC_INT_MSK_INT5_SHIFT                    (5U)
#define GMAC_MMC_IPC_INT_MSK_INT5_MASK                     (0x1U << GMAC_MMC_IPC_INT_MSK_INT5_SHIFT)                    /* 0x00000020 */
#define GMAC_MMC_IPC_INT_MSK_INT6_SHIFT                    (6U)
#define GMAC_MMC_IPC_INT_MSK_INT6_MASK                     (0x1U << GMAC_MMC_IPC_INT_MSK_INT6_SHIFT)                    /* 0x00000040 */
#define GMAC_MMC_IPC_INT_MSK_INT9_SHIFT                    (9U)
#define GMAC_MMC_IPC_INT_MSK_INT9_MASK                     (0x1U << GMAC_MMC_IPC_INT_MSK_INT9_SHIFT)                    /* 0x00000200 */
#define GMAC_MMC_IPC_INT_MSK_INT11_SHIFT                   (11U)
#define GMAC_MMC_IPC_INT_MSK_INT11_MASK                    (0x1U << GMAC_MMC_IPC_INT_MSK_INT11_SHIFT)                   /* 0x00000800 */
#define GMAC_MMC_IPC_INT_MSK_INT13_SHIFT                   (13U)
#define GMAC_MMC_IPC_INT_MSK_INT13_MASK                    (0x1U << GMAC_MMC_IPC_INT_MSK_INT13_SHIFT)                   /* 0x00002000 */
#define GMAC_MMC_IPC_INT_MSK_INT17_SHIFT                   (17U)
#define GMAC_MMC_IPC_INT_MSK_INT17_MASK                    (0x1U << GMAC_MMC_IPC_INT_MSK_INT17_SHIFT)                   /* 0x00020000 */
#define GMAC_MMC_IPC_INT_MSK_INT22_SHIFT                   (22U)
#define GMAC_MMC_IPC_INT_MSK_INT22_MASK                    (0x1U << GMAC_MMC_IPC_INT_MSK_INT22_SHIFT)                   /* 0x00400000 */
#define GMAC_MMC_IPC_INT_MSK_INT25_SHIFT                   (25U)
#define GMAC_MMC_IPC_INT_MSK_INT25_MASK                    (0x1U << GMAC_MMC_IPC_INT_MSK_INT25_SHIFT)                   /* 0x02000000 */
#define GMAC_MMC_IPC_INT_MSK_INT27_SHIFT                   (27U)
#define GMAC_MMC_IPC_INT_MSK_INT27_MASK                    (0x1U << GMAC_MMC_IPC_INT_MSK_INT27_SHIFT)                   /* 0x08000000 */
#define GMAC_MMC_IPC_INT_MSK_INT29_SHIFT                   (29U)
#define GMAC_MMC_IPC_INT_MSK_INT29_MASK                    (0x1U << GMAC_MMC_IPC_INT_MSK_INT29_SHIFT)                   /* 0x20000000 */
/* MMC_IPC_INTR */
#define GMAC_MMC_IPC_INTR_OFFSET                           (0x208U)
#define GMAC_MMC_IPC_INTR                                  (0x0U)
#define GMAC_MMC_IPC_INTR_INT0_SHIFT                       (0U)
#define GMAC_MMC_IPC_INTR_INT0_MASK                        (0x1U << GMAC_MMC_IPC_INTR_INT0_SHIFT)                       /* 0x00000001 */
#define GMAC_MMC_IPC_INTR_INT1_SHIFT                       (1U)
#define GMAC_MMC_IPC_INTR_INT1_MASK                        (0x1U << GMAC_MMC_IPC_INTR_INT1_SHIFT)                       /* 0x00000002 */
#define GMAC_MMC_IPC_INTR_INT5_SHIFT                       (5U)
#define GMAC_MMC_IPC_INTR_INT5_MASK                        (0x1U << GMAC_MMC_IPC_INTR_INT5_SHIFT)                       /* 0x00000020 */
#define GMAC_MMC_IPC_INTR_INT6_SHIFT                       (6U)
#define GMAC_MMC_IPC_INTR_INT6_MASK                        (0x1U << GMAC_MMC_IPC_INTR_INT6_SHIFT)                       /* 0x00000040 */
#define GMAC_MMC_IPC_INTR_INT9_SHIFT                       (9U)
#define GMAC_MMC_IPC_INTR_INT9_MASK                        (0x1U << GMAC_MMC_IPC_INTR_INT9_SHIFT)                       /* 0x00000200 */
#define GMAC_MMC_IPC_INTR_INT11_SHIFT                      (11U)
#define GMAC_MMC_IPC_INTR_INT11_MASK                       (0x1U << GMAC_MMC_IPC_INTR_INT11_SHIFT)                      /* 0x00000800 */
#define GMAC_MMC_IPC_INTR_INT13_SHIFT                      (13U)
#define GMAC_MMC_IPC_INTR_INT13_MASK                       (0x1U << GMAC_MMC_IPC_INTR_INT13_SHIFT)                      /* 0x00002000 */
#define GMAC_MMC_IPC_INTR_INT17_SHIFT                      (17U)
#define GMAC_MMC_IPC_INTR_INT17_MASK                       (0x1U << GMAC_MMC_IPC_INTR_INT17_SHIFT)                      /* 0x00020000 */
#define GMAC_MMC_IPC_INTR_INT22_SHIFT                      (22U)
#define GMAC_MMC_IPC_INTR_INT22_MASK                       (0x1U << GMAC_MMC_IPC_INTR_INT22_SHIFT)                      /* 0x00400000 */
#define GMAC_MMC_IPC_INTR_INT25_SHIFT                      (25U)
#define GMAC_MMC_IPC_INTR_INT25_MASK                       (0x1U << GMAC_MMC_IPC_INTR_INT25_SHIFT)                      /* 0x02000000 */
#define GMAC_MMC_IPC_INTR_INT27_SHIFT                      (27U)
#define GMAC_MMC_IPC_INTR_INT27_MASK                       (0x1U << GMAC_MMC_IPC_INTR_INT27_SHIFT)                      /* 0x08000000 */
#define GMAC_MMC_IPC_INTR_INT29_SHIFT                      (29U)
#define GMAC_MMC_IPC_INTR_INT29_MASK                       (0x1U << GMAC_MMC_IPC_INTR_INT29_SHIFT)                      /* 0x20000000 */
/* MMC_RXIPV4GFRM */
#define GMAC_MMC_RXIPV4GFRM_OFFSET                         (0x210U)
#define GMAC_MMC_RXIPV4GFRM_RXIPV4_GD_FRMS_SHIFT           (0U)
#define GMAC_MMC_RXIPV4GFRM_RXIPV4_GD_FRMS_MASK            (0xFFFFFFFFU << GMAC_MMC_RXIPV4GFRM_RXIPV4_GD_FRMS_SHIFT)    /* 0xFFFFFFFF */
/* MMC_RXIPV4HDERRFRM */
#define GMAC_MMC_RXIPV4HDERRFRM_OFFSET                     (0x214U)
#define GMAC_MMC_RXIPV4HDERRFRM_RXIPV4_HDRERR_FRMS_SHIFT   (0U)
#define GMAC_MMC_RXIPV4HDERRFRM_RXIPV4_HDRERR_FRMS_MASK    (0xFFFFFFFFU << GMAC_MMC_RXIPV4HDERRFRM_RXIPV4_HDRERR_FRMS_SHIFT) /* 0xFFFFFFFF */
/* MMC_RXIPV6GFRM */
#define GMAC_MMC_RXIPV6GFRM_OFFSET                         (0x224U)
#define GMAC_MMC_RXIPV6GFRM_RXIPV6_GD_FRMS_SHIFT           (0U)
#define GMAC_MMC_RXIPV6GFRM_RXIPV6_GD_FRMS_MASK            (0xFFFFFFFFU << GMAC_MMC_RXIPV6GFRM_RXIPV6_GD_FRMS_SHIFT)    /* 0xFFFFFFFF */
/* MMC_RXIPV6HDERRFRM */
#define GMAC_MMC_RXIPV6HDERRFRM_OFFSET                     (0x228U)
#define GMAC_MMC_RXIPV6HDERRFRM_RXIPV6_HDRERR_FRMS_SHIFT   (0U)
#define GMAC_MMC_RXIPV6HDERRFRM_RXIPV6_HDRERR_FRMS_MASK    (0xFFFFFFFFU << GMAC_MMC_RXIPV6HDERRFRM_RXIPV6_HDRERR_FRMS_SHIFT) /* 0xFFFFFFFF */
/* MMC_RXUDPERRFRM */
#define GMAC_MMC_RXUDPERRFRM_OFFSET                        (0x234U)
#define GMAC_MMC_RXUDPERRFRM_RXUDP_ERR_FRMS_SHIFT          (0U)
#define GMAC_MMC_RXUDPERRFRM_RXUDP_ERR_FRMS_MASK           (0xFFFFFFFFU << GMAC_MMC_RXUDPERRFRM_RXUDP_ERR_FRMS_SHIFT)   /* 0xFFFFFFFF */
/* MMC_RXTCPERRFRM */
#define GMAC_MMC_RXTCPERRFRM_OFFSET                        (0x23CU)
#define GMAC_MMC_RXTCPERRFRM_RXTCP_ERR_FRMS_SHIFT          (0U)
#define GMAC_MMC_RXTCPERRFRM_RXTCP_ERR_FRMS_MASK           (0xFFFFFFFFU << GMAC_MMC_RXTCPERRFRM_RXTCP_ERR_FRMS_SHIFT)   /* 0xFFFFFFFF */
/* MMC_RXICMPERRFRM */
#define GMAC_MMC_RXICMPERRFRM_OFFSET                       (0x244U)
#define GMAC_MMC_RXICMPERRFRM_RXICMP_ERR_FRMS_SHIFT        (0U)
#define GMAC_MMC_RXICMPERRFRM_RXICMP_ERR_FRMS_MASK         (0xFFFFFFFFU << GMAC_MMC_RXICMPERRFRM_RXICMP_ERR_FRMS_SHIFT) /* 0xFFFFFFFF */
/* MMC_RXIPV4HDERROCT */
#define GMAC_MMC_RXIPV4HDERROCT_OFFSET                     (0x254U)
#define GMAC_MMC_RXIPV4HDERROCT_RXIPV4_HDRERR_OCTETS_SHIFT (0U)
#define GMAC_MMC_RXIPV4HDERROCT_RXIPV4_HDRERR_OCTETS_MASK  (0xFFFFFFFFU << GMAC_MMC_RXIPV4HDERROCT_RXIPV4_HDRERR_OCTETS_SHIFT) /* 0xFFFFFFFF */
/* MMC_RXIPV6HDERROCT */
#define GMAC_MMC_RXIPV6HDERROCT_OFFSET                     (0x268U)
#define GMAC_MMC_RXIPV6HDERROCT_RXIPV6_HDRERR_OCTETS_SHIFT (0U)
#define GMAC_MMC_RXIPV6HDERROCT_RXIPV6_HDRERR_OCTETS_MASK  (0xFFFFFFFFU << GMAC_MMC_RXIPV6HDERROCT_RXIPV6_HDRERR_OCTETS_SHIFT) /* 0xFFFFFFFF */
/* MMC_RXUDPERROCT */
#define GMAC_MMC_RXUDPERROCT_OFFSET                        (0x274U)
#define GMAC_MMC_RXUDPERROCT_RXUDP_ERR_OCTETS_SHIFT        (0U)
#define GMAC_MMC_RXUDPERROCT_RXUDP_ERR_OCTETS_MASK         (0xFFFFFFFFU << GMAC_MMC_RXUDPERROCT_RXUDP_ERR_OCTETS_SHIFT) /* 0xFFFFFFFF */
/* MMC_RXTCPERROCT */
#define GMAC_MMC_RXTCPERROCT_OFFSET                        (0x27CU)
#define GMAC_MMC_RXTCPERROCT_RXTCP_ERR_OCTETS_SHIFT        (0U)
#define GMAC_MMC_RXTCPERROCT_RXTCP_ERR_OCTETS_MASK         (0xFFFFFFFFU << GMAC_MMC_RXTCPERROCT_RXTCP_ERR_OCTETS_SHIFT) /* 0xFFFFFFFF */
/* MMC_RXICMPERROCT */
#define GMAC_MMC_RXICMPERROCT_OFFSET                       (0x284U)
#define GMAC_MMC_RXICMPERROCT_RXICMP_ERR_OCTETS_SHIFT      (0U)
#define GMAC_MMC_RXICMPERROCT_RXICMP_ERR_OCTETS_MASK       (0xFFFFFFFFU << GMAC_MMC_RXICMPERROCT_RXICMP_ERR_OCTETS_SHIFT) /* 0xFFFFFFFF */
/* BUS_MODE */
#define GMAC_BUS_MODE_OFFSET                               (0x1000U)
#define GMAC_BUS_MODE_SWR_SHIFT                            (0U)
#define GMAC_BUS_MODE_SWR_MASK                             (0x1U << GMAC_BUS_MODE_SWR_SHIFT)                            /* 0x00000001 */
#define GMAC_BUS_MODE_DSL_SHIFT                            (2U)
#define GMAC_BUS_MODE_DSL_MASK                             (0x1FU << GMAC_BUS_MODE_DSL_SHIFT)                           /* 0x0000007C */
#define GMAC_BUS_MODE_PBL_SHIFT                            (8U)
#define GMAC_BUS_MODE_PBL_MASK                             (0x3FU << GMAC_BUS_MODE_PBL_SHIFT)                           /* 0x00003F00 */
#define GMAC_BUS_MODE_FB_SHIFT                             (16U)
#define GMAC_BUS_MODE_FB_MASK                              (0x1U << GMAC_BUS_MODE_FB_SHIFT)                             /* 0x00010000 */
#define GMAC_BUS_MODE_RPBL_SHIFT                           (17U)
#define GMAC_BUS_MODE_RPBL_MASK                            (0x3FU << GMAC_BUS_MODE_RPBL_SHIFT)                          /* 0x007E0000 */
#define GMAC_BUS_MODE_USP_SHIFT                            (23U)
#define GMAC_BUS_MODE_USP_MASK                             (0x1U << GMAC_BUS_MODE_USP_SHIFT)                            /* 0x00800000 */
#define GMAC_BUS_MODE_PBL_MODE_SHIFT                       (24U)
#define GMAC_BUS_MODE_PBL_MODE_MASK                        (0x1U << GMAC_BUS_MODE_PBL_MODE_SHIFT)                       /* 0x01000000 */
#define GMAC_BUS_MODE_AAL_SHIFT                            (25U)
#define GMAC_BUS_MODE_AAL_MASK                             (0x1U << GMAC_BUS_MODE_AAL_SHIFT)                            /* 0x02000000 */
/* TX_POLL_DEMAND */
#define GMAC_TX_POLL_DEMAND_OFFSET                         (0x1004U)
#define GMAC_TX_POLL_DEMAND                                (0x0U)
#define GMAC_TX_POLL_DEMAND_TPD_SHIFT                      (0U)
#define GMAC_TX_POLL_DEMAND_TPD_MASK                       (0xFFFFFFFFU << GMAC_TX_POLL_DEMAND_TPD_SHIFT)               /* 0xFFFFFFFF */
/* RX_POLL_DEMAND */
#define GMAC_RX_POLL_DEMAND_OFFSET                         (0x1008U)
#define GMAC_RX_POLL_DEMAND                                (0x0U)
#define GMAC_RX_POLL_DEMAND_RPD_SHIFT                      (0U)
#define GMAC_RX_POLL_DEMAND_RPD_MASK                       (0xFFFFFFFFU << GMAC_RX_POLL_DEMAND_RPD_SHIFT)               /* 0xFFFFFFFF */
/* RX_DESC_LIST_ADDR */
#define GMAC_RX_DESC_LIST_ADDR_OFFSET                      (0x100CU)
#define GMAC_RX_DESC_LIST_ADDR_SRL_SHIFT                   (0U)
#define GMAC_RX_DESC_LIST_ADDR_SRL_MASK                    (0xFFFFFFFFU << GMAC_RX_DESC_LIST_ADDR_SRL_SHIFT)            /* 0xFFFFFFFF */
/* TX_DESC_LIST_ADDR */
#define GMAC_TX_DESC_LIST_ADDR_OFFSET                      (0x1010U)
#define GMAC_TX_DESC_LIST_ADDR_STL_SHIFT                   (0U)
#define GMAC_TX_DESC_LIST_ADDR_STL_MASK                    (0xFFFFFFFFU << GMAC_TX_DESC_LIST_ADDR_STL_SHIFT)            /* 0xFFFFFFFF */
/* STATUS */
#define GMAC_STATUS_OFFSET                                 (0x1014U)
#define GMAC_STATUS_TI_SHIFT                               (0U)
#define GMAC_STATUS_TI_MASK                                (0x1U << GMAC_STATUS_TI_SHIFT)                               /* 0x00000001 */
#define GMAC_STATUS_TPS_SHIFT                              (1U)
#define GMAC_STATUS_TPS_MASK                               (0x1U << GMAC_STATUS_TPS_SHIFT)                              /* 0x00000002 */
#define GMAC_STATUS_TU_SHIFT                               (2U)
#define GMAC_STATUS_TU_MASK                                (0x1U << GMAC_STATUS_TU_SHIFT)                               /* 0x00000004 */
#define GMAC_STATUS_TJT_SHIFT                              (3U)
#define GMAC_STATUS_TJT_MASK                               (0x1U << GMAC_STATUS_TJT_SHIFT)                              /* 0x00000008 */
#define GMAC_STATUS_OVF_SHIFT                              (4U)
#define GMAC_STATUS_OVF_MASK                               (0x1U << GMAC_STATUS_OVF_SHIFT)                              /* 0x00000010 */
#define GMAC_STATUS_UNF_SHIFT                              (5U)
#define GMAC_STATUS_UNF_MASK                               (0x1U << GMAC_STATUS_UNF_SHIFT)                              /* 0x00000020 */
#define GMAC_STATUS_RI_SHIFT                               (6U)
#define GMAC_STATUS_RI_MASK                                (0x1U << GMAC_STATUS_RI_SHIFT)                               /* 0x00000040 */
#define GMAC_STATUS_RU_SHIFT                               (7U)
#define GMAC_STATUS_RU_MASK                                (0x1U << GMAC_STATUS_RU_SHIFT)                               /* 0x00000080 */
#define GMAC_STATUS_RPS_SHIFT                              (8U)
#define GMAC_STATUS_RPS_MASK                               (0x1U << GMAC_STATUS_RPS_SHIFT)                              /* 0x00000100 */
#define GMAC_STATUS_RWT_SHIFT                              (9U)
#define GMAC_STATUS_RWT_MASK                               (0x1U << GMAC_STATUS_RWT_SHIFT)                              /* 0x00000200 */
#define GMAC_STATUS_ETI_SHIFT                              (10U)
#define GMAC_STATUS_ETI_MASK                               (0x1U << GMAC_STATUS_ETI_SHIFT)                              /* 0x00000400 */
#define GMAC_STATUS_FBI_SHIFT                              (13U)
#define GMAC_STATUS_FBI_MASK                               (0x1U << GMAC_STATUS_FBI_SHIFT)                              /* 0x00002000 */
#define GMAC_STATUS_ERI_SHIFT                              (14U)
#define GMAC_STATUS_ERI_MASK                               (0x1U << GMAC_STATUS_ERI_SHIFT)                              /* 0x00004000 */
#define GMAC_STATUS_AIS_SHIFT                              (15U)
#define GMAC_STATUS_AIS_MASK                               (0x1U << GMAC_STATUS_AIS_SHIFT)                              /* 0x00008000 */
#define GMAC_STATUS_NIS_SHIFT                              (16U)
#define GMAC_STATUS_NIS_MASK                               (0x1U << GMAC_STATUS_NIS_SHIFT)                              /* 0x00010000 */
#define GMAC_STATUS_RS_SHIFT                               (17U)
#define GMAC_STATUS_RS_MASK                                (0x7U << GMAC_STATUS_RS_SHIFT)                               /* 0x000E0000 */
#define GMAC_STATUS_TS_SHIFT                               (20U)
#define GMAC_STATUS_TS_MASK                                (0x7U << GMAC_STATUS_TS_SHIFT)                               /* 0x00700000 */
#define GMAC_STATUS_EB_SHIFT                               (23U)
#define GMAC_STATUS_EB_MASK                                (0x7U << GMAC_STATUS_EB_SHIFT)                               /* 0x03800000 */
#define GMAC_STATUS_GLI_SHIFT                              (26U)
#define GMAC_STATUS_GLI_MASK                               (0x1U << GMAC_STATUS_GLI_SHIFT)                              /* 0x04000000 */
#define GMAC_STATUS_GMI_SHIFT                              (27U)
#define GMAC_STATUS_GMI_MASK                               (0x1U << GMAC_STATUS_GMI_SHIFT)                              /* 0x08000000 */
#define GMAC_STATUS_GPI_SHIFT                              (28U)
#define GMAC_STATUS_GPI_MASK                               (0x1U << GMAC_STATUS_GPI_SHIFT)                              /* 0x10000000 */
/* OP_MODE */
#define GMAC_OP_MODE_OFFSET                                (0x1018U)
#define GMAC_OP_MODE_SR_SHIFT                              (1U)
#define GMAC_OP_MODE_SR_MASK                               (0x1U << GMAC_OP_MODE_SR_SHIFT)                              /* 0x00000002 */
#define GMAC_OP_MODE_OSF_SHIFT                             (2U)
#define GMAC_OP_MODE_OSF_MASK                              (0x1U << GMAC_OP_MODE_OSF_SHIFT)                             /* 0x00000004 */
#define GMAC_OP_MODE_RTC_SHIFT                             (3U)
#define GMAC_OP_MODE_RTC_MASK                              (0x3U << GMAC_OP_MODE_RTC_SHIFT)                             /* 0x00000018 */
#define GMAC_OP_MODE_FUF_SHIFT                             (6U)
#define GMAC_OP_MODE_FUF_MASK                              (0x1U << GMAC_OP_MODE_FUF_SHIFT)                             /* 0x00000040 */
#define GMAC_OP_MODE_FEF_SHIFT                             (7U)
#define GMAC_OP_MODE_FEF_MASK                              (0x1U << GMAC_OP_MODE_FEF_SHIFT)                             /* 0x00000080 */
#define GMAC_OP_MODE_EFC_SHIFT                             (8U)
#define GMAC_OP_MODE_EFC_MASK                              (0x1U << GMAC_OP_MODE_EFC_SHIFT)                             /* 0x00000100 */
#define GMAC_OP_MODE_RFA_SHIFT                             (9U)
#define GMAC_OP_MODE_RFA_MASK                              (0x3U << GMAC_OP_MODE_RFA_SHIFT)                             /* 0x00000600 */
#define GMAC_OP_MODE_RFD_SHIFT                             (11U)
#define GMAC_OP_MODE_RFD_MASK                              (0x3U << GMAC_OP_MODE_RFD_SHIFT)                             /* 0x00001800 */
#define GMAC_OP_MODE_ST_SHIFT                              (13U)
#define GMAC_OP_MODE_ST_MASK                               (0x1U << GMAC_OP_MODE_ST_SHIFT)                              /* 0x00002000 */
#define GMAC_OP_MODE_TTC_SHIFT                             (14U)
#define GMAC_OP_MODE_TTC_MASK                              (0x7U << GMAC_OP_MODE_TTC_SHIFT)                             /* 0x0001C000 */
#define GMAC_OP_MODE_FTF_SHIFT                             (20U)
#define GMAC_OP_MODE_FTF_MASK                              (0x1U << GMAC_OP_MODE_FTF_SHIFT)                             /* 0x00100000 */
#define GMAC_OP_MODE_TSF_SHIFT                             (21U)
#define GMAC_OP_MODE_TSF_MASK                              (0x1U << GMAC_OP_MODE_TSF_SHIFT)                             /* 0x00200000 */
#define GMAC_OP_MODE_DFF_SHIFT                             (24U)
#define GMAC_OP_MODE_DFF_MASK                              (0x1U << GMAC_OP_MODE_DFF_SHIFT)                             /* 0x01000000 */
#define GMAC_OP_MODE_RSF_SHIFT                             (25U)
#define GMAC_OP_MODE_RSF_MASK                              (0x1U << GMAC_OP_MODE_RSF_SHIFT)                             /* 0x02000000 */
#define GMAC_OP_MODE_DT_SHIFT                              (26U)
#define GMAC_OP_MODE_DT_MASK                               (0x1U << GMAC_OP_MODE_DT_SHIFT)                              /* 0x04000000 */
/* INT_ENA */
#define GMAC_INT_ENA_OFFSET                                (0x101CU)
#define GMAC_INT_ENA_TIE_SHIFT                             (0U)
#define GMAC_INT_ENA_TIE_MASK                              (0x1U << GMAC_INT_ENA_TIE_SHIFT)                             /* 0x00000001 */
#define GMAC_INT_ENA_TSE_SHIFT                             (1U)
#define GMAC_INT_ENA_TSE_MASK                              (0x1U << GMAC_INT_ENA_TSE_SHIFT)                             /* 0x00000002 */
#define GMAC_INT_ENA_TUE_SHIFT                             (2U)
#define GMAC_INT_ENA_TUE_MASK                              (0x1U << GMAC_INT_ENA_TUE_SHIFT)                             /* 0x00000004 */
#define GMAC_INT_ENA_TJE_SHIFT                             (3U)
#define GMAC_INT_ENA_TJE_MASK                              (0x1U << GMAC_INT_ENA_TJE_SHIFT)                             /* 0x00000008 */
#define GMAC_INT_ENA_OVE_SHIFT                             (4U)
#define GMAC_INT_ENA_OVE_MASK                              (0x1U << GMAC_INT_ENA_OVE_SHIFT)                             /* 0x00000010 */
#define GMAC_INT_ENA_UNE_SHIFT                             (5U)
#define GMAC_INT_ENA_UNE_MASK                              (0x1U << GMAC_INT_ENA_UNE_SHIFT)                             /* 0x00000020 */
#define GMAC_INT_ENA_RIE_SHIFT                             (6U)
#define GMAC_INT_ENA_RIE_MASK                              (0x1U << GMAC_INT_ENA_RIE_SHIFT)                             /* 0x00000040 */
#define GMAC_INT_ENA_RUE_SHIFT                             (7U)
#define GMAC_INT_ENA_RUE_MASK                              (0x1U << GMAC_INT_ENA_RUE_SHIFT)                             /* 0x00000080 */
#define GMAC_INT_ENA_RSE_SHIFT                             (8U)
#define GMAC_INT_ENA_RSE_MASK                              (0x1U << GMAC_INT_ENA_RSE_SHIFT)                             /* 0x00000100 */
#define GMAC_INT_ENA_RWE_SHIFT                             (9U)
#define GMAC_INT_ENA_RWE_MASK                              (0x1U << GMAC_INT_ENA_RWE_SHIFT)                             /* 0x00000200 */
#define GMAC_INT_ENA_ETE_SHIFT                             (10U)
#define GMAC_INT_ENA_ETE_MASK                              (0x1U << GMAC_INT_ENA_ETE_SHIFT)                             /* 0x00000400 */
#define GMAC_INT_ENA_FBE_SHIFT                             (13U)
#define GMAC_INT_ENA_FBE_MASK                              (0x1U << GMAC_INT_ENA_FBE_SHIFT)                             /* 0x00002000 */
#define GMAC_INT_ENA_ERE_SHIFT                             (14U)
#define GMAC_INT_ENA_ERE_MASK                              (0x1U << GMAC_INT_ENA_ERE_SHIFT)                             /* 0x00004000 */
#define GMAC_INT_ENA_AIE_SHIFT                             (15U)
#define GMAC_INT_ENA_AIE_MASK                              (0x1U << GMAC_INT_ENA_AIE_SHIFT)                             /* 0x00008000 */
#define GMAC_INT_ENA_NIE_SHIFT                             (16U)
#define GMAC_INT_ENA_NIE_MASK                              (0x1U << GMAC_INT_ENA_NIE_SHIFT)                             /* 0x00010000 */
/* OVERFLOW_CNT */
#define GMAC_OVERFLOW_CNT_OFFSET                           (0x1020U)
#define GMAC_OVERFLOW_CNT                                  (0x0U)
#define GMAC_OVERFLOW_CNT_FRAME_MISS_NUMBER_2_SHIFT        (0U)
#define GMAC_OVERFLOW_CNT_FRAME_MISS_NUMBER_2_MASK         (0xFFFFU << GMAC_OVERFLOW_CNT_FRAME_MISS_NUMBER_2_SHIFT)     /* 0x0000FFFF */
#define GMAC_OVERFLOW_CNT_MISS_FRAME_OVERFLOW_BIT_SHIFT    (16U)
#define GMAC_OVERFLOW_CNT_MISS_FRAME_OVERFLOW_BIT_MASK     (0x1U << GMAC_OVERFLOW_CNT_MISS_FRAME_OVERFLOW_BIT_SHIFT)    /* 0x00010000 */
#define GMAC_OVERFLOW_CNT_FRAME_MISS_NUMBER_SHIFT          (17U)
#define GMAC_OVERFLOW_CNT_FRAME_MISS_NUMBER_MASK           (0x7FFU << GMAC_OVERFLOW_CNT_FRAME_MISS_NUMBER_SHIFT)        /* 0x0FFE0000 */
#define GMAC_OVERFLOW_CNT_FIFO_OVERFLOW_BIT_SHIFT          (28U)
#define GMAC_OVERFLOW_CNT_FIFO_OVERFLOW_BIT_MASK           (0x1U << GMAC_OVERFLOW_CNT_FIFO_OVERFLOW_BIT_SHIFT)          /* 0x10000000 */
/* REC_INT_WDT_TIMER */
#define GMAC_REC_INT_WDT_TIMER_OFFSET                      (0x1024U)
#define GMAC_REC_INT_WDT_TIMER_RIWT_SHIFT                  (0U)
#define GMAC_REC_INT_WDT_TIMER_RIWT_MASK                   (0xFFU << GMAC_REC_INT_WDT_TIMER_RIWT_SHIFT)                 /* 0x000000FF */
/* AXI_BUS_MODE */
#define GMAC_AXI_BUS_MODE_OFFSET                           (0x1028U)
#define GMAC_AXI_BUS_MODE_UNDEF_SHIFT                      (0U)
#define GMAC_AXI_BUS_MODE_UNDEF_MASK                       (0x1U << GMAC_AXI_BUS_MODE_UNDEF_SHIFT)                      /* 0x00000001 */
#define GMAC_AXI_BUS_MODE_BLEN4_SHIFT                      (1U)
#define GMAC_AXI_BUS_MODE_BLEN4_MASK                       (0x1U << GMAC_AXI_BUS_MODE_BLEN4_SHIFT)                      /* 0x00000002 */
#define GMAC_AXI_BUS_MODE_BLEN8_SHIFT                      (2U)
#define GMAC_AXI_BUS_MODE_BLEN8_MASK                       (0x1U << GMAC_AXI_BUS_MODE_BLEN8_SHIFT)                      /* 0x00000004 */
#define GMAC_AXI_BUS_MODE_BLEN16_SHIFT                     (3U)
#define GMAC_AXI_BUS_MODE_BLEN16_MASK                      (0x1U << GMAC_AXI_BUS_MODE_BLEN16_SHIFT)                     /* 0x00000008 */
#define GMAC_AXI_BUS_MODE_AXI_AAL_SHIFT                    (12U)
#define GMAC_AXI_BUS_MODE_AXI_AAL_MASK                     (0x1U << GMAC_AXI_BUS_MODE_AXI_AAL_SHIFT)                    /* 0x00001000 */
#define GMAC_AXI_BUS_MODE_RD_OSR_LMT_SHIFT                 (16U)
#define GMAC_AXI_BUS_MODE_RD_OSR_LMT_MASK                  (0x3U << GMAC_AXI_BUS_MODE_RD_OSR_LMT_SHIFT)                 /* 0x00030000 */
#define GMAC_AXI_BUS_MODE_WR_OSR_LMT_SHIFT                 (20U)
#define GMAC_AXI_BUS_MODE_WR_OSR_LMT_MASK                  (0x3U << GMAC_AXI_BUS_MODE_WR_OSR_LMT_SHIFT)                 /* 0x00300000 */
#define GMAC_AXI_BUS_MODE_UNLCK_ON_MGK_RWK_SHIFT           (30U)
#define GMAC_AXI_BUS_MODE_UNLCK_ON_MGK_RWK_MASK            (0x1U << GMAC_AXI_BUS_MODE_UNLCK_ON_MGK_RWK_SHIFT)           /* 0x40000000 */
#define GMAC_AXI_BUS_MODE_EN_LPI_SHIFT                     (31U)
#define GMAC_AXI_BUS_MODE_EN_LPI_MASK                      (0x1U << GMAC_AXI_BUS_MODE_EN_LPI_SHIFT)                     /* 0x80000000 */
/* AXI_STATUS */
#define GMAC_AXI_STATUS_OFFSET                             (0x102CU)
#define GMAC_AXI_STATUS                                    (0x0U)
#define GMAC_AXI_STATUS_WR_CH_STA_SHIFT                    (0U)
#define GMAC_AXI_STATUS_WR_CH_STA_MASK                     (0x1U << GMAC_AXI_STATUS_WR_CH_STA_SHIFT)                    /* 0x00000001 */
#define GMAC_AXI_STATUS_RD_CH_STA_SHIFT                    (1U)
#define GMAC_AXI_STATUS_RD_CH_STA_MASK                     (0x1U << GMAC_AXI_STATUS_RD_CH_STA_SHIFT)                    /* 0x00000002 */
/* CUR_HOST_TX_DESC */
#define GMAC_CUR_HOST_TX_DESC_OFFSET                       (0x1048U)
#define GMAC_CUR_HOST_TX_DESC                              (0x0U)
#define GMAC_CUR_HOST_TX_DESC_HTDAP_SHIFT                  (0U)
#define GMAC_CUR_HOST_TX_DESC_HTDAP_MASK                   (0xFFFFFFFFU << GMAC_CUR_HOST_TX_DESC_HTDAP_SHIFT)           /* 0xFFFFFFFF */
/* CUR_HOST_RX_DESC */
#define GMAC_CUR_HOST_RX_DESC_OFFSET                       (0x104CU)
#define GMAC_CUR_HOST_RX_DESC                              (0x0U)
#define GMAC_CUR_HOST_RX_DESC_HRDAP_SHIFT                  (0U)
#define GMAC_CUR_HOST_RX_DESC_HRDAP_MASK                   (0xFFFFFFFFU << GMAC_CUR_HOST_RX_DESC_HRDAP_SHIFT)           /* 0xFFFFFFFF */
/* CUR_HOST_TX_BUF_ADDR */
#define GMAC_CUR_HOST_TX_BUF_ADDR_OFFSET                   (0x1050U)
#define GMAC_CUR_HOST_TX_BUF_ADDR                          (0x0U)
#define GMAC_CUR_HOST_TX_BUF_ADDR_HTBAP_SHIFT              (0U)
#define GMAC_CUR_HOST_TX_BUF_ADDR_HTBAP_MASK               (0xFFFFFFFFU << GMAC_CUR_HOST_TX_BUF_ADDR_HTBAP_SHIFT)       /* 0xFFFFFFFF */
/* CUR_HOST_RX_BUF_ADDR */
#define GMAC_CUR_HOST_RX_BUF_ADDR_OFFSET                   (0x1054U)
#define GMAC_CUR_HOST_RX_BUF_ADDR                          (0x0U)
#define GMAC_CUR_HOST_RX_BUF_ADDR_HRBAP_SHIFT              (0U)
#define GMAC_CUR_HOST_RX_BUF_ADDR_HRBAP_MASK               (0xFFFFFFFFU << GMAC_CUR_HOST_RX_BUF_ADDR_HRBAP_SHIFT)       /* 0xFFFFFFFF */
/******************************************CRU*******************************************/
/* APLL_CON0 */
#define CRU_APLL_CON0_OFFSET                               (0x0U)
#define CRU_APLL_CON0_FBDIV_SHIFT                          (0U)
#define CRU_APLL_CON0_FBDIV_MASK                           (0xFFFU << CRU_APLL_CON0_FBDIV_SHIFT)                        /* 0x00000FFF */
#define CRU_APLL_CON0_POSTDIV1_SHIFT                       (12U)
#define CRU_APLL_CON0_POSTDIV1_MASK                        (0x7U << CRU_APLL_CON0_POSTDIV1_SHIFT)                       /* 0x00007000 */
#define CRU_APLL_CON0_BYPASS_SHIFT                         (15U)
#define CRU_APLL_CON0_BYPASS_MASK                          (0x1U << CRU_APLL_CON0_BYPASS_SHIFT)                         /* 0x00008000 */
/* APLL_CON1 */
#define CRU_APLL_CON1_OFFSET                               (0x4U)
#define CRU_APLL_CON1_REFDIV_SHIFT                         (0U)
#define CRU_APLL_CON1_REFDIV_MASK                          (0x3FU << CRU_APLL_CON1_REFDIV_SHIFT)                        /* 0x0000003F */
#define CRU_APLL_CON1_POSTDIV2_SHIFT                       (6U)
#define CRU_APLL_CON1_POSTDIV2_MASK                        (0x7U << CRU_APLL_CON1_POSTDIV2_SHIFT)                       /* 0x000001C0 */
#define CRU_APLL_CON1_PLL_LOCK_SHIFT                       (10U)
#define CRU_APLL_CON1_PLL_LOCK_MASK                        (0x1U << CRU_APLL_CON1_PLL_LOCK_SHIFT)                       /* 0x00000400 */
#define CRU_APLL_CON1_DSMPD_SHIFT                          (12U)
#define CRU_APLL_CON1_DSMPD_MASK                           (0x1U << CRU_APLL_CON1_DSMPD_SHIFT)                          /* 0x00001000 */
#define CRU_APLL_CON1_PLLPD0_SHIFT                         (13U)
#define CRU_APLL_CON1_PLLPD0_MASK                          (0x1U << CRU_APLL_CON1_PLLPD0_SHIFT)                         /* 0x00002000 */
#define CRU_APLL_CON1_PLLPD1_SHIFT                         (14U)
#define CRU_APLL_CON1_PLLPD1_MASK                          (0x1U << CRU_APLL_CON1_PLLPD1_SHIFT)                         /* 0x00004000 */
#define CRU_APLL_CON1_PLLPDSEL_SHIFT                       (15U)
#define CRU_APLL_CON1_PLLPDSEL_MASK                        (0x1U << CRU_APLL_CON1_PLLPDSEL_SHIFT)                       /* 0x00008000 */
/* APLL_CON2 */
#define CRU_APLL_CON2_OFFSET                               (0x8U)
#define CRU_APLL_CON2_FRACDIV_SHIFT                        (0U)
#define CRU_APLL_CON2_FRACDIV_MASK                         (0xFFFFFFU << CRU_APLL_CON2_FRACDIV_SHIFT)                   /* 0x00FFFFFF */
#define CRU_APLL_CON2_DACPD_SHIFT                          (24U)
#define CRU_APLL_CON2_DACPD_MASK                           (0x1U << CRU_APLL_CON2_DACPD_SHIFT)                          /* 0x01000000 */
#define CRU_APLL_CON2_FOUTPOSTDIVPD_SHIFT                  (25U)
#define CRU_APLL_CON2_FOUTPOSTDIVPD_MASK                   (0x1U << CRU_APLL_CON2_FOUTPOSTDIVPD_SHIFT)                  /* 0x02000000 */
#define CRU_APLL_CON2_FOUTVCOPD_SHIFT                      (26U)
#define CRU_APLL_CON2_FOUTVCOPD_MASK                       (0x1U << CRU_APLL_CON2_FOUTVCOPD_SHIFT)                      /* 0x04000000 */
#define CRU_APLL_CON2_FOUT4PHASEPD_SHIFT                   (27U)
#define CRU_APLL_CON2_FOUT4PHASEPD_MASK                    (0x1U << CRU_APLL_CON2_FOUT4PHASEPD_SHIFT)                   /* 0x08000000 */
/* APLL_CON3 */
#define CRU_APLL_CON3_OFFSET                               (0xCU)
#define CRU_APLL_CON3_SSMOD_BP_SHIFT                       (0U)
#define CRU_APLL_CON3_SSMOD_BP_MASK                        (0x1U << CRU_APLL_CON3_SSMOD_BP_SHIFT)                       /* 0x00000001 */
#define CRU_APLL_CON3_SSMOD_DISABLE_SSCG_SHIFT             (1U)
#define CRU_APLL_CON3_SSMOD_DISABLE_SSCG_MASK              (0x1U << CRU_APLL_CON3_SSMOD_DISABLE_SSCG_SHIFT)             /* 0x00000002 */
#define CRU_APLL_CON3_SSMOD_RESET_SHIFT                    (2U)
#define CRU_APLL_CON3_SSMOD_RESET_MASK                     (0x1U << CRU_APLL_CON3_SSMOD_RESET_SHIFT)                    /* 0x00000004 */
#define CRU_APLL_CON3_SSMOD_DOWNSPREAD_SHIFT               (3U)
#define CRU_APLL_CON3_SSMOD_DOWNSPREAD_MASK                (0x1U << CRU_APLL_CON3_SSMOD_DOWNSPREAD_SHIFT)               /* 0x00000008 */
#define CRU_APLL_CON3_SSMOD_DIVVAL_SHIFT                   (4U)
#define CRU_APLL_CON3_SSMOD_DIVVAL_MASK                    (0xFU << CRU_APLL_CON3_SSMOD_DIVVAL_SHIFT)                   /* 0x000000F0 */
#define CRU_APLL_CON3_SSMOD_SPREAD_SHIFT                   (8U)
#define CRU_APLL_CON3_SSMOD_SPREAD_MASK                    (0x1FU << CRU_APLL_CON3_SSMOD_SPREAD_SHIFT)                  /* 0x00001F00 */
/* APLL_CON4 */
#define CRU_APLL_CON4_OFFSET                               (0x10U)
#define CRU_APLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT             (0U)
#define CRU_APLL_CON4_SSMOD_SEL_EXT_WAVE_MASK              (0x1U << CRU_APLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT)             /* 0x00000001 */
#define CRU_APLL_CON4_SSMOD_EXT_MAXADDR_SHIFT              (8U)
#define CRU_APLL_CON4_SSMOD_EXT_MAXADDR_MASK               (0xFFU << CRU_APLL_CON4_SSMOD_EXT_MAXADDR_SHIFT)             /* 0x0000FF00 */
/* DPLL_CON0 */
#define CRU_DPLL_CON0_OFFSET                               (0x20U)
#define CRU_DPLL_CON0_FBDIV_SHIFT                          (0U)
#define CRU_DPLL_CON0_FBDIV_MASK                           (0xFFFU << CRU_DPLL_CON0_FBDIV_SHIFT)                        /* 0x00000FFF */
#define CRU_DPLL_CON0_POSTDIV1_SHIFT                       (12U)
#define CRU_DPLL_CON0_POSTDIV1_MASK                        (0x7U << CRU_DPLL_CON0_POSTDIV1_SHIFT)                       /* 0x00007000 */
#define CRU_DPLL_CON0_BYPASS_SHIFT                         (15U)
#define CRU_DPLL_CON0_BYPASS_MASK                          (0x1U << CRU_DPLL_CON0_BYPASS_SHIFT)                         /* 0x00008000 */
/* DPLL_CON1 */
#define CRU_DPLL_CON1_OFFSET                               (0x24U)
#define CRU_DPLL_CON1_REFDIV_SHIFT                         (0U)
#define CRU_DPLL_CON1_REFDIV_MASK                          (0x3FU << CRU_DPLL_CON1_REFDIV_SHIFT)                        /* 0x0000003F */
#define CRU_DPLL_CON1_POSTDIV2_SHIFT                       (6U)
#define CRU_DPLL_CON1_POSTDIV2_MASK                        (0x7U << CRU_DPLL_CON1_POSTDIV2_SHIFT)                       /* 0x000001C0 */
#define CRU_DPLL_CON1_PLL_LOCK_SHIFT                       (10U)
#define CRU_DPLL_CON1_PLL_LOCK_MASK                        (0x1U << CRU_DPLL_CON1_PLL_LOCK_SHIFT)                       /* 0x00000400 */
#define CRU_DPLL_CON1_DSMPD_SHIFT                          (12U)
#define CRU_DPLL_CON1_DSMPD_MASK                           (0x1U << CRU_DPLL_CON1_DSMPD_SHIFT)                          /* 0x00001000 */
#define CRU_DPLL_CON1_PLLPD0_SHIFT                         (13U)
#define CRU_DPLL_CON1_PLLPD0_MASK                          (0x1U << CRU_DPLL_CON1_PLLPD0_SHIFT)                         /* 0x00002000 */
#define CRU_DPLL_CON1_PLLPD1_SHIFT                         (14U)
#define CRU_DPLL_CON1_PLLPD1_MASK                          (0x1U << CRU_DPLL_CON1_PLLPD1_SHIFT)                         /* 0x00004000 */
#define CRU_DPLL_CON1_PLLPDSEL_SHIFT                       (15U)
#define CRU_DPLL_CON1_PLLPDSEL_MASK                        (0x1U << CRU_DPLL_CON1_PLLPDSEL_SHIFT)                       /* 0x00008000 */
/* DPLL_CON2 */
#define CRU_DPLL_CON2_OFFSET                               (0x28U)
#define CRU_DPLL_CON2_FRACDIV_SHIFT                        (0U)
#define CRU_DPLL_CON2_FRACDIV_MASK                         (0xFFFFFFU << CRU_DPLL_CON2_FRACDIV_SHIFT)                   /* 0x00FFFFFF */
#define CRU_DPLL_CON2_DACPD_SHIFT                          (24U)
#define CRU_DPLL_CON2_DACPD_MASK                           (0x1U << CRU_DPLL_CON2_DACPD_SHIFT)                          /* 0x01000000 */
#define CRU_DPLL_CON2_FOUTPOSTDIVPD_SHIFT                  (25U)
#define CRU_DPLL_CON2_FOUTPOSTDIVPD_MASK                   (0x1U << CRU_DPLL_CON2_FOUTPOSTDIVPD_SHIFT)                  /* 0x02000000 */
#define CRU_DPLL_CON2_FOUTVCOPD_SHIFT                      (26U)
#define CRU_DPLL_CON2_FOUTVCOPD_MASK                       (0x1U << CRU_DPLL_CON2_FOUTVCOPD_SHIFT)                      /* 0x04000000 */
#define CRU_DPLL_CON2_FOUT4PHASEPD_SHIFT                   (27U)
#define CRU_DPLL_CON2_FOUT4PHASEPD_MASK                    (0x1U << CRU_DPLL_CON2_FOUT4PHASEPD_SHIFT)                   /* 0x08000000 */
/* DPLL_CON3 */
#define CRU_DPLL_CON3_OFFSET                               (0x2CU)
#define CRU_DPLL_CON3_SSMOD_BP_SHIFT                       (0U)
#define CRU_DPLL_CON3_SSMOD_BP_MASK                        (0x1U << CRU_DPLL_CON3_SSMOD_BP_SHIFT)                       /* 0x00000001 */
#define CRU_DPLL_CON3_SSMOD_DISABLE_SSCG_SHIFT             (1U)
#define CRU_DPLL_CON3_SSMOD_DISABLE_SSCG_MASK              (0x1U << CRU_DPLL_CON3_SSMOD_DISABLE_SSCG_SHIFT)             /* 0x00000002 */
#define CRU_DPLL_CON3_SSMOD_RESET_SHIFT                    (2U)
#define CRU_DPLL_CON3_SSMOD_RESET_MASK                     (0x1U << CRU_DPLL_CON3_SSMOD_RESET_SHIFT)                    /* 0x00000004 */
#define CRU_DPLL_CON3_SSMOD_DOWNSPREAD_SHIFT               (3U)
#define CRU_DPLL_CON3_SSMOD_DOWNSPREAD_MASK                (0x1U << CRU_DPLL_CON3_SSMOD_DOWNSPREAD_SHIFT)               /* 0x00000008 */
#define CRU_DPLL_CON3_SSMOD_DIVVAL_SHIFT                   (4U)
#define CRU_DPLL_CON3_SSMOD_DIVVAL_MASK                    (0xFU << CRU_DPLL_CON3_SSMOD_DIVVAL_SHIFT)                   /* 0x000000F0 */
#define CRU_DPLL_CON3_SSMOD_SPREAD_SHIFT                   (8U)
#define CRU_DPLL_CON3_SSMOD_SPREAD_MASK                    (0x1FU << CRU_DPLL_CON3_SSMOD_SPREAD_SHIFT)                  /* 0x00001F00 */
/* DPLL_CON4 */
#define CRU_DPLL_CON4_OFFSET                               (0x30U)
#define CRU_DPLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT             (0U)
#define CRU_DPLL_CON4_SSMOD_SEL_EXT_WAVE_MASK              (0x1U << CRU_DPLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT)             /* 0x00000001 */
#define CRU_DPLL_CON4_SSMOD_EXT_MAXADDR_SHIFT              (8U)
#define CRU_DPLL_CON4_SSMOD_EXT_MAXADDR_MASK               (0xFFU << CRU_DPLL_CON4_SSMOD_EXT_MAXADDR_SHIFT)             /* 0x0000FF00 */
/* VPLL0_CON0 */
#define CRU_VPLL0_CON0_OFFSET                              (0x40U)
#define CRU_VPLL0_CON0_FBDIV_SHIFT                         (0U)
#define CRU_VPLL0_CON0_FBDIV_MASK                          (0xFFFU << CRU_VPLL0_CON0_FBDIV_SHIFT)                       /* 0x00000FFF */
#define CRU_VPLL0_CON0_POSTDIV1_SHIFT                      (12U)
#define CRU_VPLL0_CON0_POSTDIV1_MASK                       (0x7U << CRU_VPLL0_CON0_POSTDIV1_SHIFT)                      /* 0x00007000 */
#define CRU_VPLL0_CON0_BYPASS_SHIFT                        (15U)
#define CRU_VPLL0_CON0_BYPASS_MASK                         (0x1U << CRU_VPLL0_CON0_BYPASS_SHIFT)                        /* 0x00008000 */
/* VPLL0_CON1 */
#define CRU_VPLL0_CON1_OFFSET                              (0x44U)
#define CRU_VPLL0_CON1_REFDIV_SHIFT                        (0U)
#define CRU_VPLL0_CON1_REFDIV_MASK                         (0x3FU << CRU_VPLL0_CON1_REFDIV_SHIFT)                       /* 0x0000003F */
#define CRU_VPLL0_CON1_POSTDIV2_SHIFT                      (6U)
#define CRU_VPLL0_CON1_POSTDIV2_MASK                       (0x7U << CRU_VPLL0_CON1_POSTDIV2_SHIFT)                      /* 0x000001C0 */
#define CRU_VPLL0_CON1_PLL_LOCK_SHIFT                      (10U)
#define CRU_VPLL0_CON1_PLL_LOCK_MASK                       (0x1U << CRU_VPLL0_CON1_PLL_LOCK_SHIFT)                      /* 0x00000400 */
#define CRU_VPLL0_CON1_DSMPD_SHIFT                         (12U)
#define CRU_VPLL0_CON1_DSMPD_MASK                          (0x1U << CRU_VPLL0_CON1_DSMPD_SHIFT)                         /* 0x00001000 */
#define CRU_VPLL0_CON1_PLLPD0_SHIFT                        (13U)
#define CRU_VPLL0_CON1_PLLPD0_MASK                         (0x1U << CRU_VPLL0_CON1_PLLPD0_SHIFT)                        /* 0x00002000 */
#define CRU_VPLL0_CON1_PLLPD1_SHIFT                        (14U)
#define CRU_VPLL0_CON1_PLLPD1_MASK                         (0x1U << CRU_VPLL0_CON1_PLLPD1_SHIFT)                        /* 0x00004000 */
#define CRU_VPLL0_CON1_PLLPDSEL_SHIFT                      (15U)
#define CRU_VPLL0_CON1_PLLPDSEL_MASK                       (0x1U << CRU_VPLL0_CON1_PLLPDSEL_SHIFT)                      /* 0x00008000 */
/* VPLL0_CON2 */
#define CRU_VPLL0_CON2_OFFSET                              (0x48U)
#define CRU_VPLL0_CON2_FRACDIV_SHIFT                       (0U)
#define CRU_VPLL0_CON2_FRACDIV_MASK                        (0xFFFFFFU << CRU_VPLL0_CON2_FRACDIV_SHIFT)                  /* 0x00FFFFFF */
#define CRU_VPLL0_CON2_DACPD_SHIFT                         (24U)
#define CRU_VPLL0_CON2_DACPD_MASK                          (0x1U << CRU_VPLL0_CON2_DACPD_SHIFT)                         /* 0x01000000 */
#define CRU_VPLL0_CON2_FOUTPOSTDIVPD_SHIFT                 (25U)
#define CRU_VPLL0_CON2_FOUTPOSTDIVPD_MASK                  (0x1U << CRU_VPLL0_CON2_FOUTPOSTDIVPD_SHIFT)                 /* 0x02000000 */
#define CRU_VPLL0_CON2_FOUTVCOPD_SHIFT                     (26U)
#define CRU_VPLL0_CON2_FOUTVCOPD_MASK                      (0x1U << CRU_VPLL0_CON2_FOUTVCOPD_SHIFT)                     /* 0x04000000 */
#define CRU_VPLL0_CON2_FOUT4PHASEPD_SHIFT                  (27U)
#define CRU_VPLL0_CON2_FOUT4PHASEPD_MASK                   (0x1U << CRU_VPLL0_CON2_FOUT4PHASEPD_SHIFT)                  /* 0x08000000 */
/* VPLL0_CON3 */
#define CRU_VPLL0_CON3_OFFSET                              (0x4CU)
#define CRU_VPLL0_CON3_SSMOD_BP_SHIFT                      (0U)
#define CRU_VPLL0_CON3_SSMOD_BP_MASK                       (0x1U << CRU_VPLL0_CON3_SSMOD_BP_SHIFT)                      /* 0x00000001 */
#define CRU_VPLL0_CON3_SSMOD_DISABLE_SSCG_SHIFT            (1U)
#define CRU_VPLL0_CON3_SSMOD_DISABLE_SSCG_MASK             (0x1U << CRU_VPLL0_CON3_SSMOD_DISABLE_SSCG_SHIFT)            /* 0x00000002 */
#define CRU_VPLL0_CON3_SSMOD_RESET_SHIFT                   (2U)
#define CRU_VPLL0_CON3_SSMOD_RESET_MASK                    (0x1U << CRU_VPLL0_CON3_SSMOD_RESET_SHIFT)                   /* 0x00000004 */
#define CRU_VPLL0_CON3_SSMOD_DOWNSPREAD_SHIFT              (3U)
#define CRU_VPLL0_CON3_SSMOD_DOWNSPREAD_MASK               (0x1U << CRU_VPLL0_CON3_SSMOD_DOWNSPREAD_SHIFT)              /* 0x00000008 */
#define CRU_VPLL0_CON3_SSMOD_DIVVAL_SHIFT                  (4U)
#define CRU_VPLL0_CON3_SSMOD_DIVVAL_MASK                   (0xFU << CRU_VPLL0_CON3_SSMOD_DIVVAL_SHIFT)                  /* 0x000000F0 */
#define CRU_VPLL0_CON3_SSMOD_SPREAD_SHIFT                  (8U)
#define CRU_VPLL0_CON3_SSMOD_SPREAD_MASK                   (0x1FU << CRU_VPLL0_CON3_SSMOD_SPREAD_SHIFT)                 /* 0x00001F00 */
/* VPLL0_CON4 */
#define CRU_VPLL0_CON4_OFFSET                              (0x50U)
#define CRU_VPLL0_CON4_SSMOD_SEL_EXT_WAVE_SHIFT            (0U)
#define CRU_VPLL0_CON4_SSMOD_SEL_EXT_WAVE_MASK             (0x1U << CRU_VPLL0_CON4_SSMOD_SEL_EXT_WAVE_SHIFT)            /* 0x00000001 */
#define CRU_VPLL0_CON4_SSMOD_EXT_MAXADDR_SHIFT             (8U)
#define CRU_VPLL0_CON4_SSMOD_EXT_MAXADDR_MASK              (0xFFU << CRU_VPLL0_CON4_SSMOD_EXT_MAXADDR_SHIFT)            /* 0x0000FF00 */
/* VPLL1_CON0 */
#define CRU_VPLL1_CON0_OFFSET                              (0x60U)
#define CRU_VPLL1_CON0_FBDIV_SHIFT                         (0U)
#define CRU_VPLL1_CON0_FBDIV_MASK                          (0xFFFU << CRU_VPLL1_CON0_FBDIV_SHIFT)                       /* 0x00000FFF */
#define CRU_VPLL1_CON0_POSTDIV1_SHIFT                      (12U)
#define CRU_VPLL1_CON0_POSTDIV1_MASK                       (0x7U << CRU_VPLL1_CON0_POSTDIV1_SHIFT)                      /* 0x00007000 */
#define CRU_VPLL1_CON0_BYPASS_SHIFT                        (15U)
#define CRU_VPLL1_CON0_BYPASS_MASK                         (0x1U << CRU_VPLL1_CON0_BYPASS_SHIFT)                        /* 0x00008000 */
/* VPLL1_CON1 */
#define CRU_VPLL1_CON1_OFFSET                              (0x64U)
#define CRU_VPLL1_CON1_REFDIV_SHIFT                        (0U)
#define CRU_VPLL1_CON1_REFDIV_MASK                         (0x3FU << CRU_VPLL1_CON1_REFDIV_SHIFT)                       /* 0x0000003F */
#define CRU_VPLL1_CON1_POSTDIV2_SHIFT                      (6U)
#define CRU_VPLL1_CON1_POSTDIV2_MASK                       (0x7U << CRU_VPLL1_CON1_POSTDIV2_SHIFT)                      /* 0x000001C0 */
#define CRU_VPLL1_CON1_PLL_LOCK_SHIFT                      (10U)
#define CRU_VPLL1_CON1_PLL_LOCK_MASK                       (0x1U << CRU_VPLL1_CON1_PLL_LOCK_SHIFT)                      /* 0x00000400 */
#define CRU_VPLL1_CON1_DSMPD_SHIFT                         (12U)
#define CRU_VPLL1_CON1_DSMPD_MASK                          (0x1U << CRU_VPLL1_CON1_DSMPD_SHIFT)                         /* 0x00001000 */
#define CRU_VPLL1_CON1_PLLPD0_SHIFT                        (13U)
#define CRU_VPLL1_CON1_PLLPD0_MASK                         (0x1U << CRU_VPLL1_CON1_PLLPD0_SHIFT)                        /* 0x00002000 */
#define CRU_VPLL1_CON1_PLLPD1_SHIFT                        (14U)
#define CRU_VPLL1_CON1_PLLPD1_MASK                         (0x1U << CRU_VPLL1_CON1_PLLPD1_SHIFT)                        /* 0x00004000 */
#define CRU_VPLL1_CON1_PLLPDSEL_SHIFT                      (15U)
#define CRU_VPLL1_CON1_PLLPDSEL_MASK                       (0x1U << CRU_VPLL1_CON1_PLLPDSEL_SHIFT)                      /* 0x00008000 */
/* VPLL1_CON2 */
#define CRU_VPLL1_CON2_OFFSET                              (0x68U)
#define CRU_VPLL1_CON2_FRACDIV_SHIFT                       (0U)
#define CRU_VPLL1_CON2_FRACDIV_MASK                        (0xFFFFFFU << CRU_VPLL1_CON2_FRACDIV_SHIFT)                  /* 0x00FFFFFF */
#define CRU_VPLL1_CON2_DACPD_SHIFT                         (24U)
#define CRU_VPLL1_CON2_DACPD_MASK                          (0x1U << CRU_VPLL1_CON2_DACPD_SHIFT)                         /* 0x01000000 */
#define CRU_VPLL1_CON2_FOUTPOSTDIVPD_SHIFT                 (25U)
#define CRU_VPLL1_CON2_FOUTPOSTDIVPD_MASK                  (0x1U << CRU_VPLL1_CON2_FOUTPOSTDIVPD_SHIFT)                 /* 0x02000000 */
#define CRU_VPLL1_CON2_FOUTVCOPD_SHIFT                     (26U)
#define CRU_VPLL1_CON2_FOUTVCOPD_MASK                      (0x1U << CRU_VPLL1_CON2_FOUTVCOPD_SHIFT)                     /* 0x04000000 */
#define CRU_VPLL1_CON2_FOUT4PHASEPD_SHIFT                  (27U)
#define CRU_VPLL1_CON2_FOUT4PHASEPD_MASK                   (0x1U << CRU_VPLL1_CON2_FOUT4PHASEPD_SHIFT)                  /* 0x08000000 */
/* VPLL1_CON3 */
#define CRU_VPLL1_CON3_OFFSET                              (0x6CU)
#define CRU_VPLL1_CON3_SSMOD_BP_SHIFT                      (0U)
#define CRU_VPLL1_CON3_SSMOD_BP_MASK                       (0x1U << CRU_VPLL1_CON3_SSMOD_BP_SHIFT)                      /* 0x00000001 */
#define CRU_VPLL1_CON3_SSMOD_DISABLE_SSCG_SHIFT            (1U)
#define CRU_VPLL1_CON3_SSMOD_DISABLE_SSCG_MASK             (0x1U << CRU_VPLL1_CON3_SSMOD_DISABLE_SSCG_SHIFT)            /* 0x00000002 */
#define CRU_VPLL1_CON3_SSMOD_RESET_SHIFT                   (2U)
#define CRU_VPLL1_CON3_SSMOD_RESET_MASK                    (0x1U << CRU_VPLL1_CON3_SSMOD_RESET_SHIFT)                   /* 0x00000004 */
#define CRU_VPLL1_CON3_SSMOD_DOWNSPREAD_SHIFT              (3U)
#define CRU_VPLL1_CON3_SSMOD_DOWNSPREAD_MASK               (0x1U << CRU_VPLL1_CON3_SSMOD_DOWNSPREAD_SHIFT)              /* 0x00000008 */
#define CRU_VPLL1_CON3_SSMOD_DIVVAL_SHIFT                  (4U)
#define CRU_VPLL1_CON3_SSMOD_DIVVAL_MASK                   (0xFU << CRU_VPLL1_CON3_SSMOD_DIVVAL_SHIFT)                  /* 0x000000F0 */
#define CRU_VPLL1_CON3_SSMOD_SPREAD_SHIFT                  (8U)
#define CRU_VPLL1_CON3_SSMOD_SPREAD_MASK                   (0x1FU << CRU_VPLL1_CON3_SSMOD_SPREAD_SHIFT)                 /* 0x00001F00 */
/* VPLL1_CON4 */
#define CRU_VPLL1_CON4_OFFSET                              (0x70U)
#define CRU_VPLL1_CON4_SSMOD_SEL_EXT_WAVE_SHIFT            (0U)
#define CRU_VPLL1_CON4_SSMOD_SEL_EXT_WAVE_MASK             (0x1U << CRU_VPLL1_CON4_SSMOD_SEL_EXT_WAVE_SHIFT)            /* 0x00000001 */
#define CRU_VPLL1_CON4_SSMOD_EXT_MAXADDR_SHIFT             (8U)
#define CRU_VPLL1_CON4_SSMOD_EXT_MAXADDR_MASK              (0xFFU << CRU_VPLL1_CON4_SSMOD_EXT_MAXADDR_SHIFT)            /* 0x0000FF00 */
/* MODE_CON00 */
#define CRU_MODE_CON00_OFFSET                              (0xA0U)
#define CRU_MODE_CON00_APLL_WORK_MODE_SHIFT                (0U)
#define CRU_MODE_CON00_APLL_WORK_MODE_MASK                 (0x3U << CRU_MODE_CON00_APLL_WORK_MODE_SHIFT)                /* 0x00000003 */
#define CRU_MODE_CON00_DPLL_WORK_MODE_SHIFT                (2U)
#define CRU_MODE_CON00_DPLL_WORK_MODE_MASK                 (0x3U << CRU_MODE_CON00_DPLL_WORK_MODE_SHIFT)                /* 0x0000000C */
#define CRU_MODE_CON00_VPLL0_WORK_MODE_SHIFT               (4U)
#define CRU_MODE_CON00_VPLL0_WORK_MODE_MASK                (0x3U << CRU_MODE_CON00_VPLL0_WORK_MODE_SHIFT)               /* 0x00000030 */
#define CRU_MODE_CON00_VPLL1_WORK_MODE_SHIFT               (6U)
#define CRU_MODE_CON00_VPLL1_WORK_MODE_MASK                (0x3U << CRU_MODE_CON00_VPLL1_WORK_MODE_SHIFT)               /* 0x000000C0 */
#define CRU_MODE_CON00_USBPHY480M_WORK_MODE_SHIFT          (8U)
#define CRU_MODE_CON00_USBPHY480M_WORK_MODE_MASK           (0x3U << CRU_MODE_CON00_USBPHY480M_WORK_MODE_SHIFT)          /* 0x00000300 */
#define CRU_MODE_CON00_APLL_CLK_SEL_SHIFT                  (10U)
#define CRU_MODE_CON00_APLL_CLK_SEL_MASK                   (0x1U << CRU_MODE_CON00_APLL_CLK_SEL_SHIFT)                  /* 0x00000400 */
#define CRU_MODE_CON00_DPLL_CLK_SEL_SHIFT                  (11U)
#define CRU_MODE_CON00_DPLL_CLK_SEL_MASK                   (0x1U << CRU_MODE_CON00_DPLL_CLK_SEL_SHIFT)                  /* 0x00000800 */
#define CRU_MODE_CON00_VPLL0_CLK_SEL_SHIFT                 (12U)
#define CRU_MODE_CON00_VPLL0_CLK_SEL_MASK                  (0x1U << CRU_MODE_CON00_VPLL0_CLK_SEL_SHIFT)                 /* 0x00001000 */
#define CRU_MODE_CON00_VPLL1_CLK_SEL_SHIFT                 (13U)
#define CRU_MODE_CON00_VPLL1_CLK_SEL_MASK                  (0x1U << CRU_MODE_CON00_VPLL1_CLK_SEL_SHIFT)                 /* 0x00002000 */
/* MISC */
#define CRU_MISC_OFFSET                                    (0xA4U)
#define CRU_MISC_WARMRST_EN_SHIFT                          (0U)
#define CRU_MISC_WARMRST_EN_MASK                           (0x1U << CRU_MISC_WARMRST_EN_SHIFT)                          /* 0x00000001 */
#define CRU_MISC_CORE_SRST_WFIEN_SHIFT                     (1U)
#define CRU_MISC_CORE_SRST_WFIEN_MASK                      (0x1U << CRU_MISC_CORE_SRST_WFIEN_SHIFT)                     /* 0x00000002 */
#define CRU_MISC_CORE_WRST_WFIEN_SHIFT                     (2U)
#define CRU_MISC_CORE_WRST_WFIEN_MASK                      (0x1U << CRU_MISC_CORE_WRST_WFIEN_SHIFT)                     /* 0x00000004 */
#define CRU_MISC_COREPO_SRST_WFIEN_SHIFT                   (3U)
#define CRU_MISC_COREPO_SRST_WFIEN_MASK                    (0x1U << CRU_MISC_COREPO_SRST_WFIEN_SHIFT)                   /* 0x00000008 */
#define CRU_MISC_COREPO_WRST_WFIEN_SHIFT                   (4U)
#define CRU_MISC_COREPO_WRST_WFIEN_MASK                    (0x1U << CRU_MISC_COREPO_WRST_WFIEN_SHIFT)                   /* 0x00000010 */
#define CRU_MISC_CORE_HIGH_FREQ_RST_EN_SHIFT               (12U)
#define CRU_MISC_CORE_HIGH_FREQ_RST_EN_MASK                (0xFU << CRU_MISC_CORE_HIGH_FREQ_RST_EN_SHIFT)               /* 0x0000F000 */
/* GLB_CNT_TH */
#define CRU_GLB_CNT_TH_OFFSET                              (0xB0U)
#define CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_SHIFT (0U)
#define CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_MASK (0xFFFFFFFFU << CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_SHIFT) /* 0xFFFFFFFF */
/* GLB_RST_ST */
#define CRU_GLB_RST_ST_OFFSET                              (0xB4U)
#define CRU_GLB_RST_ST_FST_GLB_RST_ST_SHIFT                (0U)
#define CRU_GLB_RST_ST_FST_GLB_RST_ST_MASK                 (0x1U << CRU_GLB_RST_ST_FST_GLB_RST_ST_SHIFT)                /* 0x00000001 */
#define CRU_GLB_RST_ST_SND_GLB_RST_ST_SHIFT                (1U)
#define CRU_GLB_RST_ST_SND_GLB_RST_ST_MASK                 (0x1U << CRU_GLB_RST_ST_SND_GLB_RST_ST_SHIFT)                /* 0x00000002 */
#define CRU_GLB_RST_ST_FST_GLB_WDT_RST_ST_SHIFT            (2U)
#define CRU_GLB_RST_ST_FST_GLB_WDT_RST_ST_MASK             (0x1U << CRU_GLB_RST_ST_FST_GLB_WDT_RST_ST_SHIFT)            /* 0x00000004 */
#define CRU_GLB_RST_ST_SND_GLB_WDT_RST_ST_SHIFT            (3U)
#define CRU_GLB_RST_ST_SND_GLB_WDT_RST_ST_MASK             (0x1U << CRU_GLB_RST_ST_SND_GLB_WDT_RST_ST_SHIFT)            /* 0x00000008 */
#define CRU_GLB_RST_ST_FST_GLB_TSADC_RST_ST_SHIFT          (4U)
#define CRU_GLB_RST_ST_FST_GLB_TSADC_RST_ST_MASK           (0x1U << CRU_GLB_RST_ST_FST_GLB_TSADC_RST_ST_SHIFT)          /* 0x00000010 */
#define CRU_GLB_RST_ST_SND_GLB_TSADC_RST_ST_SHIFT          (5U)
#define CRU_GLB_RST_ST_SND_GLB_TSADC_RST_ST_MASK           (0x1U << CRU_GLB_RST_ST_SND_GLB_TSADC_RST_ST_SHIFT)          /* 0x00000020 */
#define CRU_GLB_RST_ST_RESETN_CORE_SRC_ST_SHIFT            (16U)
#define CRU_GLB_RST_ST_RESETN_CORE_SRC_ST_MASK             (0xFU << CRU_GLB_RST_ST_RESETN_CORE_SRC_ST_SHIFT)            /* 0x000F0000 */
#define CRU_GLB_RST_ST_RESETN_COREPO_SRC_ST_SHIFT          (20U)
#define CRU_GLB_RST_ST_RESETN_COREPO_SRC_ST_MASK           (0xFU << CRU_GLB_RST_ST_RESETN_COREPO_SRC_ST_SHIFT)          /* 0x00F00000 */
/* GLB_SRST_FST_VALUE */
#define CRU_GLB_SRST_FST_VALUE_OFFSET                      (0xB8U)
#define CRU_GLB_SRST_FST_VALUE_GLB_SRST_FST_SHIFT          (0U)
#define CRU_GLB_SRST_FST_VALUE_GLB_SRST_FST_MASK           (0xFFFFU << CRU_GLB_SRST_FST_VALUE_GLB_SRST_FST_SHIFT)       /* 0x0000FFFF */
/* GLB_SRST_SND_VALUE */
#define CRU_GLB_SRST_SND_VALUE_OFFSET                      (0xBCU)
#define CRU_GLB_SRST_SND_VALUE_GLB_SRST_SND_SHIFT          (0U)
#define CRU_GLB_SRST_SND_VALUE_GLB_SRST_SND_MASK           (0xFFFFU << CRU_GLB_SRST_SND_VALUE_GLB_SRST_SND_SHIFT)       /* 0x0000FFFF */
/* GLB_RST_CON */
#define CRU_GLB_RST_CON_OFFSET                             (0xC0U)
#define CRU_GLB_RST_CON_TSADC_GLB_SRST_CTRL_SHIFT          (0U)
#define CRU_GLB_RST_CON_TSADC_GLB_SRST_CTRL_MASK           (0x1U << CRU_GLB_RST_CON_TSADC_GLB_SRST_CTRL_SHIFT)          /* 0x00000001 */
#define CRU_GLB_RST_CON_WDT_GLB_SRST_CTRL_SHIFT            (1U)
#define CRU_GLB_RST_CON_WDT_GLB_SRST_CTRL_MASK             (0x1U << CRU_GLB_RST_CON_WDT_GLB_SRST_CTRL_SHIFT)            /* 0x00000002 */
#define CRU_GLB_RST_CON_PMU_SRST_CTRL_SHIFT                (2U)
#define CRU_GLB_RST_CON_PMU_SRST_CTRL_MASK                 (0x1U << CRU_GLB_RST_CON_PMU_SRST_CTRL_SHIFT)                /* 0x00000004 */
#define CRU_GLB_RST_CON_PMU_SRST_GLB_RST_EN_SHIFT          (3U)
#define CRU_GLB_RST_CON_PMU_SRST_GLB_RST_EN_MASK           (0x1U << CRU_GLB_RST_CON_PMU_SRST_GLB_RST_EN_SHIFT)          /* 0x00000008 */
#define CRU_GLB_RST_CON_PMU_SRST_WDT_EN_SHIFT              (4U)
#define CRU_GLB_RST_CON_PMU_SRST_WDT_EN_MASK               (0x1U << CRU_GLB_RST_CON_PMU_SRST_WDT_EN_SHIFT)              /* 0x00000010 */
#define CRU_GLB_RST_CON_TSADC_SHUT_RESET_EXT_EN_SHIFT      (6U)
#define CRU_GLB_RST_CON_TSADC_SHUT_RESET_EXT_EN_MASK       (0x1U << CRU_GLB_RST_CON_TSADC_SHUT_RESET_EXT_EN_SHIFT)      /* 0x00000040 */
#define CRU_GLB_RST_CON_WDT_RESET_EXT_EN_SHIFT             (7U)
#define CRU_GLB_RST_CON_WDT_RESET_EXT_EN_MASK              (0x1U << CRU_GLB_RST_CON_WDT_RESET_EXT_EN_SHIFT)             /* 0x00000080 */
#define CRU_GLB_RST_CON_CHIPRSTN_PD_SEL_SHIFT              (8U)
#define CRU_GLB_RST_CON_CHIPRSTN_PD_SEL_MASK               (0x1U << CRU_GLB_RST_CON_CHIPRSTN_PD_SEL_SHIFT)              /* 0x00000100 */
/* GLB_PLL_LOCK */
#define CRU_GLB_PLL_LOCK_OFFSET                            (0xC4U)
#define CRU_GLB_PLL_LOCK_PLL_LOCKPERIOD_SHIFT              (0U)
#define CRU_GLB_PLL_LOCK_PLL_LOCKPERIOD_MASK               (0xFFFFU << CRU_GLB_PLL_LOCK_PLL_LOCKPERIOD_SHIFT)           /* 0x0000FFFF */
/* HWFFC_CON0 */
#define CRU_HWFFC_CON0_OFFSET                              (0xE0U)
#define CRU_HWFFC_CON0_CLK_CORE_DIV_CON_SHIFT              (0U)
#define CRU_HWFFC_CON0_CLK_CORE_DIV_CON_MASK               (0xFU << CRU_HWFFC_CON0_CLK_CORE_DIV_CON_SHIFT)              /* 0x0000000F */
#define CRU_HWFFC_CON0_BACKUPPLL_SEL_SHIFT                 (6U)
#define CRU_HWFFC_CON0_BACKUPPLL_SEL_MASK                  (0x3U << CRU_HWFFC_CON0_BACKUPPLL_SEL_SHIFT)                 /* 0x000000C0 */
#define CRU_HWFFC_CON0_HWFFC_REQ_SHIFT                     (8U)
#define CRU_HWFFC_CON0_HWFFC_REQ_MASK                      (0x1U << CRU_HWFFC_CON0_HWFFC_REQ_SHIFT)                     /* 0x00000100 */
#define CRU_HWFFC_CON0_HWFFC_MODE_SHIFT                    (9U)
#define CRU_HWFFC_CON0_HWFFC_MODE_MASK                     (0x1U << CRU_HWFFC_CON0_HWFFC_MODE_SHIFT)                    /* 0x00000200 */
/* HWFFC_TH */
#define CRU_HWFFC_TH_OFFSET                                (0xE8U)
#define CRU_HWFFC_TH_PLL_PD_EXTEND_TH_SHIFT                (0U)
#define CRU_HWFFC_TH_PLL_PD_EXTEND_TH_MASK                 (0xFFU << CRU_HWFFC_TH_PLL_PD_EXTEND_TH_SHIFT)               /* 0x000000FF */
#define CRU_HWFFC_TH_SWITCH_TH_SHIFT                       (8U)
#define CRU_HWFFC_TH_SWITCH_TH_MASK                        (0xFFU << CRU_HWFFC_TH_SWITCH_TH_SHIFT)                      /* 0x0000FF00 */
/* HWFFC_INTSTS */
#define CRU_HWFFC_INTSTS_OFFSET                            (0xECU)
#define CRU_HWFFC_INTSTS_HWFFC_DONE_SHIFT                  (0U)
#define CRU_HWFFC_INTSTS_HWFFC_DONE_MASK                   (0x1U << CRU_HWFFC_INTSTS_HWFFC_DONE_SHIFT)                  /* 0x00000001 */
#define CRU_HWFFC_INTSTS_HWFFC_STATE_SHIFT                 (4U)
#define CRU_HWFFC_INTSTS_HWFFC_STATE_MASK                  (0x7U << CRU_HWFFC_INTSTS_HWFFC_STATE_SHIFT)                 /* 0x00000070 */
#define CRU_HWFFC_INTSTS_HWFFC_DONE_INTEN_SHIFT            (8U)
#define CRU_HWFFC_INTSTS_HWFFC_DONE_INTEN_MASK             (0x1U << CRU_HWFFC_INTSTS_HWFFC_DONE_INTEN_SHIFT)            /* 0x00000100 */
/* APLL_CON0_S */
#define CRU_APLL_CON0_S_OFFSET                             (0xF0U)
#define CRU_APLL_CON0_S                                    (0x3064U)
#define CRU_APLL_CON0_S_FBDIV_SHIFT                        (0U)
#define CRU_APLL_CON0_S_FBDIV_MASK                         (0xFFFU << CRU_APLL_CON0_S_FBDIV_SHIFT)                      /* 0x00000FFF */
#define CRU_APLL_CON0_S_POSTDIV1_SHIFT                     (12U)
#define CRU_APLL_CON0_S_POSTDIV1_MASK                      (0x7U << CRU_APLL_CON0_S_POSTDIV1_SHIFT)                     /* 0x00007000 */
#define CRU_APLL_CON0_S_BYPASS_SHIFT                       (15U)
#define CRU_APLL_CON0_S_BYPASS_MASK                        (0x1U << CRU_APLL_CON0_S_BYPASS_SHIFT)                       /* 0x00008000 */
/* APLL_CON1_S */
#define CRU_APLL_CON1_S_OFFSET                             (0xF4U)
#define CRU_APLL_CON1_S                                    (0x1041U)
#define CRU_APLL_CON1_S_REFDIV_SHIFT                       (0U)
#define CRU_APLL_CON1_S_REFDIV_MASK                        (0x3FU << CRU_APLL_CON1_S_REFDIV_SHIFT)                      /* 0x0000003F */
#define CRU_APLL_CON1_S_POSTDIV2_SHIFT                     (6U)
#define CRU_APLL_CON1_S_POSTDIV2_MASK                      (0x7U << CRU_APLL_CON1_S_POSTDIV2_SHIFT)                     /* 0x000001C0 */
#define CRU_APLL_CON1_S_PLL_LOCK_SHIFT                     (10U)
#define CRU_APLL_CON1_S_PLL_LOCK_MASK                      (0x1U << CRU_APLL_CON1_S_PLL_LOCK_SHIFT)                     /* 0x00000400 */
#define CRU_APLL_CON1_S_DSMPD_SHIFT                        (12U)
#define CRU_APLL_CON1_S_DSMPD_MASK                         (0x1U << CRU_APLL_CON1_S_DSMPD_SHIFT)                        /* 0x00001000 */
#define CRU_APLL_CON1_S_PLLPD0_SHIFT                       (13U)
#define CRU_APLL_CON1_S_PLLPD0_MASK                        (0x1U << CRU_APLL_CON1_S_PLLPD0_SHIFT)                       /* 0x00002000 */
#define CRU_APLL_CON1_S_PLLPD1_SHIFT                       (14U)
#define CRU_APLL_CON1_S_PLLPD1_MASK                        (0x1U << CRU_APLL_CON1_S_PLLPD1_SHIFT)                       /* 0x00004000 */
#define CRU_APLL_CON1_S_PLLPDSEL_SHIFT                     (15U)
#define CRU_APLL_CON1_S_PLLPDSEL_MASK                      (0x1U << CRU_APLL_CON1_S_PLLPDSEL_SHIFT)                     /* 0x00008000 */
/* CLKSEL_CON0_S */
#define CRU_CLKSEL_CON0_S_OFFSET                           (0xF8U)
#define CRU_CLKSEL_CON0_S                                  (0x1300U)
#define CRU_CLKSEL_CON0_S_CLK_CORE_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON0_S_CLK_CORE_DIV_CON_MASK            (0xFU << CRU_CLKSEL_CON0_S_CLK_CORE_DIV_CON_SHIFT)           /* 0x0000000F */
#define CRU_CLKSEL_CON0_S_CORE_CLK_PLL_SEL_SHIFT           (6U)
#define CRU_CLKSEL_CON0_S_CORE_CLK_PLL_SEL_MASK            (0x3U << CRU_CLKSEL_CON0_S_CORE_CLK_PLL_SEL_SHIFT)           /* 0x000000C0 */
#define CRU_CLKSEL_CON0_S_CORE_DBG_DIV_CON_SHIFT           (8U)
#define CRU_CLKSEL_CON0_S_CORE_DBG_DIV_CON_MASK            (0xFU << CRU_CLKSEL_CON0_S_CORE_DBG_DIV_CON_SHIFT)           /* 0x00000F00 */
#define CRU_CLKSEL_CON0_S_ACLK_CORE_DIV_CON_SHIFT          (12U)
#define CRU_CLKSEL_CON0_S_ACLK_CORE_DIV_CON_MASK           (0x7U << CRU_CLKSEL_CON0_S_ACLK_CORE_DIV_CON_SHIFT)          /* 0x00007000 */
/* CLKSEL_CON0 */
#define CRU_CLKSEL_CON0_OFFSET                             (0x100U)
#define CRU_CLKSEL_CON0_CLK_CORE_DIV_CON_SHIFT             (0U)
#define CRU_CLKSEL_CON0_CLK_CORE_DIV_CON_MASK              (0xFU << CRU_CLKSEL_CON0_CLK_CORE_DIV_CON_SHIFT)             /* 0x0000000F */
#define CRU_CLKSEL_CON0_CORE_CLK_PLL_SEL_SHIFT             (6U)
#define CRU_CLKSEL_CON0_CORE_CLK_PLL_SEL_MASK              (0x3U << CRU_CLKSEL_CON0_CORE_CLK_PLL_SEL_SHIFT)             /* 0x000000C0 */
#define CRU_CLKSEL_CON0_CORE_DBG_DIV_CON_SHIFT             (8U)
#define CRU_CLKSEL_CON0_CORE_DBG_DIV_CON_MASK              (0xFU << CRU_CLKSEL_CON0_CORE_DBG_DIV_CON_SHIFT)             /* 0x00000F00 */
#define CRU_CLKSEL_CON0_ACLK_CORE_DIV_CON_SHIFT            (12U)
#define CRU_CLKSEL_CON0_ACLK_CORE_DIV_CON_MASK             (0x7U << CRU_CLKSEL_CON0_ACLK_CORE_DIV_CON_SHIFT)            /* 0x00007000 */
/* CLKSEL_CON1 */
#define CRU_CLKSEL_CON1_OFFSET                             (0x104U)
#define CRU_CLKSEL_CON1_DDRPHY_DFI_CLK4X_DIV_CON_SHIFT     (0U)
#define CRU_CLKSEL_CON1_DDRPHY_DFI_CLK4X_DIV_CON_MASK      (0x7U << CRU_CLKSEL_CON1_DDRPHY_DFI_CLK4X_DIV_CON_SHIFT)     /* 0x00000007 */
#define CRU_CLKSEL_CON1_DDRPHY_DFI_CLK4X_PLL_CLK_SEL_SHIFT (6U)
#define CRU_CLKSEL_CON1_DDRPHY_DFI_CLK4X_PLL_CLK_SEL_MASK  (0x3U << CRU_CLKSEL_CON1_DDRPHY_DFI_CLK4X_PLL_CLK_SEL_SHIFT) /* 0x000000C0 */
#define CRU_CLKSEL_CON1_DDR_STDBY_CLK_SEL_SHIFT            (8U)
#define CRU_CLKSEL_CON1_DDR_STDBY_CLK_SEL_MASK             (0x1U << CRU_CLKSEL_CON1_DDR_STDBY_CLK_SEL_SHIFT)            /* 0x00000100 */
/* CLKSEL_CON2 */
#define CRU_CLKSEL_CON2_OFFSET                             (0x108U)
#define CRU_CLKSEL_CON2_FUNC_24M_DIV_CON_SHIFT             (0U)
#define CRU_CLKSEL_CON2_FUNC_24M_DIV_CON_MASK              (0x1FU << CRU_CLKSEL_CON2_FUNC_24M_DIV_CON_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON2_CLK_32K_SEL_SHIFT                  (8U)
#define CRU_CLKSEL_CON2_CLK_32K_SEL_MASK                   (0x3U << CRU_CLKSEL_CON2_CLK_32K_SEL_SHIFT)                  /* 0x00000300 */
#define CRU_CLKSEL_CON2_CLK_32K_PLL_SEL_SHIFT              (10U)
#define CRU_CLKSEL_CON2_CLK_32K_PLL_SEL_MASK               (0x1U << CRU_CLKSEL_CON2_CLK_32K_PLL_SEL_SHIFT)              /* 0x00000400 */
/* CLKSEL_CON3 */
#define CRU_CLKSEL_CON3_OFFSET                             (0x10CU)
#define CRU_CLKSEL_CON3_CLK_32K_FRAC_DIV_CON_SHIFT         (0U)
#define CRU_CLKSEL_CON3_CLK_32K_FRAC_DIV_CON_MASK          (0xFFFFFFFFU << CRU_CLKSEL_CON3_CLK_32K_FRAC_DIV_CON_SHIFT)  /* 0xFFFFFFFF */
/* CLKSEL_CON4 */
#define CRU_CLKSEL_CON4_OFFSET                             (0x110U)
#define CRU_CLKSEL_CON4_CLK_32K_DIV_CON_SHIFT              (0U)
#define CRU_CLKSEL_CON4_CLK_32K_DIV_CON_MASK               (0xFFFFU << CRU_CLKSEL_CON4_CLK_32K_DIV_CON_SHIFT)           /* 0x0000FFFF */
/* CLKSEL_CON5 */
#define CRU_CLKSEL_CON5_OFFSET                             (0x114U)
#define CRU_CLKSEL_CON5_ACLK_BUS_DIV_CON_SHIFT             (0U)
#define CRU_CLKSEL_CON5_ACLK_BUS_DIV_CON_MASK              (0x1FU << CRU_CLKSEL_CON5_ACLK_BUS_DIV_CON_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON5_ACLK_HCLK_PCLK_BUS_PLL_SEL_SHIFT   (6U)
#define CRU_CLKSEL_CON5_ACLK_HCLK_PCLK_BUS_PLL_SEL_MASK    (0x3U << CRU_CLKSEL_CON5_ACLK_HCLK_PCLK_BUS_PLL_SEL_SHIFT)   /* 0x000000C0 */
/* CLKSEL_CON6 */
#define CRU_CLKSEL_CON6_OFFSET                             (0x118U)
#define CRU_CLKSEL_CON6_HCLK_BUS_DIV_CON_SHIFT             (0U)
#define CRU_CLKSEL_CON6_HCLK_BUS_DIV_CON_MASK              (0x1FU << CRU_CLKSEL_CON6_HCLK_BUS_DIV_CON_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON6_PCLK_BUS_DIV_CON_SHIFT             (8U)
#define CRU_CLKSEL_CON6_PCLK_BUS_DIV_CON_MASK              (0x1FU << CRU_CLKSEL_CON6_PCLK_BUS_DIV_CON_SHIFT)            /* 0x00001F00 */
/* CLKSEL_CON7 */
#define CRU_CLKSEL_CON7_OFFSET                             (0x11CU)
#define CRU_CLKSEL_CON7_CLK_CRYPTO_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON7_CLK_CRYPTO_DIV_CON_MASK            (0x1FU << CRU_CLKSEL_CON7_CLK_CRYPTO_DIV_CON_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON7_CLK_CRYPTO_PLL_SEL_SHIFT           (6U)
#define CRU_CLKSEL_CON7_CLK_CRYPTO_PLL_SEL_MASK            (0x3U << CRU_CLKSEL_CON7_CLK_CRYPTO_PLL_SEL_SHIFT)           /* 0x000000C0 */
#define CRU_CLKSEL_CON7_CLK_CRYPTO_APK_DIV_CON_SHIFT       (8U)
#define CRU_CLKSEL_CON7_CLK_CRYPTO_APK_DIV_CON_MASK        (0x1FU << CRU_CLKSEL_CON7_CLK_CRYPTO_APK_DIV_CON_SHIFT)      /* 0x00001F00 */
#define CRU_CLKSEL_CON7_CLK_CRYPTO_APK_SEL_SHIFT           (14U)
#define CRU_CLKSEL_CON7_CLK_CRYPTO_APK_SEL_MASK            (0x3U << CRU_CLKSEL_CON7_CLK_CRYPTO_APK_SEL_SHIFT)           /* 0x0000C000 */
/* CLKSEL_CON8 */
#define CRU_CLKSEL_CON8_OFFSET                             (0x120U)
#define CRU_CLKSEL_CON8_DCLK_VOP_DIV_CON_SHIFT             (0U)
#define CRU_CLKSEL_CON8_DCLK_VOP_DIV_CON_MASK              (0xFFU << CRU_CLKSEL_CON8_DCLK_VOP_DIV_CON_SHIFT)            /* 0x000000FF */
#define CRU_CLKSEL_CON8_DCLK_VOP_PLL_SEL_SHIFT             (10U)
#define CRU_CLKSEL_CON8_DCLK_VOP_PLL_SEL_MASK              (0x3U << CRU_CLKSEL_CON8_DCLK_VOP_PLL_SEL_SHIFT)             /* 0x00000C00 */
#define CRU_CLKSEL_CON8_DCLK_VOP_SEL_SHIFT                 (14U)
#define CRU_CLKSEL_CON8_DCLK_VOP_SEL_MASK                  (0x3U << CRU_CLKSEL_CON8_DCLK_VOP_SEL_SHIFT)                 /* 0x0000C000 */
/* CLKSEL_CON9 */
#define CRU_CLKSEL_CON9_OFFSET                             (0x124U)
#define CRU_CLKSEL_CON9_DCLK_VOP_FRAC_DIV_CON_SHIFT        (0U)
#define CRU_CLKSEL_CON9_DCLK_VOP_FRAC_DIV_CON_MASK         (0xFFFFFFFFU << CRU_CLKSEL_CON9_DCLK_VOP_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON10 */
#define CRU_CLKSEL_CON10_OFFSET                            (0x128U)
#define CRU_CLKSEL_CON10_CLK_UART0_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON10_CLK_UART0_DIV_CON_MASK            (0x1FU << CRU_CLKSEL_CON10_CLK_UART0_DIV_CON_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON10_CLK_UART0_PLL_SEL_SHIFT           (13U)
#define CRU_CLKSEL_CON10_CLK_UART0_PLL_SEL_MASK            (0x7U << CRU_CLKSEL_CON10_CLK_UART0_PLL_SEL_SHIFT)           /* 0x0000E000 */
/* CLKSEL_CON11 */
#define CRU_CLKSEL_CON11_OFFSET                            (0x12CU)
#define CRU_CLKSEL_CON11_CLK_UART0_DIVNP5_DIV_CON_SHIFT    (0U)
#define CRU_CLKSEL_CON11_CLK_UART0_DIVNP5_DIV_CON_MASK     (0x1FU << CRU_CLKSEL_CON11_CLK_UART0_DIVNP5_DIV_CON_SHIFT)   /* 0x0000001F */
#define CRU_CLKSEL_CON11_CLK_UART0_SEL_SHIFT               (14U)
#define CRU_CLKSEL_CON11_CLK_UART0_SEL_MASK                (0x3U << CRU_CLKSEL_CON11_CLK_UART0_SEL_SHIFT)               /* 0x0000C000 */
/* CLKSEL_CON12 */
#define CRU_CLKSEL_CON12_OFFSET                            (0x130U)
#define CRU_CLKSEL_CON12_CLK_UART0_FRAC_DIV_CON_SHIFT      (0U)
#define CRU_CLKSEL_CON12_CLK_UART0_FRAC_DIV_CON_MASK       (0xFFFFFFFFU << CRU_CLKSEL_CON12_CLK_UART0_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON13 */
#define CRU_CLKSEL_CON13_OFFSET                            (0x134U)
#define CRU_CLKSEL_CON13_CLK_UART1_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON13_CLK_UART1_DIV_CON_MASK            (0x1FU << CRU_CLKSEL_CON13_CLK_UART1_DIV_CON_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON13_CLK_UART1_PLL_SEL_SHIFT           (13U)
#define CRU_CLKSEL_CON13_CLK_UART1_PLL_SEL_MASK            (0x7U << CRU_CLKSEL_CON13_CLK_UART1_PLL_SEL_SHIFT)           /* 0x0000E000 */
/* CLKSEL_CON14 */
#define CRU_CLKSEL_CON14_OFFSET                            (0x138U)
#define CRU_CLKSEL_CON14_CLK_UART1_DIVNP5_DIV_CON_SHIFT    (0U)
#define CRU_CLKSEL_CON14_CLK_UART1_DIVNP5_DIV_CON_MASK     (0x1FU << CRU_CLKSEL_CON14_CLK_UART1_DIVNP5_DIV_CON_SHIFT)   /* 0x0000001F */
#define CRU_CLKSEL_CON14_CLK_UART1_SEL_SHIFT               (14U)
#define CRU_CLKSEL_CON14_CLK_UART1_SEL_MASK                (0x3U << CRU_CLKSEL_CON14_CLK_UART1_SEL_SHIFT)               /* 0x0000C000 */
/* CLKSEL_CON15 */
#define CRU_CLKSEL_CON15_OFFSET                            (0x13CU)
#define CRU_CLKSEL_CON15_CLK_UART1_FRAC_DIV_CON_SHIFT      (0U)
#define CRU_CLKSEL_CON15_CLK_UART1_FRAC_DIV_CON_MASK       (0xFFFFFFFFU << CRU_CLKSEL_CON15_CLK_UART1_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON16 */
#define CRU_CLKSEL_CON16_OFFSET                            (0x140U)
#define CRU_CLKSEL_CON16_CLK_UART2_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON16_CLK_UART2_DIV_CON_MASK            (0x1FU << CRU_CLKSEL_CON16_CLK_UART2_DIV_CON_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON16_CLK_UART2_PLL_SEL_SHIFT           (13U)
#define CRU_CLKSEL_CON16_CLK_UART2_PLL_SEL_MASK            (0x7U << CRU_CLKSEL_CON16_CLK_UART2_PLL_SEL_SHIFT)           /* 0x0000E000 */
/* CLKSEL_CON17 */
#define CRU_CLKSEL_CON17_OFFSET                            (0x144U)
#define CRU_CLKSEL_CON17_CLK_UART2_DIVNP5_DIV_CON_SHIFT    (0U)
#define CRU_CLKSEL_CON17_CLK_UART2_DIVNP5_DIV_CON_MASK     (0x1FU << CRU_CLKSEL_CON17_CLK_UART2_DIVNP5_DIV_CON_SHIFT)   /* 0x0000001F */
#define CRU_CLKSEL_CON17_CLK_UART2_SEL_SHIFT               (14U)
#define CRU_CLKSEL_CON17_CLK_UART2_SEL_MASK                (0x3U << CRU_CLKSEL_CON17_CLK_UART2_SEL_SHIFT)               /* 0x0000C000 */
/* CLKSEL_CON18 */
#define CRU_CLKSEL_CON18_OFFSET                            (0x148U)
#define CRU_CLKSEL_CON18_CLK_UART2_FRAC_DIV_CON_SHIFT      (0U)
#define CRU_CLKSEL_CON18_CLK_UART2_FRAC_DIV_CON_MASK       (0xFFFFFFFFU << CRU_CLKSEL_CON18_CLK_UART2_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON19 */
#define CRU_CLKSEL_CON19_OFFSET                            (0x14CU)
#define CRU_CLKSEL_CON19_CLK_UART3_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON19_CLK_UART3_DIV_CON_MASK            (0x1FU << CRU_CLKSEL_CON19_CLK_UART3_DIV_CON_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON19_CLK_UART3_PLL_SEL_SHIFT           (13U)
#define CRU_CLKSEL_CON19_CLK_UART3_PLL_SEL_MASK            (0x7U << CRU_CLKSEL_CON19_CLK_UART3_PLL_SEL_SHIFT)           /* 0x0000E000 */
/* CLKSEL_CON20 */
#define CRU_CLKSEL_CON20_OFFSET                            (0x150U)
#define CRU_CLKSEL_CON20_CLK_UART3_DIVNP5_DIV_CON_SHIFT    (0U)
#define CRU_CLKSEL_CON20_CLK_UART3_DIVNP5_DIV_CON_MASK     (0x1FU << CRU_CLKSEL_CON20_CLK_UART3_DIVNP5_DIV_CON_SHIFT)   /* 0x0000001F */
#define CRU_CLKSEL_CON20_CLK_UART3_SEL_SHIFT               (14U)
#define CRU_CLKSEL_CON20_CLK_UART3_SEL_MASK                (0x3U << CRU_CLKSEL_CON20_CLK_UART3_SEL_SHIFT)               /* 0x0000C000 */
/* CLKSEL_CON21 */
#define CRU_CLKSEL_CON21_OFFSET                            (0x154U)
#define CRU_CLKSEL_CON21_CLK_UART3_FRAC_DIV_CON_SHIFT      (0U)
#define CRU_CLKSEL_CON21_CLK_UART3_FRAC_DIV_CON_MASK       (0xFFFFFFFFU << CRU_CLKSEL_CON21_CLK_UART3_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON22 */
#define CRU_CLKSEL_CON22_OFFSET                            (0x158U)
#define CRU_CLKSEL_CON22_CLK_UART4_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON22_CLK_UART4_DIV_CON_MASK            (0x1FU << CRU_CLKSEL_CON22_CLK_UART4_DIV_CON_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON22_CLK_UART4_PLL_SEL_SHIFT           (13U)
#define CRU_CLKSEL_CON22_CLK_UART4_PLL_SEL_MASK            (0x7U << CRU_CLKSEL_CON22_CLK_UART4_PLL_SEL_SHIFT)           /* 0x0000E000 */
/* CLKSEL_CON23 */
#define CRU_CLKSEL_CON23_OFFSET                            (0x15CU)
#define CRU_CLKSEL_CON23_CLK_UART4_DIVNP5_DIV_CON_SHIFT    (0U)
#define CRU_CLKSEL_CON23_CLK_UART4_DIVNP5_DIV_CON_MASK     (0x1FU << CRU_CLKSEL_CON23_CLK_UART4_DIVNP5_DIV_CON_SHIFT)   /* 0x0000001F */
#define CRU_CLKSEL_CON23_CLK_UART4_SEL_SHIFT               (14U)
#define CRU_CLKSEL_CON23_CLK_UART4_SEL_MASK                (0x3U << CRU_CLKSEL_CON23_CLK_UART4_SEL_SHIFT)               /* 0x0000C000 */
/* CLKSEL_CON24 */
#define CRU_CLKSEL_CON24_OFFSET                            (0x160U)
#define CRU_CLKSEL_CON24_CLK_UART4_FRAC_DIV_CON_SHIFT      (0U)
#define CRU_CLKSEL_CON24_CLK_UART4_FRAC_DIV_CON_MASK       (0xFFFFFFFFU << CRU_CLKSEL_CON24_CLK_UART4_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON25 */
#define CRU_CLKSEL_CON25_OFFSET                            (0x164U)
#define CRU_CLKSEL_CON25_CLK_I2C0_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON25_CLK_I2C0_DIV_CON_MASK             (0x7FU << CRU_CLKSEL_CON25_CLK_I2C0_DIV_CON_SHIFT)           /* 0x0000007F */
#define CRU_CLKSEL_CON25_CLK_I2C0_PLL_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON25_CLK_I2C0_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON25_CLK_I2C0_PLL_SEL_SHIFT)            /* 0x0000C000 */
/* CLKSEL_CON26 */
#define CRU_CLKSEL_CON26_OFFSET                            (0x168U)
#define CRU_CLKSEL_CON26_CLK_I2C1_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON26_CLK_I2C1_DIV_CON_MASK             (0x7FU << CRU_CLKSEL_CON26_CLK_I2C1_DIV_CON_SHIFT)           /* 0x0000007F */
#define CRU_CLKSEL_CON26_CLK_I2C1_PLL_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON26_CLK_I2C1_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON26_CLK_I2C1_PLL_SEL_SHIFT)            /* 0x0000C000 */
/* CLKSEL_CON27 */
#define CRU_CLKSEL_CON27_OFFSET                            (0x16CU)
#define CRU_CLKSEL_CON27_CLK_I2C2_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON27_CLK_I2C2_DIV_CON_MASK             (0x7FU << CRU_CLKSEL_CON27_CLK_I2C2_DIV_CON_SHIFT)           /* 0x0000007F */
#define CRU_CLKSEL_CON27_CLK_I2C2_PLL_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON27_CLK_I2C2_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON27_CLK_I2C2_PLL_SEL_SHIFT)            /* 0x0000C000 */
/* CLKSEL_CON28 */
#define CRU_CLKSEL_CON28_OFFSET                            (0x170U)
#define CRU_CLKSEL_CON28_CLK_I2C3_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON28_CLK_I2C3_DIV_CON_MASK             (0x7FU << CRU_CLKSEL_CON28_CLK_I2C3_DIV_CON_SHIFT)           /* 0x0000007F */
#define CRU_CLKSEL_CON28_CLK_I2C3_PLL_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON28_CLK_I2C3_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON28_CLK_I2C3_PLL_SEL_SHIFT)            /* 0x0000C000 */
/* CLKSEL_CON29 */
#define CRU_CLKSEL_CON29_OFFSET                            (0x174U)
#define CRU_CLKSEL_CON29_CLK_PWM_DIV_CON_SHIFT             (0U)
#define CRU_CLKSEL_CON29_CLK_PWM_DIV_CON_MASK              (0x7FU << CRU_CLKSEL_CON29_CLK_PWM_DIV_CON_SHIFT)            /* 0x0000007F */
#define CRU_CLKSEL_CON29_CLK_PWM_PLL_SEL_SHIFT             (14U)
#define CRU_CLKSEL_CON29_CLK_PWM_PLL_SEL_MASK              (0x3U << CRU_CLKSEL_CON29_CLK_PWM_PLL_SEL_SHIFT)             /* 0x0000C000 */
/* CLKSEL_CON30 */
#define CRU_CLKSEL_CON30_OFFSET                            (0x178U)
#define CRU_CLKSEL_CON30_CLK_SPI0_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON30_CLK_SPI0_DIV_CON_MASK             (0x7FU << CRU_CLKSEL_CON30_CLK_SPI0_DIV_CON_SHIFT)           /* 0x0000007F */
#define CRU_CLKSEL_CON30_CLK_SPI0_PLL_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON30_CLK_SPI0_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON30_CLK_SPI0_PLL_SEL_SHIFT)            /* 0x0000C000 */
/* CLKSEL_CON31 */
#define CRU_CLKSEL_CON31_OFFSET                            (0x17CU)
#define CRU_CLKSEL_CON31_CLK_SPI1_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON31_CLK_SPI1_DIV_CON_MASK             (0x7FU << CRU_CLKSEL_CON31_CLK_SPI1_DIV_CON_SHIFT)           /* 0x0000007F */
#define CRU_CLKSEL_CON31_CLK_SPI1_PLL_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON31_CLK_SPI1_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON31_CLK_SPI1_PLL_SEL_SHIFT)            /* 0x0000C000 */
/* CLKSEL_CON32 */
#define CRU_CLKSEL_CON32_OFFSET                            (0x180U)
#define CRU_CLKSEL_CON32_CLK_SPI2_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON32_CLK_SPI2_DIV_CON_MASK             (0x7FU << CRU_CLKSEL_CON32_CLK_SPI2_DIV_CON_SHIFT)           /* 0x0000007F */
#define CRU_CLKSEL_CON32_CLK_SPI2_PLL_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON32_CLK_SPI2_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON32_CLK_SPI2_PLL_SEL_SHIFT)            /* 0x0000C000 */
/* CLKSEL_CON33 */
#define CRU_CLKSEL_CON33_OFFSET                            (0x184U)
#define CRU_CLKSEL_CON33_CLK_TSADC_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON33_CLK_TSADC_DIV_CON_MASK            (0x7FFU << CRU_CLKSEL_CON33_CLK_TSADC_DIV_CON_SHIFT)         /* 0x000007FF */
/* CLKSEL_CON34 */
#define CRU_CLKSEL_CON34_OFFSET                            (0x188U)
#define CRU_CLKSEL_CON34_CLK_SARADC_DIV_CON_SHIFT          (0U)
#define CRU_CLKSEL_CON34_CLK_SARADC_DIV_CON_MASK           (0x7FFU << CRU_CLKSEL_CON34_CLK_SARADC_DIV_CON_SHIFT)        /* 0x000007FF */
/* CLKSEL_CON35 */
#define CRU_CLKSEL_CON35_OFFSET                            (0x18CU)
#define CRU_CLKSEL_CON35_CLK_OTP_DIV_CON_SHIFT             (0U)
#define CRU_CLKSEL_CON35_CLK_OTP_DIV_CON_MASK              (0xFU << CRU_CLKSEL_CON35_CLK_OTP_DIV_CON_SHIFT)             /* 0x0000000F */
#define CRU_CLKSEL_CON35_CLK_OTP_USR_DIV_CON_SHIFT         (4U)
#define CRU_CLKSEL_CON35_CLK_OTP_USR_DIV_CON_MASK          (0x3U << CRU_CLKSEL_CON35_CLK_OTP_USR_DIV_CON_SHIFT)         /* 0x00000030 */
/* CLKSEL_CON36 */
#define CRU_CLKSEL_CON36_OFFSET                            (0x190U)
#define CRU_CLKSEL_CON36_ACLK_PERI_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON36_ACLK_PERI_DIV_CON_MASK            (0x1FU << CRU_CLKSEL_CON36_ACLK_PERI_DIV_CON_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON36_ACLK_HCLK_PCLK_PERI_PLL_SEL_SHIFT (6U)
#define CRU_CLKSEL_CON36_ACLK_HCLK_PCLK_PERI_PLL_SEL_MASK  (0x3U << CRU_CLKSEL_CON36_ACLK_HCLK_PCLK_PERI_PLL_SEL_SHIFT) /* 0x000000C0 */
/* CLKSEL_CON37 */
#define CRU_CLKSEL_CON37_OFFSET                            (0x194U)
#define CRU_CLKSEL_CON37_HCLK_PERI_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON37_HCLK_PERI_DIV_CON_MASK            (0x1FU << CRU_CLKSEL_CON37_HCLK_PERI_DIV_CON_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON37_PCLK_PERI_DIV_CON_SHIFT           (8U)
#define CRU_CLKSEL_CON37_PCLK_PERI_DIV_CON_MASK            (0x1FU << CRU_CLKSEL_CON37_PCLK_PERI_DIV_CON_SHIFT)          /* 0x00001F00 */
/* CLKSEL_CON38 */
#define CRU_CLKSEL_CON38_OFFSET                            (0x198U)
#define CRU_CLKSEL_CON38_CLK_NANDC_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON38_CLK_NANDC_DIV_CON_MASK            (0x1FU << CRU_CLKSEL_CON38_CLK_NANDC_DIV_CON_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON38_CLK_NANDC_PLL_SEL_SHIFT           (6U)
#define CRU_CLKSEL_CON38_CLK_NANDC_PLL_SEL_MASK            (0x3U << CRU_CLKSEL_CON38_CLK_NANDC_PLL_SEL_SHIFT)           /* 0x000000C0 */
#define CRU_CLKSEL_CON38_CLK_NANDC_SEL50_SHIFT             (15U)
#define CRU_CLKSEL_CON38_CLK_NANDC_SEL50_MASK              (0x1U << CRU_CLKSEL_CON38_CLK_NANDC_SEL50_SHIFT)             /* 0x00008000 */
/* CLKSEL_CON39 */
#define CRU_CLKSEL_CON39_OFFSET                            (0x19CU)
#define CRU_CLKSEL_CON39_CLK_SDMMC_DIV_CON_SHIFT           (0U)
#define CRU_CLKSEL_CON39_CLK_SDMMC_DIV_CON_MASK            (0xFFU << CRU_CLKSEL_CON39_CLK_SDMMC_DIV_CON_SHIFT)          /* 0x000000FF */
#define CRU_CLKSEL_CON39_CLK_SDMMC_PLL_SEL_SHIFT           (8U)
#define CRU_CLKSEL_CON39_CLK_SDMMC_PLL_SEL_MASK            (0x3U << CRU_CLKSEL_CON39_CLK_SDMMC_PLL_SEL_SHIFT)           /* 0x00000300 */
#define CRU_CLKSEL_CON39_CLK_SDMMC_SEL50_SHIFT             (15U)
#define CRU_CLKSEL_CON39_CLK_SDMMC_SEL50_MASK              (0x1U << CRU_CLKSEL_CON39_CLK_SDMMC_SEL50_SHIFT)             /* 0x00008000 */
/* CLKSEL_CON40 */
#define CRU_CLKSEL_CON40_OFFSET                            (0x1A0U)
#define CRU_CLKSEL_CON40_CLK_SDIO_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON40_CLK_SDIO_DIV_CON_MASK             (0xFFU << CRU_CLKSEL_CON40_CLK_SDIO_DIV_CON_SHIFT)           /* 0x000000FF */
#define CRU_CLKSEL_CON40_CLK_SDIO_PLL_SEL_SHIFT            (8U)
#define CRU_CLKSEL_CON40_CLK_SDIO_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON40_CLK_SDIO_PLL_SEL_SHIFT)            /* 0x00000300 */
#define CRU_CLKSEL_CON40_CLK_SDIO_SEL50_SHIFT              (15U)
#define CRU_CLKSEL_CON40_CLK_SDIO_SEL50_MASK               (0x1U << CRU_CLKSEL_CON40_CLK_SDIO_SEL50_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON41 */
#define CRU_CLKSEL_CON41_OFFSET                            (0x1A4U)
#define CRU_CLKSEL_CON41_CLK_EMMC_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON41_CLK_EMMC_DIV_CON_MASK             (0xFFU << CRU_CLKSEL_CON41_CLK_EMMC_DIV_CON_SHIFT)           /* 0x000000FF */
#define CRU_CLKSEL_CON41_CLK_EMMC_PLL_SEL_SHIFT            (8U)
#define CRU_CLKSEL_CON41_CLK_EMMC_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON41_CLK_EMMC_PLL_SEL_SHIFT)            /* 0x00000300 */
#define CRU_CLKSEL_CON41_CLK_EMMC_SEL50_SHIFT              (15U)
#define CRU_CLKSEL_CON41_CLK_EMMC_SEL50_MASK               (0x1U << CRU_CLKSEL_CON41_CLK_EMMC_SEL50_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON42 */
#define CRU_CLKSEL_CON42_OFFSET                            (0x1A8U)
#define CRU_CLKSEL_CON42_CLK_SFC_DIV_CON_SHIFT             (0U)
#define CRU_CLKSEL_CON42_CLK_SFC_DIV_CON_MASK              (0x7FU << CRU_CLKSEL_CON42_CLK_SFC_DIV_CON_SHIFT)            /* 0x0000007F */
#define CRU_CLKSEL_CON42_CLK_SFC_PLL_SEL_SHIFT             (14U)
#define CRU_CLKSEL_CON42_CLK_SFC_PLL_SEL_MASK              (0x3U << CRU_CLKSEL_CON42_CLK_SFC_PLL_SEL_SHIFT)             /* 0x0000C000 */
/* CLKSEL_CON43 */
#define CRU_CLKSEL_CON43_OFFSET                            (0x1ACU)
#define CRU_CLKSEL_CON43_CLK_MAC_DIV_CON_SHIFT             (0U)
#define CRU_CLKSEL_CON43_CLK_MAC_DIV_CON_MASK              (0x1FU << CRU_CLKSEL_CON43_CLK_MAC_DIV_CON_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON43_CLK_MAC_PLL_SEL_SHIFT             (6U)
#define CRU_CLKSEL_CON43_CLK_MAC_PLL_SEL_MASK              (0x3U << CRU_CLKSEL_CON43_CLK_MAC_PLL_SEL_SHIFT)             /* 0x000000C0 */
#define CRU_CLKSEL_CON43_RMII_EXTCLKSRC_SEL_SHIFT          (14U)
#define CRU_CLKSEL_CON43_RMII_EXTCLKSRC_SEL_MASK           (0x1U << CRU_CLKSEL_CON43_RMII_EXTCLKSRC_SEL_SHIFT)          /* 0x00004000 */
#define CRU_CLKSEL_CON43_RMII_CLK_SEL_SHIFT                (15U)
#define CRU_CLKSEL_CON43_RMII_CLK_SEL_MASK                 (0x1U << CRU_CLKSEL_CON43_RMII_CLK_SEL_SHIFT)                /* 0x00008000 */
/* CLKSEL_CON44 */
#define CRU_CLKSEL_CON44_OFFSET                            (0x1B0U)
#define CRU_CLKSEL_CON44_CLK_WIFI_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON44_CLK_WIFI_DIV_CON_MASK             (0x3FU << CRU_CLKSEL_CON44_CLK_WIFI_DIV_CON_SHIFT)           /* 0x0000003F */
#define CRU_CLKSEL_CON44_CLK_WIFI_PLL_SEL_SHIFT            (6U)
#define CRU_CLKSEL_CON44_CLK_WIFI_PLL_SEL_MASK             (0x1U << CRU_CLKSEL_CON44_CLK_WIFI_PLL_SEL_SHIFT)            /* 0x00000040 */
#define CRU_CLKSEL_CON44_CLK_WIFI_SEL_SHIFT                (7U)
#define CRU_CLKSEL_CON44_CLK_WIFI_SEL_MASK                 (0x1U << CRU_CLKSEL_CON44_CLK_WIFI_SEL_SHIFT)                /* 0x00000080 */
#define CRU_CLKSEL_CON44_CLK_OWIRE_DIV_CON_SHIFT           (8U)
#define CRU_CLKSEL_CON44_CLK_OWIRE_DIV_CON_MASK            (0x3FU << CRU_CLKSEL_CON44_CLK_OWIRE_DIV_CON_SHIFT)          /* 0x00003F00 */
#define CRU_CLKSEL_CON44_CLK_OWIRE_PLL_SEL_SHIFT           (14U)
#define CRU_CLKSEL_CON44_CLK_OWIRE_PLL_SEL_MASK            (0x3U << CRU_CLKSEL_CON44_CLK_OWIRE_PLL_SEL_SHIFT)           /* 0x0000C000 */
/* CLKSEL_CON45 */
#define CRU_CLKSEL_CON45_OFFSET                            (0x1B4U)
#define CRU_CLKSEL_CON45_HCLK_AUDIO_DIV_CON_SHIFT          (0U)
#define CRU_CLKSEL_CON45_HCLK_AUDIO_DIV_CON_MASK           (0x1FU << CRU_CLKSEL_CON45_HCLK_AUDIO_DIV_CON_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON45_HCLK_PCLK_AUDIO_PLL_SEL_SHIFT     (6U)
#define CRU_CLKSEL_CON45_HCLK_PCLK_AUDIO_PLL_SEL_MASK      (0x3U << CRU_CLKSEL_CON45_HCLK_PCLK_AUDIO_PLL_SEL_SHIFT)     /* 0x000000C0 */
#define CRU_CLKSEL_CON45_PCLK_AUDIO_DIV_CON_SHIFT          (8U)
#define CRU_CLKSEL_CON45_PCLK_AUDIO_DIV_CON_MASK           (0x1FU << CRU_CLKSEL_CON45_PCLK_AUDIO_DIV_CON_SHIFT)         /* 0x00001F00 */
/* CLKSEL_CON46 */
#define CRU_CLKSEL_CON46_OFFSET                            (0x1B8U)
#define CRU_CLKSEL_CON46_CLK_PDM_DIV_CON_SHIFT             (0U)
#define CRU_CLKSEL_CON46_CLK_PDM_DIV_CON_MASK              (0x7FU << CRU_CLKSEL_CON46_CLK_PDM_DIV_CON_SHIFT)            /* 0x0000007F */
#define CRU_CLKSEL_CON46_CLK_PDM_PLL_SEL_SHIFT             (8U)
#define CRU_CLKSEL_CON46_CLK_PDM_PLL_SEL_MASK              (0x3U << CRU_CLKSEL_CON46_CLK_PDM_PLL_SEL_SHIFT)             /* 0x00000300 */
#define CRU_CLKSEL_CON46_CLK_PDM_SEL_SHIFT                 (15U)
#define CRU_CLKSEL_CON46_CLK_PDM_SEL_MASK                  (0x1U << CRU_CLKSEL_CON46_CLK_PDM_SEL_SHIFT)                 /* 0x00008000 */
/* CLKSEL_CON47 */
#define CRU_CLKSEL_CON47_OFFSET                            (0x1BCU)
#define CRU_CLKSEL_CON47_CLK_PDM_FRAC_DIV_CON_SHIFT        (0U)
#define CRU_CLKSEL_CON47_CLK_PDM_FRAC_DIV_CON_MASK         (0xFFFFFFFFU << CRU_CLKSEL_CON47_CLK_PDM_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON48 */
#define CRU_CLKSEL_CON48_OFFSET                            (0x1C0U)
#define CRU_CLKSEL_CON48_CLK_SPDIFTX_DIV_CON_SHIFT         (0U)
#define CRU_CLKSEL_CON48_CLK_SPDIFTX_DIV_CON_MASK          (0x7FU << CRU_CLKSEL_CON48_CLK_SPDIFTX_DIV_CON_SHIFT)        /* 0x0000007F */
#define CRU_CLKSEL_CON48_CLK_SPDIFTX_PLL_SEL_SHIFT         (8U)
#define CRU_CLKSEL_CON48_CLK_SPDIFTX_PLL_SEL_MASK          (0x3U << CRU_CLKSEL_CON48_CLK_SPDIFTX_PLL_SEL_SHIFT)         /* 0x00000300 */
#define CRU_CLKSEL_CON48_CLK_SPDIFTX_SEL50_SHIFT           (12U)
#define CRU_CLKSEL_CON48_CLK_SPDIFTX_SEL50_MASK            (0x1U << CRU_CLKSEL_CON48_CLK_SPDIFTX_SEL50_SHIFT)           /* 0x00001000 */
#define CRU_CLKSEL_CON48_CLK_SPDIFTX_SEL_SHIFT             (14U)
#define CRU_CLKSEL_CON48_CLK_SPDIFTX_SEL_MASK              (0x3U << CRU_CLKSEL_CON48_CLK_SPDIFTX_SEL_SHIFT)             /* 0x0000C000 */
/* CLKSEL_CON49 */
#define CRU_CLKSEL_CON49_OFFSET                            (0x1C4U)
#define CRU_CLKSEL_CON49_CLK_SPDIFTX_FRAC_DIV_CON_SHIFT    (0U)
#define CRU_CLKSEL_CON49_CLK_SPDIFTX_FRAC_DIV_CON_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON49_CLK_SPDIFTX_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON50 */
#define CRU_CLKSEL_CON50_OFFSET                            (0x1C8U)
#define CRU_CLKSEL_CON50_CLK_SPDIFRX_DIV_CON_SHIFT         (0U)
#define CRU_CLKSEL_CON50_CLK_SPDIFRX_DIV_CON_MASK          (0x7FU << CRU_CLKSEL_CON50_CLK_SPDIFRX_DIV_CON_SHIFT)        /* 0x0000007F */
#define CRU_CLKSEL_CON50_CLK_SPDIFRX_PLL_SEL_SHIFT         (8U)
#define CRU_CLKSEL_CON50_CLK_SPDIFRX_PLL_SEL_MASK          (0x3U << CRU_CLKSEL_CON50_CLK_SPDIFRX_PLL_SEL_SHIFT)         /* 0x00000300 */
#define CRU_CLKSEL_CON50_CLK_SPDIFRX_SEL50_SHIFT           (14U)
#define CRU_CLKSEL_CON50_CLK_SPDIFRX_SEL50_MASK            (0x1U << CRU_CLKSEL_CON50_CLK_SPDIFRX_SEL50_SHIFT)           /* 0x00004000 */
#define CRU_CLKSEL_CON50_CLK_SPDIFRX_SEL_SHIFT             (15U)
#define CRU_CLKSEL_CON50_CLK_SPDIFRX_SEL_MASK              (0x1U << CRU_CLKSEL_CON50_CLK_SPDIFRX_SEL_SHIFT)             /* 0x00008000 */
/* CLKSEL_CON51 */
#define CRU_CLKSEL_CON51_OFFSET                            (0x1CCU)
#define CRU_CLKSEL_CON51_CLK_SPDIFRX_FRAC_DIV_CON_SHIFT    (0U)
#define CRU_CLKSEL_CON51_CLK_SPDIFRX_FRAC_DIV_CON_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON51_CLK_SPDIFRX_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON52 */
#define CRU_CLKSEL_CON52_OFFSET                            (0x1D0U)
#define CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_DIV_CON_SHIFT     (0U)
#define CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_DIV_CON_MASK      (0x7FU << CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_DIV_CON_SHIFT)    /* 0x0000007F */
#define CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_PLL_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_PLL_SEL_MASK      (0x3U << CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_PLL_SEL_SHIFT)     /* 0x00000300 */
#define CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_SEL_SHIFT         (10U)
#define CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_SEL_MASK          (0x3U << CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_SEL_SHIFT)         /* 0x00000C00 */
#define CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_RX_CLK_SEL_SHIFT  (12U)
#define CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_RX_CLK_SEL_MASK   (0x1U << CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_RX_CLK_SEL_SHIFT)  /* 0x00001000 */
#define CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_OUT_MCLK_SEL_SHIFT (15U)
#define CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_OUT_MCLK_SEL_MASK (0x1U << CRU_CLKSEL_CON52_CLK_I2S0_8CH_TX_OUT_MCLK_SEL_SHIFT) /* 0x00008000 */
/* CLKSEL_CON53 */
#define CRU_CLKSEL_CON53_OFFSET                            (0x1D4U)
#define CRU_CLKSEL_CON53_CLK_I2S0_8CH_TX_FRAC_DIV_CON_SHIFT (0U)
#define CRU_CLKSEL_CON53_CLK_I2S0_8CH_TX_FRAC_DIV_CON_MASK (0xFFFFFFFFU << CRU_CLKSEL_CON53_CLK_I2S0_8CH_TX_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON54 */
#define CRU_CLKSEL_CON54_OFFSET                            (0x1D8U)
#define CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_DIV_CON_SHIFT     (0U)
#define CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_DIV_CON_MASK      (0x7FU << CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_DIV_CON_SHIFT)    /* 0x0000007F */
#define CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_PLL_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_PLL_SEL_MASK      (0x3U << CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_PLL_SEL_SHIFT)     /* 0x00000300 */
#define CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_SEL_SHIFT         (10U)
#define CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_SEL_MASK          (0x3U << CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_SEL_SHIFT)         /* 0x00000C00 */
#define CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_TX_CLK_SEL_SHIFT  (12U)
#define CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_TX_CLK_SEL_MASK   (0x1U << CRU_CLKSEL_CON54_CLK_I2S0_8CH_RX_TX_CLK_SEL_SHIFT)  /* 0x00001000 */
/* CLKSEL_CON55 */
#define CRU_CLKSEL_CON55_OFFSET                            (0x1DCU)
#define CRU_CLKSEL_CON55_CLK_I2S0_8CH_RX_FRAC_DIV_CON_SHIFT (0U)
#define CRU_CLKSEL_CON55_CLK_I2S0_8CH_RX_FRAC_DIV_CON_MASK (0xFFFFFFFFU << CRU_CLKSEL_CON55_CLK_I2S0_8CH_RX_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON56 */
#define CRU_CLKSEL_CON56_OFFSET                            (0x1E0U)
#define CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_DIV_CON_SHIFT     (0U)
#define CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_DIV_CON_MASK      (0x7FU << CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_DIV_CON_SHIFT)    /* 0x0000007F */
#define CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_PLL_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_PLL_SEL_MASK      (0x3U << CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_PLL_SEL_SHIFT)     /* 0x00000300 */
#define CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_SEL_SHIFT         (10U)
#define CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_SEL_MASK          (0x3U << CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_SEL_SHIFT)         /* 0x00000C00 */
#define CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_RX_CLK_SEL_SHIFT  (12U)
#define CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_RX_CLK_SEL_MASK   (0x1U << CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_RX_CLK_SEL_SHIFT)  /* 0x00001000 */
#define CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_OUT_MCLK_SEL_SHIFT (15U)
#define CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_OUT_MCLK_SEL_MASK (0x1U << CRU_CLKSEL_CON56_CLK_I2S1_8CH_TX_OUT_MCLK_SEL_SHIFT) /* 0x00008000 */
/* CLKSEL_CON57 */
#define CRU_CLKSEL_CON57_OFFSET                            (0x1E4U)
#define CRU_CLKSEL_CON57_CLK_I2S1_8CH_TX_FRAC_DIV_CON_SHIFT (0U)
#define CRU_CLKSEL_CON57_CLK_I2S1_8CH_TX_FRAC_DIV_CON_MASK (0xFFFFFFFFU << CRU_CLKSEL_CON57_CLK_I2S1_8CH_TX_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON58 */
#define CRU_CLKSEL_CON58_OFFSET                            (0x1E8U)
#define CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_DIV_CON_SHIFT     (0U)
#define CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_DIV_CON_MASK      (0x7FU << CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_DIV_CON_SHIFT)    /* 0x0000007F */
#define CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_PLL_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_PLL_SEL_MASK      (0x3U << CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_PLL_SEL_SHIFT)     /* 0x00000300 */
#define CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_SEL_SHIFT         (10U)
#define CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_SEL_MASK          (0x3U << CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_SEL_SHIFT)         /* 0x00000C00 */
#define CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_TX_CLK_SEL_SHIFT  (12U)
#define CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_TX_CLK_SEL_MASK   (0x1U << CRU_CLKSEL_CON58_CLK_I2S1_8CH_RX_TX_CLK_SEL_SHIFT)  /* 0x00001000 */
/* CLKSEL_CON59 */
#define CRU_CLKSEL_CON59_OFFSET                            (0x1ECU)
#define CRU_CLKSEL_CON59_CLK_I2S1_8CH_RX_FRAC_DIV_CON_SHIFT (0U)
#define CRU_CLKSEL_CON59_CLK_I2S1_8CH_RX_FRAC_DIV_CON_MASK (0xFFFFFFFFU << CRU_CLKSEL_CON59_CLK_I2S1_8CH_RX_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON60 */
#define CRU_CLKSEL_CON60_OFFSET                            (0x1F0U)
#define CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_DIV_CON_SHIFT     (0U)
#define CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_DIV_CON_MASK      (0x7FU << CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_DIV_CON_SHIFT)    /* 0x0000007F */
#define CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_PLL_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_PLL_SEL_MASK      (0x3U << CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_PLL_SEL_SHIFT)     /* 0x00000300 */
#define CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_SEL_SHIFT         (10U)
#define CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_SEL_MASK          (0x3U << CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_SEL_SHIFT)         /* 0x00000C00 */
#define CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_RX_CLK_SEL_SHIFT  (12U)
#define CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_RX_CLK_SEL_MASK   (0x1U << CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_RX_CLK_SEL_SHIFT)  /* 0x00001000 */
#define CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_OUT_MCLK_SEL_SHIFT (15U)
#define CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_OUT_MCLK_SEL_MASK (0x1U << CRU_CLKSEL_CON60_CLK_I2S2_8CH_TX_OUT_MCLK_SEL_SHIFT) /* 0x00008000 */
/* CLKSEL_CON61 */
#define CRU_CLKSEL_CON61_OFFSET                            (0x1F4U)
#define CRU_CLKSEL_CON61_CLK_I2S2_8CH_TX_FRAC_DIV_CON_SHIFT (0U)
#define CRU_CLKSEL_CON61_CLK_I2S2_8CH_TX_FRAC_DIV_CON_MASK (0xFFFFFFFFU << CRU_CLKSEL_CON61_CLK_I2S2_8CH_TX_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON62 */
#define CRU_CLKSEL_CON62_OFFSET                            (0x1F8U)
#define CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_DIV_CON_SHIFT     (0U)
#define CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_DIV_CON_MASK      (0x7FU << CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_DIV_CON_SHIFT)    /* 0x0000007F */
#define CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_PLL_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_PLL_SEL_MASK      (0x3U << CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_PLL_SEL_SHIFT)     /* 0x00000300 */
#define CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_SEL_SHIFT         (10U)
#define CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_SEL_MASK          (0x3U << CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_SEL_SHIFT)         /* 0x00000C00 */
#define CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_TX_CLK_SEL_SHIFT  (12U)
#define CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_TX_CLK_SEL_MASK   (0x1U << CRU_CLKSEL_CON62_CLK_I2S2_8CH_RX_TX_CLK_SEL_SHIFT)  /* 0x00001000 */
/* CLKSEL_CON63 */
#define CRU_CLKSEL_CON63_OFFSET                            (0x1FCU)
#define CRU_CLKSEL_CON63_CLK_I2S2_8CH_RX_FRAC_DIV_CON_SHIFT (0U)
#define CRU_CLKSEL_CON63_CLK_I2S2_8CH_RX_FRAC_DIV_CON_MASK (0xFFFFFFFFU << CRU_CLKSEL_CON63_CLK_I2S2_8CH_RX_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON64 */
#define CRU_CLKSEL_CON64_OFFSET                            (0x200U)
#define CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_DIV_CON_SHIFT     (0U)
#define CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_DIV_CON_MASK      (0x7FU << CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_DIV_CON_SHIFT)    /* 0x0000007F */
#define CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_PLL_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_PLL_SEL_MASK      (0x3U << CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_PLL_SEL_SHIFT)     /* 0x00000300 */
#define CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_SEL_SHIFT         (10U)
#define CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_SEL_MASK          (0x3U << CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_SEL_SHIFT)         /* 0x00000C00 */
#define CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_RX_CLK_SEL_SHIFT  (12U)
#define CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_RX_CLK_SEL_MASK   (0x1U << CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_RX_CLK_SEL_SHIFT)  /* 0x00001000 */
#define CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_OUT_MCLK_SEL_SHIFT (15U)
#define CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_OUT_MCLK_SEL_MASK (0x1U << CRU_CLKSEL_CON64_CLK_I2S3_8CH_TX_OUT_MCLK_SEL_SHIFT) /* 0x00008000 */
/* CLKSEL_CON65 */
#define CRU_CLKSEL_CON65_OFFSET                            (0x204U)
#define CRU_CLKSEL_CON65_CLK_I2S3_8CH_TX_FRAC_DIV_CON_SHIFT (0U)
#define CRU_CLKSEL_CON65_CLK_I2S3_8CH_TX_FRAC_DIV_CON_MASK (0xFFFFFFFFU << CRU_CLKSEL_CON65_CLK_I2S3_8CH_TX_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON66 */
#define CRU_CLKSEL_CON66_OFFSET                            (0x208U)
#define CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_DIV_CON_SHIFT     (0U)
#define CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_DIV_CON_MASK      (0x7FU << CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_DIV_CON_SHIFT)    /* 0x0000007F */
#define CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_PLL_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_PLL_SEL_MASK      (0x3U << CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_PLL_SEL_SHIFT)     /* 0x00000300 */
#define CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_SEL_SHIFT         (10U)
#define CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_SEL_MASK          (0x3U << CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_SEL_SHIFT)         /* 0x00000C00 */
#define CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_TX_CLK_SEL_SHIFT  (12U)
#define CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_TX_CLK_SEL_MASK   (0x1U << CRU_CLKSEL_CON66_CLK_I2S3_8CH_RX_TX_CLK_SEL_SHIFT)  /* 0x00001000 */
/* CLKSEL_CON67 */
#define CRU_CLKSEL_CON67_OFFSET                            (0x20CU)
#define CRU_CLKSEL_CON67_CLK_I2S3_8CH_RX_FRAC_DIV_CON_SHIFT (0U)
#define CRU_CLKSEL_CON67_CLK_I2S3_8CH_RX_FRAC_DIV_CON_MASK (0xFFFFFFFFU << CRU_CLKSEL_CON67_CLK_I2S3_8CH_RX_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON68 */
#define CRU_CLKSEL_CON68_OFFSET                            (0x210U)
#define CRU_CLKSEL_CON68_CLK_I2S0_2CH_DIV_CON_SHIFT        (0U)
#define CRU_CLKSEL_CON68_CLK_I2S0_2CH_DIV_CON_MASK         (0x7FU << CRU_CLKSEL_CON68_CLK_I2S0_2CH_DIV_CON_SHIFT)       /* 0x0000007F */
#define CRU_CLKSEL_CON68_CLK_I2S0_2CH_PLL_SEL_SHIFT        (8U)
#define CRU_CLKSEL_CON68_CLK_I2S0_2CH_PLL_SEL_MASK         (0x3U << CRU_CLKSEL_CON68_CLK_I2S0_2CH_PLL_SEL_SHIFT)        /* 0x00000300 */
#define CRU_CLKSEL_CON68_CLK_I2S0_2CH_SEL_SHIFT            (10U)
#define CRU_CLKSEL_CON68_CLK_I2S0_2CH_SEL_MASK             (0x3U << CRU_CLKSEL_CON68_CLK_I2S0_2CH_SEL_SHIFT)            /* 0x00000C00 */
#define CRU_CLKSEL_CON68_CLK_I2S0_2CH_OUT_MCLK_SEL_SHIFT   (15U)
#define CRU_CLKSEL_CON68_CLK_I2S0_2CH_OUT_MCLK_SEL_MASK    (0x1U << CRU_CLKSEL_CON68_CLK_I2S0_2CH_OUT_MCLK_SEL_SHIFT)   /* 0x00008000 */
/* CLKSEL_CON69 */
#define CRU_CLKSEL_CON69_OFFSET                            (0x214U)
#define CRU_CLKSEL_CON69_CLK_I2S0_2CH_FRAC_DIV_CON_SHIFT   (0U)
#define CRU_CLKSEL_CON69_CLK_I2S0_2CH_FRAC_DIV_CON_MASK    (0xFFFFFFFFU << CRU_CLKSEL_CON69_CLK_I2S0_2CH_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON70 */
#define CRU_CLKSEL_CON70_OFFSET                            (0x218U)
#define CRU_CLKSEL_CON70_CLK_I2S1_2CH_DIV_CON_SHIFT        (0U)
#define CRU_CLKSEL_CON70_CLK_I2S1_2CH_DIV_CON_MASK         (0x7FU << CRU_CLKSEL_CON70_CLK_I2S1_2CH_DIV_CON_SHIFT)       /* 0x0000007F */
#define CRU_CLKSEL_CON70_CLK_I2S1_2CH_PLL_SEL_SHIFT        (8U)
#define CRU_CLKSEL_CON70_CLK_I2S1_2CH_PLL_SEL_MASK         (0x3U << CRU_CLKSEL_CON70_CLK_I2S1_2CH_PLL_SEL_SHIFT)        /* 0x00000300 */
#define CRU_CLKSEL_CON70_CLK_I2S1_2CH_SEL_SHIFT            (10U)
#define CRU_CLKSEL_CON70_CLK_I2S1_2CH_SEL_MASK             (0x3U << CRU_CLKSEL_CON70_CLK_I2S1_2CH_SEL_SHIFT)            /* 0x00000C00 */
#define CRU_CLKSEL_CON70_CLK_I2S1_2CH_OUT_MCLK_SEL_SHIFT   (15U)
#define CRU_CLKSEL_CON70_CLK_I2S1_2CH_OUT_MCLK_SEL_MASK    (0x1U << CRU_CLKSEL_CON70_CLK_I2S1_2CH_OUT_MCLK_SEL_SHIFT)   /* 0x00008000 */
/* CLKSEL_CON71 */
#define CRU_CLKSEL_CON71_OFFSET                            (0x21CU)
#define CRU_CLKSEL_CON71_CLK_I2S1_2CH_FRAC_DIV_CON_SHIFT   (0U)
#define CRU_CLKSEL_CON71_CLK_I2S1_2CH_FRAC_DIV_CON_MASK    (0xFFFFFFFFU << CRU_CLKSEL_CON71_CLK_I2S1_2CH_FRAC_DIV_CON_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON72 */
#define CRU_CLKSEL_CON72_OFFSET                            (0x220U)
#define CRU_CLKSEL_CON72_CLK_REF24M_DIV_CON_SHIFT          (0U)
#define CRU_CLKSEL_CON72_CLK_REF24M_DIV_CON_MASK           (0x3FU << CRU_CLKSEL_CON72_CLK_REF24M_DIV_CON_SHIFT)         /* 0x0000003F */
#define CRU_CLKSEL_CON72_CLK_REF24M_PLL_SEL_SHIFT          (6U)
#define CRU_CLKSEL_CON72_CLK_REF24M_PLL_SEL_MASK           (0x1U << CRU_CLKSEL_CON72_CLK_REF24M_PLL_SEL_SHIFT)          /* 0x00000040 */
#define CRU_CLKSEL_CON72_USBPHY_REF_SEL_SHIFT              (7U)
#define CRU_CLKSEL_CON72_USBPHY_REF_SEL_MASK               (0x1U << CRU_CLKSEL_CON72_USBPHY_REF_SEL_SHIFT)              /* 0x00000080 */
/* CLKSEL_CON73 */
#define CRU_CLKSEL_CON73_OFFSET                            (0x224U)
#define CRU_CLKSEL_CON73_TEST_DIV_CON_SHIFT                (0U)
#define CRU_CLKSEL_CON73_TEST_DIV_CON_MASK                 (0x1FU << CRU_CLKSEL_CON73_TEST_DIV_CON_SHIFT)               /* 0x0000001F */
#define CRU_CLKSEL_CON73_TESTCLK_SEL_SHIFT                 (8U)
#define CRU_CLKSEL_CON73_TESTCLK_SEL_MASK                  (0x1FU << CRU_CLKSEL_CON73_TESTCLK_SEL_SHIFT)                /* 0x00001F00 */
/* CLKSEL_CON74 */
#define CRU_CLKSEL_CON74_OFFSET                            (0x228U)
#define CRU_CLKSEL_CON74_CLK_PWM1_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON74_CLK_PWM1_DIV_CON_MASK             (0x7FU << CRU_CLKSEL_CON74_CLK_PWM1_DIV_CON_SHIFT)           /* 0x0000007F */
#define CRU_CLKSEL_CON74_CLK_PWM1_PLL_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON74_CLK_PWM1_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON74_CLK_PWM1_PLL_SEL_SHIFT)            /* 0x0000C000 */
/* CLKSEL_CON75 */
#define CRU_CLKSEL_CON75_OFFSET                            (0x22CU)
#define CRU_CLKSEL_CON75_CLK_PWM2_DIV_CON_SHIFT            (0U)
#define CRU_CLKSEL_CON75_CLK_PWM2_DIV_CON_MASK             (0x7FU << CRU_CLKSEL_CON75_CLK_PWM2_DIV_CON_SHIFT)           /* 0x0000007F */
#define CRU_CLKSEL_CON75_CLK_PWM2_PLL_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON75_CLK_PWM2_PLL_SEL_MASK             (0x3U << CRU_CLKSEL_CON75_CLK_PWM2_PLL_SEL_SHIFT)            /* 0x0000C000 */
/* CLKGATE_CON0 */
#define CRU_CLKGATE_CON0_OFFSET                            (0x300U)
#define CRU_CLKGATE_CON0_CORE_PLL_CLK_EN_SHIFT             (0U)
#define CRU_CLKGATE_CON0_CORE_PLL_CLK_EN_MASK              (0x1U << CRU_CLKGATE_CON0_CORE_PLL_CLK_EN_SHIFT)             /* 0x00000001 */
#define CRU_CLKGATE_CON0_ACLK_CORE_SRC_CLK_EN_SHIFT        (1U)
#define CRU_CLKGATE_CON0_ACLK_CORE_SRC_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON0_ACLK_CORE_SRC_CLK_EN_SHIFT)        /* 0x00000002 */
#define CRU_CLKGATE_CON0_PCLK_CORE_DBG_SRC_CLK_EN_SHIFT    (2U)
#define CRU_CLKGATE_CON0_PCLK_CORE_DBG_SRC_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON0_PCLK_CORE_DBG_SRC_CLK_EN_SHIFT)    /* 0x00000004 */
#define CRU_CLKGATE_CON0_CLK_JTAG_CORE_CLK_EN_SHIFT        (3U)
#define CRU_CLKGATE_CON0_CLK_JTAG_CORE_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON0_CLK_JTAG_CORE_CLK_EN_SHIFT)        /* 0x00000008 */
#define CRU_CLKGATE_CON0_CLK_CORE_PVTM_CLK_EN_SHIFT        (4U)
#define CRU_CLKGATE_CON0_CLK_CORE_PVTM_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON0_CLK_CORE_PVTM_CLK_EN_SHIFT)        /* 0x00000010 */
#define CRU_CLKGATE_CON0_ACLK_CORE_NIU_CLK_EN_SHIFT        (5U)
#define CRU_CLKGATE_CON0_ACLK_CORE_NIU_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON0_ACLK_CORE_NIU_CLK_EN_SHIFT)        /* 0x00000020 */
#define CRU_CLKGATE_CON0_PCLK_CORE_DBG_NIU_CLK_EN_SHIFT    (6U)
#define CRU_CLKGATE_CON0_PCLK_CORE_DBG_NIU_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON0_PCLK_CORE_DBG_NIU_CLK_EN_SHIFT)    /* 0x00000040 */
#define CRU_CLKGATE_CON0_PCLK_CORE_DBG_DAPLITE_CLK_EN_SHIFT (7U)
#define CRU_CLKGATE_CON0_PCLK_CORE_DBG_DAPLITE_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON0_PCLK_CORE_DBG_DAPLITE_CLK_EN_SHIFT) /* 0x00000080 */
#define CRU_CLKGATE_CON0_ACLK_CORE_PERF_CLK_EN_SHIFT       (8U)
#define CRU_CLKGATE_CON0_ACLK_CORE_PERF_CLK_EN_MASK        (0x1U << CRU_CLKGATE_CON0_ACLK_CORE_PERF_CLK_EN_SHIFT)       /* 0x00000100 */
#define CRU_CLKGATE_CON0_PCLK_CORE_GRF_CLK_EN_SHIFT        (9U)
#define CRU_CLKGATE_CON0_PCLK_CORE_GRF_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON0_PCLK_CORE_GRF_CLK_EN_SHIFT)        /* 0x00000200 */
#define CRU_CLKGATE_CON0_DDR_PHY_PLL_CLK_EN_SHIFT          (10U)
#define CRU_CLKGATE_CON0_DDR_PHY_PLL_CLK_EN_MASK           (0x1U << CRU_CLKGATE_CON0_DDR_PHY_PLL_CLK_EN_SHIFT)          /* 0x00000400 */
#define CRU_CLKGATE_CON0_DDR_PHY_DFI_CLK4X_EN_SHIFT        (11U)
#define CRU_CLKGATE_CON0_DDR_PHY_DFI_CLK4X_EN_MASK         (0x1U << CRU_CLKGATE_CON0_DDR_PHY_DFI_CLK4X_EN_SHIFT)        /* 0x00000800 */
#define CRU_CLKGATE_CON0_DDR_MONITOR_TIMER_CLK_EN_SHIFT    (12U)
#define CRU_CLKGATE_CON0_DDR_MONITOR_TIMER_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON0_DDR_MONITOR_TIMER_CLK_EN_SHIFT)    /* 0x00001000 */
#define CRU_CLKGATE_CON0_DDR_PHY_DFI_CLK4X_DIV4_CLK_EN_SHIFT (13U)
#define CRU_CLKGATE_CON0_DDR_PHY_DFI_CLK4X_DIV4_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON0_DDR_PHY_DFI_CLK4X_DIV4_CLK_EN_SHIFT) /* 0x00002000 */
/* CLKGATE_CON1 */
#define CRU_CLKGATE_CON1_OFFSET                            (0x304U)
#define CRU_CLKGATE_CON1_LOGIC_BUS_PLL_CLK_EN_SHIFT        (0U)
#define CRU_CLKGATE_CON1_LOGIC_BUS_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON1_LOGIC_BUS_PLL_CLK_EN_SHIFT)        /* 0x00000001 */
#define CRU_CLKGATE_CON1_ACLK_BUS_CLK_EN_SHIFT             (1U)
#define CRU_CLKGATE_CON1_ACLK_BUS_CLK_EN_MASK              (0x1U << CRU_CLKGATE_CON1_ACLK_BUS_CLK_EN_SHIFT)             /* 0x00000002 */
#define CRU_CLKGATE_CON1_HCLK_BUS_CLK_EN_SHIFT             (2U)
#define CRU_CLKGATE_CON1_HCLK_BUS_CLK_EN_MASK              (0x1U << CRU_CLKGATE_CON1_HCLK_BUS_CLK_EN_SHIFT)             /* 0x00000004 */
#define CRU_CLKGATE_CON1_PCLK_BUS_CLK_EN_SHIFT             (3U)
#define CRU_CLKGATE_CON1_PCLK_BUS_CLK_EN_MASK              (0x1U << CRU_CLKGATE_CON1_PCLK_BUS_CLK_EN_SHIFT)             /* 0x00000008 */
#define CRU_CLKGATE_CON1_CLK_CRYPTO_PLL_CLK_EN_SHIFT       (4U)
#define CRU_CLKGATE_CON1_CLK_CRYPTO_PLL_CLK_EN_MASK        (0x1U << CRU_CLKGATE_CON1_CLK_CRYPTO_PLL_CLK_EN_SHIFT)       /* 0x00000010 */
#define CRU_CLKGATE_CON1_CLK_CRYPTO_APK_PLL_CLK_EN_SHIFT   (5U)
#define CRU_CLKGATE_CON1_CLK_CRYPTO_APK_PLL_CLK_EN_MASK    (0x1U << CRU_CLKGATE_CON1_CLK_CRYPTO_APK_PLL_CLK_EN_SHIFT)   /* 0x00000020 */
#define CRU_CLKGATE_CON1_DCLKVOP_PLL_CLK_EN_SHIFT          (6U)
#define CRU_CLKGATE_CON1_DCLKVOP_PLL_CLK_EN_MASK           (0x1U << CRU_CLKGATE_CON1_DCLKVOP_PLL_CLK_EN_SHIFT)          /* 0x00000040 */
#define CRU_CLKGATE_CON1_DCLKVOP_FRACDIV_CLK_EN_SHIFT      (7U)
#define CRU_CLKGATE_CON1_DCLKVOP_FRACDIV_CLK_EN_MASK       (0x1U << CRU_CLKGATE_CON1_DCLKVOP_FRACDIV_CLK_EN_SHIFT)      /* 0x00000080 */
#define CRU_CLKGATE_CON1_DCLKVOP_CLK_EN_SHIFT              (8U)
#define CRU_CLKGATE_CON1_DCLKVOP_CLK_EN_MASK               (0x1U << CRU_CLKGATE_CON1_DCLKVOP_CLK_EN_SHIFT)              /* 0x00000100 */
#define CRU_CLKGATE_CON1_CLK_UART0_PLL_CLK_EN_SHIFT        (9U)
#define CRU_CLKGATE_CON1_CLK_UART0_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON1_CLK_UART0_PLL_CLK_EN_SHIFT)        /* 0x00000200 */
#define CRU_CLKGATE_CON1_CLK_UART0_DIVNP5_CLK_EN_SHIFT     (10U)
#define CRU_CLKGATE_CON1_CLK_UART0_DIVNP5_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON1_CLK_UART0_DIVNP5_CLK_EN_SHIFT)     /* 0x00000400 */
#define CRU_CLKGATE_CON1_CLK_UART0_DIVFRAC_CLK_EN_SHIFT    (11U)
#define CRU_CLKGATE_CON1_CLK_UART0_DIVFRAC_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON1_CLK_UART0_DIVFRAC_CLK_EN_SHIFT)    /* 0x00000800 */
#define CRU_CLKGATE_CON1_CLK_UART0_CLK_EN_SHIFT            (12U)
#define CRU_CLKGATE_CON1_CLK_UART0_CLK_EN_MASK             (0x1U << CRU_CLKGATE_CON1_CLK_UART0_CLK_EN_SHIFT)            /* 0x00001000 */
#define CRU_CLKGATE_CON1_CLK_UART1_PLL_CLK_EN_SHIFT        (13U)
#define CRU_CLKGATE_CON1_CLK_UART1_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON1_CLK_UART1_PLL_CLK_EN_SHIFT)        /* 0x00002000 */
#define CRU_CLKGATE_CON1_CLK_UART1_DIVNP5_CLK_EN_SHIFT     (14U)
#define CRU_CLKGATE_CON1_CLK_UART1_DIVNP5_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON1_CLK_UART1_DIVNP5_CLK_EN_SHIFT)     /* 0x00004000 */
#define CRU_CLKGATE_CON1_CLK_UART1_DIVFRAC_CLK_EN_SHIFT    (15U)
#define CRU_CLKGATE_CON1_CLK_UART1_DIVFRAC_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON1_CLK_UART1_DIVFRAC_CLK_EN_SHIFT)    /* 0x00008000 */
/* CLKGATE_CON2 */
#define CRU_CLKGATE_CON2_OFFSET                            (0x308U)
#define CRU_CLKGATE_CON2_CLK_UART1_CLK_EN_SHIFT            (0U)
#define CRU_CLKGATE_CON2_CLK_UART1_CLK_EN_MASK             (0x1U << CRU_CLKGATE_CON2_CLK_UART1_CLK_EN_SHIFT)            /* 0x00000001 */
#define CRU_CLKGATE_CON2_CLK_UART2_PLL_CLK_EN_SHIFT        (1U)
#define CRU_CLKGATE_CON2_CLK_UART2_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON2_CLK_UART2_PLL_CLK_EN_SHIFT)        /* 0x00000002 */
#define CRU_CLKGATE_CON2_CLK_UART2_DIVNP5_CLK_EN_SHIFT     (2U)
#define CRU_CLKGATE_CON2_CLK_UART2_DIVNP5_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON2_CLK_UART2_DIVNP5_CLK_EN_SHIFT)     /* 0x00000004 */
#define CRU_CLKGATE_CON2_CLK_UART2_DIVFRAC_CLK_EN_SHIFT    (3U)
#define CRU_CLKGATE_CON2_CLK_UART2_DIVFRAC_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON2_CLK_UART2_DIVFRAC_CLK_EN_SHIFT)    /* 0x00000008 */
#define CRU_CLKGATE_CON2_CLK_UART2_CLK_EN_SHIFT            (4U)
#define CRU_CLKGATE_CON2_CLK_UART2_CLK_EN_MASK             (0x1U << CRU_CLKGATE_CON2_CLK_UART2_CLK_EN_SHIFT)            /* 0x00000010 */
#define CRU_CLKGATE_CON2_CLK_UART3_PLL_CLK_EN_SHIFT        (5U)
#define CRU_CLKGATE_CON2_CLK_UART3_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON2_CLK_UART3_PLL_CLK_EN_SHIFT)        /* 0x00000020 */
#define CRU_CLKGATE_CON2_CLK_UART3_DIVNP5_CLK_EN_SHIFT     (6U)
#define CRU_CLKGATE_CON2_CLK_UART3_DIVNP5_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON2_CLK_UART3_DIVNP5_CLK_EN_SHIFT)     /* 0x00000040 */
#define CRU_CLKGATE_CON2_CLK_UART3_DIVFRAC_CLK_EN_SHIFT    (7U)
#define CRU_CLKGATE_CON2_CLK_UART3_DIVFRAC_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON2_CLK_UART3_DIVFRAC_CLK_EN_SHIFT)    /* 0x00000080 */
#define CRU_CLKGATE_CON2_CLK_UART3_CLK_EN_SHIFT            (8U)
#define CRU_CLKGATE_CON2_CLK_UART3_CLK_EN_MASK             (0x1U << CRU_CLKGATE_CON2_CLK_UART3_CLK_EN_SHIFT)            /* 0x00000100 */
#define CRU_CLKGATE_CON2_CLK_UART4_PLL_CLK_EN_SHIFT        (9U)
#define CRU_CLKGATE_CON2_CLK_UART4_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON2_CLK_UART4_PLL_CLK_EN_SHIFT)        /* 0x00000200 */
#define CRU_CLKGATE_CON2_CLK_UART4_DIVNP5_CLK_EN_SHIFT     (10U)
#define CRU_CLKGATE_CON2_CLK_UART4_DIVNP5_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON2_CLK_UART4_DIVNP5_CLK_EN_SHIFT)     /* 0x00000400 */
#define CRU_CLKGATE_CON2_CLK_UART4_DIVFRAC_CLK_EN_SHIFT    (11U)
#define CRU_CLKGATE_CON2_CLK_UART4_DIVFRAC_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON2_CLK_UART4_DIVFRAC_CLK_EN_SHIFT)    /* 0x00000800 */
#define CRU_CLKGATE_CON2_CLK_UART4_CLK_EN_SHIFT            (12U)
#define CRU_CLKGATE_CON2_CLK_UART4_CLK_EN_MASK             (0x1U << CRU_CLKGATE_CON2_CLK_UART4_CLK_EN_SHIFT)            /* 0x00001000 */
#define CRU_CLKGATE_CON2_CLK_I2C0_PLL_CLK_EN_SHIFT         (13U)
#define CRU_CLKGATE_CON2_CLK_I2C0_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON2_CLK_I2C0_PLL_CLK_EN_SHIFT)         /* 0x00002000 */
#define CRU_CLKGATE_CON2_CLK_I2C1_PLL_CLK_EN_SHIFT         (14U)
#define CRU_CLKGATE_CON2_CLK_I2C1_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON2_CLK_I2C1_PLL_CLK_EN_SHIFT)         /* 0x00004000 */
#define CRU_CLKGATE_CON2_CLK_I2C2_PLL_CLK_EN_SHIFT         (15U)
#define CRU_CLKGATE_CON2_CLK_I2C2_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON2_CLK_I2C2_PLL_CLK_EN_SHIFT)         /* 0x00008000 */
/* CLKGATE_CON3 */
#define CRU_CLKGATE_CON3_OFFSET                            (0x30CU)
#define CRU_CLKGATE_CON3_CLK_I2C3_PLL_CLK_EN_SHIFT         (0U)
#define CRU_CLKGATE_CON3_CLK_I2C3_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON3_CLK_I2C3_PLL_CLK_EN_SHIFT)         /* 0x00000001 */
#define CRU_CLKGATE_CON3_CLK_PWM_PLL_CLK_EN_SHIFT          (1U)
#define CRU_CLKGATE_CON3_CLK_PWM_PLL_CLK_EN_MASK           (0x1U << CRU_CLKGATE_CON3_CLK_PWM_PLL_CLK_EN_SHIFT)          /* 0x00000002 */
#define CRU_CLKGATE_CON3_CLK_SPI0_PLL_CLK_EN_SHIFT         (2U)
#define CRU_CLKGATE_CON3_CLK_SPI0_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON3_CLK_SPI0_PLL_CLK_EN_SHIFT)         /* 0x00000004 */
#define CRU_CLKGATE_CON3_CLK_SPI1_PLL_CLK_EN_SHIFT         (3U)
#define CRU_CLKGATE_CON3_CLK_SPI1_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON3_CLK_SPI1_PLL_CLK_EN_SHIFT)         /* 0x00000008 */
#define CRU_CLKGATE_CON3_CLK_SPI2_PLL_CLK_EN_SHIFT         (4U)
#define CRU_CLKGATE_CON3_CLK_SPI2_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON3_CLK_SPI2_PLL_CLK_EN_SHIFT)         /* 0x00000010 */
#define CRU_CLKGATE_CON3_CLK_TSADC_PLL_CLK_EN_SHIFT        (5U)
#define CRU_CLKGATE_CON3_CLK_TSADC_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON3_CLK_TSADC_PLL_CLK_EN_SHIFT)        /* 0x00000020 */
#define CRU_CLKGATE_CON3_CLK_SARADC_PLL_CLK_EN_SHIFT       (6U)
#define CRU_CLKGATE_CON3_CLK_SARADC_PLL_CLK_EN_MASK        (0x1U << CRU_CLKGATE_CON3_CLK_SARADC_PLL_CLK_EN_SHIFT)       /* 0x00000040 */
#define CRU_CLKGATE_CON3_CLK_OTP_PLL_CLK_EN_SHIFT          (7U)
#define CRU_CLKGATE_CON3_CLK_OTP_PLL_CLK_EN_MASK           (0x1U << CRU_CLKGATE_CON3_CLK_OTP_PLL_CLK_EN_SHIFT)          /* 0x00000080 */
#define CRU_CLKGATE_CON3_CLK_OTP_USR_CLK_EN_SHIFT          (8U)
#define CRU_CLKGATE_CON3_CLK_OTP_USR_CLK_EN_MASK           (0x1U << CRU_CLKGATE_CON3_CLK_OTP_USR_CLK_EN_SHIFT)          /* 0x00000100 */
#define CRU_CLKGATE_CON3_CLK_CPU_BOOST_CLK_EN_SHIFT        (9U)
#define CRU_CLKGATE_CON3_CLK_CPU_BOOST_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON3_CLK_CPU_BOOST_CLK_EN_SHIFT)        /* 0x00000200 */
#define CRU_CLKGATE_CON3_CLK_TIMER0_EN_SHIFT               (10U)
#define CRU_CLKGATE_CON3_CLK_TIMER0_EN_MASK                (0x1U << CRU_CLKGATE_CON3_CLK_TIMER0_EN_SHIFT)               /* 0x00000400 */
#define CRU_CLKGATE_CON3_CLK_TIMER1_EN_SHIFT               (11U)
#define CRU_CLKGATE_CON3_CLK_TIMER1_EN_MASK                (0x1U << CRU_CLKGATE_CON3_CLK_TIMER1_EN_SHIFT)               /* 0x00000800 */
#define CRU_CLKGATE_CON3_CLK_TIMER2_EN_SHIFT               (12U)
#define CRU_CLKGATE_CON3_CLK_TIMER2_EN_MASK                (0x1U << CRU_CLKGATE_CON3_CLK_TIMER2_EN_SHIFT)               /* 0x00001000 */
#define CRU_CLKGATE_CON3_CLK_TIMER3_EN_SHIFT               (13U)
#define CRU_CLKGATE_CON3_CLK_TIMER3_EN_MASK                (0x1U << CRU_CLKGATE_CON3_CLK_TIMER3_EN_SHIFT)               /* 0x00002000 */
#define CRU_CLKGATE_CON3_CLK_TIMER4_EN_SHIFT               (14U)
#define CRU_CLKGATE_CON3_CLK_TIMER4_EN_MASK                (0x1U << CRU_CLKGATE_CON3_CLK_TIMER4_EN_SHIFT)               /* 0x00004000 */
#define CRU_CLKGATE_CON3_CLK_TIMER5_EN_SHIFT               (15U)
#define CRU_CLKGATE_CON3_CLK_TIMER5_EN_MASK                (0x1U << CRU_CLKGATE_CON3_CLK_TIMER5_EN_SHIFT)               /* 0x00008000 */
/* CLKGATE_CON4 */
#define CRU_CLKGATE_CON4_OFFSET                            (0x310U)
#define CRU_CLKGATE_CON4_CLK_WIFI_PLL_CLK_EN_SHIFT         (0U)
#define CRU_CLKGATE_CON4_CLK_WIFI_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON4_CLK_WIFI_PLL_CLK_EN_SHIFT)         /* 0x00000001 */
#define CRU_CLKGATE_CON4_CLK_WIFI_CLK_EN_SHIFT             (1U)
#define CRU_CLKGATE_CON4_CLK_WIFI_CLK_EN_MASK              (0x1U << CRU_CLKGATE_CON4_CLK_WIFI_CLK_EN_SHIFT)             /* 0x00000002 */
#define CRU_CLKGATE_CON4_CLK_DIV32K_OUT_CLK_EN_SHIFT       (2U)
#define CRU_CLKGATE_CON4_CLK_DIV32K_OUT_CLK_EN_MASK        (0x1U << CRU_CLKGATE_CON4_CLK_DIV32K_OUT_CLK_EN_SHIFT)       /* 0x00000004 */
#define CRU_CLKGATE_CON4_CLK_DIV32K_FRAC_OUT_CLK_EN_SHIFT  (3U)
#define CRU_CLKGATE_CON4_CLK_DIV32K_FRAC_OUT_CLK_EN_MASK   (0x1U << CRU_CLKGATE_CON4_CLK_DIV32K_FRAC_OUT_CLK_EN_SHIFT)  /* 0x00000008 */
#define CRU_CLKGATE_CON4_CLK_PMU_PVTM_CLK_EN_SHIFT         (4U)
#define CRU_CLKGATE_CON4_CLK_PMU_PVTM_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON4_CLK_PMU_PVTM_CLK_EN_SHIFT)         /* 0x00000010 */
#define CRU_CLKGATE_CON4_PCLK_PMU_CLK_EN_SHIFT             (5U)
#define CRU_CLKGATE_CON4_PCLK_PMU_CLK_EN_MASK              (0x1U << CRU_CLKGATE_CON4_PCLK_PMU_CLK_EN_SHIFT)             /* 0x00000020 */
#define CRU_CLKGATE_CON4_CLK_PMU_CLK_EN_SHIFT              (6U)
#define CRU_CLKGATE_CON4_CLK_PMU_CLK_EN_MASK               (0x1U << CRU_CLKGATE_CON4_CLK_PMU_CLK_EN_SHIFT)              /* 0x00000040 */
#define CRU_CLKGATE_CON4_CLK_REF24M_PLL_CLK_EN_SHIFT       (7U)
#define CRU_CLKGATE_CON4_CLK_REF24M_PLL_CLK_EN_MASK        (0x1U << CRU_CLKGATE_CON4_CLK_REF24M_PLL_CLK_EN_SHIFT)       /* 0x00000080 */
#define CRU_CLKGATE_CON4_USBPHY_REF24M_CLK_EN_SHIFT        (8U)
#define CRU_CLKGATE_CON4_USBPHY_REF24M_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON4_USBPHY_REF24M_CLK_EN_SHIFT)        /* 0x00000100 */
#define CRU_CLKGATE_CON4_TESTCLK_EN_SHIFT                  (9U)
#define CRU_CLKGATE_CON4_TESTCLK_EN_MASK                   (0x1U << CRU_CLKGATE_CON4_TESTCLK_EN_SHIFT)                  /* 0x00000200 */
#define CRU_CLKGATE_CON4_CLK_DDR_MON_EN_SHIFT              (10U)
#define CRU_CLKGATE_CON4_CLK_DDR_MON_EN_MASK               (0x1U << CRU_CLKGATE_CON4_CLK_DDR_MON_EN_SHIFT)              /* 0x00000400 */
#define CRU_CLKGATE_CON4_CLK_DDR_UPCTRL_EN_SHIFT           (11U)
#define CRU_CLKGATE_CON4_CLK_DDR_UPCTRL_EN_MASK            (0x1U << CRU_CLKGATE_CON4_CLK_DDR_UPCTRL_EN_SHIFT)           /* 0x00000800 */
#define CRU_CLKGATE_CON4_CLK_DDR_MSCH_EN_SHIFT             (12U)
#define CRU_CLKGATE_CON4_CLK_DDR_MSCH_EN_MASK              (0x1U << CRU_CLKGATE_CON4_CLK_DDR_MSCH_EN_SHIFT)             /* 0x00001000 */
#define CRU_CLKGATE_CON4_CLK_DDR_MSCH_PERI_EN_SHIFT        (13U)
#define CRU_CLKGATE_CON4_CLK_DDR_MSCH_PERI_EN_MASK         (0x1U << CRU_CLKGATE_CON4_CLK_DDR_MSCH_PERI_EN_SHIFT)        /* 0x00002000 */
#define CRU_CLKGATE_CON4_CLK_DDR_STDBY_EN_SHIFT            (14U)
#define CRU_CLKGATE_CON4_CLK_DDR_STDBY_EN_MASK             (0x1U << CRU_CLKGATE_CON4_CLK_DDR_STDBY_EN_SHIFT)            /* 0x00004000 */
/* CLKGATE_CON5 */
#define CRU_CLKGATE_CON5_OFFSET                            (0x314U)
#define CRU_CLKGATE_CON5_ACLK_BUS_NIU_EN_SHIFT             (0U)
#define CRU_CLKGATE_CON5_ACLK_BUS_NIU_EN_MASK              (0x1U << CRU_CLKGATE_CON5_ACLK_BUS_NIU_EN_SHIFT)             /* 0x00000001 */
#define CRU_CLKGATE_CON5_ACLK_INTMEM_EN_SHIFT              (1U)
#define CRU_CLKGATE_CON5_ACLK_INTMEM_EN_MASK               (0x1U << CRU_CLKGATE_CON5_ACLK_INTMEM_EN_SHIFT)              /* 0x00000002 */
#define CRU_CLKGATE_CON5_ACLK_CRYPTO_EN_SHIFT              (2U)
#define CRU_CLKGATE_CON5_ACLK_CRYPTO_EN_MASK               (0x1U << CRU_CLKGATE_CON5_ACLK_CRYPTO_EN_SHIFT)              /* 0x00000004 */
#define CRU_CLKGATE_CON5_ACLK_VOP_EN_SHIFT                 (3U)
#define CRU_CLKGATE_CON5_ACLK_VOP_EN_MASK                  (0x1U << CRU_CLKGATE_CON5_ACLK_VOP_EN_SHIFT)                 /* 0x00000008 */
#define CRU_CLKGATE_CON5_ACLK_GIC_EN_SHIFT                 (4U)
#define CRU_CLKGATE_CON5_ACLK_GIC_EN_MASK                  (0x1U << CRU_CLKGATE_CON5_ACLK_GIC_EN_SHIFT)                 /* 0x00000010 */
#define CRU_CLKGATE_CON5_HCLK_BUS_NIU_EN_SHIFT             (5U)
#define CRU_CLKGATE_CON5_HCLK_BUS_NIU_EN_MASK              (0x1U << CRU_CLKGATE_CON5_HCLK_BUS_NIU_EN_SHIFT)             /* 0x00000020 */
#define CRU_CLKGATE_CON5_HCLK_ROM_EN_SHIFT                 (6U)
#define CRU_CLKGATE_CON5_HCLK_ROM_EN_MASK                  (0x1U << CRU_CLKGATE_CON5_HCLK_ROM_EN_SHIFT)                 /* 0x00000040 */
#define CRU_CLKGATE_CON5_HCLK_CRYPTO_EN_SHIFT              (7U)
#define CRU_CLKGATE_CON5_HCLK_CRYPTO_EN_MASK               (0x1U << CRU_CLKGATE_CON5_HCLK_CRYPTO_EN_SHIFT)              /* 0x00000080 */
#define CRU_CLKGATE_CON5_HCLK_VOP_EN_SHIFT                 (8U)
#define CRU_CLKGATE_CON5_HCLK_VOP_EN_MASK                  (0x1U << CRU_CLKGATE_CON5_HCLK_VOP_EN_SHIFT)                 /* 0x00000100 */
#define CRU_CLKGATE_CON5_PCLK_BUS_NIU_EN_SHIFT             (9U)
#define CRU_CLKGATE_CON5_PCLK_BUS_NIU_EN_MASK              (0x1U << CRU_CLKGATE_CON5_PCLK_BUS_NIU_EN_SHIFT)             /* 0x00000200 */
#define CRU_CLKGATE_CON5_PCLK_UART0_EN_SHIFT               (10U)
#define CRU_CLKGATE_CON5_PCLK_UART0_EN_MASK                (0x1U << CRU_CLKGATE_CON5_PCLK_UART0_EN_SHIFT)               /* 0x00000400 */
#define CRU_CLKGATE_CON5_PCLK_UART1_EN_SHIFT               (11U)
#define CRU_CLKGATE_CON5_PCLK_UART1_EN_MASK                (0x1U << CRU_CLKGATE_CON5_PCLK_UART1_EN_SHIFT)               /* 0x00000800 */
#define CRU_CLKGATE_CON5_PCLK_UART2_EN_SHIFT               (12U)
#define CRU_CLKGATE_CON5_PCLK_UART2_EN_MASK                (0x1U << CRU_CLKGATE_CON5_PCLK_UART2_EN_SHIFT)               /* 0x00001000 */
#define CRU_CLKGATE_CON5_PCLK_UART3_EN_SHIFT               (13U)
#define CRU_CLKGATE_CON5_PCLK_UART3_EN_MASK                (0x1U << CRU_CLKGATE_CON5_PCLK_UART3_EN_SHIFT)               /* 0x00002000 */
#define CRU_CLKGATE_CON5_PCLK_UART4_EN_SHIFT               (14U)
#define CRU_CLKGATE_CON5_PCLK_UART4_EN_MASK                (0x1U << CRU_CLKGATE_CON5_PCLK_UART4_EN_SHIFT)               /* 0x00004000 */
#define CRU_CLKGATE_CON5_PCLK_I2C0_EN_SHIFT                (15U)
#define CRU_CLKGATE_CON5_PCLK_I2C0_EN_MASK                 (0x1U << CRU_CLKGATE_CON5_PCLK_I2C0_EN_SHIFT)                /* 0x00008000 */
/* CLKGATE_CON6 */
#define CRU_CLKGATE_CON6_OFFSET                            (0x318U)
#define CRU_CLKGATE_CON6_PCLK_I2C1_EN_SHIFT                (0U)
#define CRU_CLKGATE_CON6_PCLK_I2C1_EN_MASK                 (0x1U << CRU_CLKGATE_CON6_PCLK_I2C1_EN_SHIFT)                /* 0x00000001 */
#define CRU_CLKGATE_CON6_PCLK_I2C2_EN_SHIFT                (1U)
#define CRU_CLKGATE_CON6_PCLK_I2C2_EN_MASK                 (0x1U << CRU_CLKGATE_CON6_PCLK_I2C2_EN_SHIFT)                /* 0x00000002 */
#define CRU_CLKGATE_CON6_PCLK_I2C3_EN_SHIFT                (2U)
#define CRU_CLKGATE_CON6_PCLK_I2C3_EN_MASK                 (0x1U << CRU_CLKGATE_CON6_PCLK_I2C3_EN_SHIFT)                /* 0x00000004 */
#define CRU_CLKGATE_CON6_PCLK_PWM_EN_SHIFT                 (3U)
#define CRU_CLKGATE_CON6_PCLK_PWM_EN_MASK                  (0x1U << CRU_CLKGATE_CON6_PCLK_PWM_EN_SHIFT)                 /* 0x00000008 */
#define CRU_CLKGATE_CON6_PCLK_SPI0_EN_SHIFT                (4U)
#define CRU_CLKGATE_CON6_PCLK_SPI0_EN_MASK                 (0x1U << CRU_CLKGATE_CON6_PCLK_SPI0_EN_SHIFT)                /* 0x00000010 */
#define CRU_CLKGATE_CON6_PCLK_SPI1_EN_SHIFT                (5U)
#define CRU_CLKGATE_CON6_PCLK_SPI1_EN_MASK                 (0x1U << CRU_CLKGATE_CON6_PCLK_SPI1_EN_SHIFT)                /* 0x00000020 */
#define CRU_CLKGATE_CON6_PCLK_SPI2_EN_SHIFT                (6U)
#define CRU_CLKGATE_CON6_PCLK_SPI2_EN_MASK                 (0x1U << CRU_CLKGATE_CON6_PCLK_SPI2_EN_SHIFT)                /* 0x00000040 */
#define CRU_CLKGATE_CON6_PCLK_SARADC_EN_SHIFT              (7U)
#define CRU_CLKGATE_CON6_PCLK_SARADC_EN_MASK               (0x1U << CRU_CLKGATE_CON6_PCLK_SARADC_EN_SHIFT)              /* 0x00000080 */
#define CRU_CLKGATE_CON6_PCLK_TSADC_EN_SHIFT               (8U)
#define CRU_CLKGATE_CON6_PCLK_TSADC_EN_MASK                (0x1U << CRU_CLKGATE_CON6_PCLK_TSADC_EN_SHIFT)               /* 0x00000100 */
#define CRU_CLKGATE_CON6_PCLK_TIMER_EN_SHIFT               (9U)
#define CRU_CLKGATE_CON6_PCLK_TIMER_EN_MASK                (0x1U << CRU_CLKGATE_CON6_PCLK_TIMER_EN_SHIFT)               /* 0x00000200 */
#define CRU_CLKGATE_CON6_PCLK_OTP_NS_EN_SHIFT              (10U)
#define CRU_CLKGATE_CON6_PCLK_OTP_NS_EN_MASK               (0x1U << CRU_CLKGATE_CON6_PCLK_OTP_NS_EN_SHIFT)              /* 0x00000400 */
#define CRU_CLKGATE_CON6_PCLK_GPIO0_EN_SHIFT               (12U)
#define CRU_CLKGATE_CON6_PCLK_GPIO0_EN_MASK                (0x1U << CRU_CLKGATE_CON6_PCLK_GPIO0_EN_SHIFT)               /* 0x00001000 */
#define CRU_CLKGATE_CON6_PCLK_GPIO1_EN_SHIFT               (13U)
#define CRU_CLKGATE_CON6_PCLK_GPIO1_EN_MASK                (0x1U << CRU_CLKGATE_CON6_PCLK_GPIO1_EN_SHIFT)               /* 0x00002000 */
#define CRU_CLKGATE_CON6_PCLK_GPIO2_EN_SHIFT               (14U)
#define CRU_CLKGATE_CON6_PCLK_GPIO2_EN_MASK                (0x1U << CRU_CLKGATE_CON6_PCLK_GPIO2_EN_SHIFT)               /* 0x00004000 */
#define CRU_CLKGATE_CON6_PCLK_GPIO3_EN_SHIFT               (15U)
#define CRU_CLKGATE_CON6_PCLK_GPIO3_EN_MASK                (0x1U << CRU_CLKGATE_CON6_PCLK_GPIO3_EN_SHIFT)               /* 0x00008000 */
/* CLKGATE_CON7 */
#define CRU_CLKGATE_CON7_OFFSET                            (0x31CU)
#define CRU_CLKGATE_CON7_PCLK_GPIO4_EN_SHIFT               (0U)
#define CRU_CLKGATE_CON7_PCLK_GPIO4_EN_MASK                (0x1U << CRU_CLKGATE_CON7_PCLK_GPIO4_EN_SHIFT)               /* 0x00000001 */
#define CRU_CLKGATE_CON7_PCLK_SGRF_EN_SHIFT                (1U)
#define CRU_CLKGATE_CON7_PCLK_SGRF_EN_MASK                 (0x1U << CRU_CLKGATE_CON7_PCLK_SGRF_EN_SHIFT)                /* 0x00000002 */
#define CRU_CLKGATE_CON7_PCLK_GRF_EN_SHIFT                 (2U)
#define CRU_CLKGATE_CON7_PCLK_GRF_EN_MASK                  (0x1U << CRU_CLKGATE_CON7_PCLK_GRF_EN_SHIFT)                 /* 0x00000004 */
#define CRU_CLKGATE_CON7_PCLK_USBSDMMC_DET_EN_SHIFT        (3U)
#define CRU_CLKGATE_CON7_PCLK_USBSDMMC_DET_EN_MASK         (0x1U << CRU_CLKGATE_CON7_PCLK_USBSDMMC_DET_EN_SHIFT)        /* 0x00000008 */
#define CRU_CLKGATE_CON7_PCLK_DDR_UPCTRL_EN_SHIFT          (4U)
#define CRU_CLKGATE_CON7_PCLK_DDR_UPCTRL_EN_MASK           (0x1U << CRU_CLKGATE_CON7_PCLK_DDR_UPCTRL_EN_SHIFT)          /* 0x00000010 */
#define CRU_CLKGATE_CON7_PCLK_DDR_MON_EN_SHIFT             (5U)
#define CRU_CLKGATE_CON7_PCLK_DDR_MON_EN_MASK              (0x1U << CRU_CLKGATE_CON7_PCLK_DDR_MON_EN_SHIFT)             /* 0x00000020 */
#define CRU_CLKGATE_CON7_PCLK_DDR_PHY_EN_SHIFT             (6U)
#define CRU_CLKGATE_CON7_PCLK_DDR_PHY_EN_MASK              (0x1U << CRU_CLKGATE_CON7_PCLK_DDR_PHY_EN_SHIFT)             /* 0x00000040 */
#define CRU_CLKGATE_CON7_PCLK_DDR_STDBY_EN_SHIFT           (7U)
#define CRU_CLKGATE_CON7_PCLK_DDR_STDBY_EN_MASK            (0x1U << CRU_CLKGATE_CON7_PCLK_DDR_STDBY_EN_SHIFT)           /* 0x00000080 */
#define CRU_CLKGATE_CON7_PCLK_USBGRF_EN_SHIFT              (8U)
#define CRU_CLKGATE_CON7_PCLK_USBGRF_EN_MASK               (0x1U << CRU_CLKGATE_CON7_PCLK_USBGRF_EN_SHIFT)              /* 0x00000100 */
#define CRU_CLKGATE_CON7_PCLK_CRU_EN_SHIFT                 (9U)
#define CRU_CLKGATE_CON7_PCLK_CRU_EN_MASK                  (0x1U << CRU_CLKGATE_CON7_PCLK_CRU_EN_SHIFT)                 /* 0x00000200 */
#define CRU_CLKGATE_CON7_PCLK_OTP_PHY_EN_SHIFT             (10U)
#define CRU_CLKGATE_CON7_PCLK_OTP_PHY_EN_MASK              (0x1U << CRU_CLKGATE_CON7_PCLK_OTP_PHY_EN_SHIFT)             /* 0x00000400 */
#define CRU_CLKGATE_CON7_PCLK_CPU_BOOST_EN_SHIFT           (11U)
#define CRU_CLKGATE_CON7_PCLK_CPU_BOOST_EN_MASK            (0x1U << CRU_CLKGATE_CON7_PCLK_CPU_BOOST_EN_SHIFT)           /* 0x00000800 */
#define CRU_CLKGATE_CON7_PCLK_PWM1_EN_SHIFT                (12U)
#define CRU_CLKGATE_CON7_PCLK_PWM1_EN_MASK                 (0x1U << CRU_CLKGATE_CON7_PCLK_PWM1_EN_SHIFT)                /* 0x00001000 */
#define CRU_CLKGATE_CON7_PCLK_PWM2_EN_SHIFT                (13U)
#define CRU_CLKGATE_CON7_PCLK_PWM2_EN_MASK                 (0x1U << CRU_CLKGATE_CON7_PCLK_PWM2_EN_SHIFT)                /* 0x00002000 */
#define CRU_CLKGATE_CON7_PCLK_CAN_EN_SHIFT                 (14U)
#define CRU_CLKGATE_CON7_PCLK_CAN_EN_MASK                  (0x1U << CRU_CLKGATE_CON7_PCLK_CAN_EN_SHIFT)                 /* 0x00004000 */
#define CRU_CLKGATE_CON7_PCLK_OWIRE_EN_SHIFT               (15U)
#define CRU_CLKGATE_CON7_PCLK_OWIRE_EN_MASK                (0x1U << CRU_CLKGATE_CON7_PCLK_OWIRE_EN_SHIFT)               /* 0x00008000 */
/* CLKGATE_CON8 */
#define CRU_CLKGATE_CON8_OFFSET                            (0x320U)
#define CRU_CLKGATE_CON8_LOGIC_PERI_PLL_CLK_EN_SHIFT       (0U)
#define CRU_CLKGATE_CON8_LOGIC_PERI_PLL_CLK_EN_MASK        (0x1U << CRU_CLKGATE_CON8_LOGIC_PERI_PLL_CLK_EN_SHIFT)       /* 0x00000001 */
#define CRU_CLKGATE_CON8_ACLK_PERI_CLK_EN_SHIFT            (1U)
#define CRU_CLKGATE_CON8_ACLK_PERI_CLK_EN_MASK             (0x1U << CRU_CLKGATE_CON8_ACLK_PERI_CLK_EN_SHIFT)            /* 0x00000002 */
#define CRU_CLKGATE_CON8_HCLK_PERI_CLK_EN_SHIFT            (2U)
#define CRU_CLKGATE_CON8_HCLK_PERI_CLK_EN_MASK             (0x1U << CRU_CLKGATE_CON8_HCLK_PERI_CLK_EN_SHIFT)            /* 0x00000004 */
#define CRU_CLKGATE_CON8_PCLK_PERI_CLK_EN_SHIFT            (3U)
#define CRU_CLKGATE_CON8_PCLK_PERI_CLK_EN_MASK             (0x1U << CRU_CLKGATE_CON8_PCLK_PERI_CLK_EN_SHIFT)            /* 0x00000008 */
#define CRU_CLKGATE_CON8_CLK_NANDC_PLL_CLK_EN_SHIFT        (4U)
#define CRU_CLKGATE_CON8_CLK_NANDC_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON8_CLK_NANDC_PLL_CLK_EN_SHIFT)        /* 0x00000010 */
#define CRU_CLKGATE_CON8_CLK_NANDC_CLK_EN_SHIFT            (5U)
#define CRU_CLKGATE_CON8_CLK_NANDC_CLK_EN_MASK             (0x1U << CRU_CLKGATE_CON8_CLK_NANDC_CLK_EN_SHIFT)            /* 0x00000020 */
#define CRU_CLKGATE_CON8_CLK_SDMMC_PLL_CLK_EN_SHIFT        (6U)
#define CRU_CLKGATE_CON8_CLK_SDMMC_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON8_CLK_SDMMC_PLL_CLK_EN_SHIFT)        /* 0x00000040 */
#define CRU_CLKGATE_CON8_CLK_SDMMC_CLK_EN_SHIFT            (7U)
#define CRU_CLKGATE_CON8_CLK_SDMMC_CLK_EN_MASK             (0x1U << CRU_CLKGATE_CON8_CLK_SDMMC_CLK_EN_SHIFT)            /* 0x00000080 */
#define CRU_CLKGATE_CON8_CLK_SDIO_PLL_CLK_EN_SHIFT         (8U)
#define CRU_CLKGATE_CON8_CLK_SDIO_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON8_CLK_SDIO_PLL_CLK_EN_SHIFT)         /* 0x00000100 */
#define CRU_CLKGATE_CON8_CLK_SDIO_CLK_EN_SHIFT             (9U)
#define CRU_CLKGATE_CON8_CLK_SDIO_CLK_EN_MASK              (0x1U << CRU_CLKGATE_CON8_CLK_SDIO_CLK_EN_SHIFT)             /* 0x00000200 */
#define CRU_CLKGATE_CON8_CLK_EMMC_PLL_CLK_EN_SHIFT         (10U)
#define CRU_CLKGATE_CON8_CLK_EMMC_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON8_CLK_EMMC_PLL_CLK_EN_SHIFT)         /* 0x00000400 */
#define CRU_CLKGATE_CON8_CLK_EMMC_CLK_EN_SHIFT             (11U)
#define CRU_CLKGATE_CON8_CLK_EMMC_CLK_EN_MASK              (0x1U << CRU_CLKGATE_CON8_CLK_EMMC_CLK_EN_SHIFT)             /* 0x00000800 */
#define CRU_CLKGATE_CON8_CLK_SFC_PLL_CLK_EN_SHIFT          (12U)
#define CRU_CLKGATE_CON8_CLK_SFC_PLL_CLK_EN_MASK           (0x1U << CRU_CLKGATE_CON8_CLK_SFC_PLL_CLK_EN_SHIFT)          /* 0x00001000 */
#define CRU_CLKGATE_CON8_CLK_OTG_ADP_CLK_EN_SHIFT          (13U)
#define CRU_CLKGATE_CON8_CLK_OTG_ADP_CLK_EN_MASK           (0x1U << CRU_CLKGATE_CON8_CLK_OTG_ADP_CLK_EN_SHIFT)          /* 0x00002000 */
#define CRU_CLKGATE_CON8_CLK_MAC_PLL_CLK_EN_SHIFT          (14U)
#define CRU_CLKGATE_CON8_CLK_MAC_PLL_CLK_EN_MASK           (0x1U << CRU_CLKGATE_CON8_CLK_MAC_PLL_CLK_EN_SHIFT)          /* 0x00004000 */
#define CRU_CLKGATE_CON8_CLK_OWIRE_PLL_CLK_EN_SHIFT        (15U)
#define CRU_CLKGATE_CON8_CLK_OWIRE_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON8_CLK_OWIRE_PLL_CLK_EN_SHIFT)        /* 0x00008000 */
/* CLKGATE_CON9 */
#define CRU_CLKGATE_CON9_OFFSET                            (0x324U)
#define CRU_CLKGATE_CON9_CLK_MAC_TXRX_EN_SHIFT             (0U)
#define CRU_CLKGATE_CON9_CLK_MAC_TXRX_EN_MASK              (0x1U << CRU_CLKGATE_CON9_CLK_MAC_TXRX_EN_SHIFT)             /* 0x00000001 */
#define CRU_CLKGATE_CON9_CLK_MAC_REF_EN_SHIFT              (1U)
#define CRU_CLKGATE_CON9_CLK_MAC_REF_EN_MASK               (0x1U << CRU_CLKGATE_CON9_CLK_MAC_REF_EN_SHIFT)              /* 0x00000002 */
#define CRU_CLKGATE_CON9_ACLK_PERI_NIU_EN_SHIFT            (2U)
#define CRU_CLKGATE_CON9_ACLK_PERI_NIU_EN_MASK             (0x1U << CRU_CLKGATE_CON9_ACLK_PERI_NIU_EN_SHIFT)            /* 0x00000004 */
#define CRU_CLKGATE_CON9_ACLK_PERIBUS_NIU_EN_SHIFT         (3U)
#define CRU_CLKGATE_CON9_ACLK_PERIBUS_NIU_EN_MASK          (0x1U << CRU_CLKGATE_CON9_ACLK_PERIBUS_NIU_EN_SHIFT)         /* 0x00000008 */
#define CRU_CLKGATE_CON9_ACLK_MAC_EN_SHIFT                 (4U)
#define CRU_CLKGATE_CON9_ACLK_MAC_EN_MASK                  (0x1U << CRU_CLKGATE_CON9_ACLK_MAC_EN_SHIFT)                 /* 0x00000010 */
#define CRU_CLKGATE_CON9_HCLK_PERI_NIU_EN_SHIFT            (5U)
#define CRU_CLKGATE_CON9_HCLK_PERI_NIU_EN_MASK             (0x1U << CRU_CLKGATE_CON9_HCLK_PERI_NIU_EN_SHIFT)            /* 0x00000020 */
#define CRU_CLKGATE_CON9_HCLK_NANC_EN_SHIFT                (6U)
#define CRU_CLKGATE_CON9_HCLK_NANC_EN_MASK                 (0x1U << CRU_CLKGATE_CON9_HCLK_NANC_EN_SHIFT)                /* 0x00000040 */
#define CRU_CLKGATE_CON9_HCLK_SDMMC_EN_SHIFT               (7U)
#define CRU_CLKGATE_CON9_HCLK_SDMMC_EN_MASK                (0x1U << CRU_CLKGATE_CON9_HCLK_SDMMC_EN_SHIFT)               /* 0x00000080 */
#define CRU_CLKGATE_CON9_HCLK_SDIO_EN_SHIFT                (8U)
#define CRU_CLKGATE_CON9_HCLK_SDIO_EN_MASK                 (0x1U << CRU_CLKGATE_CON9_HCLK_SDIO_EN_SHIFT)                /* 0x00000100 */
#define CRU_CLKGATE_CON9_HCLK_EMMC_EN_SHIFT                (9U)
#define CRU_CLKGATE_CON9_HCLK_EMMC_EN_MASK                 (0x1U << CRU_CLKGATE_CON9_HCLK_EMMC_EN_SHIFT)                /* 0x00000200 */
#define CRU_CLKGATE_CON9_HCLK_SFC_EN_SHIFT                 (10U)
#define CRU_CLKGATE_CON9_HCLK_SFC_EN_MASK                  (0x1U << CRU_CLKGATE_CON9_HCLK_SFC_EN_SHIFT)                 /* 0x00000400 */
#define CRU_CLKGATE_CON9_HCLK_OTG_EN_SHIFT                 (11U)
#define CRU_CLKGATE_CON9_HCLK_OTG_EN_MASK                  (0x1U << CRU_CLKGATE_CON9_HCLK_OTG_EN_SHIFT)                 /* 0x00000800 */
#define CRU_CLKGATE_CON9_HCLK_HOST_EN_SHIFT                (12U)
#define CRU_CLKGATE_CON9_HCLK_HOST_EN_MASK                 (0x1U << CRU_CLKGATE_CON9_HCLK_HOST_EN_SHIFT)                /* 0x00001000 */
#define CRU_CLKGATE_CON9_HCLK_HOST_ARB_EN_SHIFT            (13U)
#define CRU_CLKGATE_CON9_HCLK_HOST_ARB_EN_MASK             (0x1U << CRU_CLKGATE_CON9_HCLK_HOST_ARB_EN_SHIFT)            /* 0x00002000 */
#define CRU_CLKGATE_CON9_PCLK_PERI_NIU_EN_SHIFT            (14U)
#define CRU_CLKGATE_CON9_PCLK_PERI_NIU_EN_MASK             (0x1U << CRU_CLKGATE_CON9_PCLK_PERI_NIU_EN_SHIFT)            /* 0x00004000 */
#define CRU_CLKGATE_CON9_PCLK_MAC_EN_SHIFT                 (15U)
#define CRU_CLKGATE_CON9_PCLK_MAC_EN_MASK                  (0x1U << CRU_CLKGATE_CON9_PCLK_MAC_EN_SHIFT)                 /* 0x00008000 */
/* CLKGATE_CON10 */
#define CRU_CLKGATE_CON10_OFFSET                           (0x328U)
#define CRU_CLKGATE_CON10_LOGIC_AUDIO_PLL_CLK_EN_SHIFT     (0U)
#define CRU_CLKGATE_CON10_LOGIC_AUDIO_PLL_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON10_LOGIC_AUDIO_PLL_CLK_EN_SHIFT)     /* 0x00000001 */
#define CRU_CLKGATE_CON10_HCLK_AUDIO_CLK_EN_SHIFT          (1U)
#define CRU_CLKGATE_CON10_HCLK_AUDIO_CLK_EN_MASK           (0x1U << CRU_CLKGATE_CON10_HCLK_AUDIO_CLK_EN_SHIFT)          /* 0x00000002 */
#define CRU_CLKGATE_CON10_PCLK_AUDIO_CLK_EN_SHIFT          (2U)
#define CRU_CLKGATE_CON10_PCLK_AUDIO_CLK_EN_MASK           (0x1U << CRU_CLKGATE_CON10_PCLK_AUDIO_CLK_EN_SHIFT)          /* 0x00000004 */
#define CRU_CLKGATE_CON10_CLK_PDM_PLL_CLK_EN_SHIFT         (3U)
#define CRU_CLKGATE_CON10_CLK_PDM_PLL_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON10_CLK_PDM_PLL_CLK_EN_SHIFT)         /* 0x00000008 */
#define CRU_CLKGATE_CON10_CLK_PDM_DIVFRAC_CLK_EN_SHIFT     (4U)
#define CRU_CLKGATE_CON10_CLK_PDM_DIVFRAC_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON10_CLK_PDM_DIVFRAC_CLK_EN_SHIFT)     /* 0x00000010 */
#define CRU_CLKGATE_CON10_CLK_PDM_CLK_EN_SHIFT             (5U)
#define CRU_CLKGATE_CON10_CLK_PDM_CLK_EN_MASK              (0x1U << CRU_CLKGATE_CON10_CLK_PDM_CLK_EN_SHIFT)             /* 0x00000020 */
#define CRU_CLKGATE_CON10_CLK_SPDIFTX_PLL_CLK_EN_SHIFT     (6U)
#define CRU_CLKGATE_CON10_CLK_SPDIFTX_PLL_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON10_CLK_SPDIFTX_PLL_CLK_EN_SHIFT)     /* 0x00000040 */
#define CRU_CLKGATE_CON10_CLK_SPDIFTX_DIVFRAC_CLK_EN_SHIFT (7U)
#define CRU_CLKGATE_CON10_CLK_SPDIFTX_DIVFRAC_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON10_CLK_SPDIFTX_DIVFRAC_CLK_EN_SHIFT) /* 0x00000080 */
#define CRU_CLKGATE_CON10_CLK_SPDIFTX_CLK_EN_SHIFT         (8U)
#define CRU_CLKGATE_CON10_CLK_SPDIFTX_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON10_CLK_SPDIFTX_CLK_EN_SHIFT)         /* 0x00000100 */
#define CRU_CLKGATE_CON10_CLK_SPDIFRX_PLL_CLK_EN_SHIFT     (9U)
#define CRU_CLKGATE_CON10_CLK_SPDIFRX_PLL_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON10_CLK_SPDIFRX_PLL_CLK_EN_SHIFT)     /* 0x00000200 */
#define CRU_CLKGATE_CON10_CLK_SPDIFRX_DIVFRAC_CLK_EN_SHIFT (10U)
#define CRU_CLKGATE_CON10_CLK_SPDIFRX_DIVFRAC_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON10_CLK_SPDIFRX_DIVFRAC_CLK_EN_SHIFT) /* 0x00000400 */
#define CRU_CLKGATE_CON10_CLK_SPDIFRX_CLK_EN_SHIFT         (11U)
#define CRU_CLKGATE_CON10_CLK_SPDIFRX_CLK_EN_MASK          (0x1U << CRU_CLKGATE_CON10_CLK_SPDIFRX_CLK_EN_SHIFT)         /* 0x00000800 */
#define CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_PLL_CLK_EN_SHIFT (12U)
#define CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_PLL_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_PLL_CLK_EN_SHIFT) /* 0x00001000 */
#define CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_DIVFRAC_CLK_EN_SHIFT (13U)
#define CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_DIVFRAC_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_DIVFRAC_CLK_EN_SHIFT) /* 0x00002000 */
#define CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_CLK_EN_SHIFT     (14U)
#define CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_CLK_EN_SHIFT)     /* 0x00004000 */
#define CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_OUT_CLK_EN_SHIFT (15U)
#define CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_OUT_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON10_CLK_I2S0_8CH_TX_OUT_CLK_EN_SHIFT) /* 0x00008000 */
/* CLKGATE_CON11 */
#define CRU_CLKGATE_CON11_OFFSET                           (0x32CU)
#define CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_PLL_CLK_EN_SHIFT (0U)
#define CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_PLL_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_PLL_CLK_EN_SHIFT) /* 0x00000001 */
#define CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_DIVFRAC_CLK_EN_SHIFT (1U)
#define CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_DIVFRAC_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_DIVFRAC_CLK_EN_SHIFT) /* 0x00000002 */
#define CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_CLK_EN_SHIFT     (2U)
#define CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_CLK_EN_SHIFT)     /* 0x00000004 */
#define CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_OUT_CLK_EN_SHIFT (3U)
#define CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_OUT_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON11_CLK_I2S0_8CH_RX_OUT_CLK_EN_SHIFT) /* 0x00000008 */
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_PLL_CLK_EN_SHIFT (4U)
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_PLL_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_PLL_CLK_EN_SHIFT) /* 0x00000010 */
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_DIVFRAC_CLK_EN_SHIFT (5U)
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_DIVFRAC_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_DIVFRAC_CLK_EN_SHIFT) /* 0x00000020 */
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_CLK_EN_SHIFT     (6U)
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_CLK_EN_SHIFT)     /* 0x00000040 */
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_OUT_CLK_EN_SHIFT (7U)
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_OUT_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON11_CLK_I2S1_8CH_TX_OUT_CLK_EN_SHIFT) /* 0x00000080 */
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_PLL_CLK_EN_SHIFT (8U)
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_PLL_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_PLL_CLK_EN_SHIFT) /* 0x00000100 */
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_DIVFRAC_CLK_EN_SHIFT (9U)
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_DIVFRAC_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_DIVFRAC_CLK_EN_SHIFT) /* 0x00000200 */
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_CLK_EN_SHIFT     (10U)
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_CLK_EN_SHIFT)     /* 0x00000400 */
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_OUT_CLK_EN_SHIFT (11U)
#define CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_OUT_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON11_CLK_I2S1_8CH_RX_OUT_CLK_EN_SHIFT) /* 0x00000800 */
#define CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_PLL_CLK_EN_SHIFT (12U)
#define CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_PLL_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_PLL_CLK_EN_SHIFT) /* 0x00001000 */
#define CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_DIVFRAC_CLK_EN_SHIFT (13U)
#define CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_DIVFRAC_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_DIVFRAC_CLK_EN_SHIFT) /* 0x00002000 */
#define CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_CLK_EN_SHIFT     (14U)
#define CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_CLK_EN_SHIFT)     /* 0x00004000 */
#define CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_OUT_CLK_EN_SHIFT (15U)
#define CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_OUT_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON11_CLK_I2S2_8CH_TX_OUT_CLK_EN_SHIFT) /* 0x00008000 */
/* CLKGATE_CON12 */
#define CRU_CLKGATE_CON12_OFFSET                           (0x330U)
#define CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_PLL_CLK_EN_SHIFT (0U)
#define CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_PLL_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_PLL_CLK_EN_SHIFT) /* 0x00000001 */
#define CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_DIVFRAC_CLK_EN_SHIFT (1U)
#define CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_DIVFRAC_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_DIVFRAC_CLK_EN_SHIFT) /* 0x00000002 */
#define CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_CLK_EN_SHIFT     (2U)
#define CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_CLK_EN_SHIFT)     /* 0x00000004 */
#define CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_OUT_CLK_EN_SHIFT (3U)
#define CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_OUT_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON12_CLK_I2S2_8CH_RX_OUT_CLK_EN_SHIFT) /* 0x00000008 */
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_PLL_CLK_EN_SHIFT (4U)
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_PLL_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_PLL_CLK_EN_SHIFT) /* 0x00000010 */
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_DIVFRAC_CLK_EN_SHIFT (5U)
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_DIVFRAC_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_DIVFRAC_CLK_EN_SHIFT) /* 0x00000020 */
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_CLK_EN_SHIFT     (6U)
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_CLK_EN_SHIFT)     /* 0x00000040 */
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_OUT_CLK_EN_SHIFT (7U)
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_OUT_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON12_CLK_I2S3_8CH_TX_OUT_CLK_EN_SHIFT) /* 0x00000080 */
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_PLL_CLK_EN_SHIFT (8U)
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_PLL_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_PLL_CLK_EN_SHIFT) /* 0x00000100 */
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_DIVFRAC_CLK_EN_SHIFT (9U)
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_DIVFRAC_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_DIVFRAC_CLK_EN_SHIFT) /* 0x00000200 */
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_CLK_EN_SHIFT     (10U)
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_CLK_EN_MASK      (0x1U << CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_CLK_EN_SHIFT)     /* 0x00000400 */
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_OUT_CLK_EN_SHIFT (11U)
#define CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_OUT_CLK_EN_MASK  (0x1U << CRU_CLKGATE_CON12_CLK_I2S3_8CH_RX_OUT_CLK_EN_SHIFT) /* 0x00000800 */
#define CRU_CLKGATE_CON12_CLK_I2S0_2CH_PLL_CLK_EN_SHIFT    (12U)
#define CRU_CLKGATE_CON12_CLK_I2S0_2CH_PLL_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON12_CLK_I2S0_2CH_PLL_CLK_EN_SHIFT)    /* 0x00001000 */
#define CRU_CLKGATE_CON12_CLK_I2S0_2CH_DIVFRAC_CLK_EN_SHIFT (13U)
#define CRU_CLKGATE_CON12_CLK_I2S0_2CH_DIVFRAC_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON12_CLK_I2S0_2CH_DIVFRAC_CLK_EN_SHIFT) /* 0x00002000 */
#define CRU_CLKGATE_CON12_CLK_I2S0_2CH_CLK_EN_SHIFT        (14U)
#define CRU_CLKGATE_CON12_CLK_I2S0_2CH_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON12_CLK_I2S0_2CH_CLK_EN_SHIFT)        /* 0x00004000 */
#define CRU_CLKGATE_CON12_CLK_I2S0_2CH_OUT_CLK_EN_SHIFT    (15U)
#define CRU_CLKGATE_CON12_CLK_I2S0_2CH_OUT_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON12_CLK_I2S0_2CH_OUT_CLK_EN_SHIFT)    /* 0x00008000 */
/* CLKGATE_CON13 */
#define CRU_CLKGATE_CON13_OFFSET                           (0x334U)
#define CRU_CLKGATE_CON13_CLK_I2S1_2CH_PLL_CLK_EN_SHIFT    (0U)
#define CRU_CLKGATE_CON13_CLK_I2S1_2CH_PLL_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON13_CLK_I2S1_2CH_PLL_CLK_EN_SHIFT)    /* 0x00000001 */
#define CRU_CLKGATE_CON13_CLK_I2S1_2CH_DIVFRAC_CLK_EN_SHIFT (1U)
#define CRU_CLKGATE_CON13_CLK_I2S1_2CH_DIVFRAC_CLK_EN_MASK (0x1U << CRU_CLKGATE_CON13_CLK_I2S1_2CH_DIVFRAC_CLK_EN_SHIFT) /* 0x00000002 */
#define CRU_CLKGATE_CON13_CLK_I2S1_2CH_CLK_EN_SHIFT        (2U)
#define CRU_CLKGATE_CON13_CLK_I2S1_2CH_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON13_CLK_I2S1_2CH_CLK_EN_SHIFT)        /* 0x00000004 */
#define CRU_CLKGATE_CON13_CLK_I2S1_2CH_OUT_CLK_EN_SHIFT    (3U)
#define CRU_CLKGATE_CON13_CLK_I2S1_2CH_OUT_CLK_EN_MASK     (0x1U << CRU_CLKGATE_CON13_CLK_I2S1_2CH_OUT_CLK_EN_SHIFT)    /* 0x00000008 */
#define CRU_CLKGATE_CON13_CLK_I2S0_8CH_TX_OUT_IOE_SHIFT    (4U)
#define CRU_CLKGATE_CON13_CLK_I2S0_8CH_TX_OUT_IOE_MASK     (0x1U << CRU_CLKGATE_CON13_CLK_I2S0_8CH_TX_OUT_IOE_SHIFT)    /* 0x00000010 */
#define CRU_CLKGATE_CON13_CLK_I2S0_8CH_RX_OUT_IOE_SHIFT    (5U)
#define CRU_CLKGATE_CON13_CLK_I2S0_8CH_RX_OUT_IOE_MASK     (0x1U << CRU_CLKGATE_CON13_CLK_I2S0_8CH_RX_OUT_IOE_SHIFT)    /* 0x00000020 */
#define CRU_CLKGATE_CON13_CLK_I2S1_8CH_TX_OUT_IOE_SHIFT    (6U)
#define CRU_CLKGATE_CON13_CLK_I2S1_8CH_TX_OUT_IOE_MASK     (0x1U << CRU_CLKGATE_CON13_CLK_I2S1_8CH_TX_OUT_IOE_SHIFT)    /* 0x00000040 */
#define CRU_CLKGATE_CON13_CLK_I2S1_8CH_RX_OUT_IOE_SHIFT    (7U)
#define CRU_CLKGATE_CON13_CLK_I2S1_8CH_RX_OUT_IOE_MASK     (0x1U << CRU_CLKGATE_CON13_CLK_I2S1_8CH_RX_OUT_IOE_SHIFT)    /* 0x00000080 */
#define CRU_CLKGATE_CON13_CLK_I2S0_2CH_OUT_IOE_SHIFT       (8U)
#define CRU_CLKGATE_CON13_CLK_I2S0_2CH_OUT_IOE_MASK        (0x1U << CRU_CLKGATE_CON13_CLK_I2S0_2CH_OUT_IOE_SHIFT)       /* 0x00000100 */
/* CLKGATE_CON14 */
#define CRU_CLKGATE_CON14_OFFSET                           (0x338U)
#define CRU_CLKGATE_CON14_HCLK_AUDIO_NIU_EN_SHIFT          (0U)
#define CRU_CLKGATE_CON14_HCLK_AUDIO_NIU_EN_MASK           (0x1U << CRU_CLKGATE_CON14_HCLK_AUDIO_NIU_EN_SHIFT)          /* 0x00000001 */
#define CRU_CLKGATE_CON14_HCLK_PDM_EN_SHIFT                (1U)
#define CRU_CLKGATE_CON14_HCLK_PDM_EN_MASK                 (0x1U << CRU_CLKGATE_CON14_HCLK_PDM_EN_SHIFT)                /* 0x00000002 */
#define CRU_CLKGATE_CON14_HCLK_SPDIFTX_EN_SHIFT            (2U)
#define CRU_CLKGATE_CON14_HCLK_SPDIFTX_EN_MASK             (0x1U << CRU_CLKGATE_CON14_HCLK_SPDIFTX_EN_SHIFT)            /* 0x00000004 */
#define CRU_CLKGATE_CON14_HCLK_SPDIFRX_EN_SHIFT            (3U)
#define CRU_CLKGATE_CON14_HCLK_SPDIFRX_EN_MASK             (0x1U << CRU_CLKGATE_CON14_HCLK_SPDIFRX_EN_SHIFT)            /* 0x00000008 */
#define CRU_CLKGATE_CON14_HCLK_I2S0_8CH_EN_SHIFT           (4U)
#define CRU_CLKGATE_CON14_HCLK_I2S0_8CH_EN_MASK            (0x1U << CRU_CLKGATE_CON14_HCLK_I2S0_8CH_EN_SHIFT)           /* 0x00000010 */
#define CRU_CLKGATE_CON14_HCLK_I2S1_8CH_EN_SHIFT           (5U)
#define CRU_CLKGATE_CON14_HCLK_I2S1_8CH_EN_MASK            (0x1U << CRU_CLKGATE_CON14_HCLK_I2S1_8CH_EN_SHIFT)           /* 0x00000020 */
#define CRU_CLKGATE_CON14_HCLK_I2S2_8CH_EN_SHIFT           (6U)
#define CRU_CLKGATE_CON14_HCLK_I2S2_8CH_EN_MASK            (0x1U << CRU_CLKGATE_CON14_HCLK_I2S2_8CH_EN_SHIFT)           /* 0x00000040 */
#define CRU_CLKGATE_CON14_HCLK_I2S3_8CH_EN_SHIFT           (7U)
#define CRU_CLKGATE_CON14_HCLK_I2S3_8CH_EN_MASK            (0x1U << CRU_CLKGATE_CON14_HCLK_I2S3_8CH_EN_SHIFT)           /* 0x00000080 */
#define CRU_CLKGATE_CON14_HCLK_I2S0_2CH_EN_SHIFT           (8U)
#define CRU_CLKGATE_CON14_HCLK_I2S0_2CH_EN_MASK            (0x1U << CRU_CLKGATE_CON14_HCLK_I2S0_2CH_EN_SHIFT)           /* 0x00000100 */
#define CRU_CLKGATE_CON14_HCLK_I2S1_2CH_EN_SHIFT           (9U)
#define CRU_CLKGATE_CON14_HCLK_I2S1_2CH_EN_MASK            (0x1U << CRU_CLKGATE_CON14_HCLK_I2S1_2CH_EN_SHIFT)           /* 0x00000200 */
#define CRU_CLKGATE_CON14_HCLK_VAD_EN_SHIFT                (10U)
#define CRU_CLKGATE_CON14_HCLK_VAD_EN_MASK                 (0x1U << CRU_CLKGATE_CON14_HCLK_VAD_EN_SHIFT)                /* 0x00000400 */
#define CRU_CLKGATE_CON14_PCLK_AUDIO_NIU_EN_SHIFT          (11U)
#define CRU_CLKGATE_CON14_PCLK_AUDIO_NIU_EN_MASK           (0x1U << CRU_CLKGATE_CON14_PCLK_AUDIO_NIU_EN_SHIFT)          /* 0x00000800 */
#define CRU_CLKGATE_CON14_PCLK_ACODEC_EN_SHIFT             (12U)
#define CRU_CLKGATE_CON14_PCLK_ACODEC_EN_MASK              (0x1U << CRU_CLKGATE_CON14_PCLK_ACODEC_EN_SHIFT)             /* 0x00001000 */
/* CLKGATE_CON15 */
#define CRU_CLKGATE_CON15_OFFSET                           (0x33CU)
#define CRU_CLKGATE_CON15_CLK_PWM1_PLL_CLK_EN_SHIFT        (0U)
#define CRU_CLKGATE_CON15_CLK_PWM1_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON15_CLK_PWM1_PLL_CLK_EN_SHIFT)        /* 0x00000001 */
#define CRU_CLKGATE_CON15_CLK_PWM2_PLL_CLK_EN_SHIFT        (1U)
#define CRU_CLKGATE_CON15_CLK_PWM2_PLL_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON15_CLK_PWM2_PLL_CLK_EN_SHIFT)        /* 0x00000002 */
#define CRU_CLKGATE_CON15_CLK_WIFI_DPLL_CLK_EN_SHIFT       (2U)
#define CRU_CLKGATE_CON15_CLK_WIFI_DPLL_CLK_EN_MASK        (0x1U << CRU_CLKGATE_CON15_CLK_WIFI_DPLL_CLK_EN_SHIFT)       /* 0x00000004 */
#define CRU_CLKGATE_CON15_CLK_WIFI_VPLL0_CLK_EN_SHIFT      (3U)
#define CRU_CLKGATE_CON15_CLK_WIFI_VPLL0_CLK_EN_MASK       (0x1U << CRU_CLKGATE_CON15_CLK_WIFI_VPLL0_CLK_EN_SHIFT)      /* 0x00000008 */
#define CRU_CLKGATE_CON15_CLK_WIFI_OSC_CLK_EN_SHIFT        (4U)
#define CRU_CLKGATE_CON15_CLK_WIFI_OSC_CLK_EN_MASK         (0x1U << CRU_CLKGATE_CON15_CLK_WIFI_OSC_CLK_EN_SHIFT)        /* 0x00000010 */
/* SSCGTBL0_3 */
#define CRU_SSCGTBL0_3_OFFSET                              (0x380U)
#define CRU_SSCGTBL0_3_SSCGTBL0_3_SHIFT                    (0U)
#define CRU_SSCGTBL0_3_SSCGTBL0_3_MASK                     (0xFFFFFFFFU << CRU_SSCGTBL0_3_SSCGTBL0_3_SHIFT)             /* 0xFFFFFFFF */
/* SSCGTBL4_7 */
#define CRU_SSCGTBL4_7_OFFSET                              (0x384U)
#define CRU_SSCGTBL4_7_SSCGTBL4_7_SHIFT                    (0U)
#define CRU_SSCGTBL4_7_SSCGTBL4_7_MASK                     (0xFFFFFFFFU << CRU_SSCGTBL4_7_SSCGTBL4_7_SHIFT)             /* 0xFFFFFFFF */
/* SSCGTBL8_11 */
#define CRU_SSCGTBL8_11_OFFSET                             (0x388U)
#define CRU_SSCGTBL8_11_SSCGTBL8_11_SHIFT                  (0U)
#define CRU_SSCGTBL8_11_SSCGTBL8_11_MASK                   (0xFFFFFFFFU << CRU_SSCGTBL8_11_SSCGTBL8_11_SHIFT)           /* 0xFFFFFFFF */
/* SSCGTBL12_15 */
#define CRU_SSCGTBL12_15_OFFSET                            (0x38CU)
#define CRU_SSCGTBL12_15_SSCGTBL12_15_SHIFT                (0U)
#define CRU_SSCGTBL12_15_SSCGTBL12_15_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL12_15_SSCGTBL12_15_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL16_19 */
#define CRU_SSCGTBL16_19_OFFSET                            (0x390U)
#define CRU_SSCGTBL16_19_SSCGTBL16_19_SHIFT                (0U)
#define CRU_SSCGTBL16_19_SSCGTBL16_19_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL16_19_SSCGTBL16_19_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL20_23 */
#define CRU_SSCGTBL20_23_OFFSET                            (0x394U)
#define CRU_SSCGTBL20_23_SSCGTBL20_23_SHIFT                (0U)
#define CRU_SSCGTBL20_23_SSCGTBL20_23_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL20_23_SSCGTBL20_23_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL24_27 */
#define CRU_SSCGTBL24_27_OFFSET                            (0x398U)
#define CRU_SSCGTBL24_27_SSCGTBL24_27_SHIFT                (0U)
#define CRU_SSCGTBL24_27_SSCGTBL24_27_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL24_27_SSCGTBL24_27_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL28_31 */
#define CRU_SSCGTBL28_31_OFFSET                            (0x39CU)
#define CRU_SSCGTBL28_31_SSCGTBL28_31_SHIFT                (0U)
#define CRU_SSCGTBL28_31_SSCGTBL28_31_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL28_31_SSCGTBL28_31_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL32_35 */
#define CRU_SSCGTBL32_35_OFFSET                            (0x3A0U)
#define CRU_SSCGTBL32_35_SSCGTBL32_35_SHIFT                (0U)
#define CRU_SSCGTBL32_35_SSCGTBL32_35_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL32_35_SSCGTBL32_35_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL36_39 */
#define CRU_SSCGTBL36_39_OFFSET                            (0x3A4U)
#define CRU_SSCGTBL36_39_SSCGTBL36_39_SHIFT                (0U)
#define CRU_SSCGTBL36_39_SSCGTBL36_39_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL36_39_SSCGTBL36_39_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL40_43 */
#define CRU_SSCGTBL40_43_OFFSET                            (0x3A8U)
#define CRU_SSCGTBL40_43_SSCGTBL40_43_SHIFT                (0U)
#define CRU_SSCGTBL40_43_SSCGTBL40_43_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL40_43_SSCGTBL40_43_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL44_47 */
#define CRU_SSCGTBL44_47_OFFSET                            (0x3ACU)
#define CRU_SSCGTBL44_47_SSCGTBL44_47_SHIFT                (0U)
#define CRU_SSCGTBL44_47_SSCGTBL44_47_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL44_47_SSCGTBL44_47_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL48_51 */
#define CRU_SSCGTBL48_51_OFFSET                            (0x3B0U)
#define CRU_SSCGTBL48_51_SSCGTBL48_51_SHIFT                (0U)
#define CRU_SSCGTBL48_51_SSCGTBL48_51_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL48_51_SSCGTBL48_51_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL52_55 */
#define CRU_SSCGTBL52_55_OFFSET                            (0x3B4U)
#define CRU_SSCGTBL52_55_SSCGTBL52_55_SHIFT                (0U)
#define CRU_SSCGTBL52_55_SSCGTBL52_55_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL52_55_SSCGTBL52_55_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL56_59 */
#define CRU_SSCGTBL56_59_OFFSET                            (0x3B8U)
#define CRU_SSCGTBL56_59_SSCGTBL56_59_SHIFT                (0U)
#define CRU_SSCGTBL56_59_SSCGTBL56_59_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL56_59_SSCGTBL56_59_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL60_63 */
#define CRU_SSCGTBL60_63_OFFSET                            (0x3BCU)
#define CRU_SSCGTBL60_63_SSCGTBL60_63_SHIFT                (0U)
#define CRU_SSCGTBL60_63_SSCGTBL60_63_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL60_63_SSCGTBL60_63_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL64_67 */
#define CRU_SSCGTBL64_67_OFFSET                            (0x3C0U)
#define CRU_SSCGTBL64_67_SSCGTBL64_67_SHIFT                (0U)
#define CRU_SSCGTBL64_67_SSCGTBL64_67_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL64_67_SSCGTBL64_67_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL68_71 */
#define CRU_SSCGTBL68_71_OFFSET                            (0x3C4U)
#define CRU_SSCGTBL68_71_SSCGTBL68_71_SHIFT                (0U)
#define CRU_SSCGTBL68_71_SSCGTBL68_71_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL68_71_SSCGTBL68_71_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL72_75 */
#define CRU_SSCGTBL72_75_OFFSET                            (0x3C8U)
#define CRU_SSCGTBL72_75_SSCGTBL72_75_SHIFT                (0U)
#define CRU_SSCGTBL72_75_SSCGTBL72_75_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL72_75_SSCGTBL72_75_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL76_79 */
#define CRU_SSCGTBL76_79_OFFSET                            (0x3CCU)
#define CRU_SSCGTBL76_79_SSCGTBL76_79_SHIFT                (0U)
#define CRU_SSCGTBL76_79_SSCGTBL76_79_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL76_79_SSCGTBL76_79_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL80_83 */
#define CRU_SSCGTBL80_83_OFFSET                            (0x3D0U)
#define CRU_SSCGTBL80_83_SSCGTBL80_83_SHIFT                (0U)
#define CRU_SSCGTBL80_83_SSCGTBL80_83_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL80_83_SSCGTBL80_83_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL84_87 */
#define CRU_SSCGTBL84_87_OFFSET                            (0x3D4U)
#define CRU_SSCGTBL84_87_SSCGTBL84_87_SHIFT                (0U)
#define CRU_SSCGTBL84_87_SSCGTBL84_87_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL84_87_SSCGTBL84_87_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL88_91 */
#define CRU_SSCGTBL88_91_OFFSET                            (0x3D8U)
#define CRU_SSCGTBL88_91_SSCGTBL88_91_SHIFT                (0U)
#define CRU_SSCGTBL88_91_SSCGTBL88_91_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL88_91_SSCGTBL88_91_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL92_95 */
#define CRU_SSCGTBL92_95_OFFSET                            (0x3DCU)
#define CRU_SSCGTBL92_95_SSCGTBL92_95_SHIFT                (0U)
#define CRU_SSCGTBL92_95_SSCGTBL92_95_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL92_95_SSCGTBL92_95_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL96_99 */
#define CRU_SSCGTBL96_99_OFFSET                            (0x3E0U)
#define CRU_SSCGTBL96_99_SSCGTBL96_99_SHIFT                (0U)
#define CRU_SSCGTBL96_99_SSCGTBL96_99_MASK                 (0xFFFFFFFFU << CRU_SSCGTBL96_99_SSCGTBL96_99_SHIFT)         /* 0xFFFFFFFF */
/* SSCGTBL100_103 */
#define CRU_SSCGTBL100_103_OFFSET                          (0x3E4U)
#define CRU_SSCGTBL100_103_SSCGTBL100_103_SHIFT            (0U)
#define CRU_SSCGTBL100_103_SSCGTBL100_103_MASK             (0xFFFFFFFFU << CRU_SSCGTBL100_103_SSCGTBL100_103_SHIFT)     /* 0xFFFFFFFF */
/* SSCGTBL104_107 */
#define CRU_SSCGTBL104_107_OFFSET                          (0x3E8U)
#define CRU_SSCGTBL104_107_SSCGTBL104_107_SHIFT            (0U)
#define CRU_SSCGTBL104_107_SSCGTBL104_107_MASK             (0xFFFFFFFFU << CRU_SSCGTBL104_107_SSCGTBL104_107_SHIFT)     /* 0xFFFFFFFF */
/* SSCGTBL108_111 */
#define CRU_SSCGTBL108_111_OFFSET                          (0x3ECU)
#define CRU_SSCGTBL108_111_SSCGTBL108_111_SHIFT            (0U)
#define CRU_SSCGTBL108_111_SSCGTBL108_111_MASK             (0xFFFFFFFFU << CRU_SSCGTBL108_111_SSCGTBL108_111_SHIFT)     /* 0xFFFFFFFF */
/* SSCGTBL112_115 */
#define CRU_SSCGTBL112_115_OFFSET                          (0x3F0U)
#define CRU_SSCGTBL112_115_SSCGTBL112_115_SHIFT            (0U)
#define CRU_SSCGTBL112_115_SSCGTBL112_115_MASK             (0xFFFFFFFFU << CRU_SSCGTBL112_115_SSCGTBL112_115_SHIFT)     /* 0xFFFFFFFF */
/* SSCGTBL116_119 */
#define CRU_SSCGTBL116_119_OFFSET                          (0x3F4U)
#define CRU_SSCGTBL116_119_SSCGTBL116_119_SHIFT            (0U)
#define CRU_SSCGTBL116_119_SSCGTBL116_119_MASK             (0xFFFFFFFFU << CRU_SSCGTBL116_119_SSCGTBL116_119_SHIFT)     /* 0xFFFFFFFF */
/* SSCGTBL120_123 */
#define CRU_SSCGTBL120_123_OFFSET                          (0x3F8U)
#define CRU_SSCGTBL120_123_SSCGTBL120_123_SHIFT            (0U)
#define CRU_SSCGTBL120_123_SSCGTBL120_123_MASK             (0xFFFFFFFFU << CRU_SSCGTBL120_123_SSCGTBL120_123_SHIFT)     /* 0xFFFFFFFF */
/* SSCGTBL124_127 */
#define CRU_SSCGTBL124_127_OFFSET                          (0x3FCU)
#define CRU_SSCGTBL124_127_SSCGTBL124_127_SHIFT            (0U)
#define CRU_SSCGTBL124_127_SSCGTBL124_127_MASK             (0xFFFFFFFFU << CRU_SSCGTBL124_127_SSCGTBL124_127_SHIFT)     /* 0xFFFFFFFF */
/* SOFTRST_CON0 */
#define CRU_SOFTRST_CON0_OFFSET                            (0x400U)
#define CRU_SOFTRST_CON0_RESETN_COREPO0_REQ_SHIFT          (0U)
#define CRU_SOFTRST_CON0_RESETN_COREPO0_REQ_MASK           (0x1U << CRU_SOFTRST_CON0_RESETN_COREPO0_REQ_SHIFT)          /* 0x00000001 */
#define CRU_SOFTRST_CON0_RESETN_COREPO1_REQ_SHIFT          (1U)
#define CRU_SOFTRST_CON0_RESETN_COREPO1_REQ_MASK           (0x1U << CRU_SOFTRST_CON0_RESETN_COREPO1_REQ_SHIFT)          /* 0x00000002 */
#define CRU_SOFTRST_CON0_RESETN_COREPO2_REQ_SHIFT          (2U)
#define CRU_SOFTRST_CON0_RESETN_COREPO2_REQ_MASK           (0x1U << CRU_SOFTRST_CON0_RESETN_COREPO2_REQ_SHIFT)          /* 0x00000004 */
#define CRU_SOFTRST_CON0_RESETN_COREPO3_REQ_SHIFT          (3U)
#define CRU_SOFTRST_CON0_RESETN_COREPO3_REQ_MASK           (0x1U << CRU_SOFTRST_CON0_RESETN_COREPO3_REQ_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON0_RESETN_CORE0_REQ_SHIFT            (4U)
#define CRU_SOFTRST_CON0_RESETN_CORE0_REQ_MASK             (0x1U << CRU_SOFTRST_CON0_RESETN_CORE0_REQ_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON0_RESETN_CORE1_REQ_SHIFT            (5U)
#define CRU_SOFTRST_CON0_RESETN_CORE1_REQ_MASK             (0x1U << CRU_SOFTRST_CON0_RESETN_CORE1_REQ_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON0_RESETN_CORE2_REQ_SHIFT            (6U)
#define CRU_SOFTRST_CON0_RESETN_CORE2_REQ_MASK             (0x1U << CRU_SOFTRST_CON0_RESETN_CORE2_REQ_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON0_RESETN_CORE3_REQ_SHIFT            (7U)
#define CRU_SOFTRST_CON0_RESETN_CORE3_REQ_MASK             (0x1U << CRU_SOFTRST_CON0_RESETN_CORE3_REQ_SHIFT)            /* 0x00000080 */
#define CRU_SOFTRST_CON0_RESETN_TOPDBG_REQ_SHIFT           (12U)
#define CRU_SOFTRST_CON0_RESETN_TOPDBG_REQ_MASK            (0x1U << CRU_SOFTRST_CON0_RESETN_TOPDBG_REQ_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON0_RESETN_CORE_NOC_REQ_SHIFT         (13U)
#define CRU_SOFTRST_CON0_RESETN_CORE_NOC_REQ_MASK          (0x1U << CRU_SOFTRST_CON0_RESETN_CORE_NOC_REQ_SHIFT)         /* 0x00002000 */
#define CRU_SOFTRST_CON0_ARESETN_BUS_NIU_REQ_SHIFT         (14U)
#define CRU_SOFTRST_CON0_ARESETN_BUS_NIU_REQ_MASK          (0x1U << CRU_SOFTRST_CON0_ARESETN_BUS_NIU_REQ_SHIFT)         /* 0x00004000 */
#define CRU_SOFTRST_CON0_RESETN_L2_REQ_SHIFT               (15U)
#define CRU_SOFTRST_CON0_RESETN_L2_REQ_MASK                (0x1U << CRU_SOFTRST_CON0_RESETN_L2_REQ_SHIFT)               /* 0x00008000 */
/* SOFTRST_CON1 */
#define CRU_SOFTRST_CON1_OFFSET                            (0x404U)
#define CRU_SOFTRST_CON1_RESETN_DAP_REQ_SHIFT              (0U)
#define CRU_SOFTRST_CON1_RESETN_DAP_REQ_MASK               (0x1U << CRU_SOFTRST_CON1_RESETN_DAP_REQ_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON1_RESETN_CORE_PVTM_REQ_SHIFT        (1U)
#define CRU_SOFTRST_CON1_RESETN_CORE_PVTM_REQ_MASK         (0x1U << CRU_SOFTRST_CON1_RESETN_CORE_PVTM_REQ_SHIFT)        /* 0x00000002 */
#define CRU_SOFTRST_CON1_ARESETN_CORE_PRF_REQ_SHIFT        (2U)
#define CRU_SOFTRST_CON1_ARESETN_CORE_PRF_REQ_MASK         (0x1U << CRU_SOFTRST_CON1_ARESETN_CORE_PRF_REQ_SHIFT)        /* 0x00000004 */
#define CRU_SOFTRST_CON1_PRESETN_CORE_GRF_REQ_SHIFT        (3U)
#define CRU_SOFTRST_CON1_PRESETN_CORE_GRF_REQ_MASK         (0x1U << CRU_SOFTRST_CON1_PRESETN_CORE_GRF_REQ_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON1_RESETN_DDRUPCTL_REQ_SHIFT         (4U)
#define CRU_SOFTRST_CON1_RESETN_DDRUPCTL_REQ_MASK          (0x1U << CRU_SOFTRST_CON1_RESETN_DDRUPCTL_REQ_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON1_PRESETN_DDRUPCTL_REQ_SHIFT        (6U)
#define CRU_SOFTRST_CON1_PRESETN_DDRUPCTL_REQ_MASK         (0x1U << CRU_SOFTRST_CON1_PRESETN_DDRUPCTL_REQ_SHIFT)        /* 0x00000040 */
#define CRU_SOFTRST_CON1_RESETN_MSCH_REQ_SHIFT             (7U)
#define CRU_SOFTRST_CON1_RESETN_MSCH_REQ_MASK              (0x1U << CRU_SOFTRST_CON1_RESETN_MSCH_REQ_SHIFT)             /* 0x00000080 */
#define CRU_SOFTRST_CON1_PRESETN_DDR_MONITOR_REQ_SHIFT     (9U)
#define CRU_SOFTRST_CON1_PRESETN_DDR_MONITOR_REQ_MASK      (0x1U << CRU_SOFTRST_CON1_PRESETN_DDR_MONITOR_REQ_SHIFT)     /* 0x00000200 */
#define CRU_SOFTRST_CON1_PRESETN_DDR_STDBY_REQ_SHIFT       (10U)
#define CRU_SOFTRST_CON1_PRESETN_DDR_STDBY_REQ_MASK        (0x1U << CRU_SOFTRST_CON1_PRESETN_DDR_STDBY_REQ_SHIFT)       /* 0x00000400 */
#define CRU_SOFTRST_CON1_RESETN_DDR_STDBY_REQ_SHIFT        (11U)
#define CRU_SOFTRST_CON1_RESETN_DDR_STDBY_REQ_MASK         (0x1U << CRU_SOFTRST_CON1_RESETN_DDR_STDBY_REQ_SHIFT)        /* 0x00000800 */
#define CRU_SOFTRST_CON1_RESETN_DDRPHY_REQ_SHIFT           (12U)
#define CRU_SOFTRST_CON1_RESETN_DDRPHY_REQ_MASK            (0x1U << CRU_SOFTRST_CON1_RESETN_DDRPHY_REQ_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON1_RESETN_DDRPHY_CLKDIV_REQ_SHIFT    (13U)
#define CRU_SOFTRST_CON1_RESETN_DDRPHY_CLKDIV_REQ_MASK     (0x1U << CRU_SOFTRST_CON1_RESETN_DDRPHY_CLKDIV_REQ_SHIFT)    /* 0x00002000 */
#define CRU_SOFTRST_CON1_PRESETN_DDRPHY_REQ_SHIFT          (14U)
#define CRU_SOFTRST_CON1_PRESETN_DDRPHY_REQ_MASK           (0x1U << CRU_SOFTRST_CON1_PRESETN_DDRPHY_REQ_SHIFT)          /* 0x00004000 */
/* SOFTRST_CON2 */
#define CRU_SOFTRST_CON2_OFFSET                            (0x408U)
#define CRU_SOFTRST_CON2_HRESETN_BUS_NIU_REQ_SHIFT         (0U)
#define CRU_SOFTRST_CON2_HRESETN_BUS_NIU_REQ_MASK          (0x1U << CRU_SOFTRST_CON2_HRESETN_BUS_NIU_REQ_SHIFT)         /* 0x00000001 */
#define CRU_SOFTRST_CON2_PRESETN_BUS_NIU_REQ_SHIFT         (1U)
#define CRU_SOFTRST_CON2_PRESETN_BUS_NIU_REQ_MASK          (0x1U << CRU_SOFTRST_CON2_PRESETN_BUS_NIU_REQ_SHIFT)         /* 0x00000002 */
#define CRU_SOFTRST_CON2_ARESETN_CRYPTO_REQ_SHIFT          (2U)
#define CRU_SOFTRST_CON2_ARESETN_CRYPTO_REQ_MASK           (0x1U << CRU_SOFTRST_CON2_ARESETN_CRYPTO_REQ_SHIFT)          /* 0x00000004 */
#define CRU_SOFTRST_CON2_HRESETN_CRYPTO_REQ_SHIFT          (3U)
#define CRU_SOFTRST_CON2_HRESETN_CRYPTO_REQ_MASK           (0x1U << CRU_SOFTRST_CON2_HRESETN_CRYPTO_REQ_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON2_RESETN_CRYPTO_CORE_REQ_SHIFT      (4U)
#define CRU_SOFTRST_CON2_RESETN_CRYPTO_CORE_REQ_MASK       (0x1U << CRU_SOFTRST_CON2_RESETN_CRYPTO_CORE_REQ_SHIFT)      /* 0x00000010 */
#define CRU_SOFTRST_CON2_RESETN_CRYPTO_APK_REQ_SHIFT       (5U)
#define CRU_SOFTRST_CON2_RESETN_CRYPTO_APK_REQ_MASK        (0x1U << CRU_SOFTRST_CON2_RESETN_CRYPTO_APK_REQ_SHIFT)       /* 0x00000020 */
#define CRU_SOFTRST_CON2_ARESETN_VOP_REQ_SHIFT             (6U)
#define CRU_SOFTRST_CON2_ARESETN_VOP_REQ_MASK              (0x1U << CRU_SOFTRST_CON2_ARESETN_VOP_REQ_SHIFT)             /* 0x00000040 */
#define CRU_SOFTRST_CON2_HRESETN_VOP_REQ_SHIFT             (7U)
#define CRU_SOFTRST_CON2_HRESETN_VOP_REQ_MASK              (0x1U << CRU_SOFTRST_CON2_HRESETN_VOP_REQ_SHIFT)             /* 0x00000080 */
#define CRU_SOFTRST_CON2_DRESETN_VOP_REQ_SHIFT             (8U)
#define CRU_SOFTRST_CON2_DRESETN_VOP_REQ_MASK              (0x1U << CRU_SOFTRST_CON2_DRESETN_VOP_REQ_SHIFT)             /* 0x00000100 */
#define CRU_SOFTRST_CON2_ARESETN_INTMEM_REQ_SHIFT          (9U)
#define CRU_SOFTRST_CON2_ARESETN_INTMEM_REQ_MASK           (0x1U << CRU_SOFTRST_CON2_ARESETN_INTMEM_REQ_SHIFT)          /* 0x00000200 */
#define CRU_SOFTRST_CON2_ARESETN_GIC_REQ_SHIFT             (10U)
#define CRU_SOFTRST_CON2_ARESETN_GIC_REQ_MASK              (0x1U << CRU_SOFTRST_CON2_ARESETN_GIC_REQ_SHIFT)             /* 0x00000400 */
#define CRU_SOFTRST_CON2_HRESETN_ROM_REQ_SHIFT             (11U)
#define CRU_SOFTRST_CON2_HRESETN_ROM_REQ_MASK              (0x1U << CRU_SOFTRST_CON2_HRESETN_ROM_REQ_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON2_PRESETN_UART0_REQ_SHIFT           (12U)
#define CRU_SOFTRST_CON2_PRESETN_UART0_REQ_MASK            (0x1U << CRU_SOFTRST_CON2_PRESETN_UART0_REQ_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON2_RESETN_UART0_REQ_SHIFT            (13U)
#define CRU_SOFTRST_CON2_RESETN_UART0_REQ_MASK             (0x1U << CRU_SOFTRST_CON2_RESETN_UART0_REQ_SHIFT)            /* 0x00002000 */
#define CRU_SOFTRST_CON2_PRESETN_UART1_REQ_SHIFT           (14U)
#define CRU_SOFTRST_CON2_PRESETN_UART1_REQ_MASK            (0x1U << CRU_SOFTRST_CON2_PRESETN_UART1_REQ_SHIFT)           /* 0x00004000 */
#define CRU_SOFTRST_CON2_RESETN_UART1_REQ_SHIFT            (15U)
#define CRU_SOFTRST_CON2_RESETN_UART1_REQ_MASK             (0x1U << CRU_SOFTRST_CON2_RESETN_UART1_REQ_SHIFT)            /* 0x00008000 */
/* SOFTRST_CON3 */
#define CRU_SOFTRST_CON3_OFFSET                            (0x40CU)
#define CRU_SOFTRST_CON3_PRESETN_UART2_REQ_SHIFT           (0U)
#define CRU_SOFTRST_CON3_PRESETN_UART2_REQ_MASK            (0x1U << CRU_SOFTRST_CON3_PRESETN_UART2_REQ_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON3_RESETN_UART2_REQ_SHIFT            (1U)
#define CRU_SOFTRST_CON3_RESETN_UART2_REQ_MASK             (0x1U << CRU_SOFTRST_CON3_RESETN_UART2_REQ_SHIFT)            /* 0x00000002 */
#define CRU_SOFTRST_CON3_PRESETN_UART3_REQ_SHIFT           (2U)
#define CRU_SOFTRST_CON3_PRESETN_UART3_REQ_MASK            (0x1U << CRU_SOFTRST_CON3_PRESETN_UART3_REQ_SHIFT)           /* 0x00000004 */
#define CRU_SOFTRST_CON3_RESETN_UART3_REQ_SHIFT            (3U)
#define CRU_SOFTRST_CON3_RESETN_UART3_REQ_MASK             (0x1U << CRU_SOFTRST_CON3_RESETN_UART3_REQ_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON3_PRESETN_UART4_REQ_SHIFT           (4U)
#define CRU_SOFTRST_CON3_PRESETN_UART4_REQ_MASK            (0x1U << CRU_SOFTRST_CON3_PRESETN_UART4_REQ_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON3_RESETN_UART4_REQ_SHIFT            (5U)
#define CRU_SOFTRST_CON3_RESETN_UART4_REQ_MASK             (0x1U << CRU_SOFTRST_CON3_RESETN_UART4_REQ_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON3_PRESETN_I2C0_REQ_SHIFT            (6U)
#define CRU_SOFTRST_CON3_PRESETN_I2C0_REQ_MASK             (0x1U << CRU_SOFTRST_CON3_PRESETN_I2C0_REQ_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON3_RESETN_I2C0_REQ_SHIFT             (7U)
#define CRU_SOFTRST_CON3_RESETN_I2C0_REQ_MASK              (0x1U << CRU_SOFTRST_CON3_RESETN_I2C0_REQ_SHIFT)             /* 0x00000080 */
#define CRU_SOFTRST_CON3_PRESETN_I2C1_REQ_SHIFT            (8U)
#define CRU_SOFTRST_CON3_PRESETN_I2C1_REQ_MASK             (0x1U << CRU_SOFTRST_CON3_PRESETN_I2C1_REQ_SHIFT)            /* 0x00000100 */
#define CRU_SOFTRST_CON3_RESETN_I2C1_REQ_SHIFT             (9U)
#define CRU_SOFTRST_CON3_RESETN_I2C1_REQ_MASK              (0x1U << CRU_SOFTRST_CON3_RESETN_I2C1_REQ_SHIFT)             /* 0x00000200 */
#define CRU_SOFTRST_CON3_PRESETN_I2C2_REQ_SHIFT            (10U)
#define CRU_SOFTRST_CON3_PRESETN_I2C2_REQ_MASK             (0x1U << CRU_SOFTRST_CON3_PRESETN_I2C2_REQ_SHIFT)            /* 0x00000400 */
#define CRU_SOFTRST_CON3_RESETN_I2C2_REQ_SHIFT             (11U)
#define CRU_SOFTRST_CON3_RESETN_I2C2_REQ_MASK              (0x1U << CRU_SOFTRST_CON3_RESETN_I2C2_REQ_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON3_PRESETN_I2C3_REQ_SHIFT            (12U)
#define CRU_SOFTRST_CON3_PRESETN_I2C3_REQ_MASK             (0x1U << CRU_SOFTRST_CON3_PRESETN_I2C3_REQ_SHIFT)            /* 0x00001000 */
#define CRU_SOFTRST_CON3_RESETN_I2C3_REQ_SHIFT             (13U)
#define CRU_SOFTRST_CON3_RESETN_I2C3_REQ_MASK              (0x1U << CRU_SOFTRST_CON3_RESETN_I2C3_REQ_SHIFT)             /* 0x00002000 */
#define CRU_SOFTRST_CON3_PRESETN_PWM_REQ_SHIFT             (14U)
#define CRU_SOFTRST_CON3_PRESETN_PWM_REQ_MASK              (0x1U << CRU_SOFTRST_CON3_PRESETN_PWM_REQ_SHIFT)             /* 0x00004000 */
#define CRU_SOFTRST_CON3_RESETN_PWM_REQ_SHIFT              (15U)
#define CRU_SOFTRST_CON3_RESETN_PWM_REQ_MASK               (0x1U << CRU_SOFTRST_CON3_RESETN_PWM_REQ_SHIFT)              /* 0x00008000 */
/* SOFTRST_CON4 */
#define CRU_SOFTRST_CON4_OFFSET                            (0x410U)
#define CRU_SOFTRST_CON4_PRESETN_SPI0_REQ_SHIFT            (0U)
#define CRU_SOFTRST_CON4_PRESETN_SPI0_REQ_MASK             (0x1U << CRU_SOFTRST_CON4_PRESETN_SPI0_REQ_SHIFT)            /* 0x00000001 */
#define CRU_SOFTRST_CON4_RESETN_SPI0_REQ_SHIFT             (1U)
#define CRU_SOFTRST_CON4_RESETN_SPI0_REQ_MASK              (0x1U << CRU_SOFTRST_CON4_RESETN_SPI0_REQ_SHIFT)             /* 0x00000002 */
#define CRU_SOFTRST_CON4_PRESETN_SPI1_REQ_SHIFT            (2U)
#define CRU_SOFTRST_CON4_PRESETN_SPI1_REQ_MASK             (0x1U << CRU_SOFTRST_CON4_PRESETN_SPI1_REQ_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON4_RESETN_SPI1_REQ_SHIFT             (3U)
#define CRU_SOFTRST_CON4_RESETN_SPI1_REQ_MASK              (0x1U << CRU_SOFTRST_CON4_RESETN_SPI1_REQ_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON4_PRESETN_SPI2_REQ_SHIFT            (4U)
#define CRU_SOFTRST_CON4_PRESETN_SPI2_REQ_MASK             (0x1U << CRU_SOFTRST_CON4_PRESETN_SPI2_REQ_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON4_RESETN_SPI2_REQ_SHIFT             (5U)
#define CRU_SOFTRST_CON4_RESETN_SPI2_REQ_MASK              (0x1U << CRU_SOFTRST_CON4_RESETN_SPI2_REQ_SHIFT)             /* 0x00000020 */
#define CRU_SOFTRST_CON4_PRESETN_SARADC_REQ_SHIFT          (6U)
#define CRU_SOFTRST_CON4_PRESETN_SARADC_REQ_MASK           (0x1U << CRU_SOFTRST_CON4_PRESETN_SARADC_REQ_SHIFT)          /* 0x00000040 */
#define CRU_SOFTRST_CON4_PRESETN_TSADC_REQ_SHIFT           (7U)
#define CRU_SOFTRST_CON4_PRESETN_TSADC_REQ_MASK            (0x1U << CRU_SOFTRST_CON4_PRESETN_TSADC_REQ_SHIFT)           /* 0x00000080 */
#define CRU_SOFTRST_CON4_RESETN_TSADC_REQ_SHIFT            (8U)
#define CRU_SOFTRST_CON4_RESETN_TSADC_REQ_MASK             (0x1U << CRU_SOFTRST_CON4_RESETN_TSADC_REQ_SHIFT)            /* 0x00000100 */
#define CRU_SOFTRST_CON4_PRESETN_TIMER0_REQ_SHIFT          (9U)
#define CRU_SOFTRST_CON4_PRESETN_TIMER0_REQ_MASK           (0x1U << CRU_SOFTRST_CON4_PRESETN_TIMER0_REQ_SHIFT)          /* 0x00000200 */
#define CRU_SOFTRST_CON4_RESETN_TIMER0_REQ_SHIFT           (10U)
#define CRU_SOFTRST_CON4_RESETN_TIMER0_REQ_MASK            (0x1U << CRU_SOFTRST_CON4_RESETN_TIMER0_REQ_SHIFT)           /* 0x00000400 */
#define CRU_SOFTRST_CON4_RESETN_TIMER1_REQ_SHIFT           (11U)
#define CRU_SOFTRST_CON4_RESETN_TIMER1_REQ_MASK            (0x1U << CRU_SOFTRST_CON4_RESETN_TIMER1_REQ_SHIFT)           /* 0x00000800 */
#define CRU_SOFTRST_CON4_RESETN_TIMER2_REQ_SHIFT           (12U)
#define CRU_SOFTRST_CON4_RESETN_TIMER2_REQ_MASK            (0x1U << CRU_SOFTRST_CON4_RESETN_TIMER2_REQ_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON4_RESETN_TIMER3_REQ_SHIFT           (13U)
#define CRU_SOFTRST_CON4_RESETN_TIMER3_REQ_MASK            (0x1U << CRU_SOFTRST_CON4_RESETN_TIMER3_REQ_SHIFT)           /* 0x00002000 */
#define CRU_SOFTRST_CON4_RESETN_TIMER4_REQ_SHIFT           (14U)
#define CRU_SOFTRST_CON4_RESETN_TIMER4_REQ_MASK            (0x1U << CRU_SOFTRST_CON4_RESETN_TIMER4_REQ_SHIFT)           /* 0x00004000 */
#define CRU_SOFTRST_CON4_RESETN_TIMER5_REQ_SHIFT           (15U)
#define CRU_SOFTRST_CON4_RESETN_TIMER5_REQ_MASK            (0x1U << CRU_SOFTRST_CON4_RESETN_TIMER5_REQ_SHIFT)           /* 0x00008000 */
/* SOFTRST_CON5 */
#define CRU_SOFTRST_CON5_OFFSET                            (0x414U)
#define CRU_SOFTRST_CON5_PRESETN_OTP_NS_REQ_SHIFT          (0U)
#define CRU_SOFTRST_CON5_PRESETN_OTP_NS_REQ_MASK           (0x1U << CRU_SOFTRST_CON5_PRESETN_OTP_NS_REQ_SHIFT)          /* 0x00000001 */
#define CRU_SOFTRST_CON5_RESETN_OTP_NS_SBPI_REQ_SHIFT      (1U)
#define CRU_SOFTRST_CON5_RESETN_OTP_NS_SBPI_REQ_MASK       (0x1U << CRU_SOFTRST_CON5_RESETN_OTP_NS_SBPI_REQ_SHIFT)      /* 0x00000002 */
#define CRU_SOFTRST_CON5_RESETN_OTP_NS_USER_REQ_SHIFT      (2U)
#define CRU_SOFTRST_CON5_RESETN_OTP_NS_USER_REQ_MASK       (0x1U << CRU_SOFTRST_CON5_RESETN_OTP_NS_USER_REQ_SHIFT)      /* 0x00000004 */
#define CRU_SOFTRST_CON5_PRESETN_OTP_PHY_REQ_SHIFT         (3U)
#define CRU_SOFTRST_CON5_PRESETN_OTP_PHY_REQ_MASK          (0x1U << CRU_SOFTRST_CON5_PRESETN_OTP_PHY_REQ_SHIFT)         /* 0x00000008 */
#define CRU_SOFTRST_CON5_OTP_PHY_SRSTN_REQ_SHIFT           (4U)
#define CRU_SOFTRST_CON5_OTP_PHY_SRSTN_REQ_MASK            (0x1U << CRU_SOFTRST_CON5_OTP_PHY_SRSTN_REQ_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON5_PRESETN_GPIO0_REQ_SHIFT           (6U)
#define CRU_SOFTRST_CON5_PRESETN_GPIO0_REQ_MASK            (0x1U << CRU_SOFTRST_CON5_PRESETN_GPIO0_REQ_SHIFT)           /* 0x00000040 */
#define CRU_SOFTRST_CON5_PRESETN_GPIO1_REQ_SHIFT           (7U)
#define CRU_SOFTRST_CON5_PRESETN_GPIO1_REQ_MASK            (0x1U << CRU_SOFTRST_CON5_PRESETN_GPIO1_REQ_SHIFT)           /* 0x00000080 */
#define CRU_SOFTRST_CON5_PRESETN_GPIO2_REQ_SHIFT           (8U)
#define CRU_SOFTRST_CON5_PRESETN_GPIO2_REQ_MASK            (0x1U << CRU_SOFTRST_CON5_PRESETN_GPIO2_REQ_SHIFT)           /* 0x00000100 */
#define CRU_SOFTRST_CON5_PRESETN_GPIO3_REQ_SHIFT           (9U)
#define CRU_SOFTRST_CON5_PRESETN_GPIO3_REQ_MASK            (0x1U << CRU_SOFTRST_CON5_PRESETN_GPIO3_REQ_SHIFT)           /* 0x00000200 */
#define CRU_SOFTRST_CON5_PRESETN_GPIO4_REQ_SHIFT           (10U)
#define CRU_SOFTRST_CON5_PRESETN_GPIO4_REQ_MASK            (0x1U << CRU_SOFTRST_CON5_PRESETN_GPIO4_REQ_SHIFT)           /* 0x00000400 */
#define CRU_SOFTRST_CON5_PRESETN_GRF_REQ_SHIFT             (11U)
#define CRU_SOFTRST_CON5_PRESETN_GRF_REQ_MASK              (0x1U << CRU_SOFTRST_CON5_PRESETN_GRF_REQ_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON5_PRESETN_USBSDMMC_DET_REQ_SHIFT    (12U)
#define CRU_SOFTRST_CON5_PRESETN_USBSDMMC_DET_REQ_MASK     (0x1U << CRU_SOFTRST_CON5_PRESETN_USBSDMMC_DET_REQ_SHIFT)    /* 0x00001000 */
#define CRU_SOFTRST_CON5_PMU_SRSTN_REQ_SHIFT               (13U)
#define CRU_SOFTRST_CON5_PMU_SRSTN_REQ_MASK                (0x1U << CRU_SOFTRST_CON5_PMU_SRSTN_REQ_SHIFT)               /* 0x00002000 */
#define CRU_SOFTRST_CON5_RESETN_PMU_PVTM_REQ_SHIFT         (14U)
#define CRU_SOFTRST_CON5_RESETN_PMU_PVTM_REQ_MASK          (0x1U << CRU_SOFTRST_CON5_RESETN_PMU_PVTM_REQ_SHIFT)         /* 0x00004000 */
#define CRU_SOFTRST_CON5_PRESETN_USB_GRF_REQ_SHIFT         (15U)
#define CRU_SOFTRST_CON5_PRESETN_USB_GRF_REQ_MASK          (0x1U << CRU_SOFTRST_CON5_PRESETN_USB_GRF_REQ_SHIFT)         /* 0x00008000 */
/* SOFTRST_CON6 */
#define CRU_SOFTRST_CON6_OFFSET                            (0x418U)
#define CRU_SOFTRST_CON6_RESETN_CPU_BOOST_REQ_SHIFT        (0U)
#define CRU_SOFTRST_CON6_RESETN_CPU_BOOST_REQ_MASK         (0x1U << CRU_SOFTRST_CON6_RESETN_CPU_BOOST_REQ_SHIFT)        /* 0x00000001 */
#define CRU_SOFTRST_CON6_PRESETN_CPU_BOOST_REQ_SHIFT       (1U)
#define CRU_SOFTRST_CON6_PRESETN_CPU_BOOST_REQ_MASK        (0x1U << CRU_SOFTRST_CON6_PRESETN_CPU_BOOST_REQ_SHIFT)       /* 0x00000002 */
#define CRU_SOFTRST_CON6_PRESETN_PWM1_REQ_SHIFT            (2U)
#define CRU_SOFTRST_CON6_PRESETN_PWM1_REQ_MASK             (0x1U << CRU_SOFTRST_CON6_PRESETN_PWM1_REQ_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON6_RESETN_PWM1_REQ_SHIFT             (3U)
#define CRU_SOFTRST_CON6_RESETN_PWM1_REQ_MASK              (0x1U << CRU_SOFTRST_CON6_RESETN_PWM1_REQ_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON6_PRESETN_PWM2_REQ_SHIFT            (4U)
#define CRU_SOFTRST_CON6_PRESETN_PWM2_REQ_MASK             (0x1U << CRU_SOFTRST_CON6_PRESETN_PWM2_REQ_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON6_RESETN_PWM2_REQ_SHIFT             (5U)
#define CRU_SOFTRST_CON6_RESETN_PWM2_REQ_MASK              (0x1U << CRU_SOFTRST_CON6_RESETN_PWM2_REQ_SHIFT)             /* 0x00000020 */
#define CRU_SOFTRST_CON6_ARESETN_PERI_NIU_REQ_SHIFT        (8U)
#define CRU_SOFTRST_CON6_ARESETN_PERI_NIU_REQ_MASK         (0x1U << CRU_SOFTRST_CON6_ARESETN_PERI_NIU_REQ_SHIFT)        /* 0x00000100 */
#define CRU_SOFTRST_CON6_HRESETN_PERI_NIU_REQ_SHIFT        (9U)
#define CRU_SOFTRST_CON6_HRESETN_PERI_NIU_REQ_MASK         (0x1U << CRU_SOFTRST_CON6_HRESETN_PERI_NIU_REQ_SHIFT)        /* 0x00000200 */
#define CRU_SOFTRST_CON6_PRESETN_PERI_NIU_REQ_SHIFT        (10U)
#define CRU_SOFTRST_CON6_PRESETN_PERI_NIU_REQ_MASK         (0x1U << CRU_SOFTRST_CON6_PRESETN_PERI_NIU_REQ_SHIFT)        /* 0x00000400 */
#define CRU_SOFTRST_CON6_HRESETN_USB2OTG_REQ_SHIFT         (11U)
#define CRU_SOFTRST_CON6_HRESETN_USB2OTG_REQ_MASK          (0x1U << CRU_SOFTRST_CON6_HRESETN_USB2OTG_REQ_SHIFT)         /* 0x00000800 */
#define CRU_SOFTRST_CON6_RESETN_USB2OTG_REQ_SHIFT          (12U)
#define CRU_SOFTRST_CON6_RESETN_USB2OTG_REQ_MASK           (0x1U << CRU_SOFTRST_CON6_RESETN_USB2OTG_REQ_SHIFT)          /* 0x00001000 */
#define CRU_SOFTRST_CON6_RESETN_USB2OTG_ADP_REQ_SHIFT      (13U)
#define CRU_SOFTRST_CON6_RESETN_USB2OTG_ADP_REQ_MASK       (0x1U << CRU_SOFTRST_CON6_RESETN_USB2OTG_ADP_REQ_SHIFT)      /* 0x00002000 */
#define CRU_SOFTRST_CON6_HRESETN_USB2HOST_REQ_SHIFT        (14U)
#define CRU_SOFTRST_CON6_HRESETN_USB2HOST_REQ_MASK         (0x1U << CRU_SOFTRST_CON6_HRESETN_USB2HOST_REQ_SHIFT)        /* 0x00004000 */
#define CRU_SOFTRST_CON6_HRESETN_USB2HOST_ARB_REQ_SHIFT    (15U)
#define CRU_SOFTRST_CON6_HRESETN_USB2HOST_ARB_REQ_MASK     (0x1U << CRU_SOFTRST_CON6_HRESETN_USB2HOST_ARB_REQ_SHIFT)    /* 0x00008000 */
/* SOFTRST_CON7 */
#define CRU_SOFTRST_CON7_OFFSET                            (0x41CU)
#define CRU_SOFTRST_CON7_HRESETN_USB2HOST_AUX_REQ_SHIFT    (0U)
#define CRU_SOFTRST_CON7_HRESETN_USB2HOST_AUX_REQ_MASK     (0x1U << CRU_SOFTRST_CON7_HRESETN_USB2HOST_AUX_REQ_SHIFT)    /* 0x00000001 */
#define CRU_SOFTRST_CON7_RESETN_USB2HOST_EHCIPHY_REQ_SHIFT (1U)
#define CRU_SOFTRST_CON7_RESETN_USB2HOST_EHCIPHY_REQ_MASK  (0x1U << CRU_SOFTRST_CON7_RESETN_USB2HOST_EHCIPHY_REQ_SHIFT) /* 0x00000002 */
#define CRU_SOFTRST_CON7_RESETN_USB2HOST_UTMI_REQ_SHIFT    (2U)
#define CRU_SOFTRST_CON7_RESETN_USB2HOST_UTMI_REQ_MASK     (0x1U << CRU_SOFTRST_CON7_RESETN_USB2HOST_UTMI_REQ_SHIFT)    /* 0x00000004 */
#define CRU_SOFTRST_CON7_USBPHYPOR_RST_REQ_SHIFT           (3U)
#define CRU_SOFTRST_CON7_USBPHYPOR_RST_REQ_MASK            (0x1U << CRU_SOFTRST_CON7_USBPHYPOR_RST_REQ_SHIFT)           /* 0x00000008 */
#define CRU_SOFTRST_CON7_UTMI0_SRST_REQ_SHIFT              (4U)
#define CRU_SOFTRST_CON7_UTMI0_SRST_REQ_MASK               (0x1U << CRU_SOFTRST_CON7_UTMI0_SRST_REQ_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON7_UTMI1_SRST_REQ_SHIFT              (5U)
#define CRU_SOFTRST_CON7_UTMI1_SRST_REQ_MASK               (0x1U << CRU_SOFTRST_CON7_UTMI1_SRST_REQ_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON7_HRESETN_SDIO_REQ_SHIFT            (6U)
#define CRU_SOFTRST_CON7_HRESETN_SDIO_REQ_MASK             (0x1U << CRU_SOFTRST_CON7_HRESETN_SDIO_REQ_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON7_HRESETN_EMMC_REQ_SHIFT            (7U)
#define CRU_SOFTRST_CON7_HRESETN_EMMC_REQ_MASK             (0x1U << CRU_SOFTRST_CON7_HRESETN_EMMC_REQ_SHIFT)            /* 0x00000080 */
#define CRU_SOFTRST_CON7_HRESETN_SFC_REQ_SHIFT             (8U)
#define CRU_SOFTRST_CON7_HRESETN_SFC_REQ_MASK              (0x1U << CRU_SOFTRST_CON7_HRESETN_SFC_REQ_SHIFT)             /* 0x00000100 */
#define CRU_SOFTRST_CON7_RESETN_SFC_REQ_SHIFT              (9U)
#define CRU_SOFTRST_CON7_RESETN_SFC_REQ_MASK               (0x1U << CRU_SOFTRST_CON7_RESETN_SFC_REQ_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON7_HRESETN_SDMMC_REQ_SHIFT           (10U)
#define CRU_SOFTRST_CON7_HRESETN_SDMMC_REQ_MASK            (0x1U << CRU_SOFTRST_CON7_HRESETN_SDMMC_REQ_SHIFT)           /* 0x00000400 */
#define CRU_SOFTRST_CON7_HRESETN_NANDC_REQ_SHIFT           (11U)
#define CRU_SOFTRST_CON7_HRESETN_NANDC_REQ_MASK            (0x1U << CRU_SOFTRST_CON7_HRESETN_NANDC_REQ_SHIFT)           /* 0x00000800 */
#define CRU_SOFTRST_CON7_NRESETN_NANDC_REQ_SHIFT           (12U)
#define CRU_SOFTRST_CON7_NRESETN_NANDC_REQ_MASK            (0x1U << CRU_SOFTRST_CON7_NRESETN_NANDC_REQ_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON7_ARESETN_MAC_REQ_SHIFT             (13U)
#define CRU_SOFTRST_CON7_ARESETN_MAC_REQ_MASK              (0x1U << CRU_SOFTRST_CON7_ARESETN_MAC_REQ_SHIFT)             /* 0x00002000 */
#define CRU_SOFTRST_CON7_PRESETN_CAN_REQ_SHIFT             (14U)
#define CRU_SOFTRST_CON7_PRESETN_CAN_REQ_MASK              (0x1U << CRU_SOFTRST_CON7_PRESETN_CAN_REQ_SHIFT)             /* 0x00004000 */
#define CRU_SOFTRST_CON7_PRESETN_OWIRE_REQ_SHIFT           (15U)
#define CRU_SOFTRST_CON7_PRESETN_OWIRE_REQ_MASK            (0x1U << CRU_SOFTRST_CON7_PRESETN_OWIRE_REQ_SHIFT)           /* 0x00008000 */
/* SOFTRST_CON8 */
#define CRU_SOFTRST_CON8_OFFSET                            (0x420U)
#define CRU_SOFTRST_CON8_HRESETN_AUDIO_NIU_REQ_SHIFT       (0U)
#define CRU_SOFTRST_CON8_HRESETN_AUDIO_NIU_REQ_MASK        (0x1U << CRU_SOFTRST_CON8_HRESETN_AUDIO_NIU_REQ_SHIFT)       /* 0x00000001 */
#define CRU_SOFTRST_CON8_PRESETN_AUDIO_NIU_REQ_SHIFT       (1U)
#define CRU_SOFTRST_CON8_PRESETN_AUDIO_NIU_REQ_MASK        (0x1U << CRU_SOFTRST_CON8_PRESETN_AUDIO_NIU_REQ_SHIFT)       /* 0x00000002 */
#define CRU_SOFTRST_CON8_HRESETN_PDM_REQ_SHIFT             (2U)
#define CRU_SOFTRST_CON8_HRESETN_PDM_REQ_MASK              (0x1U << CRU_SOFTRST_CON8_HRESETN_PDM_REQ_SHIFT)             /* 0x00000004 */
#define CRU_SOFTRST_CON8_MRESETN_PDM_REQ_SHIFT             (3U)
#define CRU_SOFTRST_CON8_MRESETN_PDM_REQ_MASK              (0x1U << CRU_SOFTRST_CON8_MRESETN_PDM_REQ_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON8_HRESETN_SPDIFTX_REQ_SHIFT         (4U)
#define CRU_SOFTRST_CON8_HRESETN_SPDIFTX_REQ_MASK          (0x1U << CRU_SOFTRST_CON8_HRESETN_SPDIFTX_REQ_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON8_MRESETN_SPDIFTX_REQ_SHIFT         (5U)
#define CRU_SOFTRST_CON8_MRESETN_SPDIFTX_REQ_MASK          (0x1U << CRU_SOFTRST_CON8_MRESETN_SPDIFTX_REQ_SHIFT)         /* 0x00000020 */
#define CRU_SOFTRST_CON8_HRESETN_SPDIFRX_REQ_SHIFT         (6U)
#define CRU_SOFTRST_CON8_HRESETN_SPDIFRX_REQ_MASK          (0x1U << CRU_SOFTRST_CON8_HRESETN_SPDIFRX_REQ_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON8_MRESETN_SPDIFRX_REQ_SHIFT         (7U)
#define CRU_SOFTRST_CON8_MRESETN_SPDIFRX_REQ_MASK          (0x1U << CRU_SOFTRST_CON8_MRESETN_SPDIFRX_REQ_SHIFT)         /* 0x00000080 */
#define CRU_SOFTRST_CON8_HRESETN_I2S0_8CH_REQ_SHIFT        (8U)
#define CRU_SOFTRST_CON8_HRESETN_I2S0_8CH_REQ_MASK         (0x1U << CRU_SOFTRST_CON8_HRESETN_I2S0_8CH_REQ_SHIFT)        /* 0x00000100 */
#define CRU_SOFTRST_CON8_MRESETN_I2S0_8CH_TX_REQ_SHIFT     (9U)
#define CRU_SOFTRST_CON8_MRESETN_I2S0_8CH_TX_REQ_MASK      (0x1U << CRU_SOFTRST_CON8_MRESETN_I2S0_8CH_TX_REQ_SHIFT)     /* 0x00000200 */
#define CRU_SOFTRST_CON8_MRESETN_I2S0_8CH_RX_REQ_SHIFT     (10U)
#define CRU_SOFTRST_CON8_MRESETN_I2S0_8CH_RX_REQ_MASK      (0x1U << CRU_SOFTRST_CON8_MRESETN_I2S0_8CH_RX_REQ_SHIFT)     /* 0x00000400 */
#define CRU_SOFTRST_CON8_HRESETN_I2S1_8CH_REQ_SHIFT        (11U)
#define CRU_SOFTRST_CON8_HRESETN_I2S1_8CH_REQ_MASK         (0x1U << CRU_SOFTRST_CON8_HRESETN_I2S1_8CH_REQ_SHIFT)        /* 0x00000800 */
#define CRU_SOFTRST_CON8_MRESETN_I2S1_8CH_TX_REQ_SHIFT     (12U)
#define CRU_SOFTRST_CON8_MRESETN_I2S1_8CH_TX_REQ_MASK      (0x1U << CRU_SOFTRST_CON8_MRESETN_I2S1_8CH_TX_REQ_SHIFT)     /* 0x00001000 */
#define CRU_SOFTRST_CON8_MRESETN_I2S1_8CH_RX_REQ_SHIFT     (13U)
#define CRU_SOFTRST_CON8_MRESETN_I2S1_8CH_RX_REQ_MASK      (0x1U << CRU_SOFTRST_CON8_MRESETN_I2S1_8CH_RX_REQ_SHIFT)     /* 0x00002000 */
#define CRU_SOFTRST_CON8_HRESETN_I2S2_8CH_REQ_SHIFT        (14U)
#define CRU_SOFTRST_CON8_HRESETN_I2S2_8CH_REQ_MASK         (0x1U << CRU_SOFTRST_CON8_HRESETN_I2S2_8CH_REQ_SHIFT)        /* 0x00004000 */
#define CRU_SOFTRST_CON8_MRESETN_I2S2_8CH_TX_REQ_SHIFT     (15U)
#define CRU_SOFTRST_CON8_MRESETN_I2S2_8CH_TX_REQ_MASK      (0x1U << CRU_SOFTRST_CON8_MRESETN_I2S2_8CH_TX_REQ_SHIFT)     /* 0x00008000 */
/* SOFTRST_CON9 */
#define CRU_SOFTRST_CON9_OFFSET                            (0x424U)
#define CRU_SOFTRST_CON9_MRESETN_I2S2_8CH_RX_REQ_SHIFT     (0U)
#define CRU_SOFTRST_CON9_MRESETN_I2S2_8CH_RX_REQ_MASK      (0x1U << CRU_SOFTRST_CON9_MRESETN_I2S2_8CH_RX_REQ_SHIFT)     /* 0x00000001 */
#define CRU_SOFTRST_CON9_HRESETN_I2S3_8CH_REQ_SHIFT        (1U)
#define CRU_SOFTRST_CON9_HRESETN_I2S3_8CH_REQ_MASK         (0x1U << CRU_SOFTRST_CON9_HRESETN_I2S3_8CH_REQ_SHIFT)        /* 0x00000002 */
#define CRU_SOFTRST_CON9_MRESETN_I2S3_8CH_TX_REQ_SHIFT     (2U)
#define CRU_SOFTRST_CON9_MRESETN_I2S3_8CH_TX_REQ_MASK      (0x1U << CRU_SOFTRST_CON9_MRESETN_I2S3_8CH_TX_REQ_SHIFT)     /* 0x00000004 */
#define CRU_SOFTRST_CON9_MRESETN_I2S3_8CH_RX_REQ_SHIFT     (3U)
#define CRU_SOFTRST_CON9_MRESETN_I2S3_8CH_RX_REQ_MASK      (0x1U << CRU_SOFTRST_CON9_MRESETN_I2S3_8CH_RX_REQ_SHIFT)     /* 0x00000008 */
#define CRU_SOFTRST_CON9_HRESETN_I2S0_2CH_REQ_SHIFT        (4U)
#define CRU_SOFTRST_CON9_HRESETN_I2S0_2CH_REQ_MASK         (0x1U << CRU_SOFTRST_CON9_HRESETN_I2S0_2CH_REQ_SHIFT)        /* 0x00000010 */
#define CRU_SOFTRST_CON9_MRESETN_I2S0_2CH_REQ_SHIFT        (5U)
#define CRU_SOFTRST_CON9_MRESETN_I2S0_2CH_REQ_MASK         (0x1U << CRU_SOFTRST_CON9_MRESETN_I2S0_2CH_REQ_SHIFT)        /* 0x00000020 */
#define CRU_SOFTRST_CON9_HRESETN_I2S1_2CH_REQ_SHIFT        (6U)
#define CRU_SOFTRST_CON9_HRESETN_I2S1_2CH_REQ_MASK         (0x1U << CRU_SOFTRST_CON9_HRESETN_I2S1_2CH_REQ_SHIFT)        /* 0x00000040 */
#define CRU_SOFTRST_CON9_MRESETN_I2S1_2CH_REQ_SHIFT        (7U)
#define CRU_SOFTRST_CON9_MRESETN_I2S1_2CH_REQ_MASK         (0x1U << CRU_SOFTRST_CON9_MRESETN_I2S1_2CH_REQ_SHIFT)        /* 0x00000080 */
#define CRU_SOFTRST_CON9_HRESETN_VAD_REQ_SHIFT             (8U)
#define CRU_SOFTRST_CON9_HRESETN_VAD_REQ_MASK              (0x1U << CRU_SOFTRST_CON9_HRESETN_VAD_REQ_SHIFT)             /* 0x00000100 */
#define CRU_SOFTRST_CON9_PRESETN_ACODEC_REQ_SHIFT          (9U)
#define CRU_SOFTRST_CON9_PRESETN_ACODEC_REQ_MASK           (0x1U << CRU_SOFTRST_CON9_PRESETN_ACODEC_REQ_SHIFT)          /* 0x00000200 */
/* SDMMC_CON0 */
#define CRU_SDMMC_CON0_OFFSET                              (0x480U)
#define CRU_SDMMC_CON0_INIT_STATE_SHIFT                    (0U)
#define CRU_SDMMC_CON0_INIT_STATE_MASK                     (0x1U << CRU_SDMMC_CON0_INIT_STATE_SHIFT)                    /* 0x00000001 */
#define CRU_SDMMC_CON0_DRV_DEGREE_SHIFT                    (1U)
#define CRU_SDMMC_CON0_DRV_DEGREE_MASK                     (0x3U << CRU_SDMMC_CON0_DRV_DEGREE_SHIFT)                    /* 0x00000006 */
#define CRU_SDMMC_CON0_DRV_DELAYNUM_SHIFT                  (3U)
#define CRU_SDMMC_CON0_DRV_DELAYNUM_MASK                   (0xFFU << CRU_SDMMC_CON0_DRV_DELAYNUM_SHIFT)                 /* 0x000007F8 */
#define CRU_SDMMC_CON0_DRV_SEL_SHIFT                       (11U)
#define CRU_SDMMC_CON0_DRV_SEL_MASK                        (0x1U << CRU_SDMMC_CON0_DRV_SEL_SHIFT)                       /* 0x00000800 */
/* SDMMC_CON1 */
#define CRU_SDMMC_CON1_OFFSET                              (0x484U)
#define CRU_SDMMC_CON1_SAMPLE_DEGREE_SHIFT                 (1U)
#define CRU_SDMMC_CON1_SAMPLE_DEGREE_MASK                  (0x3U << CRU_SDMMC_CON1_SAMPLE_DEGREE_SHIFT)                 /* 0x00000006 */
#define CRU_SDMMC_CON1_SAMPLE_DELAYNUM_SHIFT               (3U)
#define CRU_SDMMC_CON1_SAMPLE_DELAYNUM_MASK                (0xFFU << CRU_SDMMC_CON1_SAMPLE_DELAYNUM_SHIFT)              /* 0x000007F8 */
#define CRU_SDMMC_CON1_SAMPLE_SEL_SHIFT                    (11U)
#define CRU_SDMMC_CON1_SAMPLE_SEL_MASK                     (0x1U << CRU_SDMMC_CON1_SAMPLE_SEL_SHIFT)                    /* 0x00000800 */
/* SDIO_CON0 */
#define CRU_SDIO_CON0_OFFSET                               (0x488U)
#define CRU_SDIO_CON0_INIT_STATE_SHIFT                     (0U)
#define CRU_SDIO_CON0_INIT_STATE_MASK                      (0x1U << CRU_SDIO_CON0_INIT_STATE_SHIFT)                     /* 0x00000001 */
#define CRU_SDIO_CON0_DRV_DEGREE_SHIFT                     (1U)
#define CRU_SDIO_CON0_DRV_DEGREE_MASK                      (0x3U << CRU_SDIO_CON0_DRV_DEGREE_SHIFT)                     /* 0x00000006 */
#define CRU_SDIO_CON0_DRV_DELAYNUM_SHIFT                   (3U)
#define CRU_SDIO_CON0_DRV_DELAYNUM_MASK                    (0xFFU << CRU_SDIO_CON0_DRV_DELAYNUM_SHIFT)                  /* 0x000007F8 */
#define CRU_SDIO_CON0_DRV_SEL_SHIFT                        (11U)
#define CRU_SDIO_CON0_DRV_SEL_MASK                         (0x1U << CRU_SDIO_CON0_DRV_SEL_SHIFT)                        /* 0x00000800 */
/* SDIO_CON1 */
#define CRU_SDIO_CON1_OFFSET                               (0x48CU)
#define CRU_SDIO_CON1_SAMPLE_DEGREE_SHIFT                  (1U)
#define CRU_SDIO_CON1_SAMPLE_DEGREE_MASK                   (0x3U << CRU_SDIO_CON1_SAMPLE_DEGREE_SHIFT)                  /* 0x00000006 */
#define CRU_SDIO_CON1_SAMPLE_DELAYNUM_SHIFT                (3U)
#define CRU_SDIO_CON1_SAMPLE_DELAYNUM_MASK                 (0xFFU << CRU_SDIO_CON1_SAMPLE_DELAYNUM_SHIFT)               /* 0x000007F8 */
#define CRU_SDIO_CON1_SAMPLE_SEL_SHIFT                     (11U)
#define CRU_SDIO_CON1_SAMPLE_SEL_MASK                      (0x1U << CRU_SDIO_CON1_SAMPLE_SEL_SHIFT)                     /* 0x00000800 */
/* EMMC_CON0 */
#define CRU_EMMC_CON0_OFFSET                               (0x490U)
#define CRU_EMMC_CON0_INIT_STATE_SHIFT                     (0U)
#define CRU_EMMC_CON0_INIT_STATE_MASK                      (0x1U << CRU_EMMC_CON0_INIT_STATE_SHIFT)                     /* 0x00000001 */
#define CRU_EMMC_CON0_DRV_DEGREE_SHIFT                     (1U)
#define CRU_EMMC_CON0_DRV_DEGREE_MASK                      (0x3U << CRU_EMMC_CON0_DRV_DEGREE_SHIFT)                     /* 0x00000006 */
#define CRU_EMMC_CON0_DRV_DELAYNUM_SHIFT                   (3U)
#define CRU_EMMC_CON0_DRV_DELAYNUM_MASK                    (0xFFU << CRU_EMMC_CON0_DRV_DELAYNUM_SHIFT)                  /* 0x000007F8 */
#define CRU_EMMC_CON0_DRV_SEL_SHIFT                        (11U)
#define CRU_EMMC_CON0_DRV_SEL_MASK                         (0x1U << CRU_EMMC_CON0_DRV_SEL_SHIFT)                        /* 0x00000800 */
/* EMMC_CON1 */
#define CRU_EMMC_CON1_OFFSET                               (0x494U)
#define CRU_EMMC_CON1_SAMPLE_DEGREE_SHIFT                  (1U)
#define CRU_EMMC_CON1_SAMPLE_DEGREE_MASK                   (0x3U << CRU_EMMC_CON1_SAMPLE_DEGREE_SHIFT)                  /* 0x00000006 */
#define CRU_EMMC_CON1_SAMPLE_DELAYNUM_SHIFT                (3U)
#define CRU_EMMC_CON1_SAMPLE_DELAYNUM_MASK                 (0xFFU << CRU_EMMC_CON1_SAMPLE_DELAYNUM_SHIFT)               /* 0x000007F8 */
#define CRU_EMMC_CON1_SAMPLE_SEL_SHIFT                     (11U)
#define CRU_EMMC_CON1_SAMPLE_SEL_MASK                      (0x1U << CRU_EMMC_CON1_SAMPLE_SEL_SHIFT)                     /* 0x00000800 */
/******************************************PMU*******************************************/
/* WAKEUP_CFG0_LO */
#define PMU_WAKEUP_CFG0_LO_OFFSET                          (0x0U)
#define PMU_WAKEUP_CFG0_LO_WAKEUP_GPIO_POS_EN_LO_SHIFT     (0U)
#define PMU_WAKEUP_CFG0_LO_WAKEUP_GPIO_POS_EN_LO_MASK      (0xFFFFU << PMU_WAKEUP_CFG0_LO_WAKEUP_GPIO_POS_EN_LO_SHIFT)  /* 0x0000FFFF */
/* WAKEUP_CFG0_HI */
#define PMU_WAKEUP_CFG0_HI_OFFSET                          (0x4U)
#define PMU_WAKEUP_CFG0_HI_WAKEUP_GPIO_POS_EN_HI_SHIFT     (0U)
#define PMU_WAKEUP_CFG0_HI_WAKEUP_GPIO_POS_EN_HI_MASK      (0xFFFFU << PMU_WAKEUP_CFG0_HI_WAKEUP_GPIO_POS_EN_HI_SHIFT)  /* 0x0000FFFF */
/* WAKEUP_CFG1_LO */
#define PMU_WAKEUP_CFG1_LO_OFFSET                          (0x8U)
#define PMU_WAKEUP_CFG1_LO_WAKEUP_GPIO_NEG_EN_LO_SHIFT     (0U)
#define PMU_WAKEUP_CFG1_LO_WAKEUP_GPIO_NEG_EN_LO_MASK      (0xFFFFU << PMU_WAKEUP_CFG1_LO_WAKEUP_GPIO_NEG_EN_LO_SHIFT)  /* 0x0000FFFF */
/* WAKEUP_CFG1_HI */
#define PMU_WAKEUP_CFG1_HI_OFFSET                          (0xCU)
#define PMU_WAKEUP_CFG1_HI_WAKEUP_GPIO_NEG_EN_HI_SHIFT     (0U)
#define PMU_WAKEUP_CFG1_HI_WAKEUP_GPIO_NEG_EN_HI_MASK      (0xFFFFU << PMU_WAKEUP_CFG1_HI_WAKEUP_GPIO_NEG_EN_HI_SHIFT)  /* 0x0000FFFF */
/* WAKEUP_CFG2_LO */
#define PMU_WAKEUP_CFG2_LO_OFFSET                          (0x10U)
#define PMU_WAKEUP_CFG2_LO_WAKEUP_INT_CLUSTER_EN_SHIFT     (0U)
#define PMU_WAKEUP_CFG2_LO_WAKEUP_INT_CLUSTER_EN_MASK      (0x1U << PMU_WAKEUP_CFG2_LO_WAKEUP_INT_CLUSTER_EN_SHIFT)     /* 0x00000001 */
#define PMU_WAKEUP_CFG2_LO_WAKEUP_ARM_INT_EN_SHIFT         (1U)
#define PMU_WAKEUP_CFG2_LO_WAKEUP_ARM_INT_EN_MASK          (0x1U << PMU_WAKEUP_CFG2_LO_WAKEUP_ARM_INT_EN_SHIFT)         /* 0x00000002 */
#define PMU_WAKEUP_CFG2_LO_WAKEUP_GPIO0_INT_EN_SHIFT       (2U)
#define PMU_WAKEUP_CFG2_LO_WAKEUP_GPIO0_INT_EN_MASK        (0x1U << PMU_WAKEUP_CFG2_LO_WAKEUP_GPIO0_INT_EN_SHIFT)       /* 0x00000004 */
#define PMU_WAKEUP_CFG2_LO_WAKEUP_VAD_EN_SHIFT             (3U)
#define PMU_WAKEUP_CFG2_LO_WAKEUP_VAD_EN_MASK              (0x1U << PMU_WAKEUP_CFG2_LO_WAKEUP_VAD_EN_SHIFT)             /* 0x00000008 */
#define PMU_WAKEUP_CFG2_LO_WAKEUP_SDMMC_EN_SHIFT           (4U)
#define PMU_WAKEUP_CFG2_LO_WAKEUP_SDMMC_EN_MASK            (0x1U << PMU_WAKEUP_CFG2_LO_WAKEUP_SDMMC_EN_SHIFT)           /* 0x00000010 */
#define PMU_WAKEUP_CFG2_LO_WAKEUP_TIMER_EN_SHIFT           (5U)
#define PMU_WAKEUP_CFG2_LO_WAKEUP_TIMER_EN_MASK            (0x1U << PMU_WAKEUP_CFG2_LO_WAKEUP_TIMER_EN_SHIFT)           /* 0x00000020 */
#define PMU_WAKEUP_CFG2_LO_WAKEUP_USBDEV_EN_SHIFT          (6U)
#define PMU_WAKEUP_CFG2_LO_WAKEUP_USBDEV_EN_MASK           (0x1U << PMU_WAKEUP_CFG2_LO_WAKEUP_USBDEV_EN_SHIFT)          /* 0x00000040 */
#define PMU_WAKEUP_CFG2_LO_WAKEUP_TIMEOUT_EN_SHIFT         (7U)
#define PMU_WAKEUP_CFG2_LO_WAKEUP_TIMEOUT_EN_MASK          (0x1U << PMU_WAKEUP_CFG2_LO_WAKEUP_TIMEOUT_EN_SHIFT)         /* 0x00000080 */
/* PWRDN_CON_LO */
#define PMU_PWRDN_CON_LO_OFFSET                            (0x18U)
#define PMU_PWRDN_CON_LO_PD_A35_0_PWRDWN_EN_SHIFT          (0U)
#define PMU_PWRDN_CON_LO_PD_A35_0_PWRDWN_EN_MASK           (0x1U << PMU_PWRDN_CON_LO_PD_A35_0_PWRDWN_EN_SHIFT)          /* 0x00000001 */
#define PMU_PWRDN_CON_LO_PD_A35_1_PWRDWN_EN_SHIFT          (1U)
#define PMU_PWRDN_CON_LO_PD_A35_1_PWRDWN_EN_MASK           (0x1U << PMU_PWRDN_CON_LO_PD_A35_1_PWRDWN_EN_SHIFT)          /* 0x00000002 */
#define PMU_PWRDN_CON_LO_PD_A35_2_PWRDWN_EN_SHIFT          (2U)
#define PMU_PWRDN_CON_LO_PD_A35_2_PWRDWN_EN_MASK           (0x1U << PMU_PWRDN_CON_LO_PD_A35_2_PWRDWN_EN_SHIFT)          /* 0x00000004 */
#define PMU_PWRDN_CON_LO_PD_A35_3_PWRDWN_EN_SHIFT          (3U)
#define PMU_PWRDN_CON_LO_PD_A35_3_PWRDWN_EN_MASK           (0x1U << PMU_PWRDN_CON_LO_PD_A35_3_PWRDWN_EN_SHIFT)          /* 0x00000008 */
#define PMU_PWRDN_CON_LO_PD_SCU_PWRDWN_EN_SHIFT            (4U)
#define PMU_PWRDN_CON_LO_PD_SCU_PWRDWN_EN_MASK             (0x1U << PMU_PWRDN_CON_LO_PD_SCU_PWRDWN_EN_SHIFT)            /* 0x00000010 */
#define PMU_PWRDN_CON_LO_PD_VOICE_PWRDWN_EN_SHIFT          (5U)
#define PMU_PWRDN_CON_LO_PD_VOICE_PWRDWN_EN_MASK           (0x1U << PMU_PWRDN_CON_LO_PD_VOICE_PWRDWN_EN_SHIFT)          /* 0x00000020 */
#define PMU_PWRDN_CON_LO_PD_PERI_PWRDWN_EN_SHIFT           (6U)
#define PMU_PWRDN_CON_LO_PD_PERI_PWRDWN_EN_MASK            (0x1U << PMU_PWRDN_CON_LO_PD_PERI_PWRDWN_EN_SHIFT)           /* 0x00000040 */
/* PWRDN_ST */
#define PMU_PWRDN_ST_OFFSET                                (0x20U)
#define PMU_PWRDN_ST_PD_A35_0_PWR_STATUS_SHIFT             (0U)
#define PMU_PWRDN_ST_PD_A35_0_PWR_STATUS_MASK              (0x1U << PMU_PWRDN_ST_PD_A35_0_PWR_STATUS_SHIFT)             /* 0x00000001 */
#define PMU_PWRDN_ST_PD_A35_1_PWR_STATUS_SHIFT             (1U)
#define PMU_PWRDN_ST_PD_A35_1_PWR_STATUS_MASK              (0x1U << PMU_PWRDN_ST_PD_A35_1_PWR_STATUS_SHIFT)             /* 0x00000002 */
#define PMU_PWRDN_ST_PD_A35_2_PWR_STATUS_SHIFT             (2U)
#define PMU_PWRDN_ST_PD_A35_2_PWR_STATUS_MASK              (0x1U << PMU_PWRDN_ST_PD_A35_2_PWR_STATUS_SHIFT)             /* 0x00000004 */
#define PMU_PWRDN_ST_PD_A35_3_PWR_STATUS_SHIFT             (3U)
#define PMU_PWRDN_ST_PD_A35_3_PWR_STATUS_MASK              (0x1U << PMU_PWRDN_ST_PD_A35_3_PWR_STATUS_SHIFT)             /* 0x00000008 */
#define PMU_PWRDN_ST_PD_SCU_PWR_STATUS_SHIFT               (4U)
#define PMU_PWRDN_ST_PD_SCU_PWR_STATUS_MASK                (0x1U << PMU_PWRDN_ST_PD_SCU_PWR_STATUS_SHIFT)               /* 0x00000010 */
#define PMU_PWRDN_ST_PD_VOICE_PWR_STATUS_SHIFT             (5U)
#define PMU_PWRDN_ST_PD_VOICE_PWR_STATUS_MASK              (0x1U << PMU_PWRDN_ST_PD_VOICE_PWR_STATUS_SHIFT)             /* 0x00000020 */
#define PMU_PWRDN_ST_PD_PERI_PWR_STATUS_SHIFT              (6U)
#define PMU_PWRDN_ST_PD_PERI_PWR_STATUS_MASK               (0x1U << PMU_PWRDN_ST_PD_PERI_PWR_STATUS_SHIFT)              /* 0x00000040 */
/* PWRMODE_CORE_CON_LO */
#define PMU_PWRMODE_CORE_CON_LO_OFFSET                     (0x24U)
#define PMU_PWRMODE_CORE_CON_LO_GLOBAL_INT_DISABLE_CFG_SHIFT (0U)
#define PMU_PWRMODE_CORE_CON_LO_GLOBAL_INT_DISABLE_CFG_MASK (0x1U << PMU_PWRMODE_CORE_CON_LO_GLOBAL_INT_DISABLE_CFG_SHIFT) /* 0x00000001 */
#define PMU_PWRMODE_CORE_CON_LO_CLK_CORE_SRC_GATE_EN_SHIFT (1U)
#define PMU_PWRMODE_CORE_CON_LO_CLK_CORE_SRC_GATE_EN_MASK  (0x1U << PMU_PWRMODE_CORE_CON_LO_CLK_CORE_SRC_GATE_EN_SHIFT) /* 0x00000002 */
#define PMU_PWRMODE_CORE_CON_LO_PMU_SLEEP_POL_SHIFT        (2U)
#define PMU_PWRMODE_CORE_CON_LO_PMU_SLEEP_POL_MASK         (0x1U << PMU_PWRMODE_CORE_CON_LO_PMU_SLEEP_POL_SHIFT)        /* 0x00000004 */
#define PMU_PWRMODE_CORE_CON_LO_CPU0_PD_EN_SHIFT           (3U)
#define PMU_PWRMODE_CORE_CON_LO_CPU0_PD_EN_MASK            (0x1U << PMU_PWRMODE_CORE_CON_LO_CPU0_PD_EN_SHIFT)           /* 0x00000008 */
#define PMU_PWRMODE_CORE_CON_LO_CLR_CORE_SHIFT             (4U)
#define PMU_PWRMODE_CORE_CON_LO_CLR_CORE_MASK              (0x1U << PMU_PWRMODE_CORE_CON_LO_CLR_CORE_SHIFT)             /* 0x00000010 */
#define PMU_PWRMODE_CORE_CON_LO_SCU_PD_EN_SHIFT            (5U)
#define PMU_PWRMODE_CORE_CON_LO_SCU_PD_EN_MASK             (0x1U << PMU_PWRMODE_CORE_CON_LO_SCU_PD_EN_SHIFT)            /* 0x00000020 */
#define PMU_PWRMODE_CORE_CON_LO_L2_IDLE_EN_SHIFT           (6U)
#define PMU_PWRMODE_CORE_CON_LO_L2_IDLE_EN_MASK            (0x1U << PMU_PWRMODE_CORE_CON_LO_L2_IDLE_EN_SHIFT)           /* 0x00000040 */
#define PMU_PWRMODE_CORE_CON_LO_L2_FLUSH_EN_SHIFT          (7U)
#define PMU_PWRMODE_CORE_CON_LO_L2_FLUSH_EN_MASK           (0x1U << PMU_PWRMODE_CORE_CON_LO_L2_FLUSH_EN_SHIFT)          /* 0x00000080 */
#define PMU_PWRMODE_CORE_CON_LO_APLL_PD_EN_SHIFT           (8U)
#define PMU_PWRMODE_CORE_CON_LO_APLL_PD_EN_MASK            (0x1U << PMU_PWRMODE_CORE_CON_LO_APLL_PD_EN_SHIFT)           /* 0x00000100 */
#define PMU_PWRMODE_CORE_CON_LO_DPLL_PD_EN_SHIFT           (9U)
#define PMU_PWRMODE_CORE_CON_LO_DPLL_PD_EN_MASK            (0x1U << PMU_PWRMODE_CORE_CON_LO_DPLL_PD_EN_SHIFT)           /* 0x00000200 */
#define PMU_PWRMODE_CORE_CON_LO_VPLL_PD_EN_SHIFT           (10U)
#define PMU_PWRMODE_CORE_CON_LO_VPLL_PD_EN_MASK            (0x1U << PMU_PWRMODE_CORE_CON_LO_VPLL_PD_EN_SHIFT)           /* 0x00000400 */
#define PMU_PWRMODE_CORE_CON_LO_GPLL_PD_EN_SHIFT           (11U)
#define PMU_PWRMODE_CORE_CON_LO_GPLL_PD_EN_MASK            (0x1U << PMU_PWRMODE_CORE_CON_LO_GPLL_PD_EN_SHIFT)           /* 0x00000800 */
/* PWRMODE_COMMON_CON_LO */
#define PMU_PWRMODE_COMMON_CON_LO_OFFSET                   (0x2CU)
#define PMU_PWRMODE_COMMON_CON_LO_POWER_MODE_EN_SHIFT      (0U)
#define PMU_PWRMODE_COMMON_CON_LO_POWER_MODE_EN_MASK       (0x1U << PMU_PWRMODE_COMMON_CON_LO_POWER_MODE_EN_SHIFT)      /* 0x00000001 */
#define PMU_PWRMODE_COMMON_CON_LO_WAKEUP_RESET_EN_SHIFT    (1U)
#define PMU_PWRMODE_COMMON_CON_LO_WAKEUP_RESET_EN_MASK     (0x1U << PMU_PWRMODE_COMMON_CON_LO_WAKEUP_RESET_EN_SHIFT)    /* 0x00000002 */
#define PMU_PWRMODE_COMMON_CON_LO_PLL_PD_EN_SHIFT          (2U)
#define PMU_PWRMODE_COMMON_CON_LO_PLL_PD_EN_MASK           (0x1U << PMU_PWRMODE_COMMON_CON_LO_PLL_PD_EN_SHIFT)          /* 0x00000004 */
#define PMU_PWRMODE_COMMON_CON_LO_LF_24M_SHIFT             (3U)
#define PMU_PWRMODE_COMMON_CON_LO_LF_24M_MASK              (0x1U << PMU_PWRMODE_COMMON_CON_LO_LF_24M_SHIFT)             /* 0x00000008 */
#define PMU_PWRMODE_COMMON_CON_LO_LF_32K_SHIFT             (4U)
#define PMU_PWRMODE_COMMON_CON_LO_LF_32K_MASK              (0x1U << PMU_PWRMODE_COMMON_CON_LO_LF_32K_SHIFT)             /* 0x00000010 */
#define PMU_PWRMODE_COMMON_CON_LO_OSC_24M_DIS_SHIFT        (5U)
#define PMU_PWRMODE_COMMON_CON_LO_OSC_24M_DIS_MASK         (0x1U << PMU_PWRMODE_COMMON_CON_LO_OSC_24M_DIS_SHIFT)        /* 0x00000020 */
#define PMU_PWRMODE_COMMON_CON_LO_SREF_ENTER_EN_SHIFT      (6U)
#define PMU_PWRMODE_COMMON_CON_LO_SREF_ENTER_EN_MASK       (0x1U << PMU_PWRMODE_COMMON_CON_LO_SREF_ENTER_EN_SHIFT)      /* 0x00000040 */
#define PMU_PWRMODE_COMMON_CON_LO_DDRPHY4X_CLK_SRC_GATE_EN_SHIFT (7U)
#define PMU_PWRMODE_COMMON_CON_LO_DDRPHY4X_CLK_SRC_GATE_EN_MASK (0x1U << PMU_PWRMODE_COMMON_CON_LO_DDRPHY4X_CLK_SRC_GATE_EN_SHIFT) /* 0x00000080 */
#define PMU_PWRMODE_COMMON_CON_LO_DDRPHY1X_CLK_SRC_GATE_EN_SHIFT (8U)
#define PMU_PWRMODE_COMMON_CON_LO_DDRPHY1X_CLK_SRC_GATE_EN_MASK (0x1U << PMU_PWRMODE_COMMON_CON_LO_DDRPHY1X_CLK_SRC_GATE_EN_SHIFT) /* 0x00000100 */
#define PMU_PWRMODE_COMMON_CON_LO_DDRIO_RET_EN_SHIFT       (9U)
#define PMU_PWRMODE_COMMON_CON_LO_DDRIO_RET_EN_MASK        (0x1U << PMU_PWRMODE_COMMON_CON_LO_DDRIO_RET_EN_SHIFT)       /* 0x00000200 */
#define PMU_PWRMODE_COMMON_CON_LO_DDR_RET_DE_REQ_SHIFT     (10U)
#define PMU_PWRMODE_COMMON_CON_LO_DDR_RET_DE_REQ_MASK      (0x1U << PMU_PWRMODE_COMMON_CON_LO_DDR_RET_DE_REQ_SHIFT)     /* 0x00000400 */
#define PMU_PWRMODE_COMMON_CON_LO_CLR_BUS_SHIFT            (11U)
#define PMU_PWRMODE_COMMON_CON_LO_CLR_BUS_MASK             (0x1U << PMU_PWRMODE_COMMON_CON_LO_CLR_BUS_SHIFT)            /* 0x00000800 */
#define PMU_PWRMODE_COMMON_CON_LO_CLR_PERI_SHIFT           (12U)
#define PMU_PWRMODE_COMMON_CON_LO_CLR_PERI_MASK            (0x1U << PMU_PWRMODE_COMMON_CON_LO_CLR_PERI_SHIFT)           /* 0x00001000 */
#define PMU_PWRMODE_COMMON_CON_LO_CLR_PERI2BUS_SHIFT       (13U)
#define PMU_PWRMODE_COMMON_CON_LO_CLR_PERI2BUS_MASK        (0x1U << PMU_PWRMODE_COMMON_CON_LO_CLR_PERI2BUS_SHIFT)       /* 0x00002000 */
#define PMU_PWRMODE_COMMON_CON_LO_CLK_VOICE_SHIFT          (14U)
#define PMU_PWRMODE_COMMON_CON_LO_CLK_VOICE_MASK           (0x1U << PMU_PWRMODE_COMMON_CON_LO_CLK_VOICE_SHIFT)          /* 0x00004000 */
#define PMU_PWRMODE_COMMON_CON_LO_WAIT_WAKEUP_BEGIN_SHIFT  (15U)
#define PMU_PWRMODE_COMMON_CON_LO_WAIT_WAKEUP_BEGIN_MASK   (0x1U << PMU_PWRMODE_COMMON_CON_LO_WAIT_WAKEUP_BEGIN_SHIFT)  /* 0x00008000 */
/* PWRMODE_COMMON_CON_HI */
#define PMU_PWRMODE_COMMON_CON_HI_OFFSET                   (0x30U)
#define PMU_PWRMODE_COMMON_CON_HI_PD_PERI_CLK_SRC_GATE_EN_SHIFT (0U)
#define PMU_PWRMODE_COMMON_CON_HI_PD_PERI_CLK_SRC_GATE_EN_MASK (0x1U << PMU_PWRMODE_COMMON_CON_HI_PD_PERI_CLK_SRC_GATE_EN_SHIFT) /* 0x00000001 */
#define PMU_PWRMODE_COMMON_CON_HI_PD_BUS_CLK_SRC_GATE_EN_SHIFT (1U)
#define PMU_PWRMODE_COMMON_CON_HI_PD_BUS_CLK_SRC_GATE_EN_MASK (0x1U << PMU_PWRMODE_COMMON_CON_HI_PD_BUS_CLK_SRC_GATE_EN_SHIFT) /* 0x00000002 */
#define PMU_PWRMODE_COMMON_CON_HI_SCU_AUTO_GATING_EN_SHIFT (2U)
#define PMU_PWRMODE_COMMON_CON_HI_SCU_AUTO_GATING_EN_MASK  (0x1U << PMU_PWRMODE_COMMON_CON_HI_SCU_AUTO_GATING_EN_SHIFT) /* 0x00000004 */
#define PMU_PWRMODE_COMMON_CON_HI_SCU_APM_EN_SHIFT         (3U)
#define PMU_PWRMODE_COMMON_CON_HI_SCU_APM_EN_MASK          (0x1U << PMU_PWRMODE_COMMON_CON_HI_SCU_APM_EN_SHIFT)         /* 0x00000008 */
/* SFT_CON_LO */
#define PMU_SFT_CON_LO_OFFSET                              (0x34U)
#define PMU_SFT_CON_LO_APLL_PD_CFG_SHIFT                   (0U)
#define PMU_SFT_CON_LO_APLL_PD_CFG_MASK                    (0x1U << PMU_SFT_CON_LO_APLL_PD_CFG_SHIFT)                   /* 0x00000001 */
#define PMU_SFT_CON_LO_DPLL_PD_CFG_SHIFT                   (1U)
#define PMU_SFT_CON_LO_DPLL_PD_CFG_MASK                    (0x1U << PMU_SFT_CON_LO_DPLL_PD_CFG_SHIFT)                   /* 0x00000002 */
#define PMU_SFT_CON_LO_VPLL_PD_CFG_SHIFT                   (2U)
#define PMU_SFT_CON_LO_VPLL_PD_CFG_MASK                    (0x1U << PMU_SFT_CON_LO_VPLL_PD_CFG_SHIFT)                   /* 0x00000004 */
#define PMU_SFT_CON_LO_GPLL_PD_CFG_SHIFT                   (3U)
#define PMU_SFT_CON_LO_GPLL_PD_CFG_MASK                    (0x1U << PMU_SFT_CON_LO_GPLL_PD_CFG_SHIFT)                   /* 0x00000008 */
#define PMU_SFT_CON_LO_L2FLUSHREQ_CLUSTER_CFG_SHIFT        (4U)
#define PMU_SFT_CON_LO_L2FLUSHREQ_CLUSTER_CFG_MASK         (0x1U << PMU_SFT_CON_LO_L2FLUSHREQ_CLUSTER_CFG_SHIFT)        /* 0x00000010 */
#define PMU_SFT_CON_LO_DDR_IO_RET_OEN_CFG_SHIFT            (5U)
#define PMU_SFT_CON_LO_DDR_IO_RET_OEN_CFG_MASK             (0x1U << PMU_SFT_CON_LO_DDR_IO_RET_OEN_CFG_SHIFT)            /* 0x00000020 */
#define PMU_SFT_CON_LO_CLUSTER_CLK_SRC_GATING_CFG_SHIFT    (6U)
#define PMU_SFT_CON_LO_CLUSTER_CLK_SRC_GATING_CFG_MASK     (0x1U << PMU_SFT_CON_LO_CLUSTER_CLK_SRC_GATING_CFG_SHIFT)    /* 0x00000040 */
#define PMU_SFT_CON_LO_UPCTL_C_SYSREQ_CFG_SHIFT            (7U)
#define PMU_SFT_CON_LO_UPCTL_C_SYSREQ_CFG_MASK             (0x1U << PMU_SFT_CON_LO_UPCTL_C_SYSREQ_CFG_SHIFT)            /* 0x00000080 */
#define PMU_SFT_CON_LO_DDR_IO_RET_CFG_SHIFT                (8U)
#define PMU_SFT_CON_LO_DDR_IO_RET_CFG_MASK                 (0x1U << PMU_SFT_CON_LO_DDR_IO_RET_CFG_SHIFT)                /* 0x00000100 */
#define PMU_SFT_CON_LO_POWER_OFF_DDRIO_CFG_SHIFT           (9U)
#define PMU_SFT_CON_LO_POWER_OFF_DDRIO_CFG_MASK            (0x1U << PMU_SFT_CON_LO_POWER_OFF_DDRIO_CFG_SHIFT)           /* 0x00000200 */
#define PMU_SFT_CON_LO_LF_32K_ENA_CFG_SHIFT                (10U)
#define PMU_SFT_CON_LO_LF_32K_ENA_CFG_MASK                 (0x1U << PMU_SFT_CON_LO_LF_32K_ENA_CFG_SHIFT)                /* 0x00000400 */
#define PMU_SFT_CON_LO_LF_24M_ENA_CFG_SHIFT                (11U)
#define PMU_SFT_CON_LO_LF_24M_ENA_CFG_MASK                 (0x1U << PMU_SFT_CON_LO_LF_24M_ENA_CFG_SHIFT)                /* 0x00000800 */
#define PMU_SFT_CON_LO_PMU_LF_32K_ENA_CFG_SHIFT            (12U)
#define PMU_SFT_CON_LO_PMU_LF_32K_ENA_CFG_MASK             (0x1U << PMU_SFT_CON_LO_PMU_LF_32K_ENA_CFG_SHIFT)            /* 0x00001000 */
#define PMU_SFT_CON_LO_PMU_LF_24M_ENA_CFG_SHIFT            (13U)
#define PMU_SFT_CON_LO_PMU_LF_24M_ENA_CFG_MASK             (0x1U << PMU_SFT_CON_LO_PMU_LF_24M_ENA_CFG_SHIFT)            /* 0x00002000 */
#define PMU_SFT_CON_LO_OSC_DISABLE_CFG_SHIFT               (14U)
#define PMU_SFT_CON_LO_OSC_DISABLE_CFG_MASK                (0x1U << PMU_SFT_CON_LO_OSC_DISABLE_CFG_SHIFT)               /* 0x00004000 */
#define PMU_SFT_CON_LO_DBGPWRDUP0_CFG_SHIFT                (15U)
#define PMU_SFT_CON_LO_DBGPWRDUP0_CFG_MASK                 (0x1U << PMU_SFT_CON_LO_DBGPWRDUP0_CFG_SHIFT)                /* 0x00008000 */
/* SFT_CON_HI */
#define PMU_SFT_CON_HI_OFFSET                              (0x38U)
#define PMU_SFT_CON_HI_PWROFF_WAKEUP_RSTN_CFG_SHIFT        (0U)
#define PMU_SFT_CON_HI_PWROFF_WAKEUP_RSTN_CFG_MASK         (0x1U << PMU_SFT_CON_HI_PWROFF_WAKEUP_RSTN_CFG_SHIFT)        /* 0x00000001 */
#define PMU_SFT_CON_HI_DBGNOPWRDWN_ENABLE_SHIFT            (11U)
#define PMU_SFT_CON_HI_DBGNOPWRDWN_ENABLE_MASK             (0xFU << PMU_SFT_CON_HI_DBGNOPWRDWN_ENABLE_SHIFT)            /* 0x00007800 */
#define PMU_SFT_CON_HI_DBGPWRUPREQ_EN_SHIFT                (15U)
#define PMU_SFT_CON_HI_DBGPWRUPREQ_EN_MASK                 (0x1U << PMU_SFT_CON_HI_DBGPWRUPREQ_EN_SHIFT)                /* 0x00008000 */
/* INT_CON_LO */
#define PMU_INT_CON_LO_OFFSET                              (0x3CU)
#define PMU_INT_CON_LO_PMU_INT_EN_SHIFT                    (0U)
#define PMU_INT_CON_LO_PMU_INT_EN_MASK                     (0x1U << PMU_INT_CON_LO_PMU_INT_EN_SHIFT)                    /* 0x00000001 */
#define PMU_INT_CON_LO_PWRMODE_WAKEUP_INT_EN_SHIFT         (1U)
#define PMU_INT_CON_LO_PWRMODE_WAKEUP_INT_EN_MASK          (0x1U << PMU_INT_CON_LO_PWRMODE_WAKEUP_INT_EN_SHIFT)         /* 0x00000002 */
#define PMU_INT_CON_LO_WAKEUP_INT_CLUSTER_INT_EN_SHIFT     (2U)
#define PMU_INT_CON_LO_WAKEUP_INT_CLUSTER_INT_EN_MASK      (0x1U << PMU_INT_CON_LO_WAKEUP_INT_CLUSTER_INT_EN_SHIFT)     /* 0x00000004 */
#define PMU_INT_CON_LO_WAKEUP_ARM_INT_INT_EN_SHIFT         (3U)
#define PMU_INT_CON_LO_WAKEUP_ARM_INT_INT_EN_MASK          (0x1U << PMU_INT_CON_LO_WAKEUP_ARM_INT_INT_EN_SHIFT)         /* 0x00000008 */
#define PMU_INT_CON_LO_WAKEUP_TIMER_INT_EN_SHIFT           (4U)
#define PMU_INT_CON_LO_WAKEUP_TIMER_INT_EN_MASK            (0x1U << PMU_INT_CON_LO_WAKEUP_TIMER_INT_EN_SHIFT)           /* 0x00000010 */
#define PMU_INT_CON_LO_WAKEUP_USBDEV_INT_EN_SHIFT          (5U)
#define PMU_INT_CON_LO_WAKEUP_USBDEV_INT_EN_MASK           (0x1U << PMU_INT_CON_LO_WAKEUP_USBDEV_INT_EN_SHIFT)          /* 0x00000020 */
#define PMU_INT_CON_LO_WAKEUP_GPIO_INT_INT_EN_SHIFT        (6U)
#define PMU_INT_CON_LO_WAKEUP_GPIO_INT_INT_EN_MASK         (0x1U << PMU_INT_CON_LO_WAKEUP_GPIO_INT_INT_EN_SHIFT)        /* 0x00000040 */
#define PMU_INT_CON_LO_WAKEUP_VAD_INT_EN_SHIFT             (7U)
#define PMU_INT_CON_LO_WAKEUP_VAD_INT_EN_MASK              (0x1U << PMU_INT_CON_LO_WAKEUP_VAD_INT_EN_SHIFT)             /* 0x00000080 */
#define PMU_INT_CON_LO_WAKEUP_SDMMC_INT_EN_SHIFT           (8U)
#define PMU_INT_CON_LO_WAKEUP_SDMMC_INT_EN_MASK            (0x1U << PMU_INT_CON_LO_WAKEUP_SDMMC_INT_EN_SHIFT)           /* 0x00000100 */
#define PMU_INT_CON_LO_WAKEUP_SDMMC_IRQ_INT_EN_SHIFT       (9U)
#define PMU_INT_CON_LO_WAKEUP_SDMMC_IRQ_INT_EN_MASK        (0x1U << PMU_INT_CON_LO_WAKEUP_SDMMC_IRQ_INT_EN_SHIFT)       /* 0x00000200 */
#define PMU_INT_CON_LO_WAKEUP_TIMEOUT_INT_EN_SHIFT         (10U)
#define PMU_INT_CON_LO_WAKEUP_TIMEOUT_INT_EN_MASK          (0x1U << PMU_INT_CON_LO_WAKEUP_TIMEOUT_INT_EN_SHIFT)         /* 0x00000400 */
/* INT_CON_HI */
#define PMU_INT_CON_HI_OFFSET                              (0x40U)
#define PMU_INT_CON_HI_PD_A35_0_PWR_SWITCH_INT_EN_SHIFT    (0U)
#define PMU_INT_CON_HI_PD_A35_0_PWR_SWITCH_INT_EN_MASK     (0x1U << PMU_INT_CON_HI_PD_A35_0_PWR_SWITCH_INT_EN_SHIFT)    /* 0x00000001 */
#define PMU_INT_CON_HI_PD_A35_1_PWR_SWITCH_INT_EN_SHIFT    (1U)
#define PMU_INT_CON_HI_PD_A35_1_PWR_SWITCH_INT_EN_MASK     (0x1U << PMU_INT_CON_HI_PD_A35_1_PWR_SWITCH_INT_EN_SHIFT)    /* 0x00000002 */
#define PMU_INT_CON_HI_PD_A35_2_PWR_SWITCH_INT_EN_SHIFT    (2U)
#define PMU_INT_CON_HI_PD_A35_2_PWR_SWITCH_INT_EN_MASK     (0x1U << PMU_INT_CON_HI_PD_A35_2_PWR_SWITCH_INT_EN_SHIFT)    /* 0x00000004 */
#define PMU_INT_CON_HI_PD_A35_3_PWR_SWITCH_INT_EN_SHIFT    (3U)
#define PMU_INT_CON_HI_PD_A35_3_PWR_SWITCH_INT_EN_MASK     (0x1U << PMU_INT_CON_HI_PD_A35_3_PWR_SWITCH_INT_EN_SHIFT)    /* 0x00000008 */
#define PMU_INT_CON_HI_PD_SCU_PWR_SWITCH_INT_EN_SHIFT      (4U)
#define PMU_INT_CON_HI_PD_SCU_PWR_SWITCH_INT_EN_MASK       (0x1U << PMU_INT_CON_HI_PD_SCU_PWR_SWITCH_INT_EN_SHIFT)      /* 0x00000010 */
#define PMU_INT_CON_HI_PD_PERI_PWR_SWITCH_INT_EN_SHIFT     (5U)
#define PMU_INT_CON_HI_PD_PERI_PWR_SWITCH_INT_EN_MASK      (0x1U << PMU_INT_CON_HI_PD_PERI_PWR_SWITCH_INT_EN_SHIFT)     /* 0x00000020 */
#define PMU_INT_CON_HI_PD_VOICE_PWR_SWITCH_INT_EN_SHIFT    (6U)
#define PMU_INT_CON_HI_PD_VOICE_PWR_SWITCH_INT_EN_MASK     (0x1U << PMU_INT_CON_HI_PD_VOICE_PWR_SWITCH_INT_EN_SHIFT)    /* 0x00000040 */
/* INT_ST */
#define PMU_INT_ST_OFFSET                                  (0x44U)
#define PMU_INT_ST_PWRMODE_WAKEUP_STATUS_SHIFT             (1U)
#define PMU_INT_ST_PWRMODE_WAKEUP_STATUS_MASK              (0x1U << PMU_INT_ST_PWRMODE_WAKEUP_STATUS_SHIFT)             /* 0x00000002 */
#define PMU_INT_ST_WAKEUP_INT_CLUSTER_STATUS_SHIFT         (2U)
#define PMU_INT_ST_WAKEUP_INT_CLUSTER_STATUS_MASK          (0x1U << PMU_INT_ST_WAKEUP_INT_CLUSTER_STATUS_SHIFT)         /* 0x00000004 */
#define PMU_INT_ST_WAKEUP_ARM_INT_STATUS_SHIFT             (3U)
#define PMU_INT_ST_WAKEUP_ARM_INT_STATUS_MASK              (0x1U << PMU_INT_ST_WAKEUP_ARM_INT_STATUS_SHIFT)             /* 0x00000008 */
#define PMU_INT_ST_WAKEUP_TIMER_STATUS_SHIFT               (4U)
#define PMU_INT_ST_WAKEUP_TIMER_STATUS_MASK                (0x1U << PMU_INT_ST_WAKEUP_TIMER_STATUS_SHIFT)               /* 0x00000010 */
#define PMU_INT_ST_WAKEUP_USBDEV_STATUS_SHIFT              (5U)
#define PMU_INT_ST_WAKEUP_USBDEV_STATUS_MASK               (0x1U << PMU_INT_ST_WAKEUP_USBDEV_STATUS_SHIFT)              /* 0x00000020 */
#define PMU_INT_ST_WAKEUP_GPIO_INT_STATUS_SHIFT            (6U)
#define PMU_INT_ST_WAKEUP_GPIO_INT_STATUS_MASK             (0x1U << PMU_INT_ST_WAKEUP_GPIO_INT_STATUS_SHIFT)            /* 0x00000040 */
#define PMU_INT_ST_WAKEUP_VAD_STATUS_SHIFT                 (7U)
#define PMU_INT_ST_WAKEUP_VAD_STATUS_MASK                  (0x1U << PMU_INT_ST_WAKEUP_VAD_STATUS_SHIFT)                 /* 0x00000080 */
#define PMU_INT_ST_WAKEUP_SDMMC_STATUS_SHIFT               (8U)
#define PMU_INT_ST_WAKEUP_SDMMC_STATUS_MASK                (0x1U << PMU_INT_ST_WAKEUP_SDMMC_STATUS_SHIFT)               /* 0x00000100 */
#define PMU_INT_ST_WAKEUP_SDMMC_IRQ_STATUS_SHIFT           (9U)
#define PMU_INT_ST_WAKEUP_SDMMC_IRQ_STATUS_MASK            (0x1U << PMU_INT_ST_WAKEUP_SDMMC_IRQ_STATUS_SHIFT)           /* 0x00000200 */
#define PMU_INT_ST_WAKEUP_TIMEOUT_STATUS_SHIFT             (10U)
#define PMU_INT_ST_WAKEUP_TIMEOUT_STATUS_MASK              (0x1U << PMU_INT_ST_WAKEUP_TIMEOUT_STATUS_SHIFT)             /* 0x00000400 */
#define PMU_INT_ST_PD_A35_0_PWR_SWITCH_STATUS_SHIFT        (16U)
#define PMU_INT_ST_PD_A35_0_PWR_SWITCH_STATUS_MASK         (0x1U << PMU_INT_ST_PD_A35_0_PWR_SWITCH_STATUS_SHIFT)        /* 0x00010000 */
#define PMU_INT_ST_PD_A35_1_PWR_SWITCH_STATUS_SHIFT        (17U)
#define PMU_INT_ST_PD_A35_1_PWR_SWITCH_STATUS_MASK         (0x1U << PMU_INT_ST_PD_A35_1_PWR_SWITCH_STATUS_SHIFT)        /* 0x00020000 */
#define PMU_INT_ST_PD_A35_2_PWR_SWITCH_STATUS_SHIFT        (18U)
#define PMU_INT_ST_PD_A35_2_PWR_SWITCH_STATUS_MASK         (0x1U << PMU_INT_ST_PD_A35_2_PWR_SWITCH_STATUS_SHIFT)        /* 0x00040000 */
#define PMU_INT_ST_PD_A35_3_PWR_SWITCH_STATUS_SHIFT        (19U)
#define PMU_INT_ST_PD_A35_3_PWR_SWITCH_STATUS_MASK         (0x1U << PMU_INT_ST_PD_A35_3_PWR_SWITCH_STATUS_SHIFT)        /* 0x00080000 */
#define PMU_INT_ST_PD_SCU_PWR_SWITCH_STATUS_SHIFT          (20U)
#define PMU_INT_ST_PD_SCU_PWR_SWITCH_STATUS_MASK           (0x1U << PMU_INT_ST_PD_SCU_PWR_SWITCH_STATUS_SHIFT)          /* 0x00100000 */
#define PMU_INT_ST_PD_PERI_PWR_SWITCH_STATUS_SHIFT         (21U)
#define PMU_INT_ST_PD_PERI_PWR_SWITCH_STATUS_MASK          (0x1U << PMU_INT_ST_PD_PERI_PWR_SWITCH_STATUS_SHIFT)         /* 0x00200000 */
#define PMU_INT_ST_PD_VOICE_PWR_SWITCH_STATUS_SHIFT        (22U)
#define PMU_INT_ST_PD_VOICE_PWR_SWITCH_STATUS_MASK         (0x1U << PMU_INT_ST_PD_VOICE_PWR_SWITCH_STATUS_SHIFT)        /* 0x00400000 */
/* GPIO_POS_INT_CON_LO */
#define PMU_GPIO_POS_INT_CON_LO_OFFSET                     (0x48U)
#define PMU_GPIO_POS_INT_CON_LO_GPIO_POS_INT_EN_LO_SHIFT   (0U)
#define PMU_GPIO_POS_INT_CON_LO_GPIO_POS_INT_EN_LO_MASK    (0xFFFFU << PMU_GPIO_POS_INT_CON_LO_GPIO_POS_INT_EN_LO_SHIFT) /* 0x0000FFFF */
/* GPIO_POS_INT_CON_HI */
#define PMU_GPIO_POS_INT_CON_HI_OFFSET                     (0x4CU)
#define PMU_GPIO_POS_INT_CON_HI_GPIO_POS_INT_EN_HI_SHIFT   (0U)
#define PMU_GPIO_POS_INT_CON_HI_GPIO_POS_INT_EN_HI_MASK    (0xFFFFU << PMU_GPIO_POS_INT_CON_HI_GPIO_POS_INT_EN_HI_SHIFT) /* 0x0000FFFF */
/* GPIO_NEG_INT_CON_LO */
#define PMU_GPIO_NEG_INT_CON_LO_OFFSET                     (0x50U)
#define PMU_GPIO_NEG_INT_CON_LO_GPIO_NEG_INT_EN_LO_SHIFT   (0U)
#define PMU_GPIO_NEG_INT_CON_LO_GPIO_NEG_INT_EN_LO_MASK    (0xFFFFU << PMU_GPIO_NEG_INT_CON_LO_GPIO_NEG_INT_EN_LO_SHIFT) /* 0x0000FFFF */
/* GPIO_NEG_INT_CON_HI */
#define PMU_GPIO_NEG_INT_CON_HI_OFFSET                     (0x54U)
#define PMU_GPIO_NEG_INT_CON_HI_GPIO_NEG_INT_EN_HI_SHIFT   (0U)
#define PMU_GPIO_NEG_INT_CON_HI_GPIO_NEG_INT_EN_HI_MASK    (0xFFFFU << PMU_GPIO_NEG_INT_CON_HI_GPIO_NEG_INT_EN_HI_SHIFT) /* 0x0000FFFF */
/* GPIO_POS_INT_ST */
#define PMU_GPIO_POS_INT_ST_OFFSET                         (0x58U)
#define PMU_GPIO_POS_INT_ST                                (0x0U)
#define PMU_GPIO_POS_INT_ST_GPIO_POS_INT_STATUS_SHIFT      (0U)
#define PMU_GPIO_POS_INT_ST_GPIO_POS_INT_STATUS_MASK       (0xFFFFFFFFU << PMU_GPIO_POS_INT_ST_GPIO_POS_INT_STATUS_SHIFT) /* 0xFFFFFFFF */
/* GPIO_NEG_INT_ST */
#define PMU_GPIO_NEG_INT_ST_OFFSET                         (0x5CU)
#define PMU_GPIO_NEG_INT_ST                                (0x0U)
#define PMU_GPIO_NEG_INT_ST_GPIO_NEG_INT_STATUS_SHIFT      (0U)
#define PMU_GPIO_NEG_INT_ST_GPIO_NEG_INT_STATUS_MASK       (0x1U << PMU_GPIO_NEG_INT_ST_GPIO_NEG_INT_STATUS_SHIFT)      /* 0x00000001 */
/* CORE_PWR_ST */
#define PMU_CORE_PWR_ST_OFFSET                             (0x60U)
#define PMU_CORE_PWR_ST_L2FLUSHDONE_SHIFT                  (0U)
#define PMU_CORE_PWR_ST_L2FLUSHDONE_MASK                   (0x1U << PMU_CORE_PWR_ST_L2FLUSHDONE_SHIFT)                  /* 0x00000001 */
#define PMU_CORE_PWR_ST_L2_STANDBY_SHIFT                   (1U)
#define PMU_CORE_PWR_ST_L2_STANDBY_MASK                    (0x1U << PMU_CORE_PWR_ST_L2_STANDBY_SHIFT)                   /* 0x00000002 */
#define PMU_CORE_PWR_ST_CPU_STANDBY_WFE_SHIFT              (2U)
#define PMU_CORE_PWR_ST_CPU_STANDBY_WFE_MASK               (0x1U << PMU_CORE_PWR_ST_CPU_STANDBY_WFE_SHIFT)              /* 0x00000004 */
#define PMU_CORE_PWR_ST_CPU_STANDBY_WFI_SHIFT              (3U)
#define PMU_CORE_PWR_ST_CPU_STANDBY_WFI_MASK               (0x1U << PMU_CORE_PWR_ST_CPU_STANDBY_WFI_SHIFT)              /* 0x00000008 */
/* BUS_IDLE_REQ_LO */
#define PMU_BUS_IDLE_REQ_LO_OFFSET                         (0x64U)
#define PMU_BUS_IDLE_REQ_LO_IDLE_REQ_BUS_CFG_SHIFT         (0U)
#define PMU_BUS_IDLE_REQ_LO_IDLE_REQ_BUS_CFG_MASK          (0x1U << PMU_BUS_IDLE_REQ_LO_IDLE_REQ_BUS_CFG_SHIFT)         /* 0x00000001 */
#define PMU_BUS_IDLE_REQ_LO_IDLE_REQ_CORE_CFG_SHIFT        (1U)
#define PMU_BUS_IDLE_REQ_LO_IDLE_REQ_CORE_CFG_MASK         (0x1U << PMU_BUS_IDLE_REQ_LO_IDLE_REQ_CORE_CFG_SHIFT)        /* 0x00000002 */
#define PMU_BUS_IDLE_REQ_LO_IDLE_REQ_VOICE_CFG_SHIFT       (2U)
#define PMU_BUS_IDLE_REQ_LO_IDLE_REQ_VOICE_CFG_MASK        (0x1U << PMU_BUS_IDLE_REQ_LO_IDLE_REQ_VOICE_CFG_SHIFT)       /* 0x00000004 */
#define PMU_BUS_IDLE_REQ_LO_IDLE_REQ_PERI_CFG_SHIFT        (3U)
#define PMU_BUS_IDLE_REQ_LO_IDLE_REQ_PERI_CFG_MASK         (0x1U << PMU_BUS_IDLE_REQ_LO_IDLE_REQ_PERI_CFG_SHIFT)        /* 0x00000008 */
#define PMU_BUS_IDLE_REQ_LO_IDLE_REQ_PERI2BUS_CFG_SHIFT    (4U)
#define PMU_BUS_IDLE_REQ_LO_IDLE_REQ_PERI2BUS_CFG_MASK     (0x1U << PMU_BUS_IDLE_REQ_LO_IDLE_REQ_PERI2BUS_CFG_SHIFT)    /* 0x00000010 */
/* BUS_IDLE_ST */
#define PMU_BUS_IDLE_ST_OFFSET                             (0x6CU)
#define PMU_BUS_IDLE_ST_IDLE_ACK_BUS_SHIFT                 (0U)
#define PMU_BUS_IDLE_ST_IDLE_ACK_BUS_MASK                  (0x1U << PMU_BUS_IDLE_ST_IDLE_ACK_BUS_SHIFT)                 /* 0x00000001 */
#define PMU_BUS_IDLE_ST_IDLE_ACK_CORE_SHIFT                (1U)
#define PMU_BUS_IDLE_ST_IDLE_ACK_CORE_MASK                 (0x1U << PMU_BUS_IDLE_ST_IDLE_ACK_CORE_SHIFT)                /* 0x00000002 */
#define PMU_BUS_IDLE_ST_IDLE_ACK_VOICE_SHIFT               (2U)
#define PMU_BUS_IDLE_ST_IDLE_ACK_VOICE_MASK                (0x1U << PMU_BUS_IDLE_ST_IDLE_ACK_VOICE_SHIFT)               /* 0x00000004 */
#define PMU_BUS_IDLE_ST_IDLE_ACK_PERI_SHIFT                (3U)
#define PMU_BUS_IDLE_ST_IDLE_ACK_PERI_MASK                 (0x1U << PMU_BUS_IDLE_ST_IDLE_ACK_PERI_SHIFT)                /* 0x00000008 */
#define PMU_BUS_IDLE_ST_IDLE_ACK_PERI2BUS_SHIFT            (4U)
#define PMU_BUS_IDLE_ST_IDLE_ACK_PERI2BUS_MASK             (0x1U << PMU_BUS_IDLE_ST_IDLE_ACK_PERI2BUS_SHIFT)            /* 0x00000010 */
#define PMU_BUS_IDLE_ST_IDLE_BUS_SHIFT                     (16U)
#define PMU_BUS_IDLE_ST_IDLE_BUS_MASK                      (0x1U << PMU_BUS_IDLE_ST_IDLE_BUS_SHIFT)                     /* 0x00010000 */
#define PMU_BUS_IDLE_ST_IDLE_CORE_SHIFT                    (17U)
#define PMU_BUS_IDLE_ST_IDLE_CORE_MASK                     (0x1U << PMU_BUS_IDLE_ST_IDLE_CORE_SHIFT)                    /* 0x00020000 */
#define PMU_BUS_IDLE_ST_IDLE_VOICE_SHIFT                   (18U)
#define PMU_BUS_IDLE_ST_IDLE_VOICE_MASK                    (0x1U << PMU_BUS_IDLE_ST_IDLE_VOICE_SHIFT)                   /* 0x00040000 */
#define PMU_BUS_IDLE_ST_PERI_IDLE_SHIFT                    (19U)
#define PMU_BUS_IDLE_ST_PERI_IDLE_MASK                     (0x1U << PMU_BUS_IDLE_ST_PERI_IDLE_SHIFT)                    /* 0x00080000 */
#define PMU_BUS_IDLE_ST_PERI2BUS_IDLE_SHIFT                (20U)
#define PMU_BUS_IDLE_ST_PERI2BUS_IDLE_MASK                 (0x1U << PMU_BUS_IDLE_ST_PERI2BUS_IDLE_SHIFT)                /* 0x00100000 */
/* POWER_ST */
#define PMU_POWER_ST_OFFSET                                (0x70U)
#define PMU_POWER_ST                                       (0x0U)
#define PMU_POWER_ST_POWER_STATE_SHIFT                     (0U)
#define PMU_POWER_ST_POWER_STATE_MASK                      (0x1FU << PMU_POWER_ST_POWER_STATE_SHIFT)                    /* 0x0000001F */
/* OSC_CNT_LO */
#define PMU_OSC_CNT_LO_OFFSET                              (0x74U)
#define PMU_OSC_CNT_LO_OSC_CNT_LO_SHIFT                    (0U)
#define PMU_OSC_CNT_LO_OSC_CNT_LO_MASK                     (0xFFFFU << PMU_OSC_CNT_LO_OSC_CNT_LO_SHIFT)                 /* 0x0000FFFF */
/* OSC_CNT_HI */
#define PMU_OSC_CNT_HI_OFFSET                              (0x78U)
#define PMU_OSC_CNT_HI_OSC_CNT_HI_SHIFT                    (0U)
#define PMU_OSC_CNT_HI_OSC_CNT_HI_MASK                     (0xFU << PMU_OSC_CNT_HI_OSC_CNT_HI_SHIFT)                    /* 0x0000000F */
/* PLLLOCK_CNT_LO */
#define PMU_PLLLOCK_CNT_LO_OFFSET                          (0x7CU)
#define PMU_PLLLOCK_CNT_LO_PLLLOCK_CNT_LO_SHIFT            (0U)
#define PMU_PLLLOCK_CNT_LO_PLLLOCK_CNT_LO_MASK             (0xFFFFU << PMU_PLLLOCK_CNT_LO_PLLLOCK_CNT_LO_SHIFT)         /* 0x0000FFFF */
/* PLLLOCK_CNT_HI */
#define PMU_PLLLOCK_CNT_HI_OFFSET                          (0x80U)
#define PMU_PLLLOCK_CNT_HI_PLLLOCK_CNT_HI_SHIFT            (0U)
#define PMU_PLLLOCK_CNT_HI_PLLLOCK_CNT_HI_MASK             (0xFU << PMU_PLLLOCK_CNT_HI_PLLLOCK_CNT_HI_SHIFT)            /* 0x0000000F */
/* PLLRST_CNT_LO */
#define PMU_PLLRST_CNT_LO_OFFSET                           (0x84U)
#define PMU_PLLRST_CNT_LO_PLLRST_CNT_LO_SHIFT              (0U)
#define PMU_PLLRST_CNT_LO_PLLRST_CNT_LO_MASK               (0xFFFFU << PMU_PLLRST_CNT_LO_PLLRST_CNT_LO_SHIFT)           /* 0x0000FFFF */
/* PLLRST_CNT_HI */
#define PMU_PLLRST_CNT_HI_OFFSET                           (0x88U)
#define PMU_PLLRST_CNT_HI_PLLRST_CNT_HI_SHIFT              (0U)
#define PMU_PLLRST_CNT_HI_PLLRST_CNT_HI_MASK               (0xFU << PMU_PLLRST_CNT_HI_PLLRST_CNT_HI_SHIFT)              /* 0x0000000F */
/* DDRIO_PWRON_CNT_LO */
#define PMU_DDRIO_PWRON_CNT_LO_OFFSET                      (0x94U)
#define PMU_DDRIO_PWRON_CNT_LO_DDRIO_POWERUP_CNT_LO_SHIFT  (0U)
#define PMU_DDRIO_PWRON_CNT_LO_DDRIO_POWERUP_CNT_LO_MASK   (0xFFFFU << PMU_DDRIO_PWRON_CNT_LO_DDRIO_POWERUP_CNT_LO_SHIFT) /* 0x0000FFFF */
/* DDRIO_PWRON_CNT_HI */
#define PMU_DDRIO_PWRON_CNT_HI_OFFSET                      (0x98U)
#define PMU_DDRIO_PWRON_CNT_HI_DDRIO_POWERUP_CNT_HI_SHIFT  (0U)
#define PMU_DDRIO_PWRON_CNT_HI_DDRIO_POWERUP_CNT_HI_MASK   (0xFU << PMU_DDRIO_PWRON_CNT_HI_DDRIO_POWERUP_CNT_HI_SHIFT)  /* 0x0000000F */
/* WAKEUP_RST_CLR_CNT_LO */
#define PMU_WAKEUP_RST_CLR_CNT_LO_OFFSET                   (0x9CU)
#define PMU_WAKEUP_RST_CLR_CNT_LO_PMU_WAKEUP_RST_CNT_LO_SHIFT (0U)
#define PMU_WAKEUP_RST_CLR_CNT_LO_PMU_WAKEUP_RST_CNT_LO_MASK (0xFFFFU << PMU_WAKEUP_RST_CLR_CNT_LO_PMU_WAKEUP_RST_CNT_LO_SHIFT) /* 0x0000FFFF */
/* WAKEUP_RST_CLR_CNT_HI */
#define PMU_WAKEUP_RST_CLR_CNT_HI_OFFSET                   (0xA0U)
#define PMU_WAKEUP_RST_CLR_CNT_HI_PMU_WAKEUP_RST_CNT_HI_SHIFT (0U)
#define PMU_WAKEUP_RST_CLR_CNT_HI_PMU_WAKEUP_RST_CNT_HI_MASK (0xFU << PMU_WAKEUP_RST_CLR_CNT_HI_PMU_WAKEUP_RST_CNT_HI_SHIFT) /* 0x0000000F */
/* DDR_SREF_ST */
#define PMU_DDR_SREF_ST_OFFSET                             (0xA4U)
#define PMU_DDR_SREF_ST                                    (0x0U)
#define PMU_DDR_SREF_ST_UPCTL_C_ACTIVE_SHIFT               (0U)
#define PMU_DDR_SREF_ST_UPCTL_C_ACTIVE_MASK                (0x1U << PMU_DDR_SREF_ST_UPCTL_C_ACTIVE_SHIFT)               /* 0x00000001 */
#define PMU_DDR_SREF_ST_UPCTL_C_SYSACK_SHIFT               (1U)
#define PMU_DDR_SREF_ST_UPCTL_C_SYSACK_MASK                (0x1U << PMU_DDR_SREF_ST_UPCTL_C_SYSACK_SHIFT)               /* 0x00000002 */
/* SYS_REG0_LO */
#define PMU_SYS_REG0_LO_OFFSET                             (0xA8U)
#define PMU_SYS_REG0_LO_PMU_SYS_REG0_LO_SHIFT              (0U)
#define PMU_SYS_REG0_LO_PMU_SYS_REG0_LO_MASK               (0xFFFFU << PMU_SYS_REG0_LO_PMU_SYS_REG0_LO_SHIFT)           /* 0x0000FFFF */
/* SYS_REG0_HI */
#define PMU_SYS_REG0_HI_OFFSET                             (0xACU)
#define PMU_SYS_REG0_HI_PMU_SYS_REG0_HI_SHIFT              (0U)
#define PMU_SYS_REG0_HI_PMU_SYS_REG0_HI_MASK               (0xFFFFU << PMU_SYS_REG0_HI_PMU_SYS_REG0_HI_SHIFT)           /* 0x0000FFFF */
/* SYS_REG1_LO */
#define PMU_SYS_REG1_LO_OFFSET                             (0xB0U)
#define PMU_SYS_REG1_LO_PMU_SYS_REG1_LO_SHIFT              (0U)
#define PMU_SYS_REG1_LO_PMU_SYS_REG1_LO_MASK               (0xFFFFU << PMU_SYS_REG1_LO_PMU_SYS_REG1_LO_SHIFT)           /* 0x0000FFFF */
/* SYS_REG1_HI */
#define PMU_SYS_REG1_HI_OFFSET                             (0xB4U)
#define PMU_SYS_REG1_HI_PMU_SYS_REG1_HI_SHIFT              (0U)
#define PMU_SYS_REG1_HI_PMU_SYS_REG1_HI_MASK               (0xFFFFU << PMU_SYS_REG1_HI_PMU_SYS_REG1_HI_SHIFT)           /* 0x0000FFFF */
/* SYS_REG2_LO */
#define PMU_SYS_REG2_LO_OFFSET                             (0xB8U)
#define PMU_SYS_REG2_LO_PMU_SYS_REG2_LO_SHIFT              (0U)
#define PMU_SYS_REG2_LO_PMU_SYS_REG2_LO_MASK               (0xFFFFU << PMU_SYS_REG2_LO_PMU_SYS_REG2_LO_SHIFT)           /* 0x0000FFFF */
/* SYS_REG2_HI */
#define PMU_SYS_REG2_HI_OFFSET                             (0xBCU)
#define PMU_SYS_REG2_HI_PMU_SYS_REG2_HI_SHIFT              (0U)
#define PMU_SYS_REG2_HI_PMU_SYS_REG2_HI_MASK               (0xFFFFU << PMU_SYS_REG2_HI_PMU_SYS_REG2_HI_SHIFT)           /* 0x0000FFFF */
/* SYS_REG3_LO */
#define PMU_SYS_REG3_LO_OFFSET                             (0xC0U)
#define PMU_SYS_REG3_LO_PMU_SYS_REG3_LO_SHIFT              (0U)
#define PMU_SYS_REG3_LO_PMU_SYS_REG3_LO_MASK               (0xFFFFU << PMU_SYS_REG3_LO_PMU_SYS_REG3_LO_SHIFT)           /* 0x0000FFFF */
/* SYS_REG3_HI */
#define PMU_SYS_REG3_HI_OFFSET                             (0xC4U)
#define PMU_SYS_REG3_HI_PMU_SYS_REG3_HI_SHIFT              (0U)
#define PMU_SYS_REG3_HI_PMU_SYS_REG3_HI_MASK               (0xFFFFU << PMU_SYS_REG3_HI_PMU_SYS_REG3_HI_SHIFT)           /* 0x0000FFFF */
/* SCU_PWRDN_CNT_LO */
#define PMU_SCU_PWRDN_CNT_LO_OFFSET                        (0xC8U)
#define PMU_SCU_PWRDN_CNT_LO_PMU_SCU_PWRDN_CNT_LO_SHIFT    (0U)
#define PMU_SCU_PWRDN_CNT_LO_PMU_SCU_PWRDN_CNT_LO_MASK     (0xFFFFU << PMU_SCU_PWRDN_CNT_LO_PMU_SCU_PWRDN_CNT_LO_SHIFT) /* 0x0000FFFF */
/* SCU_PWRDN_CNT_HI */
#define PMU_SCU_PWRDN_CNT_HI_OFFSET                        (0xCCU)
#define PMU_SCU_PWRDN_CNT_HI_PMU_SCU_PWRDN_CNT_HI_SHIFT    (0U)
#define PMU_SCU_PWRDN_CNT_HI_PMU_SCU_PWRDN_CNT_HI_MASK     (0xFU << PMU_SCU_PWRDN_CNT_HI_PMU_SCU_PWRDN_CNT_HI_SHIFT)    /* 0x0000000F */
/* SCU_PWRUP_CNT_LO */
#define PMU_SCU_PWRUP_CNT_LO_OFFSET                        (0xD0U)
#define PMU_SCU_PWRUP_CNT_LO_PMU_SCU_PWRDN_CNT_LO_SHIFT    (0U)
#define PMU_SCU_PWRUP_CNT_LO_PMU_SCU_PWRDN_CNT_LO_MASK     (0xFFFFU << PMU_SCU_PWRUP_CNT_LO_PMU_SCU_PWRDN_CNT_LO_SHIFT) /* 0x0000FFFF */
/* SCU_PWRUP_CNT_HI */
#define PMU_SCU_PWRUP_CNT_HI_OFFSET                        (0xD4U)
#define PMU_SCU_PWRUP_CNT_HI_PMU_SCU_PWRDN_CNT_HI_SHIFT    (0U)
#define PMU_SCU_PWRUP_CNT_HI_PMU_SCU_PWRDN_CNT_HI_MASK     (0xFU << PMU_SCU_PWRUP_CNT_HI_PMU_SCU_PWRDN_CNT_HI_SHIFT)    /* 0x0000000F */
/* TIMEOUT_CNT_LO */
#define PMU_TIMEOUT_CNT_LO_OFFSET                          (0xD8U)
#define PMU_TIMEOUT_CNT_LO_PMU_TIMEOUT_CNT_LO_SHIFT        (0U)
#define PMU_TIMEOUT_CNT_LO_PMU_TIMEOUT_CNT_LO_MASK         (0xFFFFU << PMU_TIMEOUT_CNT_LO_PMU_TIMEOUT_CNT_LO_SHIFT)     /* 0x0000FFFF */
/* TIMEOUT_CNT_HI */
#define PMU_TIMEOUT_CNT_HI_OFFSET                          (0xDCU)
#define PMU_TIMEOUT_CNT_HI_PMU_TIMEOUT_CNT_HI_SHIFT        (0U)
#define PMU_TIMEOUT_CNT_HI_PMU_TIMEOUT_CNT_HI_MASK         (0xFU << PMU_TIMEOUT_CNT_HI_PMU_TIMEOUT_CNT_HI_SHIFT)        /* 0x0000000F */
/* CPU0APM_CON_LO */
#define PMU_CPU0APM_CON_LO_OFFSET                          (0xE0U)
#define PMU_CPU0APM_CON_LO_PMU_TIMEOUT_CNT_HI_SHIFT        (0U)
#define PMU_CPU0APM_CON_LO_PMU_TIMEOUT_CNT_HI_MASK         (0xFU << PMU_CPU0APM_CON_LO_PMU_TIMEOUT_CNT_HI_SHIFT)        /* 0x0000000F */
/* CPU1APM_CON_LO */
#define PMU_CPU1APM_CON_LO_OFFSET                          (0xE4U)
#define PMU_CPU1APM_CON_LO_PMU_TIMEOUT_CNT_HI_SHIFT        (0U)
#define PMU_CPU1APM_CON_LO_PMU_TIMEOUT_CNT_HI_MASK         (0xFU << PMU_CPU1APM_CON_LO_PMU_TIMEOUT_CNT_HI_SHIFT)        /* 0x0000000F */
/* CPU2APM_CON_LO */
#define PMU_CPU2APM_CON_LO_OFFSET                          (0xE8U)
#define PMU_CPU2APM_CON_LO_PMU_TIMEOUT_CNT_HI_SHIFT        (0U)
#define PMU_CPU2APM_CON_LO_PMU_TIMEOUT_CNT_HI_MASK         (0xFU << PMU_CPU2APM_CON_LO_PMU_TIMEOUT_CNT_HI_SHIFT)        /* 0x0000000F */
/* CPU3APM_CON_LO */
#define PMU_CPU3APM_CON_LO_OFFSET                          (0xECU)
#define PMU_CPU3APM_CON_LO_PMU_TIMEOUT_CNT_HI_SHIFT        (0U)
#define PMU_CPU3APM_CON_LO_PMU_TIMEOUT_CNT_HI_MASK         (0xFU << PMU_CPU3APM_CON_LO_PMU_TIMEOUT_CNT_HI_SHIFT)        /* 0x0000000F */
/* INFO_TX_CON_LO */
#define PMU_INFO_TX_CON_LO_OFFSET                          (0xF0U)
#define PMU_INFO_TX_CON_LO_PMU_INFO_TX_EN_SHIFT            (0U)
#define PMU_INFO_TX_CON_LO_PMU_INFO_TX_EN_MASK             (0x1U << PMU_INFO_TX_CON_LO_PMU_INFO_TX_EN_SHIFT)            /* 0x00000001 */
#define PMU_INFO_TX_CON_LO_PMU_INFO_TX_BYTE_CON_SHIFT      (4U)
#define PMU_INFO_TX_CON_LO_PMU_INFO_TX_BYTE_CON_MASK       (0x7U << PMU_INFO_TX_CON_LO_PMU_INFO_TX_BYTE_CON_SHIFT)      /* 0x00000070 */
#define PMU_INFO_TX_CON_LO_PMU_INFO_TX_INTV_TIME_SHIFT     (8U)
#define PMU_INFO_TX_CON_LO_PMU_INFO_TX_INTV_TIME_MASK      (0xFFU << PMU_INFO_TX_CON_LO_PMU_INFO_TX_INTV_TIME_SHIFT)    /* 0x0000FF00 */
/*****************************************DDRPHY*****************************************/
/* REG0 */
#define DDRPHY_REG0_OFFSET                                 (0x0U)
#define DDRPHY_REG0_FIELD0001_SHIFT                        (0U)
#define DDRPHY_REG0_FIELD0001_MASK                         (0x3U << DDRPHY_REG0_FIELD0001_SHIFT)                        /* 0x00000003 */
#define DDRPHY_REG0_FIELD0002_SHIFT                        (2U)
#define DDRPHY_REG0_FIELD0002_MASK                         (0x1U << DDRPHY_REG0_FIELD0002_SHIFT)                        /* 0x00000004 */
#define DDRPHY_REG0_FIELD0003_SHIFT                        (3U)
#define DDRPHY_REG0_FIELD0003_MASK                         (0x1U << DDRPHY_REG0_FIELD0003_SHIFT)                        /* 0x00000008 */
#define DDRPHY_REG0_FIELD0000_SHIFT                        (4U)
#define DDRPHY_REG0_FIELD0000_MASK                         (0xFU << DDRPHY_REG0_FIELD0000_SHIFT)                        /* 0x000000F0 */
/* REG1 */
#define DDRPHY_REG1_OFFSET                                 (0x4U)
#define DDRPHY_REG1_FIELD0000_SHIFT                        (0U)
#define DDRPHY_REG1_FIELD0000_MASK                         (0x3U << DDRPHY_REG1_FIELD0000_SHIFT)                        /* 0x00000003 */
#define DDRPHY_REG1_FIELD0001_SHIFT                        (2U)
#define DDRPHY_REG1_FIELD0001_MASK                         (0x3FU << DDRPHY_REG1_FIELD0001_SHIFT)                       /* 0x000000FC */
/* REG2 */
#define DDRPHY_REG2_OFFSET                                 (0x8U)
#define DDRPHY_REG2_FIELD0000_SHIFT                        (0U)
#define DDRPHY_REG2_FIELD0000_MASK                         (0x1U << DDRPHY_REG2_FIELD0000_SHIFT)                        /* 0x00000001 */
#define DDRPHY_REG2_FIELD0001_SHIFT                        (1U)
#define DDRPHY_REG2_FIELD0001_MASK                         (0x1U << DDRPHY_REG2_FIELD0001_SHIFT)                        /* 0x00000002 */
#define DDRPHY_REG2_FIELD0002_SHIFT                        (2U)
#define DDRPHY_REG2_FIELD0002_MASK                         (0x1U << DDRPHY_REG2_FIELD0002_SHIFT)                        /* 0x00000004 */
#define DDRPHY_REG2_FIELD0003_SHIFT                        (3U)
#define DDRPHY_REG2_FIELD0003_MASK                         (0x1U << DDRPHY_REG2_FIELD0003_SHIFT)                        /* 0x00000008 */
#define DDRPHY_REG2_FIELD0004_SHIFT                        (4U)
#define DDRPHY_REG2_FIELD0004_MASK                         (0x3U << DDRPHY_REG2_FIELD0004_SHIFT)                        /* 0x00000030 */
#define DDRPHY_REG2_FIELD0005_SHIFT                        (6U)
#define DDRPHY_REG2_FIELD0005_MASK                         (0x3U << DDRPHY_REG2_FIELD0005_SHIFT)                        /* 0x000000C0 */
/* REG3 */
#define DDRPHY_REG3_OFFSET                                 (0xCU)
#define DDRPHY_REG3_FIELD0000_SHIFT                        (0U)
#define DDRPHY_REG3_FIELD0000_MASK                         (0x7U << DDRPHY_REG3_FIELD0000_SHIFT)                        /* 0x00000007 */
#define DDRPHY_REG3_FIELD0001_SHIFT                        (4U)
#define DDRPHY_REG3_FIELD0001_MASK                         (0x7U << DDRPHY_REG3_FIELD0001_SHIFT)                        /* 0x00000070 */
/* REG5 */
#define DDRPHY_REG5_OFFSET                                 (0x14U)
#define DDRPHY_REG5_FIELD0000_SHIFT                        (0U)
#define DDRPHY_REG5_FIELD0000_MASK                         (0xFFU << DDRPHY_REG5_FIELD0000_SHIFT)                       /* 0x000000FF */
/* REG6 */
#define DDRPHY_REG6_OFFSET                                 (0x18U)
#define DDRPHY_REG6_FIELD0000_SHIFT                        (0U)
#define DDRPHY_REG6_FIELD0000_MASK                         (0x3FU << DDRPHY_REG6_FIELD0000_SHIFT)                       /* 0x0000003F */
#define DDRPHY_REG6_FIELD0001_SHIFT                        (6U)
#define DDRPHY_REG6_FIELD0001_MASK                         (0x3U << DDRPHY_REG6_FIELD0001_SHIFT)                        /* 0x000000C0 */
/* REG9 */
#define DDRPHY_REG9_OFFSET                                 (0x24U)
#define DDRPHY_REG9_FIELD0001_SHIFT                        (6U)
#define DDRPHY_REG9_FIELD0001_MASK                         (0x1U << DDRPHY_REG9_FIELD0001_SHIFT)                        /* 0x00000040 */
/* REGB */
#define DDRPHY_REGB_OFFSET                                 (0x2CU)
#define DDRPHY_REGB_FIELD0000_SHIFT                        (0U)
#define DDRPHY_REGB_FIELD0000_MASK                         (0xFU << DDRPHY_REGB_FIELD0000_SHIFT)                        /* 0x0000000F */
#define DDRPHY_REGB_FIELD0001_SHIFT                        (4U)
#define DDRPHY_REGB_FIELD0001_MASK                         (0xFU << DDRPHY_REGB_FIELD0001_SHIFT)                        /* 0x000000F0 */
/* REGC */
#define DDRPHY_REGC_OFFSET                                 (0x30U)
#define DDRPHY_REGC_FIELD0000_SHIFT                        (0U)
#define DDRPHY_REGC_FIELD0000_MASK                         (0xFU << DDRPHY_REGC_FIELD0000_SHIFT)                        /* 0x0000000F */
/* REG11 */
#define DDRPHY_REG11_OFFSET                                (0x44U)
#define DDRPHY_REG11_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG11_FIELD0000_MASK                        (0x1FU << DDRPHY_REG11_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REG12 */
#define DDRPHY_REG12_OFFSET                                (0x48U)
#define DDRPHY_REG12_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG12_FIELD0000_MASK                        (0x1U << DDRPHY_REG12_FIELD0000_SHIFT)                       /* 0x00000001 */
#define DDRPHY_REG12_FIELD0001_SHIFT                       (1U)
#define DDRPHY_REG12_FIELD0001_MASK                        (0x1U << DDRPHY_REG12_FIELD0001_SHIFT)                       /* 0x00000002 */
#define DDRPHY_REG12_FIELD0002_SHIFT                       (3U)
#define DDRPHY_REG12_FIELD0002_MASK                        (0x1FU << DDRPHY_REG12_FIELD0002_SHIFT)                      /* 0x000000F8 */
/* REG13 */
#define DDRPHY_REG13_OFFSET                                (0x4CU)
#define DDRPHY_REG13_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG13_FIELD0000_MASK                        (0x7U << DDRPHY_REG13_FIELD0000_SHIFT)                       /* 0x00000007 */
#define DDRPHY_REG13_FIELD0001_SHIFT                       (3U)
#define DDRPHY_REG13_FIELD0001_MASK                        (0x1U << DDRPHY_REG13_FIELD0001_SHIFT)                       /* 0x00000008 */
#define DDRPHY_REG13_FIELD0002_SHIFT                       (4U)
#define DDRPHY_REG13_FIELD0002_MASK                        (0x1U << DDRPHY_REG13_FIELD0002_SHIFT)                       /* 0x00000010 */
/* REG14 */
#define DDRPHY_REG14_OFFSET                                (0x50U)
#define DDRPHY_REG14_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG14_FIELD0000_MASK                        (0x7U << DDRPHY_REG14_FIELD0000_SHIFT)                       /* 0x00000007 */
#define DDRPHY_REG14_FIELD0001_SHIFT                       (3U)
#define DDRPHY_REG14_FIELD0001_MASK                        (0x1U << DDRPHY_REG14_FIELD0001_SHIFT)                       /* 0x00000008 */
/* REG16 */
#define DDRPHY_REG16_OFFSET                                (0x58U)
#define DDRPHY_REG16_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG16_FIELD0000_MASK                        (0x1FU << DDRPHY_REG16_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REG17 */
#define DDRPHY_REG17_OFFSET                                (0x5CU)
#define DDRPHY_REG17_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG17_FIELD0000_MASK                        (0x7U << DDRPHY_REG17_FIELD0000_SHIFT)                       /* 0x00000007 */
#define DDRPHY_REG17_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REG17_FIELD0001_MASK                        (0x7U << DDRPHY_REG17_FIELD0001_SHIFT)                       /* 0x00000070 */
/* REG18 */
#define DDRPHY_REG18_OFFSET                                (0x60U)
#define DDRPHY_REG18_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG18_FIELD0000_MASK                        (0x1FU << DDRPHY_REG18_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REG20 */
#define DDRPHY_REG20_OFFSET                                (0x80U)
#define DDRPHY_REG20_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG20_FIELD0000_MASK                        (0x1FU << DDRPHY_REG20_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REG21 */
#define DDRPHY_REG21_OFFSET                                (0x84U)
#define DDRPHY_REG21_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG21_FIELD0000_MASK                        (0x1FU << DDRPHY_REG21_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REG26 */
#define DDRPHY_REG26_OFFSET                                (0x98U)
#define DDRPHY_REG26_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG26_FIELD0000_MASK                        (0x7U << DDRPHY_REG26_FIELD0000_SHIFT)                       /* 0x00000007 */
#define DDRPHY_REG26_FIELD0001_SHIFT                       (3U)
#define DDRPHY_REG26_FIELD0001_MASK                        (0x1U << DDRPHY_REG26_FIELD0001_SHIFT)                       /* 0x00000008 */
#define DDRPHY_REG26_FIELD0002_SHIFT                       (4U)
#define DDRPHY_REG26_FIELD0002_MASK                        (0x1U << DDRPHY_REG26_FIELD0002_SHIFT)                       /* 0x00000010 */
/* REG27 */
#define DDRPHY_REG27_OFFSET                                (0x9CU)
#define DDRPHY_REG27_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG27_FIELD0000_MASK                        (0x7U << DDRPHY_REG27_FIELD0000_SHIFT)                       /* 0x00000007 */
#define DDRPHY_REG27_FIELD0001_SHIFT                       (3U)
#define DDRPHY_REG27_FIELD0001_MASK                        (0x1U << DDRPHY_REG27_FIELD0001_SHIFT)                       /* 0x00000008 */
/* REG28 */
#define DDRPHY_REG28_OFFSET                                (0xA0U)
#define DDRPHY_REG28_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG28_FIELD0000_MASK                        (0x3U << DDRPHY_REG28_FIELD0000_SHIFT)                       /* 0x00000003 */
/* REG2B */
#define DDRPHY_REG2B_OFFSET                                (0xACU)
#define DDRPHY_REG2B_FIELD0000_SHIFT                       (2U)
#define DDRPHY_REG2B_FIELD0000_MASK                        (0x7U << DDRPHY_REG2B_FIELD0000_SHIFT)                       /* 0x0000001C */
#define DDRPHY_REG2B_FIELD0001_SHIFT                       (5U)
#define DDRPHY_REG2B_FIELD0001_MASK                        (0x7U << DDRPHY_REG2B_FIELD0001_SHIFT)                       /* 0x000000E0 */
/* REG2E */
#define DDRPHY_REG2E_OFFSET                                (0xB8U)
#define DDRPHY_REG2E_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG2E_FIELD0000_MASK                        (0x1FU << DDRPHY_REG2E_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REF2F */
#define DDRPHY_REF2F_OFFSET                                (0xBCU)
#define DDRPHY_REF2F_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REF2F_FIELD0000_MASK                        (0x1FU << DDRPHY_REF2F_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REG30 */
#define DDRPHY_REG30_OFFSET                                (0xC0U)
#define DDRPHY_REG30_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG30_FIELD0000_MASK                        (0x1FU << DDRPHY_REG30_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REG31 */
#define DDRPHY_REG31_OFFSET                                (0xC4U)
#define DDRPHY_REG31_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG31_FIELD0000_MASK                        (0x1FU << DDRPHY_REG31_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REG36 */
#define DDRPHY_REG36_OFFSET                                (0xD8U)
#define DDRPHY_REG36_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG36_FIELD0000_MASK                        (0x7U << DDRPHY_REG36_FIELD0000_SHIFT)                       /* 0x00000007 */
#define DDRPHY_REG36_FIELD0001_SHIFT                       (3U)
#define DDRPHY_REG36_FIELD0001_MASK                        (0x1U << DDRPHY_REG36_FIELD0001_SHIFT)                       /* 0x00000008 */
#define DDRPHY_REG36_FIELD0002_SHIFT                       (4U)
#define DDRPHY_REG36_FIELD0002_MASK                        (0x1U << DDRPHY_REG36_FIELD0002_SHIFT)                       /* 0x00000010 */
/* REG37 */
#define DDRPHY_REG37_OFFSET                                (0xDCU)
#define DDRPHY_REG37_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG37_FIELD0000_MASK                        (0x7U << DDRPHY_REG37_FIELD0000_SHIFT)                       /* 0x00000007 */
#define DDRPHY_REG37_FIELD0001_SHIFT                       (3U)
#define DDRPHY_REG37_FIELD0001_MASK                        (0x1U << DDRPHY_REG37_FIELD0001_SHIFT)                       /* 0x00000008 */
/* REG38 */
#define DDRPHY_REG38_OFFSET                                (0xE0U)
#define DDRPHY_REG38_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG38_FIELD0000_MASK                        (0x3U << DDRPHY_REG38_FIELD0000_SHIFT)                       /* 0x00000003 */
/* REG3B */
#define DDRPHY_REG3B_OFFSET                                (0xECU)
#define DDRPHY_REG3B_FIELD0000_SHIFT                       (2U)
#define DDRPHY_REG3B_FIELD0000_MASK                        (0x7U << DDRPHY_REG3B_FIELD0000_SHIFT)                       /* 0x0000001C */
#define DDRPHY_REG3B_FIELD0001_SHIFT                       (5U)
#define DDRPHY_REG3B_FIELD0001_MASK                        (0x7U << DDRPHY_REG3B_FIELD0001_SHIFT)                       /* 0x000000E0 */
/* REG3E */
#define DDRPHY_REG3E_OFFSET                                (0xF8U)
#define DDRPHY_REG3E_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG3E_FIELD0000_MASK                        (0x1FU << DDRPHY_REG3E_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REF3F */
#define DDRPHY_REF3F_OFFSET                                (0xFCU)
#define DDRPHY_REF3F_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REF3F_FIELD0000_MASK                        (0x1FU << DDRPHY_REF3F_FIELD0000_SHIFT)                      /* 0x0000001F */
/* REG70 */
#define DDRPHY_REG70_OFFSET                                (0x1C0U)
#define DDRPHY_REG70_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REG70_FIELD0000_MASK                        (0xFU << DDRPHY_REG70_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REG70_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REG70_FIELD0001_MASK                        (0xFU << DDRPHY_REG70_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGB0 */
#define DDRPHY_REGB0_OFFSET                                (0x2C0U)
#define DDRPHY_REGB0_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGB0_FIELD0000_MASK                        (0xFU << DDRPHY_REGB0_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGB0_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGB0_FIELD0001_MASK                        (0xFU << DDRPHY_REGB0_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGB1 */
#define DDRPHY_REGB1_OFFSET                                (0x2C4U)
#define DDRPHY_REGB1_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGB1_FIELD0000_MASK                        (0xFU << DDRPHY_REGB1_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGB1_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGB1_FIELD0001_MASK                        (0xFU << DDRPHY_REGB1_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGB2 */
#define DDRPHY_REGB2_OFFSET                                (0x2C8U)
#define DDRPHY_REGB2_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGB2_FIELD0000_MASK                        (0xFU << DDRPHY_REGB2_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGB2_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGB2_FIELD0001_MASK                        (0xFU << DDRPHY_REGB2_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGB3 */
#define DDRPHY_REGB3_OFFSET                                (0x2CCU)
#define DDRPHY_REGB3_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGB3_FIELD0000_MASK                        (0xFU << DDRPHY_REGB3_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGB3_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGB3_FIELD0001_MASK                        (0xFU << DDRPHY_REGB3_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGB4 */
#define DDRPHY_REGB4_OFFSET                                (0x2D0U)
#define DDRPHY_REGB4_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGB4_FIELD0000_MASK                        (0xFU << DDRPHY_REGB4_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGB4_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGB4_FIELD0001_MASK                        (0xFU << DDRPHY_REGB4_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGB5 */
#define DDRPHY_REGB5_OFFSET                                (0x2D4U)
#define DDRPHY_REGB5_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGB5_FIELD0000_MASK                        (0xFU << DDRPHY_REGB5_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGB5_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGB5_FIELD0001_MASK                        (0xFU << DDRPHY_REGB5_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGB6 */
#define DDRPHY_REGB6_OFFSET                                (0x2D8U)
#define DDRPHY_REGB6_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGB6_FIELD0000_MASK                        (0xFU << DDRPHY_REGB6_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGB6_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGB6_FIELD0001_MASK                        (0xFU << DDRPHY_REGB6_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGB7 */
#define DDRPHY_REGB7_OFFSET                                (0x2DCU)
#define DDRPHY_REGB7_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGB7_FIELD0000_MASK                        (0xFU << DDRPHY_REGB7_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGB7_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGB7_FIELD0001_MASK                        (0xFU << DDRPHY_REGB7_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGB8 */
#define DDRPHY_REGB8_OFFSET                                (0x2E0U)
#define DDRPHY_REGB8_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGB8_FIELD0000_MASK                        (0xFU << DDRPHY_REGB8_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGB8_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGB8_FIELD0001_MASK                        (0xFU << DDRPHY_REGB8_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGB9 */
#define DDRPHY_REGB9_OFFSET                                (0x2E4U)
#define DDRPHY_REGB9_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGB9_FIELD0000_MASK                        (0xFU << DDRPHY_REGB9_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGB9_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGB9_FIELD0001_MASK                        (0xFU << DDRPHY_REGB9_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGBA */
#define DDRPHY_REGBA_OFFSET                                (0x2E8U)
#define DDRPHY_REGBA_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGBA_FIELD0000_MASK                        (0xFU << DDRPHY_REGBA_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGBA_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGBA_FIELD0001_MASK                        (0xFU << DDRPHY_REGBA_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGBB */
#define DDRPHY_REGBB_OFFSET                                (0x2ECU)
#define DDRPHY_REGBB_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGBB_FIELD0000_MASK                        (0xFU << DDRPHY_REGBB_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGBB_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGBB_FIELD0001_MASK                        (0xFU << DDRPHY_REGBB_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGBC */
#define DDRPHY_REGBC_OFFSET                                (0x2F0U)
#define DDRPHY_REGBC_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGBC_FIELD0000_MASK                        (0xFU << DDRPHY_REGBC_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGBC_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGBC_FIELD0001_MASK                        (0xFU << DDRPHY_REGBC_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGBD */
#define DDRPHY_REGBD_OFFSET                                (0x2F4U)
#define DDRPHY_REGBD_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGBD_FIELD0000_MASK                        (0xFU << DDRPHY_REGBD_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGBD_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGBD_FIELD0001_MASK                        (0xFU << DDRPHY_REGBD_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGF0 */
#define DDRPHY_REGF0_OFFSET                                (0x3C0U)
#define DDRPHY_REGF0                                       (0x0U)
#define DDRPHY_REGF0_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGF0_FIELD0000_MASK                        (0x1U << DDRPHY_REGF0_FIELD0000_SHIFT)                       /* 0x00000001 */
#define DDRPHY_REGF0_FIELD0001_SHIFT                       (1U)
#define DDRPHY_REGF0_FIELD0001_MASK                        (0x1U << DDRPHY_REGF0_FIELD0001_SHIFT)                       /* 0x00000002 */
/* REGF1 */
#define DDRPHY_REGF1_OFFSET                                (0x3C4U)
#define DDRPHY_REGF1                                       (0x0U)
#define DDRPHY_REGF1_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGF1_FIELD0000_MASK                        (0xFU << DDRPHY_REGF1_FIELD0000_SHIFT)                       /* 0x0000000F */
#define DDRPHY_REGF1_FIELD0001_SHIFT                       (4U)
#define DDRPHY_REGF1_FIELD0001_MASK                        (0xFU << DDRPHY_REGF1_FIELD0001_SHIFT)                       /* 0x000000F0 */
/* REGFA */
#define DDRPHY_REGFA_OFFSET                                (0x3E8U)
#define DDRPHY_REGFA                                       (0x0U)
#define DDRPHY_REGFA_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGFA_FIELD0000_MASK                        (0x1U << DDRPHY_REGFA_FIELD0000_SHIFT)                       /* 0x00000001 */
#define DDRPHY_REGFA_FIELD0001_SHIFT                       (1U)
#define DDRPHY_REGFA_FIELD0001_MASK                        (0x1U << DDRPHY_REGFA_FIELD0001_SHIFT)                       /* 0x00000002 */
/* REGFB */
#define DDRPHY_REGFB_OFFSET                                (0x3ECU)
#define DDRPHY_REGFB                                       (0x0U)
#define DDRPHY_REGFB_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGFB_FIELD0000_MASK                        (0x7U << DDRPHY_REGFB_FIELD0000_SHIFT)                       /* 0x00000007 */
#define DDRPHY_REGFB_FIELD0001_SHIFT                       (3U)
#define DDRPHY_REGFB_FIELD0001_MASK                        (0x3U << DDRPHY_REGFB_FIELD0001_SHIFT)                       /* 0x00000018 */
#define DDRPHY_REGFB_FIELD0002_SHIFT                       (5U)
#define DDRPHY_REGFB_FIELD0002_MASK                        (0x7U << DDRPHY_REGFB_FIELD0002_SHIFT)                       /* 0x000000E0 */
/* REGFC */
#define DDRPHY_REGFC_OFFSET                                (0x3F0U)
#define DDRPHY_REGFC_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGFC_FIELD0000_MASK                        (0x7U << DDRPHY_REGFC_FIELD0000_SHIFT)                       /* 0x00000007 */
#define DDRPHY_REGFC_FIELD0001_SHIFT                       (3U)
#define DDRPHY_REGFC_FIELD0001_MASK                        (0x3U << DDRPHY_REGFC_FIELD0001_SHIFT)                       /* 0x00000018 */
#define DDRPHY_REGFC_FIELD0002_SHIFT                       (5U)
#define DDRPHY_REGFC_FIELD0002_MASK                        (0x7U << DDRPHY_REGFC_FIELD0002_SHIFT)                       /* 0x000000E0 */
/* REGFF */
#define DDRPHY_REGFF_OFFSET                                (0x3FCU)
#define DDRPHY_REGFF_FIELD0000_SHIFT                       (0U)
#define DDRPHY_REGFF_FIELD0000_MASK                        (0x1U << DDRPHY_REGFF_FIELD0000_SHIFT)                       /* 0x00000001 */
#define DDRPHY_REGFF_FIELD0001_SHIFT                       (1U)
#define DDRPHY_REGFF_FIELD0001_MASK                        (0x1U << DDRPHY_REGFF_FIELD0001_SHIFT)                       /* 0x00000002 */
/****************************************OTP_MASK****************************************/
/* OTP_PROG_MASK_0 */
#define OTP_MASK_OTP_PROG_MASK_0_OFFSET                    (0x0U)
#define OTP_MASK_OTP_PROG_MASK_0_OTP_PROG_MASK_0_SHIFT     (0U)
#define OTP_MASK_OTP_PROG_MASK_0_OTP_PROG_MASK_0_MASK      (0xFFFFU << OTP_MASK_OTP_PROG_MASK_0_OTP_PROG_MASK_0_SHIFT)  /* 0x0000FFFF */
/* OTP_READ_MASK_0 */
#define OTP_MASK_OTP_READ_MASK_0_OFFSET                    (0x100U)
#define OTP_MASK_OTP_READ_MASK_0_OTP_READ_MASK_0_SHIFT     (0U)
#define OTP_MASK_OTP_READ_MASK_0_OTP_READ_MASK_0_MASK      (0xFFFFU << OTP_MASK_OTP_READ_MASK_0_OTP_READ_MASK_0_SHIFT)  /* 0x0000FFFF */
/* OTP_MASK_BYPASS */
#define OTP_MASK_OTP_MASK_BYPASS_OFFSET                    (0x200U)
#define OTP_MASK_OTP_MASK_BYPASS_OTP_MASK_BYPASS_SHIFT     (0U)
#define OTP_MASK_OTP_MASK_BYPASS_OTP_MASK_BYPASS_MASK      (0x1U << OTP_MASK_OTP_MASK_BYPASS_OTP_MASK_BYPASS_SHIFT)     /* 0x00000001 */
/* OTP_MASK_INT_CON */
#define OTP_MASK_OTP_MASK_INT_CON_OFFSET                   (0x204U)
#define OTP_MASK_OTP_MASK_INT_CON_INTERUPT_FLAG_SHIFT      (0U)
#define OTP_MASK_OTP_MASK_INT_CON_INTERUPT_FLAG_MASK       (0x1U << OTP_MASK_OTP_MASK_INT_CON_INTERUPT_FLAG_SHIFT)      /* 0x00000001 */
/* OTP_MASK_INT_STATUS */
#define OTP_MASK_OTP_MASK_INT_STATUS_OFFSET                (0x208U)
#define OTP_MASK_OTP_MASK_INT_STATUS_INT_STATUS_SHIFT      (0U)
#define OTP_MASK_OTP_MASK_INT_STATUS_INT_STATUS_MASK       (0x1U << OTP_MASK_OTP_MASK_INT_STATUS_INT_STATUS_SHIFT)      /* 0x00000001 */
/* OTP_MASK_STATUS */
#define OTP_MASK_OTP_MASK_STATUS_OFFSET                    (0x20CU)
#define OTP_MASK_OTP_MASK_STATUS                           (0x0U)
#define OTP_MASK_OTP_MASK_STATUS_SHFA_SHIFT                (0U)
#define OTP_MASK_OTP_MASK_STATUS_SHFA_MASK                 (0xFFFFU << OTP_MASK_OTP_MASK_STATUS_SHFA_SHIFT)             /* 0x0000FFFF */
/* OTP_MASK_PROG_LOCK */
#define OTP_MASK_OTP_MASK_PROG_LOCK_OFFSET                 (0x210U)
#define OTP_MASK_OTP_MASK_PROG_LOCK_OTP_MASK_PROG_LOCK_SHIFT (0U)
#define OTP_MASK_OTP_MASK_PROG_LOCK_OTP_MASK_PROG_LOCK_MASK (0x1U << OTP_MASK_OTP_MASK_PROG_LOCK_OTP_MASK_PROG_LOCK_SHIFT) /* 0x00000001 */
/* OTP_MASK_READ_LOCK */
#define OTP_MASK_OTP_MASK_READ_LOCK_OFFSET                 (0x214U)
#define OTP_MASK_OTP_MASK_READ_LOCK_OTP_MASK_READ_LOCK_SHIFT (0U)
#define OTP_MASK_OTP_MASK_READ_LOCK_OTP_MASK_READ_LOCK_MASK (0x1U << OTP_MASK_OTP_MASK_READ_LOCK_OTP_MASK_READ_LOCK_SHIFT) /* 0x00000001 */
/* OTP_MASK_BYPASS_LOCK */
#define OTP_MASK_OTP_MASK_BYPASS_LOCK_OFFSET               (0x218U)
#define OTP_MASK_OTP_MASK_BYPASS_LOCK_OTP_MASK_BYPASS_LOCK_SHIFT (0U)
#define OTP_MASK_OTP_MASK_BYPASS_LOCK_OTP_MASK_BYPASS_LOCK_MASK (0x1U << OTP_MASK_OTP_MASK_BYPASS_LOCK_OTP_MASK_BYPASS_LOCK_SHIFT) /* 0x00000001 */
/*****************************************BOOST******************************************/
/* APLL_CON0 */
#define BOOST_APLL_CON0_OFFSET                             (0x0U)
#define BOOST_APLL_CON0_FBDIV_SHIFT                        (0U)
#define BOOST_APLL_CON0_FBDIV_MASK                         (0xFFFU << BOOST_APLL_CON0_FBDIV_SHIFT)                      /* 0x00000FFF */
#define BOOST_APLL_CON0_POSTDIV1_SHIFT                     (12U)
#define BOOST_APLL_CON0_POSTDIV1_MASK                      (0x7U << BOOST_APLL_CON0_POSTDIV1_SHIFT)                     /* 0x00007000 */
/* APLL_CON1 */
#define BOOST_APLL_CON1_OFFSET                             (0x4U)
#define BOOST_APLL_CON1_REFDIV_SHIFT                       (0U)
#define BOOST_APLL_CON1_REFDIV_MASK                        (0x3FU << BOOST_APLL_CON1_REFDIV_SHIFT)                      /* 0x0000003F */
#define BOOST_APLL_CON1_POSTDIV2_SHIFT                     (6U)
#define BOOST_APLL_CON1_POSTDIV2_MASK                      (0x7U << BOOST_APLL_CON1_POSTDIV2_SHIFT)                     /* 0x000001C0 */
#define BOOST_APLL_CON1_DSMPD_SHIFT                        (12U)
#define BOOST_APLL_CON1_DSMPD_MASK                         (0x1U << BOOST_APLL_CON1_DSMPD_SHIFT)                        /* 0x00001000 */
/* CLK_CON */
#define BOOST_CLK_CON_OFFSET                               (0x8U)
#define BOOST_CLK_CON_CORE_DIV_CON_SHIFT                   (0U)
#define BOOST_CLK_CON_CORE_DIV_CON_MASK                    (0x1FU << BOOST_CLK_CON_CORE_DIV_CON_SHIFT)                  /* 0x0000001F */
#define BOOST_CLK_CON_CPU_PLL_SEL_SHIFT                    (8U)
#define BOOST_CLK_CON_CPU_PLL_SEL_MASK                     (0x3U << BOOST_CLK_CON_CPU_PLL_SEL_SHIFT)                    /* 0x00000300 */
#define BOOST_CLK_CON_BACKUP_PLL_USAGE_SEL_SHIFT           (12U)
#define BOOST_CLK_CON_BACKUP_PLL_USAGE_SEL_MASK            (0x1U << BOOST_CLK_CON_BACKUP_PLL_USAGE_SEL_SHIFT)           /* 0x00001000 */
/* BOOST_CON */
#define BOOST_BOOST_CON_OFFSET                             (0xCU)
#define BOOST_BOOST_CON_BOOST_ENALBE_SHIFT                 (0U)
#define BOOST_BOOST_CON_BOOST_ENALBE_MASK                  (0x1U << BOOST_BOOST_CON_BOOST_ENALBE_SHIFT)                 /* 0x00000001 */
#define BOOST_BOOST_CON_BOOST_RECOVERY_SHIFT               (1U)
#define BOOST_BOOST_CON_BOOST_RECOVERY_MASK                (0x1U << BOOST_BOOST_CON_BOOST_RECOVERY_SHIFT)               /* 0x00000002 */
#define BOOST_BOOST_CON_APLL_SW_CTRL_SHIFT                 (2U)
#define BOOST_BOOST_CON_APLL_SW_CTRL_MASK                  (0x1U << BOOST_BOOST_CON_APLL_SW_CTRL_SHIFT)                 /* 0x00000004 */
#define BOOST_BOOST_CON_APLL_LOW_FREQ_EN_SHIFT             (3U)
#define BOOST_BOOST_CON_APLL_LOW_FREQ_EN_MASK              (0x1U << BOOST_BOOST_CON_APLL_LOW_FREQ_EN_SHIFT)             /* 0x00000008 */
#define BOOST_BOOST_CON_STATIS_ENALBE_SHIFT                (4U)
#define BOOST_BOOST_CON_STATIS_ENALBE_MASK                 (0x1U << BOOST_BOOST_CON_STATIS_ENALBE_SHIFT)                /* 0x00000010 */
#define BOOST_BOOST_CON_CLEAR_ALL_SHIFT                    (12U)
#define BOOST_BOOST_CON_CLEAR_ALL_MASK                     (0x1U << BOOST_BOOST_CON_CLEAR_ALL_SHIFT)                    /* 0x00001000 */
/* SWITCH_CNT */
#define BOOST_SWITCH_CNT_OFFSET                            (0x10U)
#define BOOST_SWITCH_CNT                                   (0x0U)
#define BOOST_SWITCH_CNT_SWITCH_CNT_SHIFT                  (0U)
#define BOOST_SWITCH_CNT_SWITCH_CNT_MASK                   (0xFFFFFFFFU << BOOST_SWITCH_CNT_SWITCH_CNT_SHIFT)           /* 0xFFFFFFFF */
/* HIGH_PERF_CNT0 */
#define BOOST_HIGH_PERF_CNT0_OFFSET                        (0x14U)
#define BOOST_HIGH_PERF_CNT0                               (0x0U)
#define BOOST_HIGH_PERF_CNT0_HIGH_PERF_CNT_SHIFT           (0U)
#define BOOST_HIGH_PERF_CNT0_HIGH_PERF_CNT_MASK            (0xFFFFFFFFU << BOOST_HIGH_PERF_CNT0_HIGH_PERF_CNT_SHIFT)    /* 0xFFFFFFFF */
/* HIGH_PERF_CNT1 */
#define BOOST_HIGH_PERF_CNT1_OFFSET                        (0x18U)
#define BOOST_HIGH_PERF_CNT1                               (0x0U)
#define BOOST_HIGH_PERF_CNT1_HIGH_PERF_CNT_SHIFT           (0U)
#define BOOST_HIGH_PERF_CNT1_HIGH_PERF_CNT_MASK            (0xFFFFFFFFU << BOOST_HIGH_PERF_CNT1_HIGH_PERF_CNT_SHIFT)    /* 0xFFFFFFFF */
/* STATIS_THRESHOLD */
#define BOOST_STATIS_THRESHOLD_OFFSET                      (0x1CU)
#define BOOST_STATIS_THRESHOLD_STATIS_THRESHOLD_SHIFT      (0U)
#define BOOST_STATIS_THRESHOLD_STATIS_THRESHOLD_MASK       (0xFFFFFFFFU << BOOST_STATIS_THRESHOLD_STATIS_THRESHOLD_SHIFT) /* 0xFFFFFFFF */
/* SHORT_SWITCH_CNT */
#define BOOST_SHORT_SWITCH_CNT_OFFSET                      (0x20U)
#define BOOST_SHORT_SWITCH_CNT                             (0x0U)
#define BOOST_SHORT_SWITCH_CNT_SHORT_SWTICH_CNT_SHIFT      (0U)
#define BOOST_SHORT_SWITCH_CNT_SHORT_SWTICH_CNT_MASK       (0xFFFFFFFFU << BOOST_SHORT_SWITCH_CNT_SHORT_SWTICH_CNT_SHIFT) /* 0xFFFFFFFF */
/* SWTICH_THRESHOLD */
#define BOOST_SWTICH_THRESHOLD_OFFSET                      (0x24U)
#define BOOST_SWTICH_THRESHOLD_SWITCH_THRESHOLD_SHIFT      (0U)
#define BOOST_SWTICH_THRESHOLD_SWITCH_THRESHOLD_MASK       (0xFFFFFFFFU << BOOST_SWTICH_THRESHOLD_SWITCH_THRESHOLD_SHIFT) /* 0xFFFFFFFF */
/* FSM_STATUS */
#define BOOST_FSM_STATUS_OFFSET                            (0x28U)
#define BOOST_FSM_STATUS                                   (0x0U)
#define BOOST_FSM_STATUS_BOOST_FSM_SHIFT                   (0U)
#define BOOST_FSM_STATUS_BOOST_FSM_MASK                    (0xFU << BOOST_FSM_STATUS_BOOST_FSM_SHIFT)                   /* 0x0000000F */
#define BOOST_FSM_STATUS_REQ_FSM_SHIFT                     (4U)
#define BOOST_FSM_STATUS_REQ_FSM_MASK                      (0xFU << BOOST_FSM_STATUS_REQ_FSM_SHIFT)                     /* 0x000000F0 */
#define BOOST_FSM_STATUS_BUSY_STATE_SHIFT                  (8U)
#define BOOST_FSM_STATUS_BUSY_STATE_MASK                   (0x1U << BOOST_FSM_STATUS_BUSY_STATE_SHIFT)                  /* 0x00000100 */
/* APLL_LOW_CON0 */
#define BOOST_APLL_LOW_CON0_OFFSET                         (0x2CU)
#define BOOST_APLL_LOW_CON0_FBDIV_SHIFT                    (0U)
#define BOOST_APLL_LOW_CON0_FBDIV_MASK                     (0xFFFU << BOOST_APLL_LOW_CON0_FBDIV_SHIFT)                  /* 0x00000FFF */
#define BOOST_APLL_LOW_CON0_POSTDIV1_SHIFT                 (12U)
#define BOOST_APLL_LOW_CON0_POSTDIV1_MASK                  (0x7U << BOOST_APLL_LOW_CON0_POSTDIV1_SHIFT)                 /* 0x00007000 */
/* APLL_LOW_CON1 */
#define BOOST_APLL_LOW_CON1_OFFSET                         (0x30U)
#define BOOST_APLL_LOW_CON1_REFDIV_SHIFT                   (0U)
#define BOOST_APLL_LOW_CON1_REFDIV_MASK                    (0x3FU << BOOST_APLL_LOW_CON1_REFDIV_SHIFT)                  /* 0x0000003F */
#define BOOST_APLL_LOW_CON1_POSTDIV2_SHIFT                 (6U)
#define BOOST_APLL_LOW_CON1_POSTDIV2_MASK                  (0x7U << BOOST_APLL_LOW_CON1_POSTDIV2_SHIFT)                 /* 0x000001C0 */
#define BOOST_APLL_LOW_CON1_DSMPD_SHIFT                    (12U)
#define BOOST_APLL_LOW_CON1_DSMPD_MASK                     (0x1U << BOOST_APLL_LOW_CON1_DSMPD_SHIFT)                    /* 0x00001000 */
/*****************************************ACODEC*****************************************/
/* GLB_CON */
#define ACODEC_GLB_CON_OFFSET                              (0x0U)
#define ACODEC_GLB_CON_CODEC_SYSTEM_RST_SHIFT              (0U)
#define ACODEC_GLB_CON_CODEC_SYSTEM_RST_MASK               (0x1U << ACODEC_GLB_CON_CODEC_SYSTEM_RST_SHIFT)              /* 0x00000001 */
#define ACODEC_GLB_CON_CODEC_DAC_DIGITAL_RST_SHIFT         (1U)
#define ACODEC_GLB_CON_CODEC_DAC_DIGITAL_RST_MASK          (0x1U << ACODEC_GLB_CON_CODEC_DAC_DIGITAL_RST_SHIFT)         /* 0x00000002 */
#define ACODEC_GLB_CON_CODEC_ADC_DIGITAL_RST_SHIFT         (2U)
#define ACODEC_GLB_CON_CODEC_ADC_DIGITAL_RST_MASK          (0x1U << ACODEC_GLB_CON_CODEC_ADC_DIGITAL_RST_SHIFT)         /* 0x00000004 */
#define ACODEC_GLB_CON_DAC_MCLK_GATING_SHIFT               (4U)
#define ACODEC_GLB_CON_DAC_MCLK_GATING_MASK                (0x1U << ACODEC_GLB_CON_DAC_MCLK_GATING_SHIFT)               /* 0x00000010 */
#define ACODEC_GLB_CON_ADC_MCLK_GATING_SHIFT               (5U)
#define ACODEC_GLB_CON_ADC_MCLK_GATING_MASK                (0x1U << ACODEC_GLB_CON_ADC_MCLK_GATING_SHIFT)               /* 0x00000020 */
#define ACODEC_GLB_CON_DAC_BIST_RESET_SHIFT                (6U)
#define ACODEC_GLB_CON_DAC_BIST_RESET_MASK                 (0x1U << ACODEC_GLB_CON_DAC_BIST_RESET_SHIFT)                /* 0x00000040 */
#define ACODEC_GLB_CON_ADC_BIST_RESET_SHIFT                (7U)
#define ACODEC_GLB_CON_ADC_BIST_RESET_MASK                 (0x1U << ACODEC_GLB_CON_ADC_BIST_RESET_SHIFT)                /* 0x00000080 */
/* ADC_DIG_CON1 */
#define ACODEC_ADC_DIG_CON1_OFFSET                         (0x4U)
#define ACODEC_ADC_DIG_CON1_ADC_I2S_TYPE_SHIFT             (0U)
#define ACODEC_ADC_DIG_CON1_ADC_I2S_TYPE_MASK              (0x1U << ACODEC_ADC_DIG_CON1_ADC_I2S_TYPE_SHIFT)             /* 0x00000001 */
#define ACODEC_ADC_DIG_CON1_ADC_I2S_SWAP_SHIFT             (1U)
#define ACODEC_ADC_DIG_CON1_ADC_I2S_SWAP_MASK              (0x1U << ACODEC_ADC_DIG_CON1_ADC_I2S_SWAP_SHIFT)             /* 0x00000002 */
#define ACODEC_ADC_DIG_CON1_ADC_I2S_MODE_SHIFT             (3U)
#define ACODEC_ADC_DIG_CON1_ADC_I2S_MODE_MASK              (0x3U << ACODEC_ADC_DIG_CON1_ADC_I2S_MODE_SHIFT)             /* 0x00000018 */
#define ACODEC_ADC_DIG_CON1_ADC_I2S_VALID_LEN_SHIFT        (5U)
#define ACODEC_ADC_DIG_CON1_ADC_I2S_VALID_LEN_MASK         (0x3U << ACODEC_ADC_DIG_CON1_ADC_I2S_VALID_LEN_SHIFT)        /* 0x00000060 */
#define ACODEC_ADC_DIG_CON1_ADC_I2S_LRC_POL_SHIFT          (7U)
#define ACODEC_ADC_DIG_CON1_ADC_I2S_LRC_POL_MASK           (0x1U << ACODEC_ADC_DIG_CON1_ADC_I2S_LRC_POL_SHIFT)          /* 0x00000080 */
/* ADC_DIG_CON2 */
#define ACODEC_ADC_DIG_CON2_OFFSET                         (0x8U)
#define ACODEC_ADC_DIG_CON2_ADC_I2S_BIT_CLK_POL_SHIFT      (0U)
#define ACODEC_ADC_DIG_CON2_ADC_I2S_BIT_CLK_POL_MASK       (0x1U << ACODEC_ADC_DIG_CON2_ADC_I2S_BIT_CLK_POL_SHIFT)      /* 0x00000001 */
#define ACODEC_ADC_DIG_CON2_ADC_I2S_RST_SHIFT              (1U)
#define ACODEC_ADC_DIG_CON2_ADC_I2S_RST_MASK               (0x1U << ACODEC_ADC_DIG_CON2_ADC_I2S_RST_SHIFT)              /* 0x00000002 */
#define ACODEC_ADC_DIG_CON2_ADC_I2S_FRAME_LEN_SHIFT        (2U)
#define ACODEC_ADC_DIG_CON2_ADC_I2S_FRAME_LEN_MASK         (0x3U << ACODEC_ADC_DIG_CON2_ADC_I2S_FRAME_LEN_SHIFT)        /* 0x0000000C */
#define ACODEC_ADC_DIG_CON2_ADC_MODE_SHIFT                 (4U)
#define ACODEC_ADC_DIG_CON2_ADC_MODE_MASK                  (0x1U << ACODEC_ADC_DIG_CON2_ADC_MODE_SHIFT)                 /* 0x00000010 */
#define ACODEC_ADC_DIG_CON2_ADC_MODE_IO_SHIFT              (5U)
#define ACODEC_ADC_DIG_CON2_ADC_MODE_IO_MASK               (0x1U << ACODEC_ADC_DIG_CON2_ADC_MODE_IO_SHIFT)              /* 0x00000020 */
/* ADC_DIG_CON3 */
#define ACODEC_ADC_DIG_CON3_OFFSET                         (0xCU)
#define ACODEC_ADC_DIG_CON3_ADC_RIGHT_CHANNEL_BIST_SHIFT   (0U)
#define ACODEC_ADC_DIG_CON3_ADC_RIGHT_CHANNEL_BIST_MASK    (0x3U << ACODEC_ADC_DIG_CON3_ADC_RIGHT_CHANNEL_BIST_SHIFT)   /* 0x00000003 */
#define ACODEC_ADC_DIG_CON3_ADC_LEFT_CHANNEL_BIST_SHIFT    (2U)
#define ACODEC_ADC_DIG_CON3_ADC_LEFT_CHANNEL_BIST_MASK     (0x3U << ACODEC_ADC_DIG_CON3_ADC_LEFT_CHANNEL_BIST_SHIFT)    /* 0x0000000C */
/* ADC_DIG_CON4 */
#define ACODEC_ADC_DIG_CON4_OFFSET                         (0x10U)
#define ACODEC_ADC_DIG_CON4_HPF_DIS_SHIFT                  (2U)
#define ACODEC_ADC_DIG_CON4_HPF_DIS_MASK                   (0x1U << ACODEC_ADC_DIG_CON4_HPF_DIS_SHIFT)                  /* 0x00000004 */
/* ADC_DIG_CON7 */
#define ACODEC_ADC_DIG_CON7_OFFSET                         (0x1CU)
#define ACODEC_ADC_DIG_CON7_ADCR_DATA_SEL_SHIFT            (0U)
#define ACODEC_ADC_DIG_CON7_ADCR_DATA_SEL_MASK             (0x1U << ACODEC_ADC_DIG_CON7_ADCR_DATA_SEL_SHIFT)            /* 0x00000001 */
#define ACODEC_ADC_DIG_CON7_ADCL_DATA_SEL_SHIFT            (1U)
#define ACODEC_ADC_DIG_CON7_ADCL_DATA_SEL_MASK             (0x1U << ACODEC_ADC_DIG_CON7_ADCL_DATA_SEL_SHIFT)            /* 0x00000002 */
#define ACODEC_ADC_DIG_CON7_CONFIG_ADCR_DATA_SHIFT         (2U)
#define ACODEC_ADC_DIG_CON7_CONFIG_ADCR_DATA_MASK          (0x3U << ACODEC_ADC_DIG_CON7_CONFIG_ADCR_DATA_SHIFT)         /* 0x0000000C */
#define ACODEC_ADC_DIG_CON7_CONFIG_ADCL_DATA_SHIFT         (4U)
#define ACODEC_ADC_DIG_CON7_CONFIG_ADCL_DATA_MASK          (0x3U << ACODEC_ADC_DIG_CON7_CONFIG_ADCL_DATA_SHIFT)         /* 0x00000030 */
/* ALC_DIG_CON0 */
#define ACODEC_ALC_DIG_CON0_OFFSET                         (0x40U)
#define ACODEC_ALC_DIG_CON0_AGC_HOLD_TIME_SHIFT            (0U)
#define ACODEC_ALC_DIG_CON0_AGC_HOLD_TIME_MASK             (0xFU << ACODEC_ALC_DIG_CON0_AGC_HOLD_TIME_SHIFT)            /* 0x0000000F */
#define ACODEC_ALC_DIG_CON0_CTRL_GEN_METHOD_SHIFT          (4U)
#define ACODEC_ALC_DIG_CON0_CTRL_GEN_METHOD_MASK           (0x3U << ACODEC_ALC_DIG_CON0_CTRL_GEN_METHOD_SHIFT)          /* 0x00000030 */
#define ACODEC_ALC_DIG_CON0_GAIN_ATT_METHOD_SHIFT          (6U)
#define ACODEC_ALC_DIG_CON0_GAIN_ATT_METHOD_MASK           (0x1U << ACODEC_ALC_DIG_CON0_GAIN_ATT_METHOD_SHIFT)          /* 0x00000040 */
/* ALC_DIG_CON1 */
#define ACODEC_ALC_DIG_CON1_OFFSET                         (0x44U)
#define ACODEC_ALC_DIG_CON1_ATTACK_TIME_SHIFT              (0U)
#define ACODEC_ALC_DIG_CON1_ATTACK_TIME_MASK               (0xFU << ACODEC_ALC_DIG_CON1_ATTACK_TIME_SHIFT)              /* 0x0000000F */
#define ACODEC_ALC_DIG_CON1_DECAY_TIME_SHIFT               (4U)
#define ACODEC_ALC_DIG_CON1_DECAY_TIME_MASK                (0xFU << ACODEC_ALC_DIG_CON1_DECAY_TIME_SHIFT)               /* 0x000000F0 */
/* ALC_DIG_CON2 */
#define ACODEC_ALC_DIG_CON2_OFFSET                         (0x48U)
#define ACODEC_ALC_DIG_CON2_AGC_NOISE_GATE_THRESHOLD_SHIFT (0U)
#define ACODEC_ALC_DIG_CON2_AGC_NOISE_GATE_THRESHOLD_MASK  (0x7U << ACODEC_ALC_DIG_CON2_AGC_NOISE_GATE_THRESHOLD_SHIFT) /* 0x00000007 */
#define ACODEC_ALC_DIG_CON2_AGC_NOISE_GATE_EN_SHIFT        (3U)
#define ACODEC_ALC_DIG_CON2_AGC_NOISE_GATE_EN_MASK         (0x1U << ACODEC_ALC_DIG_CON2_AGC_NOISE_GATE_EN_SHIFT)        /* 0x00000008 */
#define ACODEC_ALC_DIG_CON2_FAST_DEC_CTRL_SHIFT            (4U)
#define ACODEC_ALC_DIG_CON2_FAST_DEC_CTRL_MASK             (0x1U << ACODEC_ALC_DIG_CON2_FAST_DEC_CTRL_SHIFT)            /* 0x00000010 */
#define ACODEC_ALC_DIG_CON2_LOW_AMPLITUDE_RECOVERY_SHIFT   (5U)
#define ACODEC_ALC_DIG_CON2_LOW_AMPLITUDE_RECOVERY_MASK    (0x1U << ACODEC_ALC_DIG_CON2_LOW_AMPLITUDE_RECOVERY_SHIFT)   /* 0x00000020 */
#define ACODEC_ALC_DIG_CON2_AGC_ZERO_CRO_EN_SHIFT          (6U)
#define ACODEC_ALC_DIG_CON2_AGC_ZERO_CRO_EN_MASK           (0x1U << ACODEC_ALC_DIG_CON2_AGC_ZERO_CRO_EN_SHIFT)          /* 0x00000040 */
#define ACODEC_ALC_DIG_CON2_AGC_MODE_SHIFT                 (7U)
#define ACODEC_ALC_DIG_CON2_AGC_MODE_MASK                  (0x1U << ACODEC_ALC_DIG_CON2_AGC_MODE_SHIFT)                 /* 0x00000080 */
/* ALC_DIG_CON3 */
#define ACODEC_ALC_DIG_CON3_OFFSET                         (0x4CU)
#define ACODEC_ALC_DIG_CON3_LEFT_CHANNEL_PGA_GAIN_SHIFT    (0U)
#define ACODEC_ALC_DIG_CON3_LEFT_CHANNEL_PGA_GAIN_MASK     (0x1FU << ACODEC_ALC_DIG_CON3_LEFT_CHANNEL_PGA_GAIN_SHIFT)   /* 0x0000001F */
#define ACODEC_ALC_DIG_CON3_LEFT_CHANNEL_PGA_ZERO_CRO_EN_SHIFT (5U)
#define ACODEC_ALC_DIG_CON3_LEFT_CHANNEL_PGA_ZERO_CRO_EN_MASK (0x1U << ACODEC_ALC_DIG_CON3_LEFT_CHANNEL_PGA_ZERO_CRO_EN_SHIFT) /* 0x00000020 */
/* ALC_DIG_CON4 */
#define ACODEC_ALC_DIG_CON4_OFFSET                         (0x50U)
#define ACODEC_ALC_DIG_CON4_APPROXIMATE_RATE_SHIFT         (0U)
#define ACODEC_ALC_DIG_CON4_APPROXIMATE_RATE_MASK          (0x7U << ACODEC_ALC_DIG_CON4_APPROXIMATE_RATE_SHIFT)         /* 0x00000007 */
#define ACODEC_ALC_DIG_CON4_SLOW_CLOCK_EN_SHIFT            (3U)
#define ACODEC_ALC_DIG_CON4_SLOW_CLOCK_EN_MASK             (0x1U << ACODEC_ALC_DIG_CON4_SLOW_CLOCK_EN_SHIFT)            /* 0x00000008 */
/* ALC_DIG_CON5 */
#define ACODEC_ALC_DIG_CON5_OFFSET                         (0x54U)
#define ACODEC_ALC_DIG_CON5_LOW_8_BITS_AGC_MAX_SHIFT       (0U)
#define ACODEC_ALC_DIG_CON5_LOW_8_BITS_AGC_MAX_MASK        (0xFFU << ACODEC_ALC_DIG_CON5_LOW_8_BITS_AGC_MAX_SHIFT)      /* 0x000000FF */
/* ALC_DIG_CON6 */
#define ACODEC_ALC_DIG_CON6_OFFSET                         (0x58U)
#define ACODEC_ALC_DIG_CON6_HIGH_8_BITS_AGC_MAX_SHIFT      (0U)
#define ACODEC_ALC_DIG_CON6_HIGH_8_BITS_AGC_MAX_MASK       (0xFFU << ACODEC_ALC_DIG_CON6_HIGH_8_BITS_AGC_MAX_SHIFT)     /* 0x000000FF */
/* ALC_DIG_CON7 */
#define ACODEC_ALC_DIG_CON7_OFFSET                         (0x5CU)
#define ACODEC_ALC_DIG_CON7_LOW_8_BITS_AGC_MIN_SHIFT       (0U)
#define ACODEC_ALC_DIG_CON7_LOW_8_BITS_AGC_MIN_MASK        (0xFFU << ACODEC_ALC_DIG_CON7_LOW_8_BITS_AGC_MIN_SHIFT)      /* 0x000000FF */
/* ALC_DIG_CON8 */
#define ACODEC_ALC_DIG_CON8_OFFSET                         (0x60U)
#define ACODEC_ALC_DIG_CON8_HIGH_8_BITS_AGC_MIN_SHIFT      (0U)
#define ACODEC_ALC_DIG_CON8_HIGH_8_BITS_AGC_MIN_MASK       (0xFFU << ACODEC_ALC_DIG_CON8_HIGH_8_BITS_AGC_MIN_SHIFT)     /* 0x000000FF */
/* ALC_DIG_CON9 */
#define ACODEC_ALC_DIG_CON9_OFFSET                         (0x64U)
#define ACODEC_ALC_DIG_CON9_MIN_GAIN_PGA_SHIFT             (0U)
#define ACODEC_ALC_DIG_CON9_MIN_GAIN_PGA_MASK              (0x7U << ACODEC_ALC_DIG_CON9_MIN_GAIN_PGA_SHIFT)             /* 0x00000007 */
#define ACODEC_ALC_DIG_CON9_MAX_GAIN_PGA_SHIFT             (3U)
#define ACODEC_ALC_DIG_CON9_MAX_GAIN_PGA_MASK              (0x7U << ACODEC_ALC_DIG_CON9_MAX_GAIN_PGA_SHIFT)             /* 0x00000038 */
#define ACODEC_ALC_DIG_CON9_AGC_FUNCTION_SELECT_SHIFT      (6U)
#define ACODEC_ALC_DIG_CON9_AGC_FUNCTION_SELECT_MASK       (0x1U << ACODEC_ALC_DIG_CON9_AGC_FUNCTION_SELECT_SHIFT)      /* 0x00000040 */
/* ALC_DIG_CON12 */
#define ACODEC_ALC_DIG_CON12_OFFSET                        (0x70U)
#define ACODEC_ALC_DIG_CON12                               (0xCU)
#define ACODEC_ALC_DIG_CON12_AGC_GAIN_VALUE_SHIFT          (0U)
#define ACODEC_ALC_DIG_CON12_AGC_GAIN_VALUE_MASK           (0x1FU << ACODEC_ALC_DIG_CON12_AGC_GAIN_VALUE_SHIFT)         /* 0x0000001F */
/* DAC_DIG_CON1 */
#define ACODEC_DAC_DIG_CON1_OFFSET                         (0x304U)
#define ACODEC_DAC_DIG_CON1_DAC_I2S_SWAP_SHIFT             (2U)
#define ACODEC_DAC_DIG_CON1_DAC_I2S_SWAP_MASK              (0x1U << ACODEC_DAC_DIG_CON1_DAC_I2S_SWAP_SHIFT)             /* 0x00000004 */
#define ACODEC_DAC_DIG_CON1_DAC_I2S_MODE_SHIFT             (3U)
#define ACODEC_DAC_DIG_CON1_DAC_I2S_MODE_MASK              (0x3U << ACODEC_DAC_DIG_CON1_DAC_I2S_MODE_SHIFT)             /* 0x00000018 */
#define ACODEC_DAC_DIG_CON1_DAC_I2S_VALID_LEN_SHIFT        (5U)
#define ACODEC_DAC_DIG_CON1_DAC_I2S_VALID_LEN_MASK         (0x3U << ACODEC_DAC_DIG_CON1_DAC_I2S_VALID_LEN_SHIFT)        /* 0x00000060 */
#define ACODEC_DAC_DIG_CON1_DAC_I2S_LRC_POL_SHIFT          (7U)
#define ACODEC_DAC_DIG_CON1_DAC_I2S_LRC_POL_MASK           (0x1U << ACODEC_DAC_DIG_CON1_DAC_I2S_LRC_POL_SHIFT)          /* 0x00000080 */
/* DAC_DIG_CON2 */
#define ACODEC_DAC_DIG_CON2_OFFSET                         (0x308U)
#define ACODEC_DAC_DIG_CON2_DAC_I2S_BIT_CLK_POL_SHIFT      (0U)
#define ACODEC_DAC_DIG_CON2_DAC_I2S_BIT_CLK_POL_MASK       (0x1U << ACODEC_DAC_DIG_CON2_DAC_I2S_BIT_CLK_POL_SHIFT)      /* 0x00000001 */
#define ACODEC_DAC_DIG_CON2_DAC_I2S_RST_SHIFT              (1U)
#define ACODEC_DAC_DIG_CON2_DAC_I2S_RST_MASK               (0x1U << ACODEC_DAC_DIG_CON2_DAC_I2S_RST_SHIFT)              /* 0x00000002 */
#define ACODEC_DAC_DIG_CON2_DAC_I2S_FRAME_LEN_SHIFT        (2U)
#define ACODEC_DAC_DIG_CON2_DAC_I2S_FRAME_LEN_MASK         (0x3U << ACODEC_DAC_DIG_CON2_DAC_I2S_FRAME_LEN_SHIFT)        /* 0x0000000C */
#define ACODEC_DAC_DIG_CON2_DAC_MODE_SHIFT                 (4U)
#define ACODEC_DAC_DIG_CON2_DAC_MODE_MASK                  (0x1U << ACODEC_DAC_DIG_CON2_DAC_MODE_SHIFT)                 /* 0x00000010 */
#define ACODEC_DAC_DIG_CON2_DAC_MODE_IO_SHIFT              (5U)
#define ACODEC_DAC_DIG_CON2_DAC_MODE_IO_MASK               (0x1U << ACODEC_DAC_DIG_CON2_DAC_MODE_IO_SHIFT)              /* 0x00000020 */
/* DAC_DIG_CON3 */
#define ACODEC_DAC_DIG_CON3_OFFSET                         (0x30CU)
#define ACODEC_DAC_DIG_CON3_DAC_RIGHT_CHANNEL_BIST_SHIFT   (0U)
#define ACODEC_DAC_DIG_CON3_DAC_RIGHT_CHANNEL_BIST_MASK    (0x3U << ACODEC_DAC_DIG_CON3_DAC_RIGHT_CHANNEL_BIST_SHIFT)   /* 0x00000003 */
#define ACODEC_DAC_DIG_CON3_DAC_LEFT_CHANNEL_BIST_SHIFT    (2U)
#define ACODEC_DAC_DIG_CON3_DAC_LEFT_CHANNEL_BIST_MASK     (0x3U << ACODEC_DAC_DIG_CON3_DAC_LEFT_CHANNEL_BIST_SHIFT)    /* 0x0000000C */
/* DAC_DIG_CON4 */
#define ACODEC_DAC_DIG_CON4_OFFSET                         (0x310U)
#define ACODEC_DAC_DIG_CON4_CIC_IP_FILTER_GAIN_SHIFT       (0U)
#define ACODEC_DAC_DIG_CON4_CIC_IP_FILTER_GAIN_MASK        (0x7U << ACODEC_DAC_DIG_CON4_CIC_IP_FILTER_GAIN_SHIFT)       /* 0x00000007 */
#define ACODEC_DAC_DIG_CON4_MODULATOR_GAIN_SHIFT           (4U)
#define ACODEC_DAC_DIG_CON4_MODULATOR_GAIN_MASK            (0x7U << ACODEC_DAC_DIG_CON4_MODULATOR_GAIN_SHIFT)           /* 0x00000070 */
/* DAC_DIG_CON5 */
#define ACODEC_DAC_DIG_CON5_OFFSET                         (0x314U)
#define ACODEC_DAC_DIG_CON5_DACR_DATA_SEL_SHIFT            (1U)
#define ACODEC_DAC_DIG_CON5_DACR_DATA_SEL_MASK             (0x1U << ACODEC_DAC_DIG_CON5_DACR_DATA_SEL_SHIFT)            /* 0x00000002 */
#define ACODEC_DAC_DIG_CON5_DACL_DATA_SEL_SHIFT            (2U)
#define ACODEC_DAC_DIG_CON5_DACL_DATA_SEL_MASK             (0x1U << ACODEC_DAC_DIG_CON5_DACL_DATA_SEL_SHIFT)            /* 0x00000004 */
/* DAC_DIG_CON10 */
#define ACODEC_DAC_DIG_CON10_OFFSET                        (0x328U)
#define ACODEC_DAC_DIG_CON10_DAC_DATA_HIGH_SHIFT           (0U)
#define ACODEC_DAC_DIG_CON10_DAC_DATA_HIGH_MASK            (0xFU << ACODEC_DAC_DIG_CON10_DAC_DATA_HIGH_SHIFT)           /* 0x0000000F */
/* DAC_DIG_CON11 */
#define ACODEC_DAC_DIG_CON11_OFFSET                        (0x32CU)
#define ACODEC_DAC_DIG_CON11_DAC_DATA_LOW_SHIFT            (0U)
#define ACODEC_DAC_DIG_CON11_DAC_DATA_LOW_MASK             (0xFFU << ACODEC_DAC_DIG_CON11_DAC_DATA_LOW_SHIFT)           /* 0x000000FF */
/* DAC_DIG_CON12 */
#define ACODEC_DAC_DIG_CON12_OFFSET                        (0x330U)
#define ACODEC_DAC_DIG_CON12_DELAY_TIME_DETECT_HIGH_SHIFT  (0U)
#define ACODEC_DAC_DIG_CON12_DELAY_TIME_DETECT_HIGH_MASK   (0x3U << ACODEC_DAC_DIG_CON12_DELAY_TIME_DETECT_HIGH_SHIFT)  /* 0x00000003 */
/* DAC_DIG_CON13 */
#define ACODEC_DAC_DIG_CON13_OFFSET                        (0x334U)
#define ACODEC_DAC_DIG_CON13_DELAY_TIME_DETECT_LOW_SHIFT   (0U)
#define ACODEC_DAC_DIG_CON13_DELAY_TIME_DETECT_LOW_MASK    (0xFFU << ACODEC_DAC_DIG_CON13_DELAY_TIME_DETECT_LOW_SHIFT)  /* 0x000000FF */
/* DAC_DIG_CON14 */
#define ACODEC_DAC_DIG_CON14_OFFSET                        (0x338U)
#define ACODEC_DAC_DIG_CON14                               (0x0U)
#define ACODEC_DAC_DIG_CON14_HEADPHONE_INSERT_SHIFT        (0U)
#define ACODEC_DAC_DIG_CON14_HEADPHONE_INSERT_MASK         (0x1U << ACODEC_DAC_DIG_CON14_HEADPHONE_INSERT_SHIFT)        /* 0x00000001 */
/* ADC_ANA_CON0 */
#define ACODEC_ADC_ANA_CON0_OFFSET                         (0x340U)
#define ACODEC_ADC_ANA_CON0_ADC_CH1_BUF_REF_EN_SHIFT       (0U)
#define ACODEC_ADC_ANA_CON0_ADC_CH1_BUF_REF_EN_MASK        (0x1U << ACODEC_ADC_ANA_CON0_ADC_CH1_BUF_REF_EN_SHIFT)       /* 0x00000001 */
#define ACODEC_ADC_ANA_CON0_ADC_CH1_MIC_EN_SHIFT           (1U)
#define ACODEC_ADC_ANA_CON0_ADC_CH1_MIC_EN_MASK            (0x1U << ACODEC_ADC_ANA_CON0_ADC_CH1_MIC_EN_SHIFT)           /* 0x00000002 */
#define ACODEC_ADC_ANA_CON0_ADC_CH1_MIC_INIT_SHIFT         (2U)
#define ACODEC_ADC_ANA_CON0_ADC_CH1_MIC_INIT_MASK          (0x1U << ACODEC_ADC_ANA_CON0_ADC_CH1_MIC_INIT_SHIFT)         /* 0x00000004 */
#define ACODEC_ADC_ANA_CON0_ADC_CH1_MIC_MUTE_SHIFT         (3U)
#define ACODEC_ADC_ANA_CON0_ADC_CH1_MIC_MUTE_MASK          (0x1U << ACODEC_ADC_ANA_CON0_ADC_CH1_MIC_MUTE_SHIFT)         /* 0x00000008 */
#define ACODEC_ADC_ANA_CON0_ADC_CH2_BUF_REF_EN_SHIFT       (4U)
#define ACODEC_ADC_ANA_CON0_ADC_CH2_BUF_REF_EN_MASK        (0x1U << ACODEC_ADC_ANA_CON0_ADC_CH2_BUF_REF_EN_SHIFT)       /* 0x00000010 */
#define ACODEC_ADC_ANA_CON0_ADC_CH2_MIC_EN_SHIFT           (5U)
#define ACODEC_ADC_ANA_CON0_ADC_CH2_MIC_EN_MASK            (0x1U << ACODEC_ADC_ANA_CON0_ADC_CH2_MIC_EN_SHIFT)           /* 0x00000020 */
#define ACODEC_ADC_ANA_CON0_ADC_CH2_MIC_INIT_SHIFT         (6U)
#define ACODEC_ADC_ANA_CON0_ADC_CH2_MIC_INIT_MASK          (0x1U << ACODEC_ADC_ANA_CON0_ADC_CH2_MIC_INIT_SHIFT)         /* 0x00000040 */
#define ACODEC_ADC_ANA_CON0_ADC_CH2_MIC_MUTE_SHIFT         (7U)
#define ACODEC_ADC_ANA_CON0_ADC_CH2_MIC_MUTE_MASK          (0x1U << ACODEC_ADC_ANA_CON0_ADC_CH2_MIC_MUTE_SHIFT)         /* 0x00000080 */
/* ADC_ANA_CON1 */
#define ACODEC_ADC_ANA_CON1_OFFSET                         (0x344U)
#define ACODEC_ADC_ANA_CON1_ADC_CH1_MIC_GAIN_SHIFT         (0U)
#define ACODEC_ADC_ANA_CON1_ADC_CH1_MIC_GAIN_MASK          (0x3U << ACODEC_ADC_ANA_CON1_ADC_CH1_MIC_GAIN_SHIFT)         /* 0x00000003 */
#define ACODEC_ADC_ANA_CON1_ADC_CH2_MIC_GAIN_SHIFT         (4U)
#define ACODEC_ADC_ANA_CON1_ADC_CH2_MIC_GAIN_MASK          (0x3U << ACODEC_ADC_ANA_CON1_ADC_CH2_MIC_GAIN_SHIFT)         /* 0x00000030 */
/* ADC_ANA_CON2 */
#define ACODEC_ADC_ANA_CON2_OFFSET                         (0x348U)
#define ACODEC_ADC_ANA_CON2_ADC_CH1_ALC_EN_SHIFT           (0U)
#define ACODEC_ADC_ANA_CON2_ADC_CH1_ALC_EN_MASK            (0x1U << ACODEC_ADC_ANA_CON2_ADC_CH1_ALC_EN_SHIFT)           /* 0x00000001 */
#define ACODEC_ADC_ANA_CON2_ADC_CH1_ALC_INIT_SHIFT         (1U)
#define ACODEC_ADC_ANA_CON2_ADC_CH1_ALC_INIT_MASK          (0x1U << ACODEC_ADC_ANA_CON2_ADC_CH1_ALC_INIT_SHIFT)         /* 0x00000002 */
#define ACODEC_ADC_ANA_CON2_ADC_CH1_ZEROCROSS_DET_EN_SHIFT (2U)
#define ACODEC_ADC_ANA_CON2_ADC_CH1_ZEROCROSS_DET_EN_MASK  (0x1U << ACODEC_ADC_ANA_CON2_ADC_CH1_ZEROCROSS_DET_EN_SHIFT) /* 0x00000004 */
#define ACODEC_ADC_ANA_CON2_ADC_CH2_ALC_EN_SHIFT           (4U)
#define ACODEC_ADC_ANA_CON2_ADC_CH2_ALC_EN_MASK            (0x1U << ACODEC_ADC_ANA_CON2_ADC_CH2_ALC_EN_SHIFT)           /* 0x00000010 */
#define ACODEC_ADC_ANA_CON2_ADC_CH2_ALC_INIT_SHIFT         (5U)
#define ACODEC_ADC_ANA_CON2_ADC_CH2_ALC_INIT_MASK          (0x1U << ACODEC_ADC_ANA_CON2_ADC_CH2_ALC_INIT_SHIFT)         /* 0x00000020 */
#define ACODEC_ADC_ANA_CON2_ADC_CH2_ZEROCROSS_DET_EN_SHIFT (6U)
#define ACODEC_ADC_ANA_CON2_ADC_CH2_ZEROCROSS_DET_EN_MASK  (0x1U << ACODEC_ADC_ANA_CON2_ADC_CH2_ZEROCROSS_DET_EN_SHIFT) /* 0x00000040 */
/* ADC_ANA_CON3 */
#define ACODEC_ADC_ANA_CON3_OFFSET                         (0x34CU)
#define ACODEC_ADC_ANA_CON3_ADC_CH1_ALC_GAIN_SHIFT         (0U)
#define ACODEC_ADC_ANA_CON3_ADC_CH1_ALC_GAIN_MASK          (0x1FU << ACODEC_ADC_ANA_CON3_ADC_CH1_ALC_GAIN_SHIFT)        /* 0x0000001F */
/* ADC_ANA_CON4 */
#define ACODEC_ADC_ANA_CON4_OFFSET                         (0x350U)
#define ACODEC_ADC_ANA_CON4_ADC_CH2_ALC_GAIN_SHIFT         (0U)
#define ACODEC_ADC_ANA_CON4_ADC_CH2_ALC_GAIN_MASK          (0x1FU << ACODEC_ADC_ANA_CON4_ADC_CH2_ALC_GAIN_SHIFT)        /* 0x0000001F */
/* ADC_ANA_CON5 */
#define ACODEC_ADC_ANA_CON5_OFFSET                         (0x354U)
#define ACODEC_ADC_ANA_CON5_ADC_CH1_CLK_EN_SHIFT           (0U)
#define ACODEC_ADC_ANA_CON5_ADC_CH1_CLK_EN_MASK            (0x1U << ACODEC_ADC_ANA_CON5_ADC_CH1_CLK_EN_SHIFT)           /* 0x00000001 */
#define ACODEC_ADC_ANA_CON5_ADC_CH1_ADC_EN_SHIFT           (1U)
#define ACODEC_ADC_ANA_CON5_ADC_CH1_ADC_EN_MASK            (0x1U << ACODEC_ADC_ANA_CON5_ADC_CH1_ADC_EN_SHIFT)           /* 0x00000002 */
#define ACODEC_ADC_ANA_CON5_ADC_CH1_ADC_INIT_SHIFT         (2U)
#define ACODEC_ADC_ANA_CON5_ADC_CH1_ADC_INIT_MASK          (0x1U << ACODEC_ADC_ANA_CON5_ADC_CH1_ADC_INIT_SHIFT)         /* 0x00000004 */
#define ACODEC_ADC_ANA_CON5_ADC_CH2_CLK_EN_SHIFT           (4U)
#define ACODEC_ADC_ANA_CON5_ADC_CH2_CLK_EN_MASK            (0x1U << ACODEC_ADC_ANA_CON5_ADC_CH2_CLK_EN_SHIFT)           /* 0x00000010 */
#define ACODEC_ADC_ANA_CON5_ADC_CH2_ADC_EN_SHIFT           (5U)
#define ACODEC_ADC_ANA_CON5_ADC_CH2_ADC_EN_MASK            (0x1U << ACODEC_ADC_ANA_CON5_ADC_CH2_ADC_EN_SHIFT)           /* 0x00000020 */
#define ACODEC_ADC_ANA_CON5_ADC_CH2_ADC_INIT_SHIFT         (6U)
#define ACODEC_ADC_ANA_CON5_ADC_CH2_ADC_INIT_MASK          (0x1U << ACODEC_ADC_ANA_CON5_ADC_CH2_ADC_INIT_SHIFT)         /* 0x00000040 */
/* ADC_ANA_CON6 */
#define ACODEC_ADC_ANA_CON6_OFFSET                         (0x358U)
#define ACODEC_ADC_ANA_CON6_ADC_CURRENT_EN_SHIFT           (0U)
#define ACODEC_ADC_ANA_CON6_ADC_CURRENT_EN_MASK            (0x1U << ACODEC_ADC_ANA_CON6_ADC_CURRENT_EN_SHIFT)           /* 0x00000001 */
/* ADC_ANA_CON7 */
#define ACODEC_ADC_ANA_CON7_OFFSET                         (0x35CU)
#define ACODEC_ADC_ANA_CON7_ADC_LEVEL_RANGE_MICBIAS_SHIFT  (0U)
#define ACODEC_ADC_ANA_CON7_ADC_LEVEL_RANGE_MICBIAS_MASK   (0x7U << ACODEC_ADC_ANA_CON7_ADC_LEVEL_RANGE_MICBIAS_SHIFT)  /* 0x00000007 */
#define ACODEC_ADC_ANA_CON7_ADC_MICROPHONE_BIAS_BUF_EN_SHIFT (3U)
#define ACODEC_ADC_ANA_CON7_ADC_MICROPHONE_BIAS_BUF_EN_MASK (0x1U << ACODEC_ADC_ANA_CON7_ADC_MICROPHONE_BIAS_BUF_EN_SHIFT) /* 0x00000008 */
/* ADC_ANA_CON8 */
#define ACODEC_ADC_ANA_CON8_OFFSET                         (0x360U)
#define ACODEC_ADC_ANA_CON8_ADC_MICBIAS_CURRENT_EN_SHIFT   (4U)
#define ACODEC_ADC_ANA_CON8_ADC_MICBIAS_CURRENT_EN_MASK    (0x1U << ACODEC_ADC_ANA_CON8_ADC_MICBIAS_CURRENT_EN_SHIFT)   /* 0x00000010 */
/* ADC_ANA_CON10 */
#define ACODEC_ADC_ANA_CON10_OFFSET                        (0x368U)
#define ACODEC_ADC_ANA_CON10_ADC_CURRENT_CHARGE_SEL_SHIFT  (0U)
#define ACODEC_ADC_ANA_CON10_ADC_CURRENT_CHARGE_SEL_MASK   (0x7FU << ACODEC_ADC_ANA_CON10_ADC_CURRENT_CHARGE_SEL_SHIFT) /* 0x0000007F */
#define ACODEC_ADC_ANA_CON10_ADC_RFF_EN_SHIFT              (7U)
#define ACODEC_ADC_ANA_CON10_ADC_RFF_EN_MASK               (0x1U << ACODEC_ADC_ANA_CON10_ADC_RFF_EN_SHIFT)              /* 0x00000080 */
/* ADC_ANA_CON11 */
#define ACODEC_ADC_ANA_CON11_OFFSET                        (0x36CU)
#define ACODEC_ADC_ANA_CON11_ADC_ALCL_CON_GAIN_PGAL_SHIFT  (0U)
#define ACODEC_ADC_ANA_CON11_ADC_ALCL_CON_GAIN_PGAL_MASK   (0x1U << ACODEC_ADC_ANA_CON11_ADC_ALCL_CON_GAIN_PGAL_SHIFT)  /* 0x00000001 */
#define ACODEC_ADC_ANA_CON11_ADC_ALCR_CON_GAIN_PGAR_SHIFT  (1U)
#define ACODEC_ADC_ANA_CON11_ADC_ALCR_CON_GAIN_PGAR_MASK   (0x1U << ACODEC_ADC_ANA_CON11_ADC_ALCR_CON_GAIN_PGAR_SHIFT)  /* 0x00000002 */
/* DAC_ANA_CON0 */
#define ACODEC_DAC_ANA_CON0_OFFSET                         (0x440U)
#define ACODEC_DAC_ANA_CON0_DAC_CURRENT_EN_SHIFT           (0U)
#define ACODEC_DAC_ANA_CON0_DAC_CURRENT_EN_MASK            (0x1U << ACODEC_DAC_ANA_CON0_DAC_CURRENT_EN_SHIFT)           /* 0x00000001 */
#define ACODEC_DAC_ANA_CON0_DAC_HEADPHONE_DET_EN_SHIFT     (1U)
#define ACODEC_DAC_ANA_CON0_DAC_HEADPHONE_DET_EN_MASK      (0x1U << ACODEC_DAC_ANA_CON0_DAC_HEADPHONE_DET_EN_SHIFT)     /* 0x00000002 */
/* DAC_ANA_CON1 */
#define ACODEC_DAC_ANA_CON1_OFFSET                         (0x444U)
#define ACODEC_DAC_ANA_CON1_DAC_POP_SOUND_L_SHIFT          (0U)
#define ACODEC_DAC_ANA_CON1_DAC_POP_SOUND_L_MASK           (0x3U << ACODEC_DAC_ANA_CON1_DAC_POP_SOUND_L_SHIFT)          /* 0x00000003 */
#define ACODEC_DAC_ANA_CON1_DAC_BUF_REF_L_EN_SHIFT         (2U)
#define ACODEC_DAC_ANA_CON1_DAC_BUF_REF_L_EN_MASK          (0x1U << ACODEC_DAC_ANA_CON1_DAC_BUF_REF_L_EN_SHIFT)         /* 0x00000004 */
#define ACODEC_DAC_ANA_CON1_DAC_POP_SOUND_R_SHIFT          (4U)
#define ACODEC_DAC_ANA_CON1_DAC_POP_SOUND_R_MASK           (0x3U << ACODEC_DAC_ANA_CON1_DAC_POP_SOUND_R_SHIFT)          /* 0x00000030 */
#define ACODEC_DAC_ANA_CON1_DAC_BUF_REF_R_EN_SHIFT         (6U)
#define ACODEC_DAC_ANA_CON1_DAC_BUF_REF_R_EN_MASK          (0x1U << ACODEC_DAC_ANA_CON1_DAC_BUF_REF_R_EN_SHIFT)         /* 0x00000040 */
/* DAC_ANA_CON2 */
#define ACODEC_DAC_ANA_CON2_OFFSET                         (0x448U)
#define ACODEC_DAC_ANA_CON2_DAC_L_REF_EN_SHIFT             (0U)
#define ACODEC_DAC_ANA_CON2_DAC_L_REF_EN_MASK              (0x1U << ACODEC_DAC_ANA_CON2_DAC_L_REF_EN_SHIFT)             /* 0x00000001 */
#define ACODEC_DAC_ANA_CON2_DAC_L_CLK_EN_SHIFT             (1U)
#define ACODEC_DAC_ANA_CON2_DAC_L_CLK_EN_MASK              (0x1U << ACODEC_DAC_ANA_CON2_DAC_L_CLK_EN_SHIFT)             /* 0x00000002 */
#define ACODEC_DAC_ANA_CON2_DAC_L_DAC_EN_SHIFT             (2U)
#define ACODEC_DAC_ANA_CON2_DAC_L_DAC_EN_MASK              (0x1U << ACODEC_DAC_ANA_CON2_DAC_L_DAC_EN_SHIFT)             /* 0x00000004 */
#define ACODEC_DAC_ANA_CON2_DAC_L_DAC_INIT_SHIFT           (3U)
#define ACODEC_DAC_ANA_CON2_DAC_L_DAC_INIT_MASK            (0x1U << ACODEC_DAC_ANA_CON2_DAC_L_DAC_INIT_SHIFT)           /* 0x00000008 */
#define ACODEC_DAC_ANA_CON2_DAC_R_REF_EN_SHIFT             (4U)
#define ACODEC_DAC_ANA_CON2_DAC_R_REF_EN_MASK              (0x1U << ACODEC_DAC_ANA_CON2_DAC_R_REF_EN_SHIFT)             /* 0x00000010 */
#define ACODEC_DAC_ANA_CON2_DAC_R_CLK_EN_SHIFT             (5U)
#define ACODEC_DAC_ANA_CON2_DAC_R_CLK_EN_MASK              (0x1U << ACODEC_DAC_ANA_CON2_DAC_R_CLK_EN_SHIFT)             /* 0x00000020 */
#define ACODEC_DAC_ANA_CON2_DAC_R_DAC_EN_SHIFT             (6U)
#define ACODEC_DAC_ANA_CON2_DAC_R_DAC_EN_MASK              (0x1U << ACODEC_DAC_ANA_CON2_DAC_R_DAC_EN_SHIFT)             /* 0x00000040 */
#define ACODEC_DAC_ANA_CON2_DAC_R_DAC_INIT_SHIFT           (7U)
#define ACODEC_DAC_ANA_CON2_DAC_R_DAC_INIT_MASK            (0x1U << ACODEC_DAC_ANA_CON2_DAC_R_DAC_INIT_SHIFT)           /* 0x00000080 */
/* DAC_ANA_CON3 */
#define ACODEC_DAC_ANA_CON3_OFFSET                         (0x44CU)
#define ACODEC_DAC_ANA_CON3_DAC_L_HPOUT_MUTE_SHIFT         (0U)
#define ACODEC_DAC_ANA_CON3_DAC_L_HPOUT_MUTE_MASK          (0x1U << ACODEC_DAC_ANA_CON3_DAC_L_HPOUT_MUTE_SHIFT)         /* 0x00000001 */
#define ACODEC_DAC_ANA_CON3_DAC_L_HPOUT_EN_SHIFT           (1U)
#define ACODEC_DAC_ANA_CON3_DAC_L_HPOUT_EN_MASK            (0x1U << ACODEC_DAC_ANA_CON3_DAC_L_HPOUT_EN_SHIFT)           /* 0x00000002 */
#define ACODEC_DAC_ANA_CON3_DAC_L_HPOUT_INIT_SHIFT         (2U)
#define ACODEC_DAC_ANA_CON3_DAC_L_HPOUT_INIT_MASK          (0x1U << ACODEC_DAC_ANA_CON3_DAC_L_HPOUT_INIT_SHIFT)         /* 0x00000004 */
#define ACODEC_DAC_ANA_CON3_DAC_R_HPOUT_MUTE_SHIFT         (4U)
#define ACODEC_DAC_ANA_CON3_DAC_R_HPOUT_MUTE_MASK          (0x1U << ACODEC_DAC_ANA_CON3_DAC_R_HPOUT_MUTE_SHIFT)         /* 0x00000010 */
#define ACODEC_DAC_ANA_CON3_DAC_R_HPOUT_EN_SHIFT           (5U)
#define ACODEC_DAC_ANA_CON3_DAC_R_HPOUT_EN_MASK            (0x1U << ACODEC_DAC_ANA_CON3_DAC_R_HPOUT_EN_SHIFT)           /* 0x00000020 */
#define ACODEC_DAC_ANA_CON3_DAC_R_HPOUT_INIT_SHIFT         (6U)
#define ACODEC_DAC_ANA_CON3_DAC_R_HPOUT_INIT_MASK          (0x1U << ACODEC_DAC_ANA_CON3_DAC_R_HPOUT_INIT_SHIFT)         /* 0x00000040 */
/* DAC_ANA_CON4 */
#define ACODEC_DAC_ANA_CON4_OFFSET                         (0x450U)
#define ACODEC_DAC_ANA_CON4_DAC_L_LINEOUT_EN_SHIFT         (0U)
#define ACODEC_DAC_ANA_CON4_DAC_L_LINEOUT_EN_MASK          (0x1U << ACODEC_DAC_ANA_CON4_DAC_L_LINEOUT_EN_SHIFT)         /* 0x00000001 */
#define ACODEC_DAC_ANA_CON4_DAC_L_LINEOUT_MUTE_SHIFT       (1U)
#define ACODEC_DAC_ANA_CON4_DAC_L_LINEOUT_MUTE_MASK        (0x1U << ACODEC_DAC_ANA_CON4_DAC_L_LINEOUT_MUTE_SHIFT)       /* 0x00000002 */
#define ACODEC_DAC_ANA_CON4_DAC_L_GAIN_SHIFT               (2U)
#define ACODEC_DAC_ANA_CON4_DAC_L_GAIN_MASK                (0x3U << ACODEC_DAC_ANA_CON4_DAC_L_GAIN_SHIFT)               /* 0x0000000C */
#define ACODEC_DAC_ANA_CON4_DAC_R_LINEOUT_EN_SHIFT         (4U)
#define ACODEC_DAC_ANA_CON4_DAC_R_LINEOUT_EN_MASK          (0x1U << ACODEC_DAC_ANA_CON4_DAC_R_LINEOUT_EN_SHIFT)         /* 0x00000010 */
#define ACODEC_DAC_ANA_CON4_DAC_R_LINEOUT_MUTE_SHIFT       (5U)
#define ACODEC_DAC_ANA_CON4_DAC_R_LINEOUT_MUTE_MASK        (0x1U << ACODEC_DAC_ANA_CON4_DAC_R_LINEOUT_MUTE_SHIFT)       /* 0x00000020 */
#define ACODEC_DAC_ANA_CON4_DAC_R_GAIN_SHIFT               (6U)
#define ACODEC_DAC_ANA_CON4_DAC_R_GAIN_MASK                (0x3U << ACODEC_DAC_ANA_CON4_DAC_R_GAIN_SHIFT)               /* 0x000000C0 */
/* DAC_ANA_CON5 */
#define ACODEC_DAC_ANA_CON5_OFFSET                         (0x454U)
#define ACODEC_DAC_ANA_CON5_DAC_L_HPOUT_GAIN_SHIFT         (0U)
#define ACODEC_DAC_ANA_CON5_DAC_L_HPOUT_GAIN_MASK          (0x1FU << ACODEC_DAC_ANA_CON5_DAC_L_HPOUT_GAIN_SHIFT)        /* 0x0000001F */
/* DAC_ANA_CON6 */
#define ACODEC_DAC_ANA_CON6_OFFSET                         (0x458U)
#define ACODEC_DAC_ANA_CON6_DAC_R_HPOUT_GAIN_SHIFT         (0U)
#define ACODEC_DAC_ANA_CON6_DAC_R_HPOUT_GAIN_MASK          (0x1FU << ACODEC_DAC_ANA_CON6_DAC_R_HPOUT_GAIN_SHIFT)        /* 0x0000001F */
/* DAC_ANA_CON7 */
#define ACODEC_DAC_ANA_CON7_OFFSET                         (0x45CU)
#define ACODEC_DAC_ANA_CON7_HPOUTL_DS_SHIFT                (0U)
#define ACODEC_DAC_ANA_CON7_HPOUTL_DS_MASK                 (0xFU << ACODEC_DAC_ANA_CON7_HPOUTL_DS_SHIFT)                /* 0x0000000F */
#define ACODEC_DAC_ANA_CON7_HPOUTR_DS_SHIFT                (4U)
#define ACODEC_DAC_ANA_CON7_HPOUTR_DS_MASK                 (0xFU << ACODEC_DAC_ANA_CON7_HPOUTR_DS_SHIFT)                /* 0x000000F0 */
/* DAC_ANA_CON8 */
#define ACODEC_DAC_ANA_CON8_OFFSET                         (0x460U)
#define ACODEC_DAC_ANA_CON8_LINEOUTL_DS_SHIFT              (0U)
#define ACODEC_DAC_ANA_CON8_LINEOUTL_DS_MASK               (0xFU << ACODEC_DAC_ANA_CON8_LINEOUTL_DS_SHIFT)              /* 0x0000000F */
#define ACODEC_DAC_ANA_CON8_HPOUTR_DS_SHIFT                (4U)
#define ACODEC_DAC_ANA_CON8_HPOUTR_DS_MASK                 (0xFU << ACODEC_DAC_ANA_CON8_HPOUTR_DS_SHIFT)                /* 0x000000F0 */
/* DAC_ANA_CON12 */
#define ACODEC_DAC_ANA_CON12_OFFSET                        (0x470U)
#define ACODEC_DAC_ANA_CON12_DAC_L_HPMIX_GAIN_SHIFT        (0U)
#define ACODEC_DAC_ANA_CON12_DAC_L_HPMIX_GAIN_MASK         (0x3U << ACODEC_DAC_ANA_CON12_DAC_L_HPMIX_GAIN_SHIFT)        /* 0x00000003 */
#define ACODEC_DAC_ANA_CON12_DAC_L_HPMIX_SEL_SHIFT         (2U)
#define ACODEC_DAC_ANA_CON12_DAC_L_HPMIX_SEL_MASK          (0x3U << ACODEC_DAC_ANA_CON12_DAC_L_HPMIX_SEL_SHIFT)         /* 0x0000000C */
#define ACODEC_DAC_ANA_CON12_DAC_R_HPMIX_GAIN_SHIFT        (4U)
#define ACODEC_DAC_ANA_CON12_DAC_R_HPMIX_GAIN_MASK         (0x3U << ACODEC_DAC_ANA_CON12_DAC_R_HPMIX_GAIN_SHIFT)        /* 0x00000030 */
#define ACODEC_DAC_ANA_CON12_DAC_R_HPMIX_SEL_SHIFT         (6U)
#define ACODEC_DAC_ANA_CON12_DAC_R_HPMIX_SEL_MASK          (0x3U << ACODEC_DAC_ANA_CON12_DAC_R_HPMIX_SEL_SHIFT)         /* 0x000000C0 */
/* DAC_ANA_CON13 */
#define ACODEC_DAC_ANA_CON13_OFFSET                        (0x474U)
#define ACODEC_DAC_ANA_CON13_DAC_L_HPMIX_EN_SHIFT          (0U)
#define ACODEC_DAC_ANA_CON13_DAC_L_HPMIX_EN_MASK           (0x1U << ACODEC_DAC_ANA_CON13_DAC_L_HPMIX_EN_SHIFT)          /* 0x00000001 */
#define ACODEC_DAC_ANA_CON13_DAC_L_HPMIX_INIT_SHIFT        (1U)
#define ACODEC_DAC_ANA_CON13_DAC_L_HPMIX_INIT_MASK         (0x1U << ACODEC_DAC_ANA_CON13_DAC_L_HPMIX_INIT_SHIFT)        /* 0x00000002 */
#define ACODEC_DAC_ANA_CON13_DAC_L_HPMIX_MUTE_SHIFT        (2U)
#define ACODEC_DAC_ANA_CON13_DAC_L_HPMIX_MUTE_MASK         (0x1U << ACODEC_DAC_ANA_CON13_DAC_L_HPMIX_MUTE_SHIFT)        /* 0x00000004 */
#define ACODEC_DAC_ANA_CON13_DAC_R_HPMIX_EN_SHIFT          (4U)
#define ACODEC_DAC_ANA_CON13_DAC_R_HPMIX_EN_MASK           (0x1U << ACODEC_DAC_ANA_CON13_DAC_R_HPMIX_EN_SHIFT)          /* 0x00000010 */
#define ACODEC_DAC_ANA_CON13_DAC_R_HPMIX_INIT_SHIFT        (5U)
#define ACODEC_DAC_ANA_CON13_DAC_R_HPMIX_INIT_MASK         (0x1U << ACODEC_DAC_ANA_CON13_DAC_R_HPMIX_INIT_SHIFT)        /* 0x00000020 */
#define ACODEC_DAC_ANA_CON13_DAC_R_HPMIX_MUTE_SHIFT        (6U)
#define ACODEC_DAC_ANA_CON13_DAC_R_HPMIX_MUTE_MASK         (0x1U << ACODEC_DAC_ANA_CON13_DAC_R_HPMIX_MUTE_SHIFT)        /* 0x00000040 */
/* DAC_ANA_CON14 */
#define ACODEC_DAC_ANA_CON14_OFFSET                        (0x478U)
#define ACODEC_DAC_ANA_CON14_DAC_CURRENT_CHARGE_SEL_SHIFT  (0U)
#define ACODEC_DAC_ANA_CON14_DAC_CURRENT_CHARGE_SEL_MASK   (0xFU << ACODEC_DAC_ANA_CON14_DAC_CURRENT_CHARGE_SEL_SHIFT)  /* 0x0000000F */
#define ACODEC_DAC_ANA_CON14_VCM_LINEOUT_EN_SHIFT          (4U)
#define ACODEC_DAC_ANA_CON14_VCM_LINEOUT_EN_MASK           (0x1U << ACODEC_DAC_ANA_CON14_VCM_LINEOUT_EN_SHIFT)          /* 0x00000010 */
/* DAC_ANA_CON15 */
#define ACODEC_DAC_ANA_CON15_OFFSET                        (0x47CU)
#define ACODEC_DAC_ANA_CON15_POP_CTRL_L_SHIFT              (0U)
#define ACODEC_DAC_ANA_CON15_POP_CTRL_L_MASK               (0x3U << ACODEC_DAC_ANA_CON15_POP_CTRL_L_SHIFT)              /* 0x00000003 */
#define ACODEC_DAC_ANA_CON15_POP_CTRL_R_SHIFT              (4U)
#define ACODEC_DAC_ANA_CON15_POP_CTRL_R_MASK               (0x3U << ACODEC_DAC_ANA_CON15_POP_CTRL_R_SHIFT)              /* 0x00000030 */
#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif /* __RK3308_H */
