#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jun  1 16:26:10 2024
# Process ID: 24428
# Current directory: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13892 C:\Users\Gu Jiyang\Documents\ShuDian\SRAM\SRAM.xpr
# Log file: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/vivado.log
# Journal file: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM\vivado.jou
# Running On: LAPTOP-875KIHE8, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16962 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.020 ; gain = 413.465
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 16:26:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 16:26:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.281 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 16:30:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 16:30:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 16:54:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 16:54:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 16:58:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 16:58:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs synth_1 -jobs 16
[Sat Jun  1 17:52:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jun  1 17:53:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 17:54:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 17:56:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 17:58:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 17:58:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs synth_1 -jobs 16
[Sat Jun  1 18:16:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jun  1 18:17:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 18:18:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs synth_1 -jobs 16
[Sat Jun  1 18:24:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jun  1 18:25:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 18:26:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs synth_1 -jobs 16
[Sat Jun  1 18:30:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jun  1 18:30:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 18:32:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs synth_1 -jobs 16
[Sat Jun  1 18:37:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jun  1 18:39:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 18:40:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs synth_1 -jobs 16
[Sat Jun  1 18:55:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jun  1 18:58:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 19:00:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs synth_1 -jobs 16
[Sat Jun  1 19:06:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jun  1 19:08:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 19:10:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs synth_1 -jobs 16
[Sat Jun  1 19:13:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jun  1 19:15:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 19:16:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs synth_1 -jobs 16
[Sat Jun  1 19:20:09 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jun  1 19:21:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 19:22:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs synth_1 -jobs 16
[Sat Jun  1 19:28:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jun  1 19:31:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 19:33:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 19:37:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 19:37:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2013.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 19:42:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 19:42:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 19:58:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 19:58:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 20:04:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 20:04:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 20:09:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 20:09:31 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 20:14:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 20:14:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 20:26:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 20:26:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 20:30:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 20:30:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 20:33:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 20:33:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2045.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2111.090 ; gain = 0.066
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2697.504 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2697.504 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2697.504 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.504 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2697.504 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2697.504 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2697.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2842.215 ; gain = 796.320
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 20:40:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 20:40:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 20:45:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 20:45:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 20:52:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 20:52:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 20:56:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 20:56:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.srcs/utils_1/imports/synth_1/SRAM.dcp with file C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/SRAM.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jun  1 21:11:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/synth_1/runme.log
[Sat Jun  1 21:11:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Gu Jiyang/Documents/ShuDian/SRAM/SRAM.runs/impl_1/SRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  1 21:17:17 2024...
