{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09951,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09987,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000491052,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000603908,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000287236,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000603908,
	"finish__design__instance__count__class:buffer": 21,
	"finish__design__instance__area__class:buffer": 31.92,
	"finish__design__instance__count__class:timing_repair_buffer": 9,
	"finish__design__instance__area__class:timing_repair_buffer": 7.182,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 6.65,
	"finish__design__instance__count__class:multi_input_combinational_cell": 126,
	"finish__design__instance__area__class:multi_input_combinational_cell": 164.388,
	"finish__design__instance__count": 165,
	"finish__design__instance__area": 210.14,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.287779,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.695644,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.809164,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.72714e-05,
	"finish__power__switching__total": 6.19174e-05,
	"finish__power__leakage__total": 5.54851e-06,
	"finish__power__total": 0.000134737,
	"finish__design__io": 20,
	"finish__design__die__area": 4131.28,
	"finish__design__core__area": 3827.21,
	"finish__design__instance__count": 253,
	"finish__design__instance__area": 233.548,
	"finish__design__instance__count__stdcell": 253,
	"finish__design__instance__area__stdcell": 233.548,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0610231,
	"finish__design__instance__utilization__stdcell": 0.0610231,
	"finish__design__rows": 44,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 44,
	"finish__design__sites": 14388,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 14388,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}