# Compile of mac_cell.sv failed with 1 errors.
# Compile of sim_fp_mac.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of mac_cell.sv failed with 1 errors.
# Compile of mac_cell_tb.sv failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of mac_cell.sv was successful.
# Compile of mac_cell_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim work.mac_cell_tb
# vsim work.mac_cell_tb 
# Start time: 22:21:00 on Nov 05,2025
# Loading sv_std.std
# Loading work.mac_cell_tb
# Loading work.mac_cell
# Loading work.Float8_unpack
# Loading work.bf16_pack
# Loading work.sim_fp_mac
run -all
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4134
# Time: 90 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4170
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(51)
#    Time: 110 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 51
# Compile of mac_cell_tb.sv failed with 7 errors.
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time:0 | mode:0 | a:00 b:00 || a_out:00 | C_bf16:0000
# Time:50 | mode:0 | a:3c b:42 || a_out:00 | C_bf16:0000
# t=70  A=3c B=42  a_out=00  BF16: dut=0000 expect=0000
# Time:70 | mode:0 | a:3c b:42 || a_out:3c | C_bf16:4070
# t=90  A=3c B=42  a_out=3c  BF16: dut=4070 expect=4070
# Time:90 | mode:0 | a:3c b:42 || a_out:3c | C_bf16:40f0
# t=110  A=3c B=42  a_out=3c  BF16: dut=40f0 expect=40f0
# Time:110 | mode:0 | a:3c b:42 || a_out:3c | C_bf16:4134
# t=130  A=3c B=42  a_out=3c  BF16: dut=4134 expect=4134
# Time:130 | mode:0 | a:3c b:42 || a_out:3c | C_bf16:4170
# t=150  A=3c B=42  a_out=3c  BF16: dut=4170 expect=4170
# Time:150 | mode:0 | a:3c b:42 || a_out:3c | C_bf16:4196
# Time:170 | mode:1 | a:3c b:42 || a_out:3c | C_bf16:41b4
# ** Error: E5M2 mismatch at t=190: dut=41b4 expect=4070
#    Time: 190 ps  Scope: mac_cell_tb File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 151
# Time:190 | mode:1 | a:3c b:42 || a_out:3c | C_bf16:41cc
# ** Error: E5M2 mismatch at t=210: dut=41cc expect=40d8
#    Time: 210 ps  Scope: mac_cell_tb File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 151
# Time:210 | mode:1 | a:3c b:42 || a_out:3c | C_bf16:41e4
# ** Error: E5M2 mismatch at t=230: dut=41e4 expect=411c
#    Time: 230 ps  Scope: mac_cell_tb File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 151
# [TB] Done
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(155)
#    Time: 230 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 155
# Compile of mac_cell.sv was successful.
restart
# Compile of mac_cell_tb.sv failed with 5 errors.
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
# Loading work.mac_cell
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time:0 | mode:0 | clr:0 | a:00 b:00 || a_out:00 | C_bf16:0000
# Time:50000 | mode:0 | clr:0 | a:3c b:42 || a_out:00 | C_bf16:0000
# t=70000  E4M3  dut=0000 expect=0000
# Time:70000 | mode:0 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:4070
# t=90000  E4M3  dut=4070 expect=4070
# Time:90000 | mode:0 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:40f0
# t=110000  E4M3  dut=40f0 expect=40f0
# Time:110000 | mode:0 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:4134
# t=130000  E4M3  dut=4134 expect=4134
# Time:130000 | mode:0 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:4170
# t=150000  E4M3  dut=4170 expect=4170
# Time:150000 | mode:0 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:4196
# Time:170000 | mode:1 | clr:1 | a:3c b:42 || a_out:3c | C_bf16:41b4
# t=190000  E5M2  dut=41b4 expect=4070 (after clear)
# ** Error: Mismatch E5M2-first @ t=190000: dut=41b4 expect=4070
#    Time: 190 ns  Scope: mac_cell_tb File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 155
# Time:190000 | mode:1 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:41cc
# t=210000  E5M2  dut=41cc expect=40d8
# ** Error: Mismatch E5M2 @ t=210000: dut=41cc expect=40d8
#    Time: 210 ns  Scope: mac_cell_tb File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 165
# Time:210000 | mode:1 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:4040
# t=230000  E5M2  dut=4040 expect=411c
# ** Error: Mismatch E5M2 @ t=230000: dut=4040 expect=411c
#    Time: 230 ns  Scope: mac_cell_tb File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 165
# Time:230000 | mode:1 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:40c0
# t=250000  E5M2  dut=40c0 expect=414c
# ** Error: Mismatch E5M2 @ t=250000: dut=40c0 expect=414c
#    Time: 250 ns  Scope: mac_cell_tb File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 165
# [TB] Done
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(169)
#    Time: 250 ns  Iteration: 1  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 169
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time:0 | mode:0 | clr:0 | a:00 b:00 || a_out:00 | C_bf16:0000
# Time:50000 | mode:0 | clr:0 | a:3c b:42 || a_out:00 | C_bf16:0000
# Time:70000 | mode:1 | clr:1 | a:3c b:42 || a_out:3c | C_bf16:4070
# t=90000  E5M2  dut=4070 expect=4070 (first after clear)
# Time:90000 | mode:1 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:40d8
# Time:110000 | mode:1 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:4040
# ** Error: Mismatch E5M2 @ t=130000: dut=4040 expect=411c
#    Time: 130 ns  Scope: mac_cell_tb File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 155
# Time:130000 | mode:1 | clr:0 | a:3c b:42 || a_out:3c | C_bf16:40c0
# ** Error: Mismatch E5M2 @ t=150000: dut=40c0 expect=414c
#    Time: 150 ns  Scope: mac_cell_tb File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 155
# [TB] Done
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(159)
#    Time: 150 ns  Iteration: 1  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 159
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'clear_accum'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4134
# Time: 90 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4170
# Time: 110 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4196
# Time: 130 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 41b4
# Time: 150 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 41d2
# Time: 170 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 41f0
# Time: 190 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4207
# Time: 210 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4216
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(58)
#    Time: 230 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 58
restart
# Compile of mac_cell_tb.sv failed with 1 errors.
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4134
# Time: 90 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4170
# Time: 110 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4196
# Time: 130 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 41b4
# Time: 150 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 41d2
# Time: 170 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4070
# Time: 190 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 40f0
# Time: 210 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4134
# Time: 230 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4170
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(64)
#    Time: 250 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 64
add wave -position insertpoint sim:/mac_cell_tb/dut/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4134
# Time: 90 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4170
# Time: 110 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4196
# Time: 130 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 41b4
# Time: 150 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 41d2
# Time: 170 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4070
# Time: 190 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 40f0
# Time: 210 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4134
# Time: 230 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4170
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(64)
#    Time: 250 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 64
# Compile of mac_cell.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'mac_valid'.
# Compile of mac_cell_tb.sv failed with 1 errors.
# Compile of mac_cell_tb.sv failed with 1 errors.
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# mac_valid didnt go high
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(60)
#    Time: 20 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in NamedBeginStat timeout at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 60
# Compile of mac_cell.sv was successful.
# Compile of mac_cell_tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
# Loading work.mac_cell
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# mac_valid didnt go high
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(65)
#    Time: 30 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in NamedBeginStat timeout at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 65
quit -sim
# End time: 23:40:51 on Nov 05,2025, Elapsed time: 1:19:51
# Errors: 0, Warnings: 5
# Compile of bf16_pack.sv was successful.
# Compile of bf16_unpack.sv was successful.
# Compile of Float8_pack.sv was successful.
# Compile of Float8_unpack.sv was successful.
# Compile of mac_cell.sv was successful.
# Compile of mac_cell_tb.sv was successful.
# Compile of sim_fp_mac.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim work.mac_cell_tb
# vsim work.mac_cell_tb 
# Start time: 23:41:24 on Nov 05,2025
# Loading sv_std.std
# Loading work.mac_cell_tb
# Loading work.mac_cell
# Loading work.Float8_unpack
# Loading work.sim_fp_mac
# Loading work.bf16_pack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# mac_valid didnt go high
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(65)
#    Time: 30 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in NamedBeginStat timeout at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 65
add wave -position insertpoint sim:/mac_cell_tb/dut/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# mac_valid didnt go high
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(65)
#    Time: 30 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in NamedBeginStat timeout at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 65
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# MAC operation completed in E4M3 mode.
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 40f0
# Time: 90 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4070
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(82)
#    Time: 170 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 82
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# MAC operation completed in E4M3 mode.
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 40f0
# Time: 90 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4070
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(85)
#    Time: 170 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 85
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# MAC operation completed in E4M3 mode.
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 40f0
# Time: 90 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4070
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# MAC operation completed in E4M3 mode.
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 40f0
# Time: 90 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4070
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# MAC operation completed in E4M3 mode.
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 40f0
# Time: 90 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4070
# mac_valid didnt go high
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(92)
#    Time: 270 ps  Iteration: 1  Instance: /mac_cell_tb
# Break in NamedBeginStat timeout2 at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 92
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# MAC operation completed in E4M3 mode.
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 40f0
# MAC operation completed in E5M2 mode.
# Time: 90 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4070
# Time: 110 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 40f0
# Compile of mac_cell_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell_tb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# MAC operation completed in E4M3 mode.
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# Time: 50 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 40f0
# Time: 70 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 40f0
# MAC operation completed in E5M2 mode.
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(98)
#    Time: 90 ps  Iteration: 4  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 98
# Compile of mac_cell.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_cell
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /mac_cell_tb/dut File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(18): [TFMPC] - Missing connection for port 'done'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# ** Warning: sim_fp_mac: X/Z detected on inputs
#    Time: 0 ps  Scope: mac_cell_tb.dut.u_mac File: C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/sim_fp_mac.sv Line: 23
# Time: 0 | mode_fp8: x | out_bf16_en: x | a_raw: xx | b_raw: xx || a_out: 00 | mac_packed_bf: 0000
# Time: 20 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 00 | mac_packed_bf: 0000
# Time: 30 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 4070
# MAC operation completed in E4M3 mode.
# Time: 50 | mode_fp8: 0 | out_bf16_en: 1 | a_raw: 3c | b_raw: 42 || a_out: 3c | mac_packed_bf: 40f0
# Time: 90 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 3c | mac_packed_bf: 40f0
# Time: 110 | mode_fp8: 1 | out_bf16_en: 1 | a_raw: 41 | b_raw: 3e || a_out: 41 | mac_packed_bf: 4070
# MAC operation completed in E5M2 mode.
# ** Note: $stop    : C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv(98)
#    Time: 130 ps  Iteration: 3  Instance: /mac_cell_tb
# Break in Module mac_cell_tb at C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/mac_cell/mac_cell_tb.sv line 98
