// Seed: 3101402698
module module_0 (
    output wand  id_0,
    input  tri0  id_1,
    input  uwire id_2
);
  always @* begin : LABEL_0
    deassign id_0.id_2;
  end
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output uwire id_8,
    output tri id_9,
    input wor id_10,
    input wand id_11,
    output supply0 id_12,
    output supply0 id_13,
    output tri0 id_14
    , id_17,
    input supply0 id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_6
  );
  wire id_19 = id_19 - 1 == id_1;
  wire id_20;
  tri1 id_21;
  id_22(
      .id_0(id_4),
      .id_1(""),
      .id_2(id_10),
      .id_3(1'b0),
      .id_4((id_15 == id_1 * 1 - 1'h0)),
      .id_5(1 == id_12),
      .id_6(1)
  );
  wand  id_23;
  wire  id_24;
  uwire id_25 = 1;
  wor   id_26;
  assign id_14 = (id_23) != {1'b0, id_21};
  assign id_21 = id_26;
  wire id_27;
endmodule
