
---------- Begin Simulation Statistics ----------
final_tick                                16501539000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 270813                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689056                       # Number of bytes of host memory used
host_op_rate                                   270911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.93                       # Real time elapsed on the host
host_tick_rate                              446877917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016502                       # Number of seconds simulated
sim_ticks                                 16501539000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.283371                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61231                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64262                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               866                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             64399                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              247                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66595                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10003706                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.650154                       # CPI: cycles per instruction
system.cpu.discardedOps                          2703                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4947835                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3686752                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1308783                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5137983                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606004                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         16501539                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5007137     50.05%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                3686523     36.85%     86.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1309937     13.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10003706                       # Class of committed instruction
system.cpu.tickCycles                        11363556                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        29127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66562                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        37267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        74903                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            116                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28967                       # Transaction distribution
system.membus.trans_dist::CleanEvict              160                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37149                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37149                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       103997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 103997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16998912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16998912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37435                       # Request fanout histogram
system.membus.respLayer1.occupancy          650668750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           530034000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               488                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          289                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           404                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           84                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       111443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                112540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       177408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18979840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19157248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           29243                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7415552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            66880                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002437                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049611                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  66718     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    161      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              66880                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          372471000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         335098998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3636999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   25                       # number of demand (read+write) hits
system.l2.demand_hits::total                      199                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 174                       # number of overall hits
system.l2.overall_hits::.cpu.data                  25                       # number of overall hits
system.l2.overall_hits::total                     199                       # number of overall hits
system.l2.demand_misses::.cpu.inst                230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37208                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37438                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               230                       # number of overall misses
system.l2.overall_misses::.cpu.data             37208                       # number of overall misses
system.l2.overall_misses::total                 37438                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4400914000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4427535000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26621000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4400914000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4427535000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37233                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37637                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37233                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37637                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.569307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994713                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.569307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994713                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115743.478261                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118278.703505                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118263.128372                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 115743.478261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118278.703505                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118263.128372                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28967                       # number of writebacks
system.l2.writebacks::total                     28967                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37435                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21942000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3656595000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3678537000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21942000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3656595000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3678537000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.566832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994633                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.566832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994633                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95816.593886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98279.712950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98264.645385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95816.593886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98279.712950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98264.645385                       # average overall mshr miss latency
system.l2.replacements                          29243                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36907                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36907                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          258                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              258                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          258                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          258                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           37149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37149                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4393906000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4393906000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118277.907884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118277.907884                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3650926000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3650926000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98277.907884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98277.907884                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26621000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26621000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.569307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.569307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115743.478261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115743.478261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21942000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21942000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.566832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.566832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95816.593886                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95816.593886                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           84                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            84                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.702381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.702381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118779.661017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118779.661017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.678571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.678571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99456.140351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99456.140351                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7336.838748                       # Cycle average of tags in use
system.l2.tags.total_refs                       74855                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37435                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        46.220018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7290.618729                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.005642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.889968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.895610                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5944                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    636299                       # Number of tag accesses
system.l2.tags.data_accesses                   636299                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9524736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9583360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7415552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7415552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           37206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        28967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3552638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         577202890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             580755528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3552638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3552638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      449385479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            449385479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      449385479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3552638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        577202890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1030141007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    115868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    148824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000886806250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5792                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5792                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              220348                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110051                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37435                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28967                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149740                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115868                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7180                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3088396750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  748700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5896021750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20625.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39375.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135535                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104199                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149740                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115868                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   37401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   37407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    657.699493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   532.445401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.786347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          259      1.00%      1.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          263      1.02%      2.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10540     40.78%     42.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          181      0.70%     43.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1149      4.45%     47.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          182      0.70%     48.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          691      2.67%     51.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          284      1.10%     52.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12294     47.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25843                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.850138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.059450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    415.296909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         5790     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5792                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.999482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.999389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.057277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.02%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5788     99.93%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5792                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9583360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7413568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9583360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7415552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       580.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       449.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    580.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    449.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16501226000                       # Total gap between requests
system.mem_ctrls.avgGap                     248504.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9524736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7413568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3552638.332703392487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 577202889.984988689423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 449265247.320265114307                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       148824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115868                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33838000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5862183750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 314377917500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36941.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39390.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2713241.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             92091720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             48947910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           534557520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          301595940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1302422160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3609367110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3297124320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9186106680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.681815                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8447726750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    550940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7502872250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             92427300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49126275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           534586080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          303073200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1302422160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3619651050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3288464160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9189750225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.902615                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8425342500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    550940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7525256500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     16501539000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       304312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           304312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       304312                       # number of overall hits
system.cpu.icache.overall_hits::total          304312                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            404                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           404                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32964000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32964000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32964000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32964000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       304716                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       304716                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       304716                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       304716                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001326                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001326                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001326                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001326                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81594.059406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81594.059406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81594.059406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81594.059406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          289                       # number of writebacks
system.cpu.icache.writebacks::total               289                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32156000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32156000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001326                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001326                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001326                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001326                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79594.059406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79594.059406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79594.059406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79594.059406                       # average overall mshr miss latency
system.cpu.icache.replacements                    289                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       304312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          304312                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           404                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32964000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32964000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       304716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       304716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81594.059406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81594.059406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32156000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32156000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79594.059406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79594.059406                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           114.875998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              304716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               404                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            754.247525                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   114.875998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            609836                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           609836                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4803523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4803523                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4803569                       # number of overall hits
system.cpu.dcache.overall_hits::total         4803569                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        74372                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          74372                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        74383                       # number of overall misses
system.cpu.dcache.overall_misses::total         74383                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8994672000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8994672000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8994672000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8994672000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4877895                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4877895                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4877952                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4877952                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015247                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015247                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015249                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015249                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120941.644705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120941.644705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120923.759461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120923.759461                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36907                       # number of writebacks
system.cpu.dcache.writebacks::total             36907                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        37144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        37144                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37144                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        37228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37233                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4512603000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4512603000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4513191000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4513191000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007632                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007632                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007633                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 121215.294939                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 121215.294939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 121214.809443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 121214.809443                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36977                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3567984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3567984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3568071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3568071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95045.977011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95045.977011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7248000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7248000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91746.835443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91746.835443                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1235539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1235539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        74285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        74285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8986403000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8986403000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1309824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120971.972807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120971.972807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        37136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        37136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4505355000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4505355000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 121277.961722                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 121277.961722                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.192982                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.192982                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       588000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       588000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.087719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.087719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       117600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       117600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.720744                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4840830                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.014503                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.720744                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9793193                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9793193                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16501539000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
