Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 28 11:36:38 2025
| Host         : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hw_proj1_wrapper_control_sets_placed.rpt
| Design       : hw_proj1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   109 |
|    Minimum number of control sets                        |   109 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   472 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   109 |
| >= 0 to < 4        |    45 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     1 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             434 |          111 |
| No           | No                    | Yes                    |              75 |           25 |
| No           | Yes                   | No                     |             392 |          141 |
| Yes          | No                    | No                     |             212 |           41 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             383 |          109 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                  Enable Signal                                                                                                                 |                                                                                                                             Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                           | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                      | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                      | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                     | hw_proj1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | hw_proj1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0                                                                                                                       | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                     | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                         | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                  | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                  |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                     | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                    | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rst_reg                                                                                                            |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[132]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[132]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              9 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                           | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |              9 |         2.25 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                                                                                          | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                      | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                                     |                2 |              9 |         4.50 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0                                                                                                                         | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                  | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                   | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |             12 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                      | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                5 |             12 |         2.40 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                               | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                     |                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                     |                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |             13 |         6.50 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                                                    |                                                                                                                                                                                                                                                                          |                3 |             15 |         5.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                     | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                             | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                7 |             17 |         2.43 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                   | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                6 |             17 |         2.83 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                6 |             21 |         3.50 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |               11 |             22 |         2.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |               13 |             23 |         1.77 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |             25 |         6.25 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             28 |         3.50 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               11 |             28 |         2.55 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             29 |         5.80 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                5 |             29 |         5.80 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                9 |             31 |         3.44 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                        | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |         4.00 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                  | hw_proj1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                       | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |               10 |             33 |         3.30 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               12 |             33 |         2.75 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 | hw_proj1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                  |                                                                                                                                                                                                                                                                          |                5 |             33 |         6.60 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                7 |             40 |         5.71 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                | hw_proj1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               25 |             87 |         3.48 |
|  hw_proj1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |              113 |            436 |         3.86 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


