$date
	Mon Nov  7 15:53:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tFF_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module tFFq $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
0!
$end
#20
1!
1#
0"
#40
0!
0#
1"
#50
0$
#60
0"
#70
1#
1$
#80
0$
1"
#100
1!
0"
#110
