
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132797                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489528                       # Number of bytes of host memory used
host_op_rate                                   155954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33397.47                       # Real time elapsed on the host
host_tick_rate                               30445646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4435082101                       # Number of instructions simulated
sim_ops                                    5208456112                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7250125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14473060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.777098                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       237391383                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    247858191                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1126087                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    358219005                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      7754277                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      7954989                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       200712                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       490643060                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        55097517                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         902359923                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        890979661                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1125213                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          481189312                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     180203121                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     10213827                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     55779925                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2435082100                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2850970387                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2431040255                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.172737                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.334764                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1715994304     70.59%     70.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    148321838      6.10%     76.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    181712982      7.47%     84.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     34271119      1.41%     85.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    108940615      4.48%     90.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27716162      1.14%     91.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16719808      0.69%     91.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17160306      0.71%     92.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    180203121      7.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2431040255                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     54076430                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2453686947                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             506736638                       # Number of loads committed
system.switch_cpus.commit.membars            11348505                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1771365815     62.13%     62.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    147186083      5.16%     67.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     18866528      0.66%     67.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     12483477      0.44%     68.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      5136108      0.18%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     17022805      0.60%     69.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     20483420      0.72%     69.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      2865427      0.10%     69.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     17766974      0.62%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1134816      0.04%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    506736638     17.77%     88.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    329922296     11.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2850970387                       # Class of committed instruction
system.switch_cpus.commit.refs              836658934                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         158899730                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2435082100                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2850970387                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.001357                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.001357                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1805189286                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           896                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    236874026                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2918238162                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        163617972                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         380270332                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1167530                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3308                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      88139653                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           490643060                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         290920165                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2145406347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        229416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2510346730                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2336808                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.201216                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    291809986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    300243177                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.029511                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438384782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.202656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.517351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1870185064     76.70%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         89621080      3.68%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         33007296      1.35%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         56293383      2.31%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         39008883      1.60%     85.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         45286556      1.86%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         95063613      3.90%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24179050      0.99%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        185739857      7.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438384782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1314194                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        485406440                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.186534                       # Inst execution rate
system.switch_cpus.iew.exec_refs            858787432                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          331901942                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       236595566                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     515586745                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     10249601                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        43031                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    333370227                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2906748505                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     526885490                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1766864                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2893228985                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         646679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     104201886                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1167530                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     105784527                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        57981                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    146369439                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1069                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        66179                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     11658687                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      8850075                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3447905                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        66179                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       653893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       660301                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2907312032                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2880525593                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581259                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1689902249                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.181324                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2880797507                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3493487905                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2064482010                       # number of integer regfile writes
system.switch_cpus.ipc                       0.998645                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.998645                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1785736711     61.68%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    147217141      5.09%     66.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     20008706      0.69%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     12483854      0.43%     67.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5407472      0.19%     68.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     17575871      0.61%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     20483423      0.71%     69.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3430456      0.12%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     21965324      0.76%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1134816      0.04%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           69      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    526945897     18.20%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    332606109     11.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2894995849                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            48815556                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016862                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5983442     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        2255977      4.62%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            36      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      1694198      3.47%     20.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      1319536      2.70%     23.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       558648      1.14%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17710651     36.28%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      19293065     39.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2757430101                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7910931512                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2708530346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2738168674                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2896498903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2894995849                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     10249602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     55777988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9710                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        35775                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    110057840                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438384782                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.187260                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.960941                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1528786668     62.70%     62.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    244412623     10.02%     72.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    181436638      7.44%     80.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    119095264      4.88%     85.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    121208317      4.97%     90.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    104929663      4.30%     94.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     75775130      3.11%     97.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     35632037      1.46%     98.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     27108442      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438384782                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.187259                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      186381304                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    366270234                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    171995247                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    224421447                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     22605222                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     24215409                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    515586745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    333370227                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3179605041                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      117712799                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       379415599                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3158281008                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       60714849                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        201067936                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      207286831                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      14894349                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5145607612                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2910871301                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3234492920                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         428079903                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22700020                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1167530                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     327083906                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         76211772                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3493551136                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1101569899                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     15762930                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         483386148                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     10249621                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    253259304                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5157586549                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5820857516                       # The number of ROB writes
system.switch_cpus.timesIdled                      20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        208858293                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       132458817                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        27197                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        27197                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7321583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7294390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14643167                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7321587                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7200797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       911139                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6311790                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49334                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7200797                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     11121369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10601822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21723191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21723191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    535338624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    509303936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1044642560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1044642560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7250131                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7250131    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7250131                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14726296449                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13931007839                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        67869968088                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7259283                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1893734                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13660575                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            62300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           62300                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7259234                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21964600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21964750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1062928384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1062941184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8232776                       # Total snoops (count)
system.tol2bus.snoopTraffic                 116625792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15554360                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.474207                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.502824                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8205576     52.75%     52.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7321587     47.07%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  27197      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15554360                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7745252499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15265396305                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            104250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    474953728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         474956800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     60381824                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       60381824                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3710576                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3710600                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       471733                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            471733                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    467102928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            467105949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      59383736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            59383736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      59383736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    467102928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           526489685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    936736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   7295302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000451261524                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        52743                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        52743                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           11542000                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            885059                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3710600                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    471733                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7421200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  943466                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                125850                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 6730                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           914003                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1067036                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           913607                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           640484                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           195409                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           193534                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           194582                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           167861                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           225130                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           166560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          157180                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          208319                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         1302167                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          295125                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          266710                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          387643                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            79895                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            45787                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            51968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            20832                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            87012                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            39050                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            23984                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            18842                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            20098                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            19233                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           20303                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           25980                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           22942                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           29284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          172187                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          259322                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.16                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.14                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                137151602450                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               36476750000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           273939414950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18799.87                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37549.87                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5300911                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 648816                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               69.26                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7421200                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              943466                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3346003                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3344608                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 293363                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 291024                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   9510                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   8958                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1113                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    771                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 44259                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 44962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 52457                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 52682                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 52765                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 52773                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 52778                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 52800                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 52830                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 52870                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 52975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 53016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 52932                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 53412                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 53376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 52777                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 52747                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 52745                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2282339                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   230.838641                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   171.879475                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   247.321722                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        46093      2.02%      2.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1722560     75.47%     77.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       181351      7.95%     85.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        71703      3.14%     88.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        41309      1.81%     90.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        28234      1.24%     91.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        21468      0.94%     92.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        16461      0.72%     93.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       153160      6.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2282339                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        52743                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    138.317843                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   112.262673                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   114.238635                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-63          7265     13.77%     13.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-127        29084     55.14%     68.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-191        10466     19.84%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-255          465      0.88%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-319            5      0.01%     89.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-383          263      0.50%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-447         2751      5.22%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-511         2056      3.90%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-575          264      0.50%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-639            6      0.01%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::704-767            5      0.01%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::768-831           55      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-895           50      0.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::896-959            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1216-1279            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        52743                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        52743                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.760063                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.740915                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.811620                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            7766     14.72%     14.72% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             691      1.31%     16.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           41895     79.43%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1262      2.39%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1084      2.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              42      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        52743                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             466902400                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                8054400                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               59950016                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              474956800                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            60381824                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      459.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       58.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   467.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    59.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.05                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016807323122                       # Total gap between requests
system.mem_ctrls0.avgGap                    243119.65                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    466899328                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     59950016                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 3021.221034857416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 459181663.709111988544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 58959065.553137578070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      7421152                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       943466                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2237322                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 273937177628                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23605355639794                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     46610.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36913.03                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  25019826.51                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   72.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7837785060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4165877760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        21483074760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2972001780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    332482925460                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    110468426400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      559675928820                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       550.424703                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 284136979854                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 698717051498                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8458136820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4495598745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        30605724240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1917671400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    428183664270                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     29878320000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      583804953075                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       574.154884                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  73121849651                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 909732181701                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    453056768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         453059968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     56243968                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       56243968                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3539506                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3539531                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       439406                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            439406                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    445567916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            445571063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      55314277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            55314277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      55314277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    445567916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           500885340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    872086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6969675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000591443584                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        49086                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        49086                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           11045688                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            823968                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3539531                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    439406                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7079062                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  878812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                109337                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 6726                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           866942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1050813                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           926659                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           634948                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           206603                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           187533                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           182923                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           136110                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           151601                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           153245                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          139653                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          169449                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         1275091                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          296866                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          240094                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          351195                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            90164                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            46025                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            51157                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            21087                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            77604                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            38857                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            24524                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            18516                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            20344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            18620                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           21162                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           26438                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           23662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           19524                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          118158                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          256223                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.15                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                126990832884                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               34848625000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           257673176634                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18220.35                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36970.35                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5104669                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 591884                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.24                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               67.87                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7079062                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              878812                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3221859                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3220654                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 259637                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 257160                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   5441                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   4974                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 41459                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 42111                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 48801                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 49060                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 49118                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 49112                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 49115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 49131                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 49155                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 49200                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 49325                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 49331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 49219                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 49555                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 49525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 49108                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 49089                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 49088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1558                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2145236                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   233.948354                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   172.929544                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   252.286672                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        45576      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1609927     75.05%     77.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       172454      8.04%     85.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        65897      3.07%     88.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        36749      1.71%     89.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        25743      1.20%     91.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        19836      0.92%     92.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        16474      0.77%     92.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       152580      7.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2145236                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        49086                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    141.989793                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   116.097492                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   117.092067                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-63          4421      9.01%      9.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-127        29730     60.57%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-191         9165     18.67%     88.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-255          355      0.72%     88.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-319            2      0.00%     88.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-383          278      0.57%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-447         2699      5.50%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-511         2055      4.19%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-575          213      0.43%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-639            4      0.01%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::704-767            9      0.02%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-831           69      0.14%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::832-895           73      0.15%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::896-959            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1152-1215            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1216-1279            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        49086                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        49086                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.766064                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.747774                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.792533                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6958     14.18%     14.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             640      1.30%     15.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           39347     80.16%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1252      2.55%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             856      1.74%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              24      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        49086                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             446062400                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                6997568                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               55812160                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              453059968                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            56243968                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      438.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       54.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   445.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    55.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.86                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.43                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016807152986                       # Total gap between requests
system.mem_ctrls1.avgGap                    255547.44                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    446059200                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     55812160                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3147.105244643141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 438686014.919163763523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 54889606.703394420445                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      7079012                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       878812                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1953156                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 257671223478                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23597878977438                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39063.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36399.32                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  26852021.79                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   72.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7137929400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3793899450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        19829165160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2631563820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    327050920650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    115042538880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      555751854960                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       546.565493                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 296081632392                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 686772398960                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8179062780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4347271170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        29934671340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1920615480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    427390318890                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     30546321600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      582584098860                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       572.954210                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  74853582982                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 908000448370                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        71452                       # number of demand (read+write) hits
system.l2.demand_hits::total                    71453                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        71452                       # number of overall hits
system.l2.overall_hits::total                   71453                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      7250082                       # number of demand (read+write) misses
system.l2.demand_misses::total                7250131                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      7250082                       # number of overall misses
system.l2.overall_misses::total               7250131                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4654137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 639941320905                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     639945975042                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4654137                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 639941320905                       # number of overall miss cycles
system.l2.overall_miss_latency::total    639945975042                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      7321534                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7321584                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7321534                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7321584                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.990241                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990241                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.990241                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990241                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94982.387755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88266.770073                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88266.815461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94982.387755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88266.770073                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88266.815461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              911139                       # number of writebacks
system.l2.writebacks::total                    911139                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      7250082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7250131                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      7250082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7250131                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4234422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 578045058300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 578049292722                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4234422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 578045058300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 578049292722                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.990241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990241                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.990241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990241                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 86416.775510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79729.451101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79729.496298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 86416.775510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79729.451101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79729.496298                       # average overall mshr miss latency
system.l2.replacements                        8232776                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       982595                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           982595                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       982595                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       982595                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6311741                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6311741                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        12966                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12966                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        49334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49334                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3564970113                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3564970113                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        62300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             62300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.791878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.791878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72261.931183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72261.931183                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        49334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          49334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3142960508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3142960508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.791878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.791878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63707.798030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63707.798030                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4654137                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4654137                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94982.387755                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94982.387755                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4234422                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4234422                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 86416.775510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86416.775510                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        58486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             58486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      7200748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7200748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 636376350792                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 636376350792                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7259234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7259234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.991943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.991943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88376.422948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88376.422948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      7200748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7200748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 574902097792                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 574902097792                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.991943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.991943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79839.219174                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79839.219174                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     8304294                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8232840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.008679                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.995564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    56.003980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.124931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.875062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 242088296                       # Number of tag accesses
system.l2.tags.data_accesses                242088296                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    290920092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2291209383                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    290920092                       # number of overall hits
system.cpu.icache.overall_hits::total      2291209383                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           72                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           72                       # number of overall misses
system.cpu.icache.overall_misses::total          1002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6157005                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6157005                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6157005                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6157005                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    290920164                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2291210385                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    290920164                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2291210385                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85513.958333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6144.715569                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85513.958333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6144.715569                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          356                       # number of writebacks
system.cpu.icache.writebacks::total               356                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4730031                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4730031                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4730031                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4730031                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 94600.620000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94600.620000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 94600.620000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94600.620000                       # average overall mshr miss latency
system.cpu.icache.replacements                    356                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    290920092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2291209383                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           72                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6157005                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6157005                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    290920164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2291210385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85513.958333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6144.715569                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4730031                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4730031                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 94600.620000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94600.620000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2291210363                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               980                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2337969.758163                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.263280                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.671441                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960358                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       89357205995                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      89357205995                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    656927766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1323149787                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    656927766                       # number of overall hits
system.cpu.dcache.overall_hits::total      1323149787                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     23835870                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       29445532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     23835870                       # number of overall misses
system.cpu.dcache.overall_misses::total      29445532                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2080359804073                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2080359804073                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2080359804073                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2080359804073                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    680763636                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1352595319                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    680763636                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1352595319                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.035013                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021770                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035013                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021770                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87278.534581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70651.119636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87278.534581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70651.119636                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6568358                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2610                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             70686                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    92.923040                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          174                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1919274                       # number of writebacks
system.cpu.dcache.writebacks::total           1919274                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     16519529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16519529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     16519529                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16519529                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7316341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7316341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7316341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7316341                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 649449489276                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 649449489276                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 649449489276                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 649449489276                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005409                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005409                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88766.979188                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88766.979188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88766.979188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88766.979188                       # average overall mshr miss latency
system.cpu.dcache.replacements               12935873                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    337376930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       739654383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     23677108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      28924369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2068798289826                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2068798289826                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    361054038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    768578752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065578                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87375.463668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71524.405245                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     16423067                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16423067                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7254041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7254041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 645688805217                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 645688805217                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89010.912017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89010.912017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    319550836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      583495404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       158762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       521163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11561514247                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11561514247                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    319709598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    584016567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000892                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72822.931476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22184.065728                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        96462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        96462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        62300                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        62300                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3760684059                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3760684059                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 60364.110096                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60364.110096                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     10205168                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     16132976                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         8755                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        13689                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    538055100                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    538055100                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     10213923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     16146665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000848                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 61456.893204                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 39305.654175                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         3562                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         3562                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         5193                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5193                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data    366353265                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    366353265                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000508                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 70547.518775                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70547.518775                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     10213758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     16146500                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     10213758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     16146500                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1368365392                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12936129                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.778583                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.934915                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.064399                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44329367617                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44329367617                       # Number of data accesses

---------- End Simulation Statistics   ----------
