{"Source Block": ["oh/emmu/hdl/emmu.v@93:103@HdlIdDef", "   reg [3:0] \t    emesh_ctrlmode_out;\n   reg [AW-1:0]     emesh_srcaddr_out;\n   reg [DW-1:0]\t    emesh_data_out; \n   reg [MW-1:0]     emmu_mem_array[MD-1:0];  \n   reg [63:0] \t    emmu_table_data_out;\n   reg [AW-1:0]     emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n   /*****************************/\n\n"], "Clone Blocks": [["oh/e_mmu/hdl/e_mmu.v@92:102", "   reg [1:0] \t      emesh_datamode_out;\n   reg [3:0] \t      emesh_ctrlmode_out;\n   reg [AW-1:0]       emesh_srcaddr_out;\n   reg [DW-1:0]\t      emesh_data_out; \n   reg [MW-1:0]       emmu_mem_array[MD-1:0];  \n   reg [63:0] \t      emmu_table_data_out;\n   reg [AW-1:0]       emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n   /*****************************/\n"], ["oh/e_mmu/hdl/e_mmu.v@93:103", "   reg [3:0] \t      emesh_ctrlmode_out;\n   reg [AW-1:0]       emesh_srcaddr_out;\n   reg [DW-1:0]\t      emesh_data_out; \n   reg [MW-1:0]       emmu_mem_array[MD-1:0];  \n   reg [63:0] \t      emmu_table_data_out;\n   reg [AW-1:0]       emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n   /*****************************/\n\n"], ["oh/emmu/hdl/emmu.v@92:102", "   reg [1:0] \t    emesh_datamode_out;\n   reg [3:0] \t    emesh_ctrlmode_out;\n   reg [AW-1:0]     emesh_srcaddr_out;\n   reg [DW-1:0]\t    emesh_data_out; \n   reg [MW-1:0]     emmu_mem_array[MD-1:0];  \n   reg [63:0] \t    emmu_table_data_out;\n   reg [AW-1:0]     emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n   /*****************************/\n"], ["oh/emmu/hdl/emmu.v@91:101", "   reg \t\t    emesh_write_out;\n   reg [1:0] \t    emesh_datamode_out;\n   reg [3:0] \t    emesh_ctrlmode_out;\n   reg [AW-1:0]     emesh_srcaddr_out;\n   reg [DW-1:0]\t    emesh_data_out; \n   reg [MW-1:0]     emmu_mem_array[MD-1:0];  \n   reg [63:0] \t    emmu_table_data_out;\n   reg [AW-1:0]     emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n"], ["oh/e_mmu/hdl/e_mmu.v@91:101", "   reg \t\t      emesh_write_out;\n   reg [1:0] \t      emesh_datamode_out;\n   reg [3:0] \t      emesh_ctrlmode_out;\n   reg [AW-1:0]       emesh_srcaddr_out;\n   reg [DW-1:0]\t      emesh_data_out; \n   reg [MW-1:0]       emmu_mem_array[MD-1:0];  \n   reg [63:0] \t      emmu_table_data_out;\n   reg [AW-1:0]       emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n"]], "Diff Content": {"Delete": [[98, "   reg [AW-1:0]     emesh_dstaddr_reg;\n"]], "Add": [[98, "   reg \t\t      emesh_access_out;\n"], [98, "   reg \t\t      emesh_write_out;\n"], [98, "   reg [1:0] \t      emesh_datamode_out;\n"], [98, "   reg [3:0] \t      emesh_ctrlmode_out;\n"], [98, "   reg [AW-1:0]       emesh_srcaddr_out;\n"], [98, "   reg [DW-1:0]\t      emesh_data_out; \n"], [98, "   reg [MW-1:0]       emmu_mem_array[MD-1:0];  \n"], [98, "   reg [63:0] \t      emmu_table_data_out;\n"], [98, "   reg [AW-1:0]       emesh_dstaddr_reg;\n"]]}}