Classic Timing Analyzer report for freq_divider
Thu Oct 08 14:37:55 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk_50M'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                               ;
+------------------------------+-------+---------------+----------------------------------+----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From     ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------+-----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.665 ns                         ; tmp      ; clk_1hz   ; Clk_50M    ; --       ; 0            ;
; Clock Setup: 'Clk_50M'       ; N/A   ; None          ; 252.65 MHz ( period = 3.958 ns ) ; count[0] ; count[31] ; Clk_50M    ; Clk_50M  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;          ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk_50M         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_50M'                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; count[0]  ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 257.00 MHz ( period = 3.891 ns )                    ; count[1]  ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; count[0]  ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; count[1]  ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.616 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; count[0]  ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; count[3]  ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.550 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; count[1]  ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 267.02 MHz ( period = 3.745 ns )                    ; count[0]  ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 271.52 MHz ( period = 3.683 ns )                    ; count[3]  ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 271.89 MHz ( period = 3.678 ns )                    ; count[1]  ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; count[0]  ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 272.26 MHz ( period = 3.673 ns )                    ; count[4]  ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 274.20 MHz ( period = 3.647 ns )                    ; count[2]  ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 276.85 MHz ( period = 3.612 ns )                    ; count[3]  ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; count[1]  ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; count[0]  ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; count[4]  ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; count[2]  ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 282.41 MHz ( period = 3.541 ns )                    ; count[3]  ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 282.81 MHz ( period = 3.536 ns )                    ; count[1]  ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; count[0]  ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; count[4]  ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; count[2]  ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; count[5]  ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; count[3]  ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; count[1]  ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; count[0]  ; count[24] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; count[4]  ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; count[2]  ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; count[6]  ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; count[5]  ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; count[3]  ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; count[1]  ; count[24] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; count[4]  ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.185 ns                ;
; N/A                                     ; 297.35 MHz ( period = 3.363 ns )                    ; count[2]  ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; count[6]  ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; count[5]  ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; count[3]  ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; count[4]  ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 302.85 MHz ( period = 3.302 ns )                    ; count[0]  ; count[23] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 303.31 MHz ( period = 3.297 ns )                    ; count[7]  ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; count[2]  ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; count[6]  ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; count[5]  ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; count[3]  ; count[24] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; count[4]  ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; count[1]  ; count[23] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.031 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; count[0]  ; count[22] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; count[7]  ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; count[2]  ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 313.77 MHz ( period = 3.187 ns )                    ; count[6]  ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 313.77 MHz ( period = 3.187 ns )                    ; count[5]  ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 314.86 MHz ( period = 3.176 ns )                    ; count[4]  ; count[24] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 315.16 MHz ( period = 3.173 ns )                    ; count[8]  ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; count[1]  ; count[22] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.960 ns                ;
; N/A                                     ; 316.46 MHz ( period = 3.160 ns )                    ; count[0]  ; count[21] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.956 ns                ;
; N/A                                     ; 316.96 MHz ( period = 3.155 ns )                    ; count[7]  ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; 317.46 MHz ( period = 3.150 ns )                    ; count[2]  ; count[24] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 320.92 MHz ( period = 3.116 ns )                    ; count[5]  ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.908 ns                ;
; N/A                                     ; 320.92 MHz ( period = 3.116 ns )                    ; count[6]  ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.908 ns                ;
; N/A                                     ; 322.37 MHz ( period = 3.102 ns )                    ; count[8]  ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; count[3]  ; count[23] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; count[1]  ; count[21] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; count[17] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; count[0]  ; count[20] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.885 ns                ;
; N/A                                     ; 324.04 MHz ( period = 3.086 ns )                    ; count[17] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.862 ns                ;
; N/A                                     ; 324.25 MHz ( period = 3.084 ns )                    ; count[7]  ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.876 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; count[18] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 325.84 MHz ( period = 3.069 ns )                    ; count[18] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.845 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; count[9]  ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 328.41 MHz ( period = 3.045 ns )                    ; count[5]  ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 328.41 MHz ( period = 3.045 ns )                    ; count[6]  ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 329.92 MHz ( period = 3.031 ns )                    ; count[10] ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 329.92 MHz ( period = 3.031 ns )                    ; count[8]  ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; count[3]  ; count[22] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 330.91 MHz ( period = 3.022 ns )                    ; count[1]  ; count[20] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.818 ns                ;
; N/A                                     ; 331.35 MHz ( period = 3.018 ns )                    ; count[0]  ; count[19] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.814 ns                ;
; N/A                                     ; 331.46 MHz ( period = 3.017 ns )                    ; count[4]  ; count[23] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.813 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; count[7]  ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.805 ns                ;
; N/A                                     ; 334.34 MHz ( period = 2.991 ns )                    ; count[9]  ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.783 ns                ;
; N/A                                     ; 334.34 MHz ( period = 2.991 ns )                    ; count[2]  ; count[23] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.783 ns                ;
; N/A                                     ; 335.68 MHz ( period = 2.979 ns )                    ; count[31] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.755 ns                ;
; N/A                                     ; 336.25 MHz ( period = 2.974 ns )                    ; count[6]  ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 336.25 MHz ( period = 2.974 ns )                    ; count[5]  ; count[24] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 336.36 MHz ( period = 2.973 ns )                    ; count[31] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; count[10] ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; count[8]  ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 338.29 MHz ( period = 2.956 ns )                    ; count[3]  ; count[21] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 338.87 MHz ( period = 2.951 ns )                    ; count[1]  ; count[19] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 339.33 MHz ( period = 2.947 ns )                    ; count[0]  ; count[18] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.743 ns                ;
; N/A                                     ; 339.44 MHz ( period = 2.946 ns )                    ; count[4]  ; count[22] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.742 ns                ;
; N/A                                     ; 339.67 MHz ( period = 2.944 ns )                    ; count[20] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 339.90 MHz ( period = 2.942 ns )                    ; count[7]  ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; 340.37 MHz ( period = 2.938 ns )                    ; count[20] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; 342.35 MHz ( period = 2.921 ns )                    ; count[11] ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.713 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; count[9]  ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.712 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; count[2]  ; count[22] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.712 ns                ;
; N/A                                     ; 343.05 MHz ( period = 2.915 ns )                    ; count[22] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.691 ns                ;
; N/A                                     ; 343.76 MHz ( period = 2.909 ns )                    ; count[22] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.685 ns                ;
; N/A                                     ; 344.47 MHz ( period = 2.903 ns )                    ; count[6]  ; count[24] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; count[12] ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; count[10] ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; count[8]  ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; 346.62 MHz ( period = 2.885 ns )                    ; count[3]  ; count[20] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; 347.22 MHz ( period = 2.880 ns )                    ; count[1]  ; count[18] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 347.71 MHz ( period = 2.876 ns )                    ; count[0]  ; count[17] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.672 ns                ;
; N/A                                     ; 347.83 MHz ( period = 2.875 ns )                    ; count[4]  ; count[21] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.671 ns                ;
; N/A                                     ; 348.31 MHz ( period = 2.871 ns )                    ; count[7]  ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 350.88 MHz ( period = 2.850 ns )                    ; count[11] ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 351.00 MHz ( period = 2.849 ns )                    ; count[9]  ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; 351.00 MHz ( period = 2.849 ns )                    ; count[2]  ; count[21] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; 351.62 MHz ( period = 2.844 ns )                    ; count[19] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; count[14] ; tmp       ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 351.99 MHz ( period = 2.841 ns )                    ; count[14] ; count[4]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.623 ns                ;
; N/A                                     ; 352.11 MHz ( period = 2.840 ns )                    ; count[14] ; count[0]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 352.36 MHz ( period = 2.838 ns )                    ; count[19] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 354.86 MHz ( period = 2.818 ns )                    ; count[12] ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; 354.86 MHz ( period = 2.818 ns )                    ; count[10] ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; 354.86 MHz ( period = 2.818 ns )                    ; count[8]  ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; 355.24 MHz ( period = 2.815 ns )                    ; count[17] ; count[0]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; 355.24 MHz ( period = 2.815 ns )                    ; count[5]  ; count[23] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.607 ns                ;
; N/A                                     ; 355.37 MHz ( period = 2.814 ns )                    ; count[17] ; count[4]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.590 ns                ;
; N/A                                     ; 355.37 MHz ( period = 2.814 ns )                    ; count[3]  ; count[19] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; 355.62 MHz ( period = 2.812 ns )                    ; count[17] ; tmp       ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 355.87 MHz ( period = 2.810 ns )                    ; count[25] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.586 ns                ;
; N/A                                     ; 356.00 MHz ( period = 2.809 ns )                    ; count[1]  ; count[17] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.605 ns                ;
; N/A                                     ; 356.51 MHz ( period = 2.805 ns )                    ; count[0]  ; count[16] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; 356.63 MHz ( period = 2.804 ns )                    ; count[25] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; 356.63 MHz ( period = 2.804 ns )                    ; count[4]  ; count[20] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 357.14 MHz ( period = 2.800 ns )                    ; count[7]  ; count[24] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.592 ns                ;
; N/A                                     ; 357.40 MHz ( period = 2.798 ns )                    ; count[18] ; count[0]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.574 ns                ;
; N/A                                     ; 357.53 MHz ( period = 2.797 ns )                    ; count[18] ; count[4]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.573 ns                ;
; N/A                                     ; 357.78 MHz ( period = 2.795 ns )                    ; count[18] ; tmp       ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; 359.32 MHz ( period = 2.783 ns )                    ; count[13] ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.575 ns                ;
; N/A                                     ; 359.84 MHz ( period = 2.779 ns )                    ; count[11] ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; 359.97 MHz ( period = 2.778 ns )                    ; count[2]  ; count[20] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; 359.97 MHz ( period = 2.778 ns )                    ; count[9]  ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; 362.06 MHz ( period = 2.762 ns )                    ; count[26] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 362.84 MHz ( period = 2.756 ns )                    ; count[26] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.532 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; count[2]  ; tmp       ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.532 ns                ;
; N/A                                     ; 363.77 MHz ( period = 2.749 ns )                    ; count[2]  ; count[4]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 363.90 MHz ( period = 2.748 ns )                    ; count[2]  ; count[0]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.530 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; count[12] ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; count[8]  ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; count[10] ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 364.43 MHz ( period = 2.744 ns )                    ; count[5]  ; count[22] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; 364.43 MHz ( period = 2.744 ns )                    ; count[6]  ; count[23] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; 364.56 MHz ( period = 2.743 ns )                    ; count[3]  ; count[18] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 365.23 MHz ( period = 2.738 ns )                    ; count[1]  ; count[16] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.534 ns                ;
; N/A                                     ; 365.90 MHz ( period = 2.733 ns )                    ; count[4]  ; count[19] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.529 ns                ;
; N/A                                     ; 368.73 MHz ( period = 2.712 ns )                    ; count[14] ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.504 ns                ;
; N/A                                     ; 368.73 MHz ( period = 2.712 ns )                    ; count[13] ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.504 ns                ;
; N/A                                     ; 369.14 MHz ( period = 2.709 ns )                    ; count[30] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.485 ns                ;
; N/A                                     ; 369.28 MHz ( period = 2.708 ns )                    ; count[11] ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; 369.41 MHz ( period = 2.707 ns )                    ; count[23] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.483 ns                ;
; N/A                                     ; 369.41 MHz ( period = 2.707 ns )                    ; count[2]  ; count[19] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; 369.41 MHz ( period = 2.707 ns )                    ; count[9]  ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; 369.96 MHz ( period = 2.703 ns )                    ; count[30] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 370.10 MHz ( period = 2.702 ns )                    ; count[31] ; count[0]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 370.23 MHz ( period = 2.701 ns )                    ; count[23] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 370.23 MHz ( period = 2.701 ns )                    ; count[31] ; count[4]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 370.51 MHz ( period = 2.699 ns )                    ; count[31] ; tmp       ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.475 ns                ;
; N/A                                     ; 373.00 MHz ( period = 2.681 ns )                    ; count[16] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.457 ns                ;
; N/A                                     ; 373.69 MHz ( period = 2.676 ns )                    ; count[12] ; count[28] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 373.69 MHz ( period = 2.676 ns )                    ; count[10] ; count[26] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 373.69 MHz ( period = 2.676 ns )                    ; count[8]  ; count[24] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 373.83 MHz ( period = 2.675 ns )                    ; count[16] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; 374.11 MHz ( period = 2.673 ns )                    ; count[6]  ; count[22] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.465 ns                ;
; N/A                                     ; 374.11 MHz ( period = 2.673 ns )                    ; count[5]  ; count[21] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.465 ns                ;
; N/A                                     ; 374.25 MHz ( period = 2.672 ns )                    ; count[3]  ; count[17] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; count[20] ; count[0]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; 375.09 MHz ( period = 2.666 ns )                    ; count[20] ; count[4]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 375.23 MHz ( period = 2.665 ns )                    ; count[0]  ; count[15] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.455 ns                ;
; N/A                                     ; 375.38 MHz ( period = 2.664 ns )                    ; count[20] ; tmp       ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.440 ns                ;
; N/A                                     ; 375.66 MHz ( period = 2.662 ns )                    ; count[4]  ; count[18] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.458 ns                ;
; N/A                                     ; 376.22 MHz ( period = 2.658 ns )                    ; count[15] ; count[31] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 377.22 MHz ( period = 2.651 ns )                    ; count[6]  ; tmp       ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 377.36 MHz ( period = 2.650 ns )                    ; count[6]  ; count[4]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; 377.50 MHz ( period = 2.649 ns )                    ; count[6]  ; count[0]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.431 ns                ;
; N/A                                     ; 378.64 MHz ( period = 2.641 ns )                    ; count[14] ; count[30] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 378.64 MHz ( period = 2.641 ns )                    ; count[13] ; count[29] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 378.64 MHz ( period = 2.641 ns )                    ; count[7]  ; count[23] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 379.08 MHz ( period = 2.638 ns )                    ; count[22] ; count[0]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; 379.22 MHz ( period = 2.637 ns )                    ; count[22] ; count[4]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 379.22 MHz ( period = 2.637 ns )                    ; count[11] ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.429 ns                ;
; N/A                                     ; 379.36 MHz ( period = 2.636 ns )                    ; count[2]  ; count[18] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.428 ns                ;
; N/A                                     ; 379.36 MHz ( period = 2.636 ns )                    ; count[9]  ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.428 ns                ;
; N/A                                     ; 379.51 MHz ( period = 2.635 ns )                    ; count[22] ; tmp       ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.411 ns                ;
; N/A                                     ; 380.66 MHz ( period = 2.627 ns )                    ; count[0]  ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 382.56 MHz ( period = 2.614 ns )                    ; count[29] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; 383.44 MHz ( period = 2.608 ns )                    ; count[29] ; count[1]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 383.88 MHz ( period = 2.605 ns )                    ; count[10] ; count[25] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; 383.88 MHz ( period = 2.605 ns )                    ; count[12] ; count[27] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; 384.32 MHz ( period = 2.602 ns )                    ; count[5]  ; count[20] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.394 ns                ;
; N/A                                     ; 384.32 MHz ( period = 2.602 ns )                    ; count[6]  ; count[21] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.394 ns                ;
; N/A                                     ; 384.47 MHz ( period = 2.601 ns )                    ; count[3]  ; count[16] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; 384.91 MHz ( period = 2.598 ns )                    ; count[1]  ; count[15] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 385.36 MHz ( period = 2.595 ns )                    ; count[21] ; count[3]  ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.371 ns                ;
; N/A                                     ; 385.51 MHz ( period = 2.594 ns )                    ; count[0]  ; count[14] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 385.95 MHz ( period = 2.591 ns )                    ; count[4]  ; count[17] ; Clk_50M    ; Clk_50M  ; None                        ; None                      ; 2.387 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+------+---------+------------+
; Slack ; Required tco ; Actual tco ; From ; To      ; From Clock ;
+-------+--------------+------------+------+---------+------------+
; N/A   ; None         ; 6.665 ns   ; tmp  ; clk_1hz ; Clk_50M    ;
+-------+--------------+------------+------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 08 14:37:55 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off freq_divider -c freq_divider --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk_50M" is an undefined clock
Info: Clock "Clk_50M" has Internal fmax of 252.65 MHz between source register "count[0]" and destination register "count[31]" (period= 3.958 ns)
    Info: + Longest register to register delay is 3.754 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y7_N31; Fanout = 3; REG Node = 'count[0]'
        Info: 2: + IC(0.465 ns) + CELL(0.414 ns) = 0.879 ns; Loc. = LCCOMB_X37_Y7_N0; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.950 ns; Loc. = LCCOMB_X37_Y7_N2; Fanout = 2; COMB Node = 'Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.021 ns; Loc. = LCCOMB_X37_Y7_N4; Fanout = 2; COMB Node = 'Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.092 ns; Loc. = LCCOMB_X37_Y7_N6; Fanout = 2; COMB Node = 'Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.163 ns; Loc. = LCCOMB_X37_Y7_N8; Fanout = 2; COMB Node = 'Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.234 ns; Loc. = LCCOMB_X37_Y7_N10; Fanout = 2; COMB Node = 'Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.305 ns; Loc. = LCCOMB_X37_Y7_N12; Fanout = 2; COMB Node = 'Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.464 ns; Loc. = LCCOMB_X37_Y7_N14; Fanout = 2; COMB Node = 'Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.535 ns; Loc. = LCCOMB_X37_Y7_N16; Fanout = 2; COMB Node = 'Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.606 ns; Loc. = LCCOMB_X37_Y7_N18; Fanout = 2; COMB Node = 'Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.677 ns; Loc. = LCCOMB_X37_Y7_N20; Fanout = 2; COMB Node = 'Add0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.748 ns; Loc. = LCCOMB_X37_Y7_N22; Fanout = 2; COMB Node = 'Add0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.819 ns; Loc. = LCCOMB_X37_Y7_N24; Fanout = 2; COMB Node = 'Add0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.890 ns; Loc. = LCCOMB_X37_Y7_N26; Fanout = 2; COMB Node = 'Add0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.961 ns; Loc. = LCCOMB_X37_Y7_N28; Fanout = 2; COMB Node = 'Add0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.107 ns; Loc. = LCCOMB_X37_Y7_N30; Fanout = 2; COMB Node = 'Add0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.178 ns; Loc. = LCCOMB_X37_Y6_N0; Fanout = 2; COMB Node = 'Add0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.249 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add0~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.320 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add0~37'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.391 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add0~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.462 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add0~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.533 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add0~43'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.604 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add0~45'
        Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.763 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add0~47'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.834 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add0~49'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.905 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add0~51'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.976 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add0~53'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.047 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add0~55'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.118 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 2; COMB Node = 'Add0~57'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.189 ns; Loc. = LCCOMB_X37_Y6_N26; Fanout = 2; COMB Node = 'Add0~59'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.260 ns; Loc. = LCCOMB_X37_Y6_N28; Fanout = 1; COMB Node = 'Add0~61'
        Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.670 ns; Loc. = LCCOMB_X37_Y6_N30; Fanout = 1; COMB Node = 'Add0~62'
        Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.754 ns; Loc. = LCFF_X37_Y6_N31; Fanout = 2; REG Node = 'count[31]'
        Info: Total cell delay = 3.289 ns ( 87.61 % )
        Info: Total interconnect delay = 0.465 ns ( 12.39 % )
    Info: - Smallest clock skew is 0.010 ns
        Info: + Shortest clock path from clock "Clk_50M" to destination register is 2.670 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk_50M'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk_50M~clkctrl'
            Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X37_Y6_N31; Fanout = 2; REG Node = 'count[31]'
            Info: Total cell delay = 1.536 ns ( 57.53 % )
            Info: Total interconnect delay = 1.134 ns ( 42.47 % )
        Info: - Longest clock path from clock "Clk_50M" to source register is 2.660 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk_50M'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk_50M~clkctrl'
            Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X36_Y7_N31; Fanout = 3; REG Node = 'count[0]'
            Info: Total cell delay = 1.536 ns ( 57.74 % )
            Info: Total interconnect delay = 1.124 ns ( 42.26 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "Clk_50M" to destination pin "clk_1hz" through register "tmp" is 6.665 ns
    Info: + Longest clock path from clock "Clk_50M" to source register is 2.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk_50M~clkctrl'
        Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X36_Y7_N9; Fanout = 2; REG Node = 'tmp'
        Info: Total cell delay = 1.536 ns ( 57.74 % )
        Info: Total interconnect delay = 1.124 ns ( 42.26 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.755 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y7_N9; Fanout = 2; REG Node = 'tmp'
        Info: 2: + IC(0.977 ns) + CELL(2.778 ns) = 3.755 ns; Loc. = PIN_AC14; Fanout = 0; PIN Node = 'clk_1hz'
        Info: Total cell delay = 2.778 ns ( 73.98 % )
        Info: Total interconnect delay = 0.977 ns ( 26.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Thu Oct 08 14:37:55 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


