{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527748426393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527748426395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 15:33:46 2018 " "Processing started: Thu May 31 15:33:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527748426395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527748426395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527748426395 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527748426625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "forwarding.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/forwarding.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop STOP sm.v(4) " "Verilog HDL Declaration information at sm.v(4): object \"stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "sm.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/sm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527748426737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm.v 1 1 " "Found 1 design units, including 1 entities, in source file sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Found entity 1: sm" {  } { { "sm.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/sm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_tb " "Found entity 1: sm_tb" {  } { { "sm_tb.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/sm_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/regfile_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16_tb " "Found entity 1: reg16_tb" {  } { { "reg16_tb.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/reg16_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxreg16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file muxreg16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxreg16_tb " "Found entity 1: muxreg16_tb" {  } { { "muxreg16_tb.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/muxreg16_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxreg16.v 1 1 " "Found 1 design units, including 1 entities, in source file muxreg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxreg16 " "Found entity 1: muxreg16" {  } { { "muxreg16.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/muxreg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "imem_tb.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/imem_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_tb " "Found entity 1: dmem_tb" {  } { { "dmem_tb.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/dmem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cputop.v 3 3 " "Found 3 design units, including 3 entities, in source file cputop.v" { { "Info" "ISGN_ENTITY_NAME" "1 cputop " "Found entity 1: cputop" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426885 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426885 ""} { "Info" "ISGN_ENTITY_NAME" "3 sound " "Found entity 3: sound" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748426899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748426899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748427031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748427031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count16rle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file count16rle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 count16rle_tb " "Found entity 1: count16rle_tb" {  } { { "count16rle_tb.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/count16rle_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748428866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748428866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748429327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748429327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748429341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748429341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748429356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748429356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748429371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748429371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_pc2 cpu.v(81) " "Verilog HDL Implicit Net warning at cpu.v(81): created implicit net for \"w_pc2\"" {  } { { "cpu.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527748429371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cputop " "Elaborating entity \"cputop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527748429438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "cputop.v" "cpu" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm cpu:cpu\|sm:sm " "Elaborating entity \"sm\" for hierarchy \"cpu:cpu\|sm:sm\"" {  } { { "cpu.v" "sm" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429446 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STOP sm.v(9) " "Verilog HDL or VHDL warning at sm.v(9): object \"STOP\" assigned a value but never read" {  } { { "sm.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/sm.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527748429446 "|sm"}
{ "Warning" "WSGN_SEARCH_FILE" "count16rle.v 1 1 " "Using design file count16rle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 count16rle " "Found entity 1: count16rle" {  } { { "count16rle.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/count16rle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748429453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1527748429453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count16rle cpu:cpu\|count16rle:pc " "Elaborating entity \"count16rle\" for hierarchy \"cpu:cpu\|count16rle:pc\"" {  } { { "cpu.v" "pc" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 count16rle.v(19) " "Verilog HDL assignment warning at count16rle.v(19): truncated value with size 32 to match size of target (16)" {  } { { "count16rle.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/count16rle.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527748429454 "|cpu|count16rle:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem cpu:cpu\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"cpu:cpu\|imem:imem\"" {  } { { "cpu.v" "imem" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|imem:imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|imem:imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/imem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|imem:imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu\|imem:imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/imem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|imem:imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu\|imem:imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /media/Sony_4GU/FPGA/cpu_pipeline/imem.mif " "Parameter \"init_file\" = \"/media/Sony_4GU/FPGA/cpu_pipeline/imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429539 ""}  } { { "imem.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/imem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527748429539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_avc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_avc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_avc1 " "Found entity 1: altsyncram_avc1" {  } { { "db/altsyncram_avc1.tdf" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/db/altsyncram_avc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748429591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748429591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_avc1 cpu:cpu\|imem:imem\|altsyncram:altsyncram_component\|altsyncram_avc1:auto_generated " "Elaborating entity \"altsyncram_avc1\" for hierarchy \"cpu:cpu\|imem:imem\|altsyncram:altsyncram_component\|altsyncram_avc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 cpu:cpu\|reg16:ir " "Elaborating entity \"reg16\" for hierarchy \"cpu:cpu\|reg16:ir\"" {  } { { "cpu.v" "ir" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|regfile:regfile\"" {  } { { "cpu.v" "regfile" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxreg16 cpu:cpu\|muxreg16:sr1 " "Elaborating entity \"muxreg16\" for hierarchy \"cpu:cpu\|muxreg16:sr1\"" {  } { { "cpu.v" "sr1" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|alu:alu\"" {  } { { "cpu.v" "alu" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem cpu:cpu\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"cpu:cpu\|dmem:dmem\"" {  } { { "cpu.v" "dmem" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cpu.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429608 ""}  } { { "dmem.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527748429608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6g1 " "Found entity 1: altsyncram_m6g1" {  } { { "db/altsyncram_m6g1.tdf" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/db/altsyncram_m6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748429656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748429656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6g1 cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component\|altsyncram_m6g1:auto_generated " "Elaborating entity \"altsyncram_m6g1\" for hierarchy \"cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component\|altsyncram_m6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevenseg " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevenseg\"" {  } { { "cputop.v" "sevenseg" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound sound:sound " "Elaborating entity \"sound\" for hierarchy \"sound:sound\"" {  } { { "cputop.v" "sound" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748429663 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:cpu\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:cpu\|alu:alu\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/alu.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527748430503 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1527748430503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:cpu\|alu:alu\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/alu.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527748430538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:cpu\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748430538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748430538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748430538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748430538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748430538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748430538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748430538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748430538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527748430538 ""}  } { { "alu.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/alu.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527748430538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527748430583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527748430583 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1527748430922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEGX_A\[0\] GND " "Pin \"SEGX_A\[0\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEGX_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGX_B\[0\] GND " "Pin \"SEGX_B\[0\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEGX_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGX_C\[0\] GND " "Pin \"SEGX_C\[0\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEGX_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGX_D\[0\] GND " "Pin \"SEGX_D\[0\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEGX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGX_E\[0\] GND " "Pin \"SEGX_E\[0\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEGX_E[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGX_F\[0\] GND " "Pin \"SEGX_F\[0\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEGX_F[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGX_G\[0\] GND " "Pin \"SEGX_G\[0\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEGX_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGX_H\[0\] GND " "Pin \"SEGX_H\[0\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEGX_H[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[0\] GND " "Pin \"SEG_A\[0\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[1\] VCC " "Pin \"SEG_A\[1\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[2\] VCC " "Pin \"SEG_A\[2\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[3\] VCC " "Pin \"SEG_A\[3\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[4\] GND " "Pin \"SEG_A\[4\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[5\] VCC " "Pin \"SEG_A\[5\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[6\] VCC " "Pin \"SEG_A\[6\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[7\] GND " "Pin \"SEG_A\[7\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[0\] GND " "Pin \"SEG_B\[0\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[1\] GND " "Pin \"SEG_B\[1\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[2\] VCC " "Pin \"SEG_B\[2\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[3\] VCC " "Pin \"SEG_B\[3\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[4\] VCC " "Pin \"SEG_B\[4\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[5\] GND " "Pin \"SEG_B\[5\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[6\] GND " "Pin \"SEG_B\[6\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[7\] GND " "Pin \"SEG_B\[7\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_SELA\[0\] VCC " "Pin \"SEG_SELA\[0\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_SELA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_SELA\[1\] VCC " "Pin \"SEG_SELA\[1\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_SELA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_SELA\[2\] VCC " "Pin \"SEG_SELA\[2\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_SELA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_SELA\[3\] VCC " "Pin \"SEG_SELA\[3\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_SELA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_SELB\[0\] VCC " "Pin \"SEG_SELB\[0\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_SELB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_SELB\[1\] VCC " "Pin \"SEG_SELB\[1\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_SELB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_SELB\[2\] VCC " "Pin \"SEG_SELB\[2\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_SELB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_SELB\[3\] VCC " "Pin \"SEG_SELB\[3\]\" is stuck at VCC" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|SEG_SELB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527748431322 "|cputop|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1527748431322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1527748431502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/Sony_4GU/FPGA/cpu_pipeline/output_files/cpu.map.smsg " "Generated suppressed messages file /media/Sony_4GU/FPGA/cpu_pipeline/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1527748432299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527748432519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527748432519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1666 " "Implemented 1666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527748433160 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527748433160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1521 " "Implemented 1521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527748433160 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1527748433160 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1527748433160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527748433160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527748433587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 15:33:53 2018 " "Processing ended: Thu May 31 15:33:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527748433587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527748433587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527748433587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527748433587 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527748435680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527748435681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 15:33:55 2018 " "Processing started: Thu May 31 15:33:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527748435681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527748435681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527748435681 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1527748435705 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1527748435706 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1527748435706 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1527748435805 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527748435819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527748435875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527748435876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527748435876 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527748436009 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527748436022 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1527748436292 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3135 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527748436301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3137 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527748436301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3139 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527748436301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3141 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527748436301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3143 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527748436301 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1527748436301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527748436305 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527748436317 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527748437871 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527748437871 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527748437885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527748437885 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1527748437886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node CLK~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527748437999 ""}  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 19 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3126 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527748437999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK20MHZ~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Automatically promoted node CLK20MHZ~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527748437999 ""}  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 20 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK20MHZ~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3128 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527748437999 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527748438604 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527748438606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527748438607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527748438609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527748438612 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527748438613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527748438663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1527748438665 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1527748438665 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1527748438665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527748438665 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[0\] " "Node \"DIPSW_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[1\] " "Node \"DIPSW_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[2\] " "Node \"DIPSW_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[3\] " "Node \"DIPSW_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[4\] " "Node \"DIPSW_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[5\] " "Node \"DIPSW_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[6\] " "Node \"DIPSW_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[7\] " "Node \"DIPSW_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[0\] " "Node \"DIPSW_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[1\] " "Node \"DIPSW_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[2\] " "Node \"DIPSW_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[3\] " "Node \"DIPSW_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[4\] " "Node \"DIPSW_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[5\] " "Node \"DIPSW_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[6\] " "Node \"DIPSW_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[7\] " "Node \"DIPSW_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_A0 " "Node \"PSW_A0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_A0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_A1 " "Node \"PSW_A1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_A1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_A2 " "Node \"PSW_A2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_A2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_A3 " "Node \"PSW_A3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_A3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_A4 " "Node \"PSW_A4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_A4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_B0 " "Node \"PSW_B0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_B0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_B1 " "Node \"PSW_B1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_B1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_B2 " "Node \"PSW_B2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_B2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_B3 " "Node \"PSW_B3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_B3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_B4 " "Node \"PSW_B4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_B4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_C0 " "Node \"PSW_C0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_C0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_C1 " "Node \"PSW_C1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_C1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_C2 " "Node \"PSW_C2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_C2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_C3 " "Node \"PSW_C3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_C3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_C4 " "Node \"PSW_C4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_C4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_D2 " "Node \"PSW_D2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_D3 " "Node \"PSW_D3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_D4 " "Node \"PSW_D4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_A\[0\] " "Node \"RTSW_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_A\[1\] " "Node \"RTSW_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_A\[2\] " "Node \"RTSW_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_A\[3\] " "Node \"RTSW_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_B\[0\] " "Node \"RTSW_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_B\[1\] " "Node \"RTSW_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_B\[2\] " "Node \"RTSW_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_B\[3\] " "Node \"RTSW_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1527748438798 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527748438801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527748440557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527748441094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527748441110 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527748443525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527748443525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527748444117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X34_Y11 X44_Y21 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} 34 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1527748445967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527748445967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527748448646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1527748448647 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527748448647 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1527748448695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527748448759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527748449369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527748449427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527748450192 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527748450803 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527748451739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/Sony_4GU/FPGA/cpu_pipeline/output_files/cpu.fit.smsg " "Generated suppressed messages file /media/Sony_4GU/FPGA/cpu_pipeline/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527748451905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527748453191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 15:34:13 2018 " "Processing ended: Thu May 31 15:34:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527748453191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527748453191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527748453191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527748453191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527748455869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527748455870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 15:34:15 2018 " "Processing started: Thu May 31 15:34:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527748455870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527748455870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527748455870 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1527748457394 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527748457448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527748457888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 15:34:17 2018 " "Processing ended: Thu May 31 15:34:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527748457888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527748457888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527748457888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527748457888 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527748458063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527748459938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527748459939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 15:34:19 2018 " "Processing started: Thu May 31 15:34:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527748459939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527748459939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527748459940 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1527748459967 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527748460131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1527748460134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1527748460195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1527748460196 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1527748460597 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1527748460598 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1527748460602 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK20MHZ CLK20MHZ " "create_clock -period 1.000 -name CLK20MHZ CLK20MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1527748460602 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1527748460602 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1527748460795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1527748460796 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1527748460797 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1527748462823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1527748462894 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1527748462894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.688 " "Worst-case setup slack is -6.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.688            -131.766 CLK20MHZ  " "   -6.688            -131.766 CLK20MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.938           -1032.263 CLK  " "   -5.938           -1032.263 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1527748462899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLK20MHZ  " "    0.403               0.000 CLK20MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 CLK  " "    0.415               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1527748462906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1527748462924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1527748462928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -502.390 CLK  " "   -3.000            -502.390 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.975 CLK20MHZ  " "   -3.000             -47.975 CLK20MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748462946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1527748462946 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1527748463075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1527748463109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1527748463958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464125 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1527748464144 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1527748464144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.785 " "Worst-case setup slack is -5.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.785            -111.790 CLK20MHZ  " "   -5.785            -111.790 CLK20MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.084            -887.497 CLK  " "   -5.084            -887.497 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1527748464147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CLK  " "    0.342               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CLK20MHZ  " "    0.342               0.000 CLK20MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1527748464175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1527748464178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1527748464196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -500.194 CLK  " "   -3.000            -500.194 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.975 CLK20MHZ  " "   -3.000             -47.975 CLK20MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1527748464200 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1527748464362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1527748464641 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1527748464641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.576 " "Worst-case setup slack is -2.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.576             -42.825 CLK20MHZ  " "   -2.576             -42.825 CLK20MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.245            -354.304 CLK  " "   -2.245            -354.304 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1527748464650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLK20MHZ  " "    0.175               0.000 CLK20MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLK  " "    0.177               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1527748464661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1527748464689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1527748464697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -327.833 CLK  " "   -3.000            -327.833 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.809 CLK20MHZ  " "   -3.000             -39.809 CLK20MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1527748464719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1527748464719 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1527748467794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1527748467797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527748468403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 15:34:28 2018 " "Processing ended: Thu May 31 15:34:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527748468403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527748468403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527748468403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527748468403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527748471333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527748471334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 15:34:31 2018 " "Processing started: Thu May 31 15:34:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527748471334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527748471334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527748471335 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_7_1200mv_100c_slow.vo /media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/ simulation " "Generated file cpu_7_1200mv_100c_slow.vo in folder \"/media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1527748472087 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_7_1200mv_-40c_slow.vo /media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/ simulation " "Generated file cpu_7_1200mv_-40c_slow.vo in folder \"/media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1527748472773 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_min_1200mv_-40c_fast.vo /media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/ simulation " "Generated file cpu_min_1200mv_-40c_fast.vo in folder \"/media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1527748473043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu.vo /media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/ simulation " "Generated file cpu.vo in folder \"/media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1527748473316 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_7_1200mv_100c_v_slow.sdo /media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/ simulation " "Generated file cpu_7_1200mv_100c_v_slow.sdo in folder \"/media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1527748473480 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_7_1200mv_-40c_v_slow.sdo /media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/ simulation " "Generated file cpu_7_1200mv_-40c_v_slow.sdo in folder \"/media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1527748473640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_min_1200mv_-40c_v_fast.sdo /media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/ simulation " "Generated file cpu_min_1200mv_-40c_v_fast.sdo in folder \"/media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1527748473798 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_v.sdo /media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/ simulation " "Generated file cpu_v.sdo in folder \"/media/Sony_4GU/FPGA/cpu_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1527748473960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "878 " "Peak virtual memory: 878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527748474042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 15:34:34 2018 " "Processing ended: Thu May 31 15:34:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527748474042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527748474042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527748474042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527748474042 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus II Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527748474803 ""}
