# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1200 0.000256 2048 1.6 2560 87424 7.19462 8.93338 430.404 261.901 708.515 708.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 0.000256 2048 1.6 2560 87408 7.20387 8.88832 495.526 261.77 773.463 773.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 0.000256 2048 1.6 2560 87360 7.17597 8.87744 515.35 261.626 793.111 793.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1200 0.000256 2048 1.6 2560 87360 7.1849 8.8679 480.925 262.173 759.231 759.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 0.000256 2048 1.6 2560 87200 7.21418 8.88422 487.388 261.637 765.201 765.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 0.000256 2048 1.6 2560 87360 7.17619 8.87677 501.91 262.022 780.065 780.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 0.000256 2048 1.6 2560 87360 7.20077 8.88832 502.758 261.804 780.729 780.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 0.000256 2048 1.6 2560 87040 7.16326 8.88013 484.806 261.575 762.507 762.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 0.000256 2048 1.6 2560 86784 7.16451 8.85478 489.125 261.26 766.486 766.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 0.000256 2048 1.6 2560 86800 7.18848 8.87123 525.805 261.361 803.304 803.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 0.000256 2048 1.6 2560 87040 7.17677 8.89856 614.679 261.736 892.569 892.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1200 0.000256 2048 1.6 2565 87488 7.18326 8.89446 424.778 261.929 702.864 702.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1200 0.000256 2048 1.6 2565 87440 7.22653 8.89466 428.634 262.009 706.845 706.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1200 0.000256 2048 1.6 2565 87360 7.19206 8.92941 424.574 261.864 702.644 702.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1200 0.000256 2048 1.6 2565 87360 7.22125 8.90512 436.631 261.962 714.801 714.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 0.000256 2048 1.6 2565 87424 7.18765 8.87792 442.491 261.944 720.58 720.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 0.000256 2048 1.6 2565 87264 7.20896 8.90368 507.866 262.046 786.107 786.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 0.000256 2048 1.6 2565 87200 7.17574 8.88858 496.453 261.692 774.287 774.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 0.000256 2048 1.6 2565 87360 7.17005 8.87862 530.016 262.237 808.383 808.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 0.000256 2048 1.6 2565 87200 7.20723 8.87808 524.533 261.877 802.574 802.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 0.000256 2048 1.6 2565 87136 7.17414 8.88838 528.004 261.773 805.919 805.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 0.000256 2048 1.6 2565 87120 7.19741 8.88045 517.11 262.045 795.319 795.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 0.000256 2048 1.6 2565 87040 7.16186 8.85885 495.647 261.386 773.134 773.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 0.000256 2048 1.6 2565 86784 7.15366 8.8537 579.807 261.181 857.077 857.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 0.000256 2048 1.6 2565 86800 7.18678 8.91802 583.642 261.366 861.193 861.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 0.000256 2048 1.6 2565 87040 7.1769 8.86784 532.257 261.949 810.332 810.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1200 0.000256 2048 1.6 2560 87552 7.18 8.86874 400.831 261.925 678.883 678.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1200 0.000256 2048 1.6 2560 87520 7.22003 8.90861 451.051 261.944 729.204 729.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1200 0.000256 2048 1.6 2560 87456 7.18643 8.88218 421.036 261.904 699.092 699.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 0.000256 2048 1.6 2560 87472 7.21101 8.90262 428.35 262.122 706.668 706.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 0.000256 2048 1.6 2560 87424 7.18858 8.87926 424.932 261.891 702.972 703.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 0.000256 2048 1.6 2560 87408 7.20435 8.89651 533.524 261.773 811.478 811.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 0.000256 2048 1.6 2560 87264 7.17034 8.92634 371.815 261.639 649.632 649.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 0.000256 2048 1.6 2560 87360 7.18118 8.88365 511.717 261.937 789.802 789.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 0.000256 2048 1.6 2560 87040 7.15997 8.85347 358.849 261.687 636.629 636.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 0.000256 2048 1.6 2560 87360 7.18643 8.92269 479.38 262.186 757.758 757.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 0.000256 2048 1.6 2560 86784 7.15776 8.88326 343.14 261.441 620.702 620.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 0.000256 2048 1.6 2560 87200 7.20579 8.90874 502.029 261.631 779.858 779.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 0.000256 2048 1.6 2560 86800 7.18438 8.87683 352.376 261.319 629.842 629.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 0.000256 2048 1.6 2560 87360 7.1721 8.89936 641.391 261.756 919.3 919.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 0.000256 2048 1.6 2560 86912 7.16147 8.89622 416.304 261.482 693.922 694.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 0.000256 2048 1.6 2560 87360 7.19306 8.90797 615.422 262.044 893.65 893.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 0.000256 2048 1.6 2560 86880 7.14659 8.8464 414.124 260.832 691.027 691.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 0.000256 2048 1.6 2560 87040 7.16595 8.86742 594.323 261.389 871.828 871.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 0.000256 2048 1.6 2560 87040 7.17485 8.88422 402.335 261.929 680.407 680.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 0.000256 2048 1.6 2560 86784 7.15366 8.9047 519.243 261.225 796.611 796.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 0.000256 2048 1.6 2560 86016 7.13757 8.83421 361.154 260.702 637.904 637.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 0.000256 2048 1.6 2560 86800 7.18998 8.87267 539.023 261.566 816.732 816.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 0.000256 2048 1.6 2560 86400 7.14957 8.84592 385.888 260.829 662.789 662.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1200 0.000256 2048 1.6 2568 87424 7.1807 8.88141 396.923 261.99 675.054 675.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1200 0.000256 2048 1.6 2568 87440 7.21914 9.06285 421.014 262.004 699.38 699.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1200 0.000256 2048 1.6 2568 87360 7.1929 8.88822 416.309 262.11 694.577 694.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1200 0.000256 2048 1.6 2568 87360 7.18234 8.87731 267.004 261.933 545.08 545.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 0.000256 2048 1.6 2568 87360 7.2111 8.89187 480.736 262.146 759.062 759.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1200 0.000256 2048 1.6 2568 87136 7.1832 8.88262 304.523 261.817 582.486 582.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 0.000256 2048 1.6 2568 87296 7.18282 8.96166 458.389 261.939 736.55 736.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1200 0.000256 2048 1.6 2568 87040 7.16918 8.86282 302.688 261.398 580.196 580.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 0.000256 2048 1.6 2568 87264 7.19667 8.92787 511.728 261.8 789.732 789.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 0.000256 2048 1.6 2568 86976 7.16992 8.86989 358.443 261.638 636.203 636.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 0.000256 2048 1.6 2568 87200 7.17414 8.87181 483.721 261.907 761.753 761.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 0.000256 2048 1.6 2568 87040 7.16733 8.86579 348.956 261.475 626.542 626.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 0.000256 2048 1.6 2568 87360 7.17462 8.89027 625.238 262.156 903.541 903.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 0.000256 2048 1.6 2568 86784 7.16326 8.89242 397.461 261.461 675.058 675.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 0.000256 2048 1.6 2568 87200 7.2096 8.8865 613.895 261.882 891.957 892.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 0.000256 2048 1.6 2568 86800 7.19667 8.86934 414.642 261.59 692.381 692.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 0.000256 2048 1.6 2568 87136 7.18029 8.94374 601.379 261.996 879.583 879.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 0.000256 2048 1.6 2568 86912 7.16102 8.84573 396.749 261.657 674.49 674.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 0.000256 2048 1.6 2568 87120 7.20282 8.89446 582.386 261.8 860.364 860.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 0.000256 2048 1.6 2568 86400 7.15194 8.84691 376.525 260.802 653.407 653.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 0.000256 2048 1.6 2568 87040 7.15981 8.88838 557.446 261.362 834.94 835.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 0.000256 2048 1.6 2568 87040 7.17168 8.87376 376.016 261.734 653.875 653.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1200 0.000256 2048 1.6 2575 87488 7.18387 8.87722 451.131 262.233 729.507 729.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1200 0.000256 2048 1.6 2575 87440 7.22291 8.91664 406.268 262.26 684.747 684.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1200 0.000256 2048 1.6 2575 87200 7.18109 8.88893 262.288 261.729 540.168 540.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1200 0.000256 2048 1.6 2575 87360 7.18806 8.88438 431.92 262.115 710.188 710.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1200 0.000256 2048 1.6 2575 87360 7.18029 8.89037 276.978 262.186 555.311 555.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 0.000256 2048 1.6 2575 87360 7.20896 9.00915 461.199 264.488 741.985 742.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1200 0.000256 2048 1.6 2575 87136 7.17619 8.87411 293.359 261.974 571.464 571.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 0.000256 2048 1.6 2575 87424 7.18275 8.89334 480.918 261.896 758.97 759.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 0.000256 2048 1.6 2575 87040 7.1623 8.87546 314.195 261.641 591.957 592.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 0.000256 2048 1.6 2575 87264 7.19472 8.89242 511.652 262.015 789.834 789.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 0.000256 2048 1.6 2575 86976 7.17069 8.94976 368.903 261.606 646.712 646.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 0.000256 2048 1.6 2575 87200 7.17462 8.87254 497.045 261.933 775.105 775.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 0.000256 2048 1.6 2575 87040 7.16877 8.87245 350.231 261.515 627.868 627.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 0.000256 2048 1.6 2575 87360 7.17395 8.87194 608.317 262.174 886.619 886.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 0.000256 2048 1.6 2575 86784 7.15776 8.89472 405.41 261.435 682.978 683.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 0.000256 2048 1.6 2575 87200 7.20643 8.88717 606.61 261.606 884.393 884.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 0.000256 2048 1.6 2575 86800 7.18851 8.87642 409.36 261.407 686.914 686.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 0.000256 2048 1.6 2575 87136 7.18234 8.93008 587.26 261.952 865.403 865.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 0.000256 2048 1.6 2575 86912 7.16378 8.87834 386.512 261.659 664.294 664.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 0.000256 2048 1.6 2575 87120 7.20666 8.9065 569.768 261.792 847.754 847.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 0.000256 2048 1.6 2575 86400 7.1423 8.84531 375.638 260.813 652.52 652.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 0.000256 2048 1.6 2575 87040 7.16381 8.8576 546.543 261.389 824.048 824.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 0.000256 2048 1.6 2575 87040 7.17235 8.93274 383.993 261.727 661.908 661.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1200 0.000256 2048 1.6 2560 87552 7.17907 8.87603 393.829 261.987 671.952 672.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1200 0.000256 2048 1.6 2560 87424 7.18048 8.87542 254.306 262.124 532.567 532.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1200 0.000256 2048 1.6 2560 87520 7.21888 8.89434 403.072 262.23 681.492 681.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1200 0.000256 2048 1.6 2560 87360 7.1784 8.87808 257.759 261.726 535.618 535.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1200 0.000256 2048 1.6 2560 87456 7.18077 8.92083 434.088 261.861 712.133 712.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1200 0.000256 2048 1.6 2560 87360 7.18397 8.87245 280.769 262.242 559.149 559.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 0.000256 2048 1.6 2560 87472 7.2151 8.89402 430.66 261.921 708.772 708.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1200 0.000256 2048 1.6 2560 87360 7.18192 8.88013 274.986 261.958 553.086 553.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1200 0.000256 2048 1.6 2560 87360 7.21226 8.90717 226.546 262.124 504.868 504.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 0.000256 2048 1.6 2560 87424 7.18362 8.88013 431.118 261.894 709.154 709.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 0.000256 2048 1.6 2560 87040 7.17005 8.86682 286.191 261.391 563.702 563.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1200 0.000256 2048 1.6 2560 86784 7.1591 8.8617 238.617 261.196 515.915 515.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 0.000256 2048 1.6 2560 87408 7.20467 8.89661 624.109 261.837 902.133 902.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 0.000256 2048 1.6 2560 87264 7.1776 8.89085 393.916 261.813 671.88 671.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 0.000256 2048 1.6 2560 86832 7.19053 8.88147 323.141 261.355 600.649 600.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 0.000256 2048 1.6 2560 87360 7.18234 8.87408 581.2 261.933 859.275 859.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 0.000256 2048 1.6 2560 87040 7.16278 8.88182 390.689 261.475 668.292 668.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 0.000256 2048 1.6 2560 86880 7.15888 8.84819 324.633 260.975 601.695 601.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 0.000256 2048 1.6 2560 87360 7.17581 8.87219 550.558 261.921 828.609 828.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 0.000256 2048 1.6 2560 86784 7.15571 8.85565 355.023 261.436 632.551 632.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 0.000256 2048 1.6 2560 86976 7.18237 8.90083 311.316 262.211 589.692 589.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 0.000256 2048 1.6 2560 87200 7.21142 8.8889 542.364 261.627 820.175 820.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 0.000256 2048 1.6 2560 86800 7.18131 8.90032 373.386 261.358 650.903 650.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 0.000256 2048 1.6 2560 87000 7.20694 8.88522 313.214 261.678 591.067 591.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 0.000256 2048 1.6 2560 87360 7.18048 8.89334 526.302 262.025 804.484 804.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 0.000256 2048 1.6 2560 86912 7.15571 8.86723 365.425 261.691 643.223 643.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 0.000256 2048 1.6 2560 86688 7.13728 8.84531 300.521 260.609 577.193 577.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 0.000256 2048 1.6 2560 87360 7.20282 8.90554 518.343 261.837 796.368 796.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 0.000256 2048 1.6 2560 86880 7.14547 8.84544 368.8 261.014 645.887 645.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 0.000256 2048 1.6 2560 87120 7.2088 8.9561 305.559 261.798 583.602 583.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 0.000256 2048 1.6 2560 87040 7.15997 8.93354 518.65 261.578 796.4 796.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 0.000256 2048 1.6 2560 87040 7.17312 8.8992 352.594 261.769 630.517 630.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 0.000256 2048 1.6 2560 86016 7.14976 8.83395 314.469 260.881 591.418 591.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1200 0.000256 2048 1.6 2560 87552 7.18234 8.86864 400.592 262.001 678.727 678.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1200 0.000256 2048 1.6 2560 87424 7.18221 8.88013 256.574 261.908 534.626 534.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1200 0.000256 2048 1.6 2560 87520 7.21152 8.93386 452.006 262.244 730.476 730.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1200 0.000256 2048 1.6 2560 87360 7.17824 8.87674 290.688 261.871 568.698 568.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1200 0.000256 2048 1.6 2560 87360 7.20554 8.89968 239.834 261.75 517.771 517.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1200 0.000256 2048 1.6 2560 87456 7.17824 8.88554 419.676 262.072 697.893 697.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1200 0.000256 2048 1.6 2560 87360 7.18234 8.87757 275.811 262.028 553.978 554.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1200 0.000256 2048 1.6 2560 87264 7.16659 8.86749 226.467 261.853 504.436 504.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 0.000256 2048 1.6 2560 87472 7.21123 8.95728 602.28 262.172 880.704 880.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 0.000256 2048 1.6 2560 87360 7.17222 8.88301 380.014 261.971 658.123 658.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1200 0.000256 2048 1.6 2560 87360 7.21482 8.90074 308.886 262.171 587.25 587.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 0.000256 2048 1.6 2560 87424 7.17725 8.87808 560.683 261.9 838.72 838.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 0.000256 2048 1.6 2560 87040 7.1641 8.8576 352.469 261.609 630.178 630.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 0.000256 2048 1.6 2560 86784 7.16733 8.9129 287.58 261.211 564.948 565.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 0.000256 2048 1.6 2560 87408 7.19734 8.90688 576.443 262.115 854.742 854.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 0.000256 2048 1.6 2560 87264 7.17005 8.89446 376.98 261.61 654.734 654.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 0.000256 2048 1.6 2560 86832 7.19322 8.88768 328.75 261.661 606.573 606.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1200 0.000256 2048 1.6 2560 86976 7.17402 8.8967 292.426 262.03 570.605 570.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 0.000256 2048 1.6 2560 87360 7.17978 8.8743 540.391 261.872 818.396 818.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 0.000256 2048 1.6 2560 87040 7.16186 8.8679 365.496 261.726 643.335 643.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 0.000256 2048 1.6 2560 86880 7.15334 8.86045 306.181 261.049 583.324 583.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 0.000256 2048 1.6 2560 87040 7.1881 8.86989 302.278 262.09 580.503 580.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 0.000256 2048 1.6 2560 87360 7.17568 8.88419 509.911 262.245 788.298 788.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 0.000256 2048 1.6 2560 86784 7.15811 8.88573 360.318 261.435 637.88 637.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 0.000256 2048 1.6 2560 86976 7.18166 8.86157 298.031 261.946 576.1 576.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 0.000256 2048 1.6 2560 86016 7.14352 8.88672 280.472 260.905 557.486 557.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 0.000256 2048 1.6 2560 87200 7.20768 8.90058 526.176 261.821 804.19 804.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 0.000256 2048 1.6 2560 86800 7.19101 8.87606 359.657 261.31 637.115 637.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 0.000256 2048 1.6 2560 87000 7.21872 8.88902 309.505 264.144 589.839 589.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 0.000256 2048 1.6 2560 86400 7.15818 8.84115 284.561 260.784 561.426 561.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1200 0.000256 2048 1.6 2592 87360 7.17619 8.8945 440.042 262.028 718.219 718.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1200 0.000256 2048 1.6 2592 87296 7.18944 8.88349 283.182 261.944 561.281 561.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1200 0.000256 2048 1.6 2592 87168 7.17398 8.88816 234.35 262.058 512.548 512.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1200 0.000256 2048 1.6 2592 87360 7.21821 8.90819 423.424 262.233 701.862 701.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1200 0.000256 2048 1.6 2592 87200 7.17571 8.94314 278.986 261.685 556.871 556.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1200 0.000256 2048 1.6 2592 87120 7.19258 8.91494 227.43 261.796 505.413 505.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1200 0.000256 2048 1.6 2592 87264 7.18102 8.88358 592.927 262.113 871.185 871.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1200 0.000256 2048 1.6 2592 87168 7.17357 9.12176 373.334 261.932 651.641 651.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1200 0.000256 2048 1.6 2592 86976 7.1689 8.8809 299.42 261.64 577.188 577.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1200 0.000256 2048 1.6 2592 86784 7.15613 8.87194 256.128 261.266 533.504 533.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 0.000256 2048 1.6 2592 87248 7.21002 8.92518 549.235 261.964 827.416 827.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 0.000256 2048 1.6 2592 87136 7.17648 8.88026 347.637 261.814 625.588 625.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1200 0.000256 2048 1.6 2592 87024 7.21757 8.90019 285.336 261.869 563.404 563.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1200 0.000256 2048 1.6 2592 86912 7.15776 8.8553 256.912 261.476 534.481 534.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 0.000256 2048 1.6 2592 87296 7.17824 9.01126 526.592 261.882 804.745 804.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 0.000256 2048 1.6 2592 87040 7.1703 8.85158 340.691 261.333 618.134 618.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 0.000256 2048 1.6 2592 86784 7.16352 8.85808 284.113 261.471 561.687 561.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1200 0.000256 2048 1.6 2592 87040 7.1743 8.87712 251.358 262.207 529.695 529.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 0.000256 2048 1.6 2592 87120 7.1967 8.88422 520.875 261.8 798.837 798.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 0.000256 2048 1.6 2592 86976 7.176 8.87558 365.354 261.591 643.079 643.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 0.000256 2048 1.6 2592 86832 7.19443 8.87408 306.382 261.444 583.98 584.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 0.000256 2048 1.6 2592 86976 7.18438 8.89482 308.305 262.217 586.684 586.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 0.000256 2048 1.6 2592 87200 7.17171 8.91085 516.488 261.93 794.58 794.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 0.000256 2048 1.6 2592 87040 7.16454 8.8617 369.411 261.696 647.213 647.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 0.000256 2048 1.6 2592 86400 7.15344 8.83917 304.119 261.075 581.268 581.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 0.000256 2048 1.6 2592 87040 7.18234 8.87885 286.765 261.9 564.806 564.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1200 0.000256 2048 1.6 2600 87232 7.17504 8.88458 456.634 262.211 734.987 735.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1200 0.000256 2048 1.6 2600 87168 7.18477 8.88208 293.678 261.946 571.772 571.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1200 0.000256 2048 1.6 2600 87168 7.17328 8.86989 242.2 261.99 520.312 520.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1200 0.000256 2048 1.6 2600 87200 7.21101 8.91366 429.645 262.263 708.115 708.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1200 0.000256 2048 1.6 2600 87040 7.17366 8.87603 276.063 261.978 554.171 554.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1200 0.000256 2048 1.6 2600 86880 7.1944 8.90374 230.13 261.798 508.103 508.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1200 0.000256 2048 1.6 2600 86720 7.15856 8.88627 197.768 261.481 475.371 475.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 0.000256 2048 1.6 2600 87168 7.1809 8.87584 586.279 261.898 864.318 864.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1200 0.000256 2048 1.6 2600 87168 7.18275 8.87888 366.065 262.212 644.422 644.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1200 0.000256 2048 1.6 2600 86976 7.1752 8.91706 298.027 261.597 575.799 575.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1200 0.000256 2048 1.6 2600 86784 7.15779 8.85184 253.334 261.462 530.886 530.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 0.000256 2048 1.6 2600 87136 7.20458 8.91318 538.53 262.176 816.903 816.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 0.000256 2048 1.6 2600 86912 7.18029 8.87808 340.916 261.996 619.048 619.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1200 0.000256 2048 1.6 2600 87024 7.2151 8.95942 281.34 261.919 559.513 559.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1200 0.000256 2048 1.6 2600 86464 7.15424 8.87603 251.291 261.514 528.918 529.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 0.000256 2048 1.6 2600 87168 7.18282 8.88586 530.72 261.906 808.775 808.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 0.000256 2048 1.6 2600 86784 7.17046 8.89242 343.557 261.641 621.337 621.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 0.000256 2048 1.6 2600 86784 7.16246 8.85184 290.65 261.163 567.909 567.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1200 0.000256 2048 1.6 2600 86528 7.18029 8.8672 255.026 261.767 532.919 533.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 0.000256 2048 1.6 2600 87120 7.19494 8.89005 547.953 261.988 826.109 826.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 0.000256 2048 1.6 2600 86976 7.17552 8.89859 390.265 261.852 668.275 668.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 0.000256 2048 1.6 2600 86832 7.1855 8.86474 319.458 261.594 597.18 597.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 0.000256 2048 1.6 2600 86976 7.18022 8.89446 304.911 262.171 583.235 583.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1200 0.000256 2048 1.6 2600 86400 7.20627 8.88208 277.898 264.355 558.421 558.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 0.000256 2048 1.6 2600 87040 7.18182 8.90458 528.293 261.722 806.185 806.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 0.000256 2048 1.6 2600 86720 7.16179 8.88627 364.373 261.513 642.016 642.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 0.000256 2048 1.6 2600 86400 7.15651 8.84134 308.827 261.018 585.92 586.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 0.000256 2048 1.6 2600 86400 7.19053 8.87808 284.21 262.162 562.52 562.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 0.000256 2048 1.6 2600 86400 7.14957 8.84531 272.941 261.085 550.099 550.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1200 0.000256 2048 1.6 2580 87232 7.18438 8.86784 421.384 262.029 699.545 699.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1200 0.000256 2048 1.6 2580 87168 7.18387 8.88714 277.977 261.997 556.124 556.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1200 0.000256 2048 1.6 2580 87168 7.17005 8.88794 224.727 262.179 503.041 503.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1200 0.000256 2048 1.6 2580 86784 7.15392 8.86413 195.445 261.428 472.972 473.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1200 0.000256 2048 1.6 2580 87200 7.2151 8.89216 583.893 262.229 862.312 862.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1200 0.000256 2048 1.6 2580 87040 7.17674 8.88886 363.249 261.943 641.337 641.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1200 0.000256 2048 1.6 2580 86880 7.20694 8.94941 294.757 261.793 572.785 572.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1200 0.000256 2048 1.6 2580 86720 7.15981 8.85485 249.77 261.466 527.329 527.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 0.000256 2048 1.6 2580 87168 7.18214 8.88541 534.964 261.864 812.974 813.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1200 0.000256 2048 1.6 2580 87168 7.1865 8.8697 336.348 262.182 614.669 614.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1200 0.000256 2048 1.6 2580 86976 7.17197 8.86982 275.891 261.606 553.633 553.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1200 0.000256 2048 1.6 2580 86784 7.15757 8.86374 248.487 261.409 525.994 526.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1200 0.000256 2048 1.6 2580 86400 7.15104 8.93542 213.966 260.868 491.002 491.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 0.000256 2048 1.6 2580 87136 7.2151 8.89885 510.55 262.154 788.896 788.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 0.000256 2048 1.6 2580 86912 7.19024 8.89386 326.559 261.967 604.691 604.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 0.000256 2048 1.6 2580 87024 7.20986 8.89882 274.025 262.121 552.335 552.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1200 0.000256 2048 1.6 2580 86464 7.1569 8.91424 239.769 261.471 517.391 517.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1200 0.000256 2048 1.6 2580 86240 7.16621 8.84707 209.518 260.968 486.58 486.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 0.000256 2048 1.6 2580 87168 7.18637 8.8776 480.186 262.148 758.477 758.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 0.000256 2048 1.6 2580 86784 7.17142 8.85747 326.634 261.638 604.382 604.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 0.000256 2048 1.6 2580 86784 7.15264 8.85386 270.612 261.214 547.912 547.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 0.000256 2048 1.6 2580 86528 7.17286 8.89658 249.314 261.732 527.195 527.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1200 0.000256 2048 1.6 2580 86400 7.18234 8.99482 226.517 262.067 504.843 504.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1200 0.000256 2048 1.6 2560 87552 7.18163 8.87094 411.457 261.988 689.58 689.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1200 0.000256 2048 1.6 2560 87424 7.18438 8.88118 265.097 262.095 543.337 543.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1200 0.000256 2048 1.6 2560 87360 7.17414 8.87619 219.109 261.94 497.178 497.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1200 0.000256 2048 1.6 2560 87040 7.15981 8.8897 190.575 261.363 468.065 468.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1200 0.000256 2048 1.6 2560 87520 7.2151 8.89712 556.886 261.967 835.046 835.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1200 0.000256 2048 1.6 2560 87360 7.19232 8.87677 340.415 261.929 618.497 618.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1200 0.000256 2048 1.6 2560 87360 7.19939 8.90019 280.576 261.78 558.536 558.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1200 0.000256 2048 1.6 2560 87040 7.15619 8.85936 241.921 261.697 519.715 519.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1200 0.000256 2048 1.6 2560 86800 7.18682 8.88013 218.797 261.554 496.5 496.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 0.000256 2048 1.6 2560 87456 7.18688 8.88637 511.651 262.052 789.859 789.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1200 0.000256 2048 1.6 2560 87360 7.18086 8.87267 320.163 261.994 598.296 598.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1200 0.000256 2048 1.6 2560 87264 7.17414 8.89037 264.276 261.61 542.028 542.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1200 0.000256 2048 1.6 2560 86784 7.16102 8.88627 233.631 261.188 510.944 511.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1200 0.000256 2048 1.6 2560 86880 7.14518 8.98038 205.388 260.832 482.427 482.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 0.000256 2048 1.6 2560 87472 7.20864 8.90624 482.561 262.173 760.926 761.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 0.000256 2048 1.6 2560 87360 7.19027 8.87398 305.438 262.025 583.611 583.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 0.000256 2048 1.6 2560 87360 7.20595 8.92224 258.935 262.14 537.281 537.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1200 0.000256 2048 1.6 2560 86912 7.16064 8.85107 227.143 261.722 504.955 505.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1200 0.000256 2048 1.6 2560 86800 7.16384 8.84723 200.866 260.757 477.714 477.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 0.000256 2048 1.6 2560 87424 7.18394 8.91747 471.138 262.234 749.555 749.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 0.000256 2048 1.6 2560 87040 7.17075 8.92499 313.948 261.608 591.731 591.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 0.000256 2048 1.6 2560 86784 7.15366 8.86003 260.678 261.382 538.155 538.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 0.000256 2048 1.6 2560 87040 7.17619 8.88403 239.047 261.977 517.163 517.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1200 0.000256 2048 1.6 2560 87040 7.17859 8.91741 220.521 261.845 498.542 498.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1200 0.000256 2048 1.6 2560 86016 7.13747 8.84298 206.639 260.745 483.445 483.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1200 0.000256 2048 1.6 2560 87168 7.18787 8.89603 412.76 262.224 691.152 691.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1200 0.000256 2048 1.6 2560 87104 7.1743 8.88912 464.664 262.245 743.056 743.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1200 0.000256 2048 1.6 2560 87040 7.18512 8.89619 300.506 261.904 578.57 578.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1200 0.000256 2048 1.6 2560 86976 7.17475 8.86989 243.949 262.208 522.28 522.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1200 0.000256 2048 1.6 2560 86784 7.16074 8.88422 218.731 261.638 496.492 496.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1200 0.000256 2048 1.6 2560 86720 7.16125 8.85942 200.908 261.454 478.46 478.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1200 0.000256 2048 1.6 2560 86400 7.15411 8.8535 184.41 261.154 461.648 461.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1200 0.000256 2048 1.6 2560 86464 7.15446 8.87194 174.658 261.716 452.481 452.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1200 0.000256 2048 1.6 2560 86528 7.18234 8.86058 165.896 261.949 443.966 444.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1200 0.000256 2048 1.6 2580 86464 7.15792 8.87632 162.269 261.724 440.104 440.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1200 0.000256 2048 1.6 2560 86912 7.15981 8.85965 157.573 261.691 435.362 435.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1200 0.000256 2048 1.6 2600 86240 7.16842 8.85146 162.948 260.714 439.761 439.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1200 0.000256 2048 1.6 2592 86240 7.1639 8.8576 161.38 260.762 438.244 438.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1200 0.000256 2048 1.6 2560 87040 7.16042 8.86989 182.919 261.431 460.46 460.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1200 0.000256 2048 1.6 2560 86400 7.16115 8.85965 277.28 261.639 555.018 555.096
