// Seed: 898986238
module module_0;
  wire id_1;
  logic [7:0] id_2;
  assign module_1.id_9 = 0;
  assign id_2[1 : ""]  = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    input supply1 id_3
    , id_12,
    output wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    input wire id_9,
    output uwire id_10
);
  uwire id_13 = 1;
  tri   id_14 = 1'h0;
  assign id_2  = 1'h0;
  assign id_10 = id_1;
  assign id_12 = id_14;
  always assign id_2 = id_5 - 1;
  wire id_15;
  module_0 modCall_1 ();
endmodule
