{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666043183531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666043183532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 14:46:23 2022 " "Processing started: Mon Oct 17 14:46:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666043183532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666043183532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bwm_n -c bwm_n " "Command: quartus_map --read_settings_files=on --write_settings_files=off bwm_n -c bwm_n" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666043183532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666043183877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666043183877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/classes/621/research/r1/bwm/white_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /classes/621/research/r1/bwm/white_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 white_cell " "Found entity 1: white_cell" {  } { { "../white_cell.v" "" { Text "D:/Classes/621/Research/R1/BWM/white_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666043192487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666043192487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/classes/621/research/r1/bwm/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /classes/621/research/r1/bwm/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../fulladder.v" "" { Text "D:/Classes/621/Research/R1/BWM/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666043192490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666043192490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/classes/621/research/r1/bwm/bwm_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /classes/621/research/r1/bwm/bwm_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 bwm_n " "Found entity 1: bwm_n" {  } { { "../bwm_n.v" "" { Text "D:/Classes/621/Research/R1/BWM/bwm_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666043192494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666043192494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/classes/621/research/r1/bwm/black_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /classes/621/research/r1/bwm/black_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 black_cell " "Found entity 1: black_cell" {  } { { "../black_cell.v" "" { Text "D:/Classes/621/Research/R1/BWM/black_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666043192496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666043192496 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero bwm_n.v(24) " "Verilog HDL Implicit Net warning at bwm_n.v(24): created implicit net for \"zero\"" {  } { { "../bwm_n.v" "" { Text "D:/Classes/621/Research/R1/BWM/bwm_n.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666043192499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bwm_n " "Elaborating entity \"bwm_n\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666043192554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "white_cell white_cell:w0 " "Elaborating entity \"white_cell\" for hierarchy \"white_cell:w0\"" {  } { { "../bwm_n.v" "w0" { Text "D:/Classes/621/Research/R1/BWM/bwm_n.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666043192612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black_cell black_cell:b1 " "Elaborating entity \"black_cell\" for hierarchy \"black_cell:b1\"" {  } { { "../bwm_n.v" "b1" { Text "D:/Classes/621/Research/R1/BWM/bwm_n.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666043192633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:fa1 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:fa1\"" {  } { { "../bwm_n.v" "fa1" { Text "D:/Classes/621/Research/R1/BWM/bwm_n.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666043192658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "p\[7\] GND " "Pin \"p\[7\]\" is stuck at GND" {  } { { "../bwm_n.v" "" { Text "D:/Classes/621/Research/R1/BWM/bwm_n.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666043193082 "|bwm_n|p[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666043193082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666043193202 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666043193202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666043193202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666043193202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666043193561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 14:46:33 2022 " "Processing ended: Mon Oct 17 14:46:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666043193561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666043193561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666043193561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666043193561 ""}
