;redcode
;assert 1
	SPL 0, @-2
	CMP -7, <-420
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	JMN <727, #-206
	SUB #12, @200
	ADD 210, 60
	SPL 200, 90
	CMP #12, @201
	SUB @0, @2
	CMP @127, 100
	SUB @0, @2
	SUB #421, 107
	SUB #421, 107
	SUB @121, 103
	SPL 200, 92
	SUB 200, 90
	CMP 2, @5
	ADD #0, 0
	CMP @127, 100
	SLT 12, @10
	SUB 200, 90
	SUB @121, 106
	SUB 200, 90
	SUB @121, 106
	CMP 12, @10
	JMP <121, 106
	SPL <121, 103
	SUB 200, 90
	SUB @121, 103
	CMP @121, 103
	JMP 770, 60
	SLT 120, 9
	SUB -1, <-20
	SUB -1, <-20
	SUB -1, <-20
	CMP #12, @201
	MOV -301, <-20
	ADD #0, 0
	MOV -1, <-20
	DAT #0, #-2
	MOV -1, <-20
	ADD #0, 0
	MOV -1, <-20
	ADD #0, 0
	CMP -7, <-420
	CMP -57, @-470
	CMP -7, <-420
	MOV -1, <-30
	CMP -7, <-420
