#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x122004080 .scope module, "pri_label_fifo_tb" "pri_label_fifo_tb" 2 1;
 .timescale 0 0;
v0x600002e5ce10_0 .var "clk", 0 0;
v0x600002e5cea0_0 .var "din", 15 0;
v0x600002e5cf30_0 .net "dout", 15 0, L_0x600003750070;  1 drivers
v0x600002e5cfc0_0 .var "re", 0 0;
v0x600002e5d050_0 .var "rst", 0 0;
v0x600002e5d0e0_0 .net "valid", 0 0, L_0x6000037500e0;  1 drivers
v0x600002e5d170_0 .var "we", 0 0;
S_0x1220041f0 .scope module, "prio_fifo_u1" "prio_label_fifo" 2 11, 3 17 0, S_0x122004080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "re";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 16 "din";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x600002050000 .param/l "ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000001001>;
P_0x600002050040 .param/l "CLEAR_ON_INIT" 0 3 22, +C4<00000000000000000000000000000001>;
P_0x600002050080 .param/l "DATA_WIDTH" 0 3 20, +C4<00000000000000000000000000010000>;
P_0x6000020500c0 .param/l "LABEL_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
L_0x600003750070 .functor BUFZ 16, v0x600002e5c3f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000037500e0 .functor BUFZ 1, v0x600002e5cb40_0, C4<0>, C4<0>, C4<0>;
v0x600002e5c090_0 .var "begin_exchange_flag", 0 0;
v0x600002e5c120_0 .var "begin_shuffle_flag", 0 0;
v0x600002e5c1b0_0 .net "clk", 0 0, v0x600002e5ce10_0;  1 drivers
v0x600002e5c240_0 .net "din", 15 0, v0x600002e5cea0_0;  1 drivers
v0x600002e5c2d0_0 .var "din_reg", 15 0;
v0x600002e5c360_0 .net "dout", 15 0, L_0x600003750070;  alias, 1 drivers
v0x600002e5c3f0_0 .var "dout_reg", 15 0;
v0x600002e5c480_0 .var "exchange_addr", 8 0;
v0x600002e5c510_0 .var "exchange_data", 15 0;
v0x600002e5c5a0_0 .var "exchange_flag", 0 0;
v0x600002e5c630 .array "mem", 0 511, 15 0;
v0x600002e5c6c0_0 .net "re", 0 0, v0x600002e5cfc0_0;  1 drivers
v0x600002e5c750_0 .var "re_flag", 0 0;
v0x600002e5c7e0_0 .var "re_reg", 0 0;
v0x600002e5c870_0 .net "rst", 0 0, v0x600002e5d050_0;  1 drivers
v0x600002e5c900_0 .var "shuffle_addr", 8 0;
v0x600002e5c990_0 .var "shuffle_data", 15 0;
v0x600002e5ca20_0 .var "shuffle_flag", 0 0;
v0x600002e5cab0_0 .net "valid", 0 0, L_0x6000037500e0;  alias, 1 drivers
v0x600002e5cb40_0 .var "valid_reg", 0 0;
v0x600002e5cbd0_0 .var "waddr", 8 0;
v0x600002e5cc60_0 .net "we", 0 0, v0x600002e5d170_0;  1 drivers
v0x600002e5ccf0_0 .var "we_flag", 0 0;
v0x600002e5cd80_0 .var "we_reg", 0 0;
E_0x600001258660 .event posedge, v0x600002e5c1b0_0;
S_0x122004360 .scope generate, "clear_on_init" "clear_on_init" 3 76, 3 76 0, S_0x1220041f0;
 .timescale 0 0;
v0x600002e5c000_0 .var/i "idx", 31 0;
    .scope S_0x122004360;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e5c000_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600002e5c000_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 65535, 0, 16;
    %ix/getv/s 4, v0x600002e5c000_0;
    %store/vec4a v0x600002e5c630, 4, 0;
    %load/vec4 v0x600002e5c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e5c000_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x1220041f0;
T_1 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600002e5c480_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600002e5c900_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600002e5cbd0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e5c510_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e5c990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e5c3f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e5c2d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5c090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5ccf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5c7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5cd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5ca20_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1220041f0;
T_2 ;
    %wait E_0x600001258660;
    %load/vec4 v0x600002e5c6c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e5c090_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5c750_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002e5c6c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e5c090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600002e5cc60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5c7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5c120_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x600002e5c6c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e5c090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600002e5c750_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5c7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5c120_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1220041f0;
T_3 ;
    %wait E_0x600001258660;
    %load/vec4 v0x600002e5cc60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e5c120_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5ccf0_0, 0;
    %load/vec4 v0x600002e5c240_0;
    %assign/vec4 v0x600002e5c2d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002e5cc60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e5c120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600002e5c6c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5cd80_0, 0;
    %load/vec4 v0x600002e5c240_0;
    %assign/vec4 v0x600002e5c2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5c090_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600002e5cc60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e5c120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600002e5ccf0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5ccf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5c090_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1220041f0;
T_4 ;
    %wait E_0x600001258660;
    %load/vec4 v0x600002e5c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002e5c3f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600002e5c480_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600002e5cbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5c090_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002e5cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600002e5cbd0_0;
    %assign/vec4 v0x600002e5c480_0, 0;
    %load/vec4 v0x600002e5c2d0_0;
    %assign/vec4 v0x600002e5c510_0, 0;
    %load/vec4 v0x600002e5cbd0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x600002e5cbd0_0, 0;
    %load/vec4 v0x600002e5c090_0;
    %assign/vec4 v0x600002e5c5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5cd80_0, 0;
T_4.2 ;
    %load/vec4 v0x600002e5c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e5c630, 4;
    %assign/vec4 v0x600002e5c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5cb40_0, 0;
    %load/vec4 v0x600002e5c120_0;
    %assign/vec4 v0x600002e5ca20_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600002e5c900_0, 0;
    %load/vec4 v0x600002e5cbd0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x600002e5c630, 4;
    %assign/vec4 v0x600002e5c990_0, 0;
    %load/vec4 v0x600002e5cbd0_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x600002e5cbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5c7e0_0, 0;
T_4.4 ;
    %load/vec4 v0x600002e5c6c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e5cc60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e5c630, 4;
    %assign/vec4 v0x600002e5c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e5ca20_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600002e5c900_0, 0;
    %load/vec4 v0x600002e5c240_0;
    %assign/vec4 v0x600002e5c990_0, 0;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1220041f0;
T_5 ;
    %wait E_0x600001258660;
    %load/vec4 v0x600002e5c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x600002e5c480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5c090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5c5a0_0, 0;
    %load/vec4 v0x600002e5c510_0;
    %load/vec4 v0x600002e5c480_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e5c630, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600002e5c510_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x600002e5c480_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x600002e5c630, 4;
    %parti/s 8, 8, 5;
    %cmp/u;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x600002e5c480_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x600002e5c630, 4;
    %load/vec4 v0x600002e5c480_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e5c630, 0, 4;
    %load/vec4 v0x600002e5c480_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 9;
    %assign/vec4 v0x600002e5c480_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x600002e5c510_0;
    %load/vec4 v0x600002e5c480_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e5c630, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5c090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5c5a0_0, 0;
T_5.5 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1220041f0;
T_6 ;
    %wait E_0x600001258660;
    %load/vec4 v0x600002e5ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x600002e5cbd0_0;
    %pad/u 32;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_6.2, 5;
    %load/vec4 v0x600002e5c990_0;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e5c630, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5cb40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 34;
    %addi 1, 0, 34;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %subi 1, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x600002e5c630, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %load/vec4a v0x600002e5c630, 4;
    %parti/s 8, 8, 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.4, 5;
    %load/vec4 v0x600002e5c990_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 34;
    %addi 1, 0, 34;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %subi 1, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x600002e5c630, 4;
    %parti/s 8, 8, 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5ca20_0, 0;
    %load/vec4 v0x600002e5c990_0;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e5c630, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5cb40_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 34;
    %addi 1, 0, 34;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %subi 1, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x600002e5c630, 4;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e5c630, 0, 4;
    %load/vec4 v0x600002e5c900_0;
    %addi 1, 0, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 9;
    %assign/vec4 v0x600002e5c900_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x600002e5c990_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %load/vec4a v0x600002e5c630, 4;
    %parti/s 8, 8, 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.8, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5ca20_0, 0;
    %load/vec4 v0x600002e5c990_0;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e5c630, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e5cb40_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %load/vec4a v0x600002e5c630, 4;
    %load/vec4 v0x600002e5c900_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e5c630, 0, 4;
    %load/vec4 v0x600002e5c900_0;
    %addi 1, 0, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x600002e5c900_0, 0;
T_6.9 ;
T_6.5 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x122004080;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x600002e5ce10_0;
    %inv;
    %store/vec4 v0x600002e5ce10_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x122004080;
T_8 ;
    %vpi_call 2 24 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x122004080 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x122004080;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002e5d050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5ce10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5cfc0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e5cea0_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5d050_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 20, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002e5d170_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %vpi_func 2 41 "$random" 32 {0 0 0};
    %pushi/vec4 197, 0, 32;
    %mod;
    %add;
    %pad/u 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002e5cea0_0, 4, 8;
    %pushi/vec4 0, 0, 32;
    %vpi_func 2 42 "$random" 32 {0 0 0};
    %pushi/vec4 101, 0, 32;
    %mod;
    %add;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002e5cea0_0, 4, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5d170_0, 0, 1;
    %delay 100, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %delay 200, 0;
    %pushi/vec4 20, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002e5cfc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e5cfc0_0, 0, 1;
    %delay 100, 0;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./FIFO/PRIO_LABEL_FIFO/tb/prio_label_fifo_tb.v";
    "./FIFO/PRIO_LABEL_FIFO/src//prio_label_fifo.v";
