This repository is a Verilog recreation of Ben Eater's 8 bit computer (https://eater.net/8bit/) for a Yosys supported (https://github.com/YosysHQ/yosys) FPGA.
<p align="center">
<img src="https://user-images.githubusercontent.com/41923667/200206998-739c6e8a-5656-42ff-be9c-70d46075dbb0.jpg"/>
</p>
<p align="center">
on
</p>
<p align="center">
<img src="https://user-images.githubusercontent.com/41923667/200207019-058e51d4-db84-4428-9c96-3a2f6536caec.png"/>
</p>
![image](https://github.com/jasonkaufmann/ice40FPGAProjects/assets/41923667/55ae60f3-c890-4d08-b9b3-754b753de8b8)

