`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 01/15/2021 06:40:11 PM
// Design Name: 
// Module Name: top_demo
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module top_demo
(
  // input
  input  logic [7:0] sw,
  input  logic [3:0] btn,
  input  logic       sysclk_125mhz,
  input  logic       rst,

  // output  
  output logic [7:0] led,
  output logic sseg_ca,
  output logic sseg_cb,
  output logic sseg_cc,
  output logic sseg_cd,
  output logic sseg_ce,
  output logic sseg_cf,
  output logic sseg_cg,
  output logic sseg_dp,
  output logic [3:0] sseg_an
);

  logic [16:0]  CURRENT_COUNT;
  logic [16:0]  NEXT_COUNT;
  logic         smol_clk;
  logic [63:0]  key;
  logic [63:0]  plaintext;
  logic         encrypt;
  logic [63:0]  ciphertext ;
  logic [63:0]  IV;
  logic         cbc;
  logic output;
  
  assign key = 64'h133457799bbcdff1;
  assign plaintext = 64'h123456abcd132536;
  assign IV =  64'h0;
  assign encrypt = btn[0];
  assign cbc = btn[1];
  
  always @(key, plaintext, ciphertext) begin
    case(sw[3:0])
        4'b0000     :  output = [63:48]plaintext;
        4'b0001     :  output = [48:32]plaintext;
        4'b0010     :  output = [32:17]plaintext;
        4'b0011     :  output = [15:0] plaintext;
        4'b0100     :  output = [63:48]key;
        4'b0101     :  output = [48:32]key;
        4'b0110     :  output = [32:17]key;
        4'b0111     :  output = [15:0] key;
        4'b1000     :  output = [63:48]ciphertext;
        4'b1001     :  output = [48:32]ciphertext;
        4'b1010     :  output = [32:17]ciphertext;
        4'b1011     :  output = [15:0] ciphertext;
        4'b1100     :  output = [63:48]IV;
        4'b1101     :  output = [48:32]IV;
        4'b1110     :  output = [31:16]IV;
        4'b1111     :  output = [15:0] IV;
        Default     : output = 16â€™bx
    endcase
   end
  
  // Place DES instantiation here
   DES dut (key, plaintext, encrypt, ciphertext, IV, cbc);
  
  // 7-segment display
  segment_driver driver(
  .clk(smol_clk),
  .rst(btn[3]),
  .digit0(sw[3:0]),
  .digit1(4'b0111),
  .digit2(sw[7:4]),
  .digit3(4'b1111),
  .decimals({1'b0, btn[2:0]}),
  .segment_cathodes({sseg_dp, sseg_cg, sseg_cf, sseg_ce, sseg_cd, sseg_cc, sseg_cb, sseg_ca}),
  .digit_anodes(sseg_an)
  );

// Register logic storing clock counts
  always@(posedge sysclk_125mhz)
  begin
    if(btn[3])
      CURRENT_COUNT = 17'h00000;
    else
      CURRENT_COUNT = NEXT_COUNT;
  end
  
  // Increment logic
  assign NEXT_COUNT = CURRENT_COUNT == 17'd100000 ? 17'h00000 : CURRENT_COUNT + 1;

  // Creation of smaller clock signal from counters
  assign smol_clk = CURRENT_COUNT == 17'd100000 ? 1'b1 : 1'b0;

endmodule
