# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adders_mulyipliers.srcs/sources_1/new/full_adder_bh.vhd" \
"../../../../adders_mulyipliers.srcs/sources_1/new/full_adder_sys_pipeline.vhd" \
"../../../../adders_mulyipliers.srcs/sources_1/new/mul_4bit_pipeline.vhd" \
"../../../../adders_mulyipliers.srcs/sources_1/new/register.vhd" \
"../../../../adders_mulyipliers.srcs/sim_3/new/mult_4bit_pipeline_tb.vhd" \

# Do not sort compile order
nosort
