
*** Running vivado
    with args -log labkit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source labkit.tcl


****** Vivado v2019.1.2 (64-bit)
  **** SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
  **** IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source labkit.tcl -notrace
Command: synth_design -top labkit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16680 
WARNING: [Synth 8-992] score is already implicitly declared earlier [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:125]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1810.055 ; gain = 157.465 ; free physical = 1741 ; free virtual = 11503
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'labkit' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:14]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_65' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/clk_wizard_65.sv:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32872]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32872]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39829]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39829]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_65' (4#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/clk_wizard_65.sv:66]
INFO: [Synth 8-6157] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:195]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_8hex' (5#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:195]
INFO: [Synth 8-6157] synthesizing module 'xvga' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:293]
	Parameter DISPLAY_WIDTH bound to: 1024 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 768 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter H_SYNC_PULSE bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
	Parameter V_SYNC_PULSE bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xvga' (6#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:293]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:168]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (7#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:168]
INFO: [Synth 8-6157] synthesizing module 'FPGuitAr_Hero' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:29]
	Parameter m bound to: 1 - type: integer 
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'audio_gen' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:25]
	Parameter SAMPLE_COUNT bound to: 2082 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'play_notes' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:85]
INFO: [Synth 8-6157] synthesizing module 'sine_generator' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 39370534 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sine_lut' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'sine_lut' (8#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:300]
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized0' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 41711649 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized0' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized1' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 44191903 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized1' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized2' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 46819707 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized2' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized3' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 49603741 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized3' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized4' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 52523870 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized4' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized5' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 55655617 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized5' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized6' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 58966321 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized6' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized7' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 62455982 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized7' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized8' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 66214079 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized8' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized9' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 70151132 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized9' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized10' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 74356621 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized10' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized11' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
	Parameter PHASE_INCR bound to: 78741067 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized11' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:279]
INFO: [Synth 8-6155] done synthesizing module 'play_notes' (10#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:85]
INFO: [Synth 8-6157] synthesizing module 'volume_control' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:256]
INFO: [Synth 8-6155] done synthesizing module 'volume_control' (11#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:256]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:263]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (12#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:263]
WARNING: [Synth 8-3848] Net sampled_adc_data in module/entity audio_gen does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'audio_gen' (13#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:25]
INFO: [Synth 8-6157] synthesizing module 'hex_to_decimal' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/hex_to_decimal.sv:23]
INFO: [Synth 8-6157] synthesizing module 'picture_blob_digit' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:28]
INFO: [Synth 8-6157] synthesizing module 'image_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-16662-eecs-digital-207/realtime/image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_rom' (14#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-16662-eecs-digital-207/realtime/image_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'image_rom_map' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-16662-eecs-digital-207/realtime/image_rom_map_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_rom_map' (15#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-16662-eecs-digital-207/realtime/image_rom_map_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'picture_blob_digit' (16#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_decimal' (17#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/hex_to_decimal.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blob' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'blob' (18#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:120]
INFO: [Synth 8-6157] synthesizing module 'music_lookup' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:96]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'music_lookup' (19#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:24]
WARNING: [Synth 8-689] width (24) of port connection 'music_out' does not match port width (25) of module 'music_lookup' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:114]
INFO: [Synth 8-6157] synthesizing module 'beat_generator' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/beat_generator.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'beat_generator' (20#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/beat_generator.sv:23]
INFO: [Synth 8-6157] synthesizing module 'note_generator' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_generator.sv:23]
	Parameter note_width bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'note_positions' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_positions.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_positions.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'note_positions' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_positions.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'note_generator' (22#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_generator.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:148]
WARNING: [Synth 8-3848] Net led in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'FPGuitAr_Hero' (23#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'labkit' (24#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:14]
WARNING: [Synth 8-3917] design labkit has port dp driven by constant 1
WARNING: [Synth 8-3331] design blob has unconnected port pixel_clk_in
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[7]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[6]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[5]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[4]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[3]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[2]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[1]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[0]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[12]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[11]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[10]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[9]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[8]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[7]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[6]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[5]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[4]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[3]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[2]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[1]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[15]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[14]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[13]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[12]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[11]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[10]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[9]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.965 ; gain = 204.375 ; free physical = 1760 ; free virtual = 11522
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1874.773 ; gain = 222.184 ; free physical = 1759 ; free virtual = 11522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1874.773 ; gain = 222.184 ; free physical = 1759 ; free virtual = 11522
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/hd/d1/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/hd/d1/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/hd/d10/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/hd/d10/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/hd/d100/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/hd/d100/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/hd/d1000/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/hd/d1000/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/hd/d1/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/hd/d1/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/hd/d10/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/hd/d10/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/hd/d100/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/hd/d100/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/hd/d1000/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/hd/d1000/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'jbclk'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'jd[0]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'jd[1]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'jd[2]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'jdclk'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:146]
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/labkit_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/labkit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/labkit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.336 ; gain = 0.000 ; free physical = 1642 ; free virtual = 11405
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2060.336 ; gain = 0.000 ; free physical = 1642 ; free virtual = 11405
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/hd/d1/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/hd/d1/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/hd/d10/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/hd/d10/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/hd/d100/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/hd/d100/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/hd/d1000/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/hd/d1000/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1736 ; free virtual = 11499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1736 ; free virtual = 11499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pg/hd/d1/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/hd/d10/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/hd/d100/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/hd/d1000/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/hd/d1/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/hd/d10/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/hd/d100/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/hd/d1000/rcm. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1735 ; free virtual = 11498
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hex_to_decimal'
INFO: [Synth 8-4471] merging register 'hand2_y_reg[9:0]' into 'hand1_y_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:78]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:208]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:227]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                             0000
                  iSTATE |                               10 |                             0001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'hex_to_decimal'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1726 ; free virtual = 11491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
	  14 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 4     
	  13 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 23    
	   2 Input     11 Bit       Adders := 26    
	   3 Input     11 Bit       Adders := 23    
	   2 Input     10 Bit       Adders := 40    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 20    
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   6 Input     27 Bit        Muxes := 1     
	  68 Input     25 Bit        Muxes := 1     
	  64 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 23    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 16    
	   4 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   3 Input      1 Bit        Muxes := 4     
	  68 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module labkit 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sine_lut 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module play_notes 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 13    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 13    
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module audio_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module picture_blob_digit__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_digit__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_digit__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_digit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module hex_to_decimal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module music_lookup 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	  68 Input     25 Bit        Muxes := 1     
	  64 Input     24 Bit        Muxes := 1     
	  68 Input      1 Bit        Muxes := 1     
Module beat_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module note_positions 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	  14 Input      1 Bit        Muxes := 1     
Module note_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 16    
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 16    
Module FPGuitAr_Hero 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	  14 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     27 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP d1/image_addr_reg, operation Mode is: C+A*(B:0x2d4).
DSP Report: register d1/image_addr_reg is absorbed into DSP d1/image_addr_reg.
DSP Report: operator d1/image_addr0 is absorbed into DSP d1/image_addr_reg.
DSP Report: operator d1/image_addr1 is absorbed into DSP d1/image_addr_reg.
DSP Report: Generating DSP d10/image_addr_reg, operation Mode is: C+A*(B:0x2d4).
DSP Report: register d10/image_addr_reg is absorbed into DSP d10/image_addr_reg.
DSP Report: operator d10/image_addr0 is absorbed into DSP d10/image_addr_reg.
DSP Report: operator d10/image_addr1 is absorbed into DSP d10/image_addr_reg.
DSP Report: Generating DSP d100/image_addr_reg, operation Mode is: C+A*(B:0x2d4).
DSP Report: register d100/image_addr_reg is absorbed into DSP d100/image_addr_reg.
DSP Report: operator d100/image_addr0 is absorbed into DSP d100/image_addr_reg.
DSP Report: operator d100/image_addr1 is absorbed into DSP d100/image_addr_reg.
DSP Report: Generating DSP d1000/image_addr_reg, operation Mode is: C+A*(B:0x2d4).
DSP Report: register d1000/image_addr_reg is absorbed into DSP d1000/image_addr_reg.
DSP Report: operator d1000/image_addr0 is absorbed into DSP d1000/image_addr_reg.
DSP Report: operator d1000/image_addr1 is absorbed into DSP d1000/image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'muse/music_out_reg' and it is trimmed from '25' to '24' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:29]
WARNING: [Synth 8-3917] design labkit has port dp driven by constant 1
WARNING: [Synth 8-3331] design blob has unconnected port pixel_clk_in
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[12]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[11]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[10]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[9]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[8]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[7]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[6]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[5]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[4]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[3]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[2]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[1]
WARNING: [Synth 8-3331] design audio_gen has unconnected port sw[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[15]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[14]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[13]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[12]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[11]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[10]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[9]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[0]
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[12]' (FDE) to 'pg/muse/music_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[6]' (FDE) to 'pg/muse/music_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[0]' (FDE) to 'pg/muse/music_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[13]' (FDE) to 'pg/muse/music_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[7]' (FDE) to 'pg/muse/music_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[1]' (FDE) to 'pg/muse/music_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[17]' (FDE) to 'pg/muse/music_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[16]' (FDE) to 'pg/muse/music_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[8]' (FDE) to 'pg/muse/music_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[11]' (FDE) to 'pg/muse/music_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[10]' (FDE) to 'pg/muse/music_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[2]' (FDE) to 'pg/muse/music_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[3]' (FDE) to 'pg/muse/music_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'pg/muse/music_out_reg[5]' (FDE) to 'pg/muse/music_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/muse/music_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'pg/hd/d1/digit_selector_reg[0]' (FDE) to 'pg/hd/d1/digit_selector_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d1/digit_selector_reg[1]' (FDE) to 'pg/hd/d1/digit_selector_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/hd/d1/digit_selector_reg[2] )
INFO: [Synth 8-3886] merging instance 'pg/hd/d1000/digit_selector_reg[0]' (FDE) to 'pg/hd/d1000/digit_selector_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d1000/digit_selector_reg[1]' (FDE) to 'pg/hd/d1000/digit_selector_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/hd/d1000/digit_selector_reg[2] )
INFO: [Synth 8-3886] merging instance 'pg/hd/d100/digit_selector_reg[0]' (FDE) to 'pg/hd/d100/digit_selector_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d100/digit_selector_reg[1]' (FDE) to 'pg/hd/d100/digit_selector_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/hd/d100/digit_selector_reg[2] )
INFO: [Synth 8-3886] merging instance 'pg/hd/d10/digit_selector_reg[0]' (FDE) to 'pg/hd/d10/digit_selector_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d10/digit_selector_reg[1]' (FDE) to 'pg/hd/d10/digit_selector_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/hd/d10/digit_selector_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /notepos/\x_pos_reg[10] )
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_length_reg[0]' (FDE) to 'pg/notegen/note_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_length_reg[1]' (FDE) to 'pg/notegen/note_length_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_length_reg[2]' (FDE) to 'pg/notegen/note_length_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\note_length_reg[3] )
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[0]' (FDE) to 'pg/bpm_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[1]' (FDE) to 'pg/bpm_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[2]' (FDE) to 'pg/bpm_reg[26]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen0_reg[0]' (FDE) to 'pg/notegen/nlen0_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen0_reg[1]' (FDE) to 'pg/notegen/nlen0_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen0_reg[2]' (FDE) to 'pg/notegen/nlen0_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen15_reg[0]' (FDE) to 'pg/notegen/nlen15_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen15_reg[1]' (FDE) to 'pg/notegen/nlen15_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen15_reg[2]' (FDE) to 'pg/notegen/nlen15_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen14_reg[0]' (FDE) to 'pg/notegen/nlen14_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen14_reg[1]' (FDE) to 'pg/notegen/nlen14_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen14_reg[2]' (FDE) to 'pg/notegen/nlen14_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen13_reg[0]' (FDE) to 'pg/notegen/nlen13_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen13_reg[1]' (FDE) to 'pg/notegen/nlen13_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen13_reg[2]' (FDE) to 'pg/notegen/nlen13_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen12_reg[0]' (FDE) to 'pg/notegen/nlen12_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen12_reg[1]' (FDE) to 'pg/notegen/nlen12_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen12_reg[2]' (FDE) to 'pg/notegen/nlen12_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen11_reg[0]' (FDE) to 'pg/notegen/nlen11_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen11_reg[1]' (FDE) to 'pg/notegen/nlen11_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen11_reg[2]' (FDE) to 'pg/notegen/nlen11_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen10_reg[0]' (FDE) to 'pg/notegen/nlen10_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen10_reg[1]' (FDE) to 'pg/notegen/nlen10_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen10_reg[2]' (FDE) to 'pg/notegen/nlen10_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen9_reg[0]' (FDE) to 'pg/notegen/nlen9_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen9_reg[1]' (FDE) to 'pg/notegen/nlen9_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen9_reg[2]' (FDE) to 'pg/notegen/nlen9_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen8_reg[0]' (FDE) to 'pg/notegen/nlen8_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen8_reg[1]' (FDE) to 'pg/notegen/nlen8_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen8_reg[2]' (FDE) to 'pg/notegen/nlen8_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen7_reg[0]' (FDE) to 'pg/notegen/nlen7_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen7_reg[1]' (FDE) to 'pg/notegen/nlen7_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen7_reg[2]' (FDE) to 'pg/notegen/nlen7_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen6_reg[0]' (FDE) to 'pg/notegen/nlen6_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen6_reg[1]' (FDE) to 'pg/notegen/nlen6_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen6_reg[2]' (FDE) to 'pg/notegen/nlen6_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen5_reg[0]' (FDE) to 'pg/notegen/nlen5_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen5_reg[1]' (FDE) to 'pg/notegen/nlen5_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen5_reg[2]' (FDE) to 'pg/notegen/nlen5_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen4_reg[0]' (FDE) to 'pg/notegen/nlen4_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen4_reg[1]' (FDE) to 'pg/notegen/nlen4_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen4_reg[2]' (FDE) to 'pg/notegen/nlen4_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen3_reg[0]' (FDE) to 'pg/notegen/nlen3_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen3_reg[1]' (FDE) to 'pg/notegen/nlen3_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen3_reg[2]' (FDE) to 'pg/notegen/nlen3_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen2_reg[0]' (FDE) to 'pg/notegen/nlen2_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen2_reg[1]' (FDE) to 'pg/notegen/nlen2_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen2_reg[2]' (FDE) to 'pg/notegen/nlen2_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen1_reg[0]' (FDE) to 'pg/notegen/nlen1_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen1_reg[1]' (FDE) to 'pg/notegen/nlen1_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/nlen1_reg[2]' (FDE) to 'pg/notegen/nlen1_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[4]' (FDE) to 'pg/bpm_reg[7]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[5]' (FDE) to 'pg/bpm_reg[8]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[6]' (FDE) to 'pg/bpm_reg[9]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[7]' (FDE) to 'pg/bpm_reg[10]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[14]' (FDE) to 'pg/bpm_reg[15]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[15]' (FDE) to 'pg/bpm_reg[16]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[16]' (FDE) to 'pg/bpm_reg[17]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[17]' (FDE) to 'pg/bpm_reg[22]'
INFO: [Synth 8-3886] merging instance 'pg/bpm_reg[18]' (FDE) to 'pg/bpm_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pg/bpm_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/bpm_reg[26] )
INFO: [Synth 8-3886] merging instance 'pg/hd/d1/pixel_out_reg[4]' (FD) to 'pg/hd/d1/pixel_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d1000/pixel_out_reg[4]' (FD) to 'pg/hd/d1000/pixel_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d100/pixel_out_reg[4]' (FD) to 'pg/hd/d100/pixel_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d10/pixel_out_reg[4]' (FD) to 'pg/hd/d10/pixel_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d1/pixel_out_reg[5]' (FD) to 'pg/hd/d1/pixel_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d1000/pixel_out_reg[5]' (FD) to 'pg/hd/d1000/pixel_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d100/pixel_out_reg[5]' (FD) to 'pg/hd/d100/pixel_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d10/pixel_out_reg[5]' (FD) to 'pg/hd/d10/pixel_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d1/pixel_out_reg[6]' (FD) to 'pg/hd/d1/pixel_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d1000/pixel_out_reg[6]' (FD) to 'pg/hd/d1000/pixel_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d100/pixel_out_reg[6]' (FD) to 'pg/hd/d100/pixel_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d10/pixel_out_reg[6]' (FD) to 'pg/hd/d10/pixel_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d1/pixel_out_reg[7]' (FD) to 'pg/hd/d1/pixel_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d1000/pixel_out_reg[7]' (FD) to 'pg/hd/d1000/pixel_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/hd/d100/pixel_out_reg[7]' (FD) to 'pg/hd/d100/pixel_out_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/hand1_y_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pg/hand1_y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen15_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen14_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen13_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen12_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen11_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen10_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen9_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen8_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\nlen1_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1682 ; free virtual = 11458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------+---------------+----------------+
|Module Name | RTL Object                    | Depth x Width | Implemented As | 
+------------+-------------------------------+---------------+----------------+
|sine_lut    | amp_out                       | 64x8          | LUT            | 
|audio_gen   | myrec/tone880hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone466hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone493hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone523hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone554hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone587hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone622hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone659hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone698hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone740hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone784hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone831hz/lut_1/amp_out | 64x8          | LUT            | 
|audio_gen   | myrec/tone440hz/lut_1/amp_out | 64x8          | LUT            | 
+------------+-------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|picture_blob_digit | C+A*(B:0x2d4) | 16     | 10     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_digit | C+A*(B:0x2d4) | 16     | 10     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_digit | C+A*(B:0x2d4) | 16     | 10     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_digit | C+A*(B:0x2d4) | 16     | 10     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1533 ; free virtual = 11309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1519 ; free virtual = 11294
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1513 ; free virtual = 11288
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone880hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone880hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone466hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone466hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone493hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone493hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone554hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone554hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone587hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone587hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone622hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone622hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone659hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone659hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone698hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone698hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone740hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone740hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone784hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone784hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone831hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone831hz/lut_1/amp_out_reg[7]_inv.
INFO: [Synth 8-5365] Flop pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[7] is being inverted and renamed to pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1513 ; free virtual = 11288
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1513 ; free virtual = 11288
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1513 ; free virtual = 11289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1513 ; free virtual = 11289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1513 ; free virtual = 11289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1513 ; free virtual = 11289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |image_rom     |         4|
|2     |image_rom_map |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |image_rom        |     1|
|2     |image_rom__4     |     1|
|3     |image_rom__5     |     1|
|4     |image_rom__6     |     1|
|5     |image_rom_map    |     1|
|6     |image_rom_map__4 |     1|
|7     |image_rom_map__5 |     1|
|8     |image_rom_map__6 |     1|
|9     |BUFG             |     2|
|10    |CARRY4           |   551|
|11    |DSP48E1          |     4|
|12    |LUT1             |   355|
|13    |LUT2             |   747|
|14    |LUT3             |   318|
|15    |LUT4             |   626|
|16    |LUT5             |   187|
|17    |LUT6             |   432|
|18    |MMCME2_ADV       |     1|
|19    |FDRE             |  1387|
|20    |FDSE             |    98|
|21    |IBUF             |    18|
|22    |OBUF             |    37|
|23    |OBUFT            |    17|
+------+-----------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------------+------+
|      |Instance             |Module                          |Cells |
+------+---------------------+--------------------------------+------+
|1     |top                  |                                |  4844|
|2     |  clkdivider         |clk_wiz_65                      |     4|
|3     |  db1                |debounce                        |    42|
|4     |  display            |display_8hex                    |    44|
|5     |  pg                 |FPGuitAr_Hero                   |  3427|
|6     |    audio1           |audio_gen                       |  1217|
|7     |      myrec          |play_notes                      |  1176|
|8     |        tone440hz    |sine_generator                  |    69|
|9     |          lut_1      |sine_lut_13                     |    16|
|10    |        tone466hz    |sine_generator__parameterized0  |    68|
|11    |          lut_1      |sine_lut_12                     |    16|
|12    |        tone493hz    |sine_generator__parameterized1  |    68|
|13    |          lut_1      |sine_lut_11                     |    16|
|14    |        tone523hz    |sine_generator__parameterized2  |    71|
|15    |          lut_1      |sine_lut_10                     |    16|
|16    |        tone554hz    |sine_generator__parameterized3  |    71|
|17    |          lut_1      |sine_lut_9                      |    16|
|18    |        tone587hz    |sine_generator__parameterized4  |    69|
|19    |          lut_1      |sine_lut_8                      |    16|
|20    |        tone622hz    |sine_generator__parameterized5  |    73|
|21    |          lut_1      |sine_lut_7                      |    16|
|22    |        tone659hz    |sine_generator__parameterized6  |    67|
|23    |          lut_1      |sine_lut_6                      |    16|
|24    |        tone698hz    |sine_generator__parameterized7  |    67|
|25    |          lut_1      |sine_lut_5                      |    16|
|26    |        tone740hz    |sine_generator__parameterized8  |    73|
|27    |          lut_1      |sine_lut_4                      |    16|
|28    |        tone784hz    |sine_generator__parameterized9  |    69|
|29    |          lut_1      |sine_lut_3                      |    16|
|30    |        tone831hz    |sine_generator__parameterized10 |    71|
|31    |          lut_1      |sine_lut_2                      |    16|
|32    |        tone880hz    |sine_generator__parameterized11 |    71|
|33    |          lut_1      |sine_lut                        |    16|
|34    |      nolabel_line72 |pwm                             |    20|
|35    |    hand1            |blob                            |    15|
|36    |    hand2            |blob_0                          |    17|
|37    |    hd               |hex_to_decimal                  |   406|
|38    |      d1             |picture_blob_digit__xdcDup__1   |    54|
|39    |      d10            |picture_blob_digit__xdcDup__2   |    53|
|40    |      d100           |picture_blob_digit__xdcDup__3   |    55|
|41    |      d1000          |picture_blob_digit              |    53|
|42    |    meter1           |beat_generator                  |    86|
|43    |    muse             |music_lookup                    |    16|
|44    |    notegen          |note_generator                  |  1045|
|45    |      notepos        |note_positions                  |    19|
|46    |    planet1          |blob_1                          |    11|
|47    |  xvga1              |xvga                            |  1132|
+------+---------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1513 ; free virtual = 11289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.336 ; gain = 222.184 ; free physical = 1576 ; free virtual = 11351
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.336 ; gain = 407.746 ; free physical = 1591 ; free virtual = 11366
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 556 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.328 ; gain = 0.000 ; free physical = 1524 ; free virtual = 11300
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2089.328 ; gain = 632.066 ; free physical = 1633 ; free virtual = 11407
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.328 ; gain = 0.000 ; free physical = 1633 ; free virtual = 11407
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/labkit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file labkit_utilization_synth.rpt -pb labkit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 19:32:41 2019...
