// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "07/03/2024 15:17:08"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module counter (
	Clk50M,
	Rst_n,
	sync1,
	sync2,
	sync3,
	osc1,
	osc2,
	osc3);
input 	Clk50M;
input 	Rst_n;
output 	sync1;
output 	sync2;
output 	sync3;
output 	osc1;
output 	osc2;
output 	osc3;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("counter_v.sdo");
// synopsys translate_on

wire \Clk50M~combout ;
wire \Rst_n~combout ;
wire \LessThan0~0_combout ;
wire \cnt[1]~55 ;
wire \cnt[1]~55COUT1_58 ;
wire \cnt[2]~1 ;
wire \cnt[2]~1COUT1_59 ;
wire \cnt[3]~3 ;
wire \cnt[3]~3COUT1_60 ;
wire \cnt[4]~5 ;
wire \cnt[5]~7 ;
wire \cnt[5]~7COUT1_61 ;
wire \cnt[6]~9 ;
wire \cnt[6]~9COUT1_62 ;
wire \cnt[7]~11 ;
wire \cnt[7]~11COUT1_63 ;
wire \cnt[8]~13 ;
wire \cnt[8]~13COUT1_64 ;
wire \cnt[9]~15 ;
wire \cnt[10]~17 ;
wire \cnt[10]~17COUT1_65 ;
wire \cnt[11]~19 ;
wire \cnt[11]~19COUT1_66 ;
wire \cnt[12]~21 ;
wire \cnt[12]~21COUT1_67 ;
wire \cnt[13]~23 ;
wire \cnt[13]~23COUT1_68 ;
wire \cnt[14]~25 ;
wire \cnt[15]~27 ;
wire \cnt[15]~27COUT1_69 ;
wire \cnt[16]~29 ;
wire \cnt[16]~29COUT1_70 ;
wire \cnt[17]~31 ;
wire \cnt[17]~31COUT1_71 ;
wire \cnt[18]~33 ;
wire \cnt[18]~33COUT1_72 ;
wire \cnt[19]~35 ;
wire \cnt[20]~37 ;
wire \cnt[20]~37COUT1_73 ;
wire \Equal0~5_combout ;
wire \cnt[21]~39 ;
wire \cnt[21]~39COUT1_74 ;
wire \cnt[22]~41 ;
wire \cnt[22]~41COUT1_75 ;
wire \cnt[23]~43 ;
wire \cnt[23]~43COUT1_76 ;
wire \cnt[24]~45 ;
wire \cnt[25]~47 ;
wire \cnt[25]~47COUT1_77 ;
wire \cnt[26]~49 ;
wire \cnt[26]~49COUT1_78 ;
wire \cnt[27]~51 ;
wire \cnt[27]~51COUT1_79 ;
wire \Equal0~7_combout ;
wire \Equal0~6_combout ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal0~8_combout ;
wire \sync3~reg0_regout ;
wire [28:0] cnt;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Clk50M~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Clk50M~combout ),
	.padio(Clk50M));
// synopsys translate_off
defparam \Clk50M~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Rst_n~combout ),
	.padio(Rst_n));
// synopsys translate_off
defparam \Rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \cnt[1] (
// Equation(s):
// cnt[1] = DFFEAS(cnt[0] $ ((cnt[1])), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[1]~55  = CARRY((cnt[0] & (cnt[1])))
// \cnt[1]~55COUT1_58  = CARRY((cnt[0] & (cnt[1])))

	.clk(\Clk50M~combout ),
	.dataa(cnt[0]),
	.datab(cnt[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[1]),
	.cout(),
	.cout0(\cnt[1]~55 ),
	.cout1(\cnt[1]~55COUT1_58 ));
// synopsys translate_off
defparam \cnt[1] .lut_mask = "6688";
defparam \cnt[1] .operation_mode = "arithmetic";
defparam \cnt[1] .output_mode = "reg_only";
defparam \cnt[1] .register_cascade_mode = "off";
defparam \cnt[1] .sum_lutc_input = "datac";
defparam \cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ((\Equal0~8_combout  & ((!cnt[1]) # (!cnt[0]))))

	.clk(gnd),
	.dataa(cnt[0]),
	.datab(cnt[1]),
	.datac(vcc),
	.datad(\Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "7700";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \cnt[2] (
// Equation(s):
// cnt[2] = DFFEAS((cnt[2] $ ((\cnt[1]~55 ))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[2]~1  = CARRY(((!\cnt[1]~55 ) # (!cnt[2])))
// \cnt[2]~1COUT1_59  = CARRY(((!\cnt[1]~55COUT1_58 ) # (!cnt[2])))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(gnd),
	.cin0(\cnt[1]~55 ),
	.cin1(\cnt[1]~55COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[2]),
	.cout(),
	.cout0(\cnt[2]~1 ),
	.cout1(\cnt[2]~1COUT1_59 ));
// synopsys translate_off
defparam \cnt[2] .cin0_used = "true";
defparam \cnt[2] .cin1_used = "true";
defparam \cnt[2] .lut_mask = "3c3f";
defparam \cnt[2] .operation_mode = "arithmetic";
defparam \cnt[2] .output_mode = "reg_only";
defparam \cnt[2] .register_cascade_mode = "off";
defparam \cnt[2] .sum_lutc_input = "cin";
defparam \cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \cnt[3] (
// Equation(s):
// cnt[3] = DFFEAS(cnt[3] $ ((((!\cnt[2]~1 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[3]~3  = CARRY((cnt[3] & ((!\cnt[2]~1 ))))
// \cnt[3]~3COUT1_60  = CARRY((cnt[3] & ((!\cnt[2]~1COUT1_59 ))))

	.clk(\Clk50M~combout ),
	.dataa(cnt[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(gnd),
	.cin0(\cnt[2]~1 ),
	.cin1(\cnt[2]~1COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[3]),
	.cout(),
	.cout0(\cnt[3]~3 ),
	.cout1(\cnt[3]~3COUT1_60 ));
// synopsys translate_off
defparam \cnt[3] .cin0_used = "true";
defparam \cnt[3] .cin1_used = "true";
defparam \cnt[3] .lut_mask = "a50a";
defparam \cnt[3] .operation_mode = "arithmetic";
defparam \cnt[3] .output_mode = "reg_only";
defparam \cnt[3] .register_cascade_mode = "off";
defparam \cnt[3] .sum_lutc_input = "cin";
defparam \cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \cnt[4] (
// Equation(s):
// cnt[4] = DFFEAS(cnt[4] $ ((((\cnt[3]~3 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[4]~5  = CARRY(((!\cnt[3]~3COUT1_60 )) # (!cnt[4]))

	.clk(\Clk50M~combout ),
	.dataa(cnt[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(gnd),
	.cin0(\cnt[3]~3 ),
	.cin1(\cnt[3]~3COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[4]),
	.cout(\cnt[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[4] .cin0_used = "true";
defparam \cnt[4] .cin1_used = "true";
defparam \cnt[4] .lut_mask = "5a5f";
defparam \cnt[4] .operation_mode = "arithmetic";
defparam \cnt[4] .output_mode = "reg_only";
defparam \cnt[4] .register_cascade_mode = "off";
defparam \cnt[4] .sum_lutc_input = "cin";
defparam \cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \cnt[5] (
// Equation(s):
// cnt[5] = DFFEAS(cnt[5] $ ((((!\cnt[4]~5 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[5]~7  = CARRY((cnt[5] & ((!\cnt[4]~5 ))))
// \cnt[5]~7COUT1_61  = CARRY((cnt[5] & ((!\cnt[4]~5 ))))

	.clk(\Clk50M~combout ),
	.dataa(cnt[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[5]),
	.cout(),
	.cout0(\cnt[5]~7 ),
	.cout1(\cnt[5]~7COUT1_61 ));
// synopsys translate_off
defparam \cnt[5] .cin_used = "true";
defparam \cnt[5] .lut_mask = "a50a";
defparam \cnt[5] .operation_mode = "arithmetic";
defparam \cnt[5] .output_mode = "reg_only";
defparam \cnt[5] .register_cascade_mode = "off";
defparam \cnt[5] .sum_lutc_input = "cin";
defparam \cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \cnt[6] (
// Equation(s):
// cnt[6] = DFFEAS(cnt[6] $ (((((!\cnt[4]~5  & \cnt[5]~7 ) # (\cnt[4]~5  & \cnt[5]~7COUT1_61 ))))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[6]~9  = CARRY(((!\cnt[5]~7 )) # (!cnt[6]))
// \cnt[6]~9COUT1_62  = CARRY(((!\cnt[5]~7COUT1_61 )) # (!cnt[6]))

	.clk(\Clk50M~combout ),
	.dataa(cnt[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[4]~5 ),
	.cin0(\cnt[5]~7 ),
	.cin1(\cnt[5]~7COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[6]),
	.cout(),
	.cout0(\cnt[6]~9 ),
	.cout1(\cnt[6]~9COUT1_62 ));
// synopsys translate_off
defparam \cnt[6] .cin0_used = "true";
defparam \cnt[6] .cin1_used = "true";
defparam \cnt[6] .cin_used = "true";
defparam \cnt[6] .lut_mask = "5a5f";
defparam \cnt[6] .operation_mode = "arithmetic";
defparam \cnt[6] .output_mode = "reg_only";
defparam \cnt[6] .register_cascade_mode = "off";
defparam \cnt[6] .sum_lutc_input = "cin";
defparam \cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \cnt[7] (
// Equation(s):
// cnt[7] = DFFEAS((cnt[7] $ ((!(!\cnt[4]~5  & \cnt[6]~9 ) # (\cnt[4]~5  & \cnt[6]~9COUT1_62 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[7]~11  = CARRY(((cnt[7] & !\cnt[6]~9 )))
// \cnt[7]~11COUT1_63  = CARRY(((cnt[7] & !\cnt[6]~9COUT1_62 )))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[4]~5 ),
	.cin0(\cnt[6]~9 ),
	.cin1(\cnt[6]~9COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[7]),
	.cout(),
	.cout0(\cnt[7]~11 ),
	.cout1(\cnt[7]~11COUT1_63 ));
// synopsys translate_off
defparam \cnt[7] .cin0_used = "true";
defparam \cnt[7] .cin1_used = "true";
defparam \cnt[7] .cin_used = "true";
defparam \cnt[7] .lut_mask = "c30c";
defparam \cnt[7] .operation_mode = "arithmetic";
defparam \cnt[7] .output_mode = "reg_only";
defparam \cnt[7] .register_cascade_mode = "off";
defparam \cnt[7] .sum_lutc_input = "cin";
defparam \cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \cnt[8] (
// Equation(s):
// cnt[8] = DFFEAS(cnt[8] $ (((((!\cnt[4]~5  & \cnt[7]~11 ) # (\cnt[4]~5  & \cnt[7]~11COUT1_63 ))))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[8]~13  = CARRY(((!\cnt[7]~11 )) # (!cnt[8]))
// \cnt[8]~13COUT1_64  = CARRY(((!\cnt[7]~11COUT1_63 )) # (!cnt[8]))

	.clk(\Clk50M~combout ),
	.dataa(cnt[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[4]~5 ),
	.cin0(\cnt[7]~11 ),
	.cin1(\cnt[7]~11COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[8]),
	.cout(),
	.cout0(\cnt[8]~13 ),
	.cout1(\cnt[8]~13COUT1_64 ));
// synopsys translate_off
defparam \cnt[8] .cin0_used = "true";
defparam \cnt[8] .cin1_used = "true";
defparam \cnt[8] .cin_used = "true";
defparam \cnt[8] .lut_mask = "5a5f";
defparam \cnt[8] .operation_mode = "arithmetic";
defparam \cnt[8] .output_mode = "reg_only";
defparam \cnt[8] .register_cascade_mode = "off";
defparam \cnt[8] .sum_lutc_input = "cin";
defparam \cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \cnt[9] (
// Equation(s):
// cnt[9] = DFFEAS((cnt[9] $ ((!(!\cnt[4]~5  & \cnt[8]~13 ) # (\cnt[4]~5  & \cnt[8]~13COUT1_64 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[9]~15  = CARRY(((cnt[9] & !\cnt[8]~13COUT1_64 )))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[4]~5 ),
	.cin0(\cnt[8]~13 ),
	.cin1(\cnt[8]~13COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[9]),
	.cout(\cnt[9]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[9] .cin0_used = "true";
defparam \cnt[9] .cin1_used = "true";
defparam \cnt[9] .cin_used = "true";
defparam \cnt[9] .lut_mask = "c30c";
defparam \cnt[9] .operation_mode = "arithmetic";
defparam \cnt[9] .output_mode = "reg_only";
defparam \cnt[9] .register_cascade_mode = "off";
defparam \cnt[9] .sum_lutc_input = "cin";
defparam \cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \cnt[10] (
// Equation(s):
// cnt[10] = DFFEAS((cnt[10] $ ((\cnt[9]~15 ))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[10]~17  = CARRY(((!\cnt[9]~15 ) # (!cnt[10])))
// \cnt[10]~17COUT1_65  = CARRY(((!\cnt[9]~15 ) # (!cnt[10])))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[9]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[10]),
	.cout(),
	.cout0(\cnt[10]~17 ),
	.cout1(\cnt[10]~17COUT1_65 ));
// synopsys translate_off
defparam \cnt[10] .cin_used = "true";
defparam \cnt[10] .lut_mask = "3c3f";
defparam \cnt[10] .operation_mode = "arithmetic";
defparam \cnt[10] .output_mode = "reg_only";
defparam \cnt[10] .register_cascade_mode = "off";
defparam \cnt[10] .sum_lutc_input = "cin";
defparam \cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \cnt[11] (
// Equation(s):
// cnt[11] = DFFEAS((cnt[11] $ ((!(!\cnt[9]~15  & \cnt[10]~17 ) # (\cnt[9]~15  & \cnt[10]~17COUT1_65 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[11]~19  = CARRY(((cnt[11] & !\cnt[10]~17 )))
// \cnt[11]~19COUT1_66  = CARRY(((cnt[11] & !\cnt[10]~17COUT1_65 )))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[9]~15 ),
	.cin0(\cnt[10]~17 ),
	.cin1(\cnt[10]~17COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[11]),
	.cout(),
	.cout0(\cnt[11]~19 ),
	.cout1(\cnt[11]~19COUT1_66 ));
// synopsys translate_off
defparam \cnt[11] .cin0_used = "true";
defparam \cnt[11] .cin1_used = "true";
defparam \cnt[11] .cin_used = "true";
defparam \cnt[11] .lut_mask = "c30c";
defparam \cnt[11] .operation_mode = "arithmetic";
defparam \cnt[11] .output_mode = "reg_only";
defparam \cnt[11] .register_cascade_mode = "off";
defparam \cnt[11] .sum_lutc_input = "cin";
defparam \cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \cnt[12] (
// Equation(s):
// cnt[12] = DFFEAS((cnt[12] $ (((!\cnt[9]~15  & \cnt[11]~19 ) # (\cnt[9]~15  & \cnt[11]~19COUT1_66 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[12]~21  = CARRY(((!\cnt[11]~19 ) # (!cnt[12])))
// \cnt[12]~21COUT1_67  = CARRY(((!\cnt[11]~19COUT1_66 ) # (!cnt[12])))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[9]~15 ),
	.cin0(\cnt[11]~19 ),
	.cin1(\cnt[11]~19COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[12]),
	.cout(),
	.cout0(\cnt[12]~21 ),
	.cout1(\cnt[12]~21COUT1_67 ));
// synopsys translate_off
defparam \cnt[12] .cin0_used = "true";
defparam \cnt[12] .cin1_used = "true";
defparam \cnt[12] .cin_used = "true";
defparam \cnt[12] .lut_mask = "3c3f";
defparam \cnt[12] .operation_mode = "arithmetic";
defparam \cnt[12] .output_mode = "reg_only";
defparam \cnt[12] .register_cascade_mode = "off";
defparam \cnt[12] .sum_lutc_input = "cin";
defparam \cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \cnt[13] (
// Equation(s):
// cnt[13] = DFFEAS(cnt[13] $ ((((!(!\cnt[9]~15  & \cnt[12]~21 ) # (\cnt[9]~15  & \cnt[12]~21COUT1_67 ))))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[13]~23  = CARRY((cnt[13] & ((!\cnt[12]~21 ))))
// \cnt[13]~23COUT1_68  = CARRY((cnt[13] & ((!\cnt[12]~21COUT1_67 ))))

	.clk(\Clk50M~combout ),
	.dataa(cnt[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[9]~15 ),
	.cin0(\cnt[12]~21 ),
	.cin1(\cnt[12]~21COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[13]),
	.cout(),
	.cout0(\cnt[13]~23 ),
	.cout1(\cnt[13]~23COUT1_68 ));
// synopsys translate_off
defparam \cnt[13] .cin0_used = "true";
defparam \cnt[13] .cin1_used = "true";
defparam \cnt[13] .cin_used = "true";
defparam \cnt[13] .lut_mask = "a50a";
defparam \cnt[13] .operation_mode = "arithmetic";
defparam \cnt[13] .output_mode = "reg_only";
defparam \cnt[13] .register_cascade_mode = "off";
defparam \cnt[13] .sum_lutc_input = "cin";
defparam \cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \cnt[14] (
// Equation(s):
// cnt[14] = DFFEAS(cnt[14] $ (((((!\cnt[9]~15  & \cnt[13]~23 ) # (\cnt[9]~15  & \cnt[13]~23COUT1_68 ))))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[14]~25  = CARRY(((!\cnt[13]~23COUT1_68 )) # (!cnt[14]))

	.clk(\Clk50M~combout ),
	.dataa(cnt[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[9]~15 ),
	.cin0(\cnt[13]~23 ),
	.cin1(\cnt[13]~23COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[14]),
	.cout(\cnt[14]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[14] .cin0_used = "true";
defparam \cnt[14] .cin1_used = "true";
defparam \cnt[14] .cin_used = "true";
defparam \cnt[14] .lut_mask = "5a5f";
defparam \cnt[14] .operation_mode = "arithmetic";
defparam \cnt[14] .output_mode = "reg_only";
defparam \cnt[14] .register_cascade_mode = "off";
defparam \cnt[14] .sum_lutc_input = "cin";
defparam \cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \cnt[15] (
// Equation(s):
// cnt[15] = DFFEAS(cnt[15] $ ((((!\cnt[14]~25 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[15]~27  = CARRY((cnt[15] & ((!\cnt[14]~25 ))))
// \cnt[15]~27COUT1_69  = CARRY((cnt[15] & ((!\cnt[14]~25 ))))

	.clk(\Clk50M~combout ),
	.dataa(cnt[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[14]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[15]),
	.cout(),
	.cout0(\cnt[15]~27 ),
	.cout1(\cnt[15]~27COUT1_69 ));
// synopsys translate_off
defparam \cnt[15] .cin_used = "true";
defparam \cnt[15] .lut_mask = "a50a";
defparam \cnt[15] .operation_mode = "arithmetic";
defparam \cnt[15] .output_mode = "reg_only";
defparam \cnt[15] .register_cascade_mode = "off";
defparam \cnt[15] .sum_lutc_input = "cin";
defparam \cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \cnt[16] (
// Equation(s):
// cnt[16] = DFFEAS(cnt[16] $ (((((!\cnt[14]~25  & \cnt[15]~27 ) # (\cnt[14]~25  & \cnt[15]~27COUT1_69 ))))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[16]~29  = CARRY(((!\cnt[15]~27 )) # (!cnt[16]))
// \cnt[16]~29COUT1_70  = CARRY(((!\cnt[15]~27COUT1_69 )) # (!cnt[16]))

	.clk(\Clk50M~combout ),
	.dataa(cnt[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[14]~25 ),
	.cin0(\cnt[15]~27 ),
	.cin1(\cnt[15]~27COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[16]),
	.cout(),
	.cout0(\cnt[16]~29 ),
	.cout1(\cnt[16]~29COUT1_70 ));
// synopsys translate_off
defparam \cnt[16] .cin0_used = "true";
defparam \cnt[16] .cin1_used = "true";
defparam \cnt[16] .cin_used = "true";
defparam \cnt[16] .lut_mask = "5a5f";
defparam \cnt[16] .operation_mode = "arithmetic";
defparam \cnt[16] .output_mode = "reg_only";
defparam \cnt[16] .register_cascade_mode = "off";
defparam \cnt[16] .sum_lutc_input = "cin";
defparam \cnt[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \cnt[17] (
// Equation(s):
// cnt[17] = DFFEAS((cnt[17] $ ((!(!\cnt[14]~25  & \cnt[16]~29 ) # (\cnt[14]~25  & \cnt[16]~29COUT1_70 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[17]~31  = CARRY(((cnt[17] & !\cnt[16]~29 )))
// \cnt[17]~31COUT1_71  = CARRY(((cnt[17] & !\cnt[16]~29COUT1_70 )))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[14]~25 ),
	.cin0(\cnt[16]~29 ),
	.cin1(\cnt[16]~29COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[17]),
	.cout(),
	.cout0(\cnt[17]~31 ),
	.cout1(\cnt[17]~31COUT1_71 ));
// synopsys translate_off
defparam \cnt[17] .cin0_used = "true";
defparam \cnt[17] .cin1_used = "true";
defparam \cnt[17] .cin_used = "true";
defparam \cnt[17] .lut_mask = "c30c";
defparam \cnt[17] .operation_mode = "arithmetic";
defparam \cnt[17] .output_mode = "reg_only";
defparam \cnt[17] .register_cascade_mode = "off";
defparam \cnt[17] .sum_lutc_input = "cin";
defparam \cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \cnt[18] (
// Equation(s):
// cnt[18] = DFFEAS(cnt[18] $ (((((!\cnt[14]~25  & \cnt[17]~31 ) # (\cnt[14]~25  & \cnt[17]~31COUT1_71 ))))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[18]~33  = CARRY(((!\cnt[17]~31 )) # (!cnt[18]))
// \cnt[18]~33COUT1_72  = CARRY(((!\cnt[17]~31COUT1_71 )) # (!cnt[18]))

	.clk(\Clk50M~combout ),
	.dataa(cnt[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[14]~25 ),
	.cin0(\cnt[17]~31 ),
	.cin1(\cnt[17]~31COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[18]),
	.cout(),
	.cout0(\cnt[18]~33 ),
	.cout1(\cnt[18]~33COUT1_72 ));
// synopsys translate_off
defparam \cnt[18] .cin0_used = "true";
defparam \cnt[18] .cin1_used = "true";
defparam \cnt[18] .cin_used = "true";
defparam \cnt[18] .lut_mask = "5a5f";
defparam \cnt[18] .operation_mode = "arithmetic";
defparam \cnt[18] .output_mode = "reg_only";
defparam \cnt[18] .register_cascade_mode = "off";
defparam \cnt[18] .sum_lutc_input = "cin";
defparam \cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \cnt[19] (
// Equation(s):
// cnt[19] = DFFEAS((cnt[19] $ ((!(!\cnt[14]~25  & \cnt[18]~33 ) # (\cnt[14]~25  & \cnt[18]~33COUT1_72 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[19]~35  = CARRY(((cnt[19] & !\cnt[18]~33COUT1_72 )))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[14]~25 ),
	.cin0(\cnt[18]~33 ),
	.cin1(\cnt[18]~33COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[19]),
	.cout(\cnt[19]~35 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[19] .cin0_used = "true";
defparam \cnt[19] .cin1_used = "true";
defparam \cnt[19] .cin_used = "true";
defparam \cnt[19] .lut_mask = "c30c";
defparam \cnt[19] .operation_mode = "arithmetic";
defparam \cnt[19] .output_mode = "reg_only";
defparam \cnt[19] .register_cascade_mode = "off";
defparam \cnt[19] .sum_lutc_input = "cin";
defparam \cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \cnt[20] (
// Equation(s):
// cnt[20] = DFFEAS((cnt[20] $ ((\cnt[19]~35 ))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[20]~37  = CARRY(((!\cnt[19]~35 ) # (!cnt[20])))
// \cnt[20]~37COUT1_73  = CARRY(((!\cnt[19]~35 ) # (!cnt[20])))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[19]~35 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[20]),
	.cout(),
	.cout0(\cnt[20]~37 ),
	.cout1(\cnt[20]~37COUT1_73 ));
// synopsys translate_off
defparam \cnt[20] .cin_used = "true";
defparam \cnt[20] .lut_mask = "3c3f";
defparam \cnt[20] .operation_mode = "arithmetic";
defparam \cnt[20] .output_mode = "reg_only";
defparam \cnt[20] .register_cascade_mode = "off";
defparam \cnt[20] .sum_lutc_input = "cin";
defparam \cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \cnt[21] (
// Equation(s):
// cnt[21] = DFFEAS((cnt[21] $ ((!(!\cnt[19]~35  & \cnt[20]~37 ) # (\cnt[19]~35  & \cnt[20]~37COUT1_73 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[21]~39  = CARRY(((cnt[21] & !\cnt[20]~37 )))
// \cnt[21]~39COUT1_74  = CARRY(((cnt[21] & !\cnt[20]~37COUT1_73 )))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[19]~35 ),
	.cin0(\cnt[20]~37 ),
	.cin1(\cnt[20]~37COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[21]),
	.cout(),
	.cout0(\cnt[21]~39 ),
	.cout1(\cnt[21]~39COUT1_74 ));
// synopsys translate_off
defparam \cnt[21] .cin0_used = "true";
defparam \cnt[21] .cin1_used = "true";
defparam \cnt[21] .cin_used = "true";
defparam \cnt[21] .lut_mask = "c30c";
defparam \cnt[21] .operation_mode = "arithmetic";
defparam \cnt[21] .output_mode = "reg_only";
defparam \cnt[21] .register_cascade_mode = "off";
defparam \cnt[21] .sum_lutc_input = "cin";
defparam \cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!cnt[20] & (!cnt[18] & (!cnt[19] & !cnt[21])))

	.clk(gnd),
	.dataa(cnt[20]),
	.datab(cnt[18]),
	.datac(cnt[19]),
	.datad(cnt[21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = "0001";
defparam \Equal0~5 .operation_mode = "normal";
defparam \Equal0~5 .output_mode = "comb_only";
defparam \Equal0~5 .register_cascade_mode = "off";
defparam \Equal0~5 .sum_lutc_input = "datac";
defparam \Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \cnt[22] (
// Equation(s):
// cnt[22] = DFFEAS((cnt[22] $ (((!\cnt[19]~35  & \cnt[21]~39 ) # (\cnt[19]~35  & \cnt[21]~39COUT1_74 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[22]~41  = CARRY(((!\cnt[21]~39 ) # (!cnt[22])))
// \cnt[22]~41COUT1_75  = CARRY(((!\cnt[21]~39COUT1_74 ) # (!cnt[22])))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[19]~35 ),
	.cin0(\cnt[21]~39 ),
	.cin1(\cnt[21]~39COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[22]),
	.cout(),
	.cout0(\cnt[22]~41 ),
	.cout1(\cnt[22]~41COUT1_75 ));
// synopsys translate_off
defparam \cnt[22] .cin0_used = "true";
defparam \cnt[22] .cin1_used = "true";
defparam \cnt[22] .cin_used = "true";
defparam \cnt[22] .lut_mask = "3c3f";
defparam \cnt[22] .operation_mode = "arithmetic";
defparam \cnt[22] .output_mode = "reg_only";
defparam \cnt[22] .register_cascade_mode = "off";
defparam \cnt[22] .sum_lutc_input = "cin";
defparam \cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \cnt[23] (
// Equation(s):
// cnt[23] = DFFEAS(cnt[23] $ ((((!(!\cnt[19]~35  & \cnt[22]~41 ) # (\cnt[19]~35  & \cnt[22]~41COUT1_75 ))))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[23]~43  = CARRY((cnt[23] & ((!\cnt[22]~41 ))))
// \cnt[23]~43COUT1_76  = CARRY((cnt[23] & ((!\cnt[22]~41COUT1_75 ))))

	.clk(\Clk50M~combout ),
	.dataa(cnt[23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[19]~35 ),
	.cin0(\cnt[22]~41 ),
	.cin1(\cnt[22]~41COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[23]),
	.cout(),
	.cout0(\cnt[23]~43 ),
	.cout1(\cnt[23]~43COUT1_76 ));
// synopsys translate_off
defparam \cnt[23] .cin0_used = "true";
defparam \cnt[23] .cin1_used = "true";
defparam \cnt[23] .cin_used = "true";
defparam \cnt[23] .lut_mask = "a50a";
defparam \cnt[23] .operation_mode = "arithmetic";
defparam \cnt[23] .output_mode = "reg_only";
defparam \cnt[23] .register_cascade_mode = "off";
defparam \cnt[23] .sum_lutc_input = "cin";
defparam \cnt[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \cnt[24] (
// Equation(s):
// cnt[24] = DFFEAS(cnt[24] $ (((((!\cnt[19]~35  & \cnt[23]~43 ) # (\cnt[19]~35  & \cnt[23]~43COUT1_76 ))))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[24]~45  = CARRY(((!\cnt[23]~43COUT1_76 )) # (!cnt[24]))

	.clk(\Clk50M~combout ),
	.dataa(cnt[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[19]~35 ),
	.cin0(\cnt[23]~43 ),
	.cin1(\cnt[23]~43COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[24]),
	.cout(\cnt[24]~45 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[24] .cin0_used = "true";
defparam \cnt[24] .cin1_used = "true";
defparam \cnt[24] .cin_used = "true";
defparam \cnt[24] .lut_mask = "5a5f";
defparam \cnt[24] .operation_mode = "arithmetic";
defparam \cnt[24] .output_mode = "reg_only";
defparam \cnt[24] .register_cascade_mode = "off";
defparam \cnt[24] .sum_lutc_input = "cin";
defparam \cnt[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \cnt[25] (
// Equation(s):
// cnt[25] = DFFEAS(cnt[25] $ ((((!\cnt[24]~45 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[25]~47  = CARRY((cnt[25] & ((!\cnt[24]~45 ))))
// \cnt[25]~47COUT1_77  = CARRY((cnt[25] & ((!\cnt[24]~45 ))))

	.clk(\Clk50M~combout ),
	.dataa(cnt[25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[24]~45 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[25]),
	.cout(),
	.cout0(\cnt[25]~47 ),
	.cout1(\cnt[25]~47COUT1_77 ));
// synopsys translate_off
defparam \cnt[25] .cin_used = "true";
defparam \cnt[25] .lut_mask = "a50a";
defparam \cnt[25] .operation_mode = "arithmetic";
defparam \cnt[25] .output_mode = "reg_only";
defparam \cnt[25] .register_cascade_mode = "off";
defparam \cnt[25] .sum_lutc_input = "cin";
defparam \cnt[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \cnt[26] (
// Equation(s):
// cnt[26] = DFFEAS(cnt[26] $ (((((!\cnt[24]~45  & \cnt[25]~47 ) # (\cnt[24]~45  & \cnt[25]~47COUT1_77 ))))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[26]~49  = CARRY(((!\cnt[25]~47 )) # (!cnt[26]))
// \cnt[26]~49COUT1_78  = CARRY(((!\cnt[25]~47COUT1_77 )) # (!cnt[26]))

	.clk(\Clk50M~combout ),
	.dataa(cnt[26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[24]~45 ),
	.cin0(\cnt[25]~47 ),
	.cin1(\cnt[25]~47COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[26]),
	.cout(),
	.cout0(\cnt[26]~49 ),
	.cout1(\cnt[26]~49COUT1_78 ));
// synopsys translate_off
defparam \cnt[26] .cin0_used = "true";
defparam \cnt[26] .cin1_used = "true";
defparam \cnt[26] .cin_used = "true";
defparam \cnt[26] .lut_mask = "5a5f";
defparam \cnt[26] .operation_mode = "arithmetic";
defparam \cnt[26] .output_mode = "reg_only";
defparam \cnt[26] .register_cascade_mode = "off";
defparam \cnt[26] .sum_lutc_input = "cin";
defparam \cnt[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \cnt[27] (
// Equation(s):
// cnt[27] = DFFEAS((cnt[27] $ ((!(!\cnt[24]~45  & \cnt[26]~49 ) # (\cnt[24]~45  & \cnt[26]~49COUT1_78 )))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )
// \cnt[27]~51  = CARRY(((cnt[27] & !\cnt[26]~49 )))
// \cnt[27]~51COUT1_79  = CARRY(((cnt[27] & !\cnt[26]~49COUT1_78 )))

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(cnt[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[24]~45 ),
	.cin0(\cnt[26]~49 ),
	.cin1(\cnt[26]~49COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[27]),
	.cout(),
	.cout0(\cnt[27]~51 ),
	.cout1(\cnt[27]~51COUT1_79 ));
// synopsys translate_off
defparam \cnt[27] .cin0_used = "true";
defparam \cnt[27] .cin1_used = "true";
defparam \cnt[27] .cin_used = "true";
defparam \cnt[27] .lut_mask = "c30c";
defparam \cnt[27] .operation_mode = "arithmetic";
defparam \cnt[27] .output_mode = "reg_only";
defparam \cnt[27] .register_cascade_mode = "off";
defparam \cnt[27] .sum_lutc_input = "cin";
defparam \cnt[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \cnt[28] (
// Equation(s):
// cnt[28] = DFFEAS((((!\cnt[24]~45  & \cnt[27]~51 ) # (\cnt[24]~45  & \cnt[27]~51COUT1_79 ) $ (cnt[28]))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , \LessThan0~0_combout , , , , )

	.clk(\Clk50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cnt[28]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.cin(\cnt[24]~45 ),
	.cin0(\cnt[27]~51 ),
	.cin1(\cnt[27]~51COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[28] .cin0_used = "true";
defparam \cnt[28] .cin1_used = "true";
defparam \cnt[28] .cin_used = "true";
defparam \cnt[28] .lut_mask = "0ff0";
defparam \cnt[28] .operation_mode = "normal";
defparam \cnt[28] .output_mode = "reg_only";
defparam \cnt[28] .register_cascade_mode = "off";
defparam \cnt[28] .sum_lutc_input = "cin";
defparam \cnt[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ((!cnt[28] & (!cnt[26] & !cnt[27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[28]),
	.datac(cnt[26]),
	.datad(cnt[27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = "0003";
defparam \Equal0~7 .operation_mode = "normal";
defparam \Equal0~7 .output_mode = "comb_only";
defparam \Equal0~7 .register_cascade_mode = "off";
defparam \Equal0~7 .sum_lutc_input = "datac";
defparam \Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!cnt[24] & (!cnt[22] & (!cnt[25] & !cnt[23])))

	.clk(gnd),
	.dataa(cnt[24]),
	.datab(cnt[22]),
	.datac(cnt[25]),
	.datad(cnt[23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = "0001";
defparam \Equal0~6 .operation_mode = "normal";
defparam \Equal0~6 .output_mode = "comb_only";
defparam \Equal0~6 .register_cascade_mode = "off";
defparam \Equal0~6 .sum_lutc_input = "datac";
defparam \Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!cnt[6] & (!cnt[8] & (!cnt[9] & !cnt[7])))

	.clk(gnd),
	.dataa(cnt[6]),
	.datab(cnt[8]),
	.datac(cnt[9]),
	.datad(cnt[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = "0001";
defparam \Equal0~1 .operation_mode = "normal";
defparam \Equal0~1 .output_mode = "comb_only";
defparam \Equal0~1 .register_cascade_mode = "off";
defparam \Equal0~1 .sum_lutc_input = "datac";
defparam \Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!cnt[3] & (!cnt[4] & (!cnt[2] & !cnt[5])))

	.clk(gnd),
	.dataa(cnt[3]),
	.datab(cnt[4]),
	.datac(cnt[2]),
	.datad(cnt[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = "0001";
defparam \Equal0~0 .operation_mode = "normal";
defparam \Equal0~0 .output_mode = "comb_only";
defparam \Equal0~0 .register_cascade_mode = "off";
defparam \Equal0~0 .sum_lutc_input = "datac";
defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!cnt[17] & (!cnt[14] & (!cnt[16] & !cnt[15])))

	.clk(gnd),
	.dataa(cnt[17]),
	.datab(cnt[14]),
	.datac(cnt[16]),
	.datad(cnt[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = "0001";
defparam \Equal0~3 .operation_mode = "normal";
defparam \Equal0~3 .output_mode = "comb_only";
defparam \Equal0~3 .register_cascade_mode = "off";
defparam \Equal0~3 .sum_lutc_input = "datac";
defparam \Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!cnt[13] & (!cnt[11] & (!cnt[10] & !cnt[12])))

	.clk(gnd),
	.dataa(cnt[13]),
	.datab(cnt[11]),
	.datac(cnt[10]),
	.datad(cnt[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = "0001";
defparam \Equal0~2 .operation_mode = "normal";
defparam \Equal0~2 .output_mode = "comb_only";
defparam \Equal0~2 .register_cascade_mode = "off";
defparam \Equal0~2 .sum_lutc_input = "datac";
defparam \Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~0_combout  & (\Equal0~3_combout  & \Equal0~2_combout )))

	.clk(gnd),
	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = "8000";
defparam \Equal0~4 .operation_mode = "normal";
defparam \Equal0~4 .output_mode = "comb_only";
defparam \Equal0~4 .register_cascade_mode = "off";
defparam \Equal0~4 .sum_lutc_input = "datac";
defparam \Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\Equal0~5_combout  & (\Equal0~7_combout  & (\Equal0~6_combout  & \Equal0~4_combout )))

	.clk(gnd),
	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = "8000";
defparam \Equal0~8 .operation_mode = "normal";
defparam \Equal0~8 .output_mode = "comb_only";
defparam \Equal0~8 .register_cascade_mode = "off";
defparam \Equal0~8 .sum_lutc_input = "datac";
defparam \Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \cnt[0] (
// Equation(s):
// cnt[0] = DFFEAS((\Equal0~8_combout  & ((cnt[1]) # ((!cnt[0])))) # (!\Equal0~8_combout  & (((cnt[0])))), GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , , , , , )

	.clk(\Clk50M~combout ),
	.dataa(\Equal0~8_combout ),
	.datab(cnt[1]),
	.datac(vcc),
	.datad(cnt[0]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[0] .lut_mask = "ddaa";
defparam \cnt[0] .operation_mode = "normal";
defparam \cnt[0] .output_mode = "reg_only";
defparam \cnt[0] .register_cascade_mode = "off";
defparam \cnt[0] .sum_lutc_input = "datac";
defparam \cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \sync3~reg0 (
// Equation(s):
// \sync3~reg0_regout  = DFFEAS((cnt[0] & ((\sync3~reg0_regout ) # ((!cnt[1] & \Equal0~8_combout )))) # (!cnt[0] & (\sync3~reg0_regout  & ((!\Equal0~8_combout ) # (!cnt[1])))), !GLOBAL(\Clk50M~combout ), GLOBAL(\Rst_n~combout ), , , , , , )

	.clk(!\Clk50M~combout ),
	.dataa(cnt[0]),
	.datab(cnt[1]),
	.datac(\sync3~reg0_regout ),
	.datad(\Equal0~8_combout ),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync3~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync3~reg0 .lut_mask = "b2f0";
defparam \sync3~reg0 .operation_mode = "normal";
defparam \sync3~reg0 .output_mode = "reg_only";
defparam \sync3~reg0 .register_cascade_mode = "off";
defparam \sync3~reg0 .sum_lutc_input = "datac";
defparam \sync3~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sync1~I (
	.datain(\sync3~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(sync1));
// synopsys translate_off
defparam \sync1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sync2~I (
	.datain(\sync3~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(sync2));
// synopsys translate_off
defparam \sync2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sync3~I (
	.datain(\sync3~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(sync3));
// synopsys translate_off
defparam \sync3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \osc1~I (
	.datain(\Clk50M~combout ),
	.oe(vcc),
	.combout(),
	.padio(osc1));
// synopsys translate_off
defparam \osc1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \osc2~I (
	.datain(\Clk50M~combout ),
	.oe(vcc),
	.combout(),
	.padio(osc2));
// synopsys translate_off
defparam \osc2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \osc3~I (
	.datain(\Clk50M~combout ),
	.oe(vcc),
	.combout(),
	.padio(osc3));
// synopsys translate_off
defparam \osc3~I .operation_mode = "output";
// synopsys translate_on

endmodule
