{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1358337175442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1358337175442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 17:22:55 2013 " "Processing started: Wed Jan 16 17:22:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1358337175442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1358337175442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto " "Command: quartus_map --read_settings_files=on --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1358337175442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1358337175910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_analog_proto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iop_analog_proto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP_Analog_Proto-main " "Found design unit 1: IOP_Analog_Proto-main" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1358337176801 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP_Analog_Proto " "Found entity 1: IOP_Analog_Proto" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1358337176801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1358337176801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ai_fifo_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ai_fifo_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ai_fifo_s-SYN " "Found design unit 1: ai_fifo_s-SYN" {  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1358337176801 ""} { "Info" "ISGN_ENTITY_NAME" "1 AI_FIFO_S " "Found entity 1: AI_FIFO_S" {  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1358337176801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1358337176801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IOP_Analog_Proto " "Elaborating entity \"IOP_Analog_Proto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1358337176895 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AICommandReg IOP_Analog_Proto.vhd(165) " "Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(165): object \"AICommandReg\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1358337176910 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteRegFlag IOP_Analog_Proto.vhd(226) " "Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(226): object \"WriteRegFlag\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1358337176910 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ReadRegFlag IOP_Analog_Proto.vhd(227) " "Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(227): object \"ReadRegFlag\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1358337176910 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bit_cnt2 IOP_Analog_Proto.vhd(235) " "Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(235): object \"Bit_cnt2\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1358337176910 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDTrigger IOP_Analog_Proto.vhd(579) " "VHDL Process Statement warning at IOP_Analog_Proto.vhd(579): signal \"LEDTrigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1358337176926 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputEnb IOP_Analog_Proto.vhd(870) " "VHDL Process Statement warning at IOP_Analog_Proto.vhd(870): signal \"InputEnb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 870 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1358337176941 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AIFifoAdvance IOP_Analog_Proto.vhd(946) " "VHDL Process Statement warning at IOP_Analog_Proto.vhd(946): signal \"AIFifoAdvance\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 946 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1358337176957 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADCShot IOP_Analog_Proto.vhd(982) " "Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(982): object \"ADCShot\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 982 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1358337176957 "|IOP_Analog_Proto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AI_FIFO_S AI_FIFO_S:AI_FIFO_S_inst " "Elaborating entity \"AI_FIFO_S\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\"" {  } { { "IOP_Analog_Proto.vhd" "AI_FIFO_S_inst" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "AI_FIFO_S.vhd" "scfifo_component" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1358337177348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Instantiated megafunction \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX II " "Parameter \"intended_device_family\" = \"MAX II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358337177348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358337177348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358337177348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358337177348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358337177348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358337177348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358337177348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358337177348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358337177348 ""}  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1358337177348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177379 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358337177379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] " "Elaborating entity \"lpm_ff\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[31\]" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177410 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358337177410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358337177520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rcc " "Found entity 1: mux_rcc" {  } { { "db/mux_rcc.tdf" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/db/mux_rcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1358337177645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1358337177645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rcc AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rcc:auto_generated " "Elaborating entity \"mux_rcc\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rcc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358337177707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bpe " "Found entity 1: cntr_bpe" {  } { { "db/cntr_bpe.tdf" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/db/cntr_bpe.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1358337177785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1358337177785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bpe AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_bpe:auto_generated " "Elaborating entity \"cntr_bpe\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_bpe:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177816 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358337177816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358337177848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_htf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_htf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_htf " "Found entity 1: cmpr_htf" {  } { { "db/cmpr_htf.tdf" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/db/cmpr_htf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1358337177941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1358337177941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_htf AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_htf:auto_generated " "Elaborating entity \"cmpr_htf\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_htf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358337177941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358337177957 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDIN_ADC " "Inserted always-enabled tri-state buffer between \"SDIN_ADC\" and its non-tri-state driver." {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1358337184004 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1358337184004 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDIN_ADC " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDIN_ADC\" is moved to its source" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 101 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1358337184050 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1358337184050 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SDIN_ADC~synth " "Node \"SDIN_ADC~synth\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1358337185910 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1358337185910 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 57 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 67 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 65 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 70 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 88 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 90 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 219 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1358337186128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1358337188191 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[0\] " "No output dependent on input pin \"ADC_D\[0\]\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358337188331 "|IOP_Analog_Proto|ADC_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC1 " "No output dependent on input pin \"SDO_DAC1\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358337188331 "|IOP_Analog_Proto|SDO_DAC1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC2 " "No output dependent on input pin \"SDO_DAC2\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358337188331 "|IOP_Analog_Proto|SDO_DAC2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC3 " "No output dependent on input pin \"SDO_DAC3\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358337188331 "|IOP_Analog_Proto|SDO_DAC3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC4 " "No output dependent on input pin \"SDO_DAC4\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358337188331 "|IOP_Analog_Proto|SDO_DAC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_WE1 " "No output dependent on input pin \"P_WE1\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358337188331 "|IOP_Analog_Proto|P_WE1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1358337188331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2463 " "Implemented 2463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1358337188347 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1358337188347 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1358337188347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2341 " "Implemented 2341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1358337188347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1358337188347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1358337188660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 17:23:08 2013 " "Processing ended: Wed Jan 16 17:23:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1358337188660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1358337188660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1358337188660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1358337188660 ""}
