// Seed: 953598885
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  inout id_10;
  output id_9;
  input id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_11;
  always @(1 or id_8) begin
    if (id_6) begin
      if (id_10 || id_11) begin
        id_3 <= 1'b0 + 1'b0;
        {id_6} = 1;
      end
    end
  end
endmodule
