Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot ADC_SiTCP_RAW_TB_func_synth xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 12 for port 'addra' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.mem_8_4K_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.mem_8_4K_blk_mem_gen_prim_width
Compiling module xil_defaultlib.mem_8_4K_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.mem_8_4K_blk_mem_gen_top
Compiling module xil_defaultlib.mem_8_4K_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.mem_8_4K_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.mem_8_4K
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.DSP48E1(A_INPUT="CASCADE",BCASCR...
Compiling module xil_defaultlib.mult_gen_0_mult_gen_v12_0_16
Compiling module xil_defaultlib.mult_gen_0
Compiling module unisims_ver.DSP48E1(ACASCREG=2,AREG=2,B_INPU...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,AREG=2,B_INPU...
Compiling module xil_defaultlib.mult_gen_1_mult_gen_v12_0_16
Compiling module xil_defaultlib.mult_gen_1
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.divider_div_gen_v5_1_16
Compiling module xil_defaultlib.divider
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.mult_gen_2_mult_gen_v12_0_16
Compiling module xil_defaultlib.mult_gen_2
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.cordic_0_cordic_v6_0_16
Compiling module xil_defaultlib.cordic_0
Compiling module xil_defaultlib.ADC_INT
Compiling module xil_defaultlib.ADC_SiTCP_RAW_default
Compiling module xil_defaultlib.ADC_SiTCP_RAW_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_SiTCP_RAW_TB_func_synth
