# Computer-Architecture
The project is to design the 5 phases of pipeline using verilog and Xilinx for simulation
* Instruction Fetch (IF stage)
* Instruction Decoder (ID Stage)
* Execute (EX stage)
* Memort Access (MEM stage)
* Register Write Back (WB)
