#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x9f6f40 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0xa2a760_0 .var "clock", 0 0;
v0xa2a930_0 .net "decode_in_alu_out", 31 0, v0xa281e0_0;  1 drivers
v0xa2a9d0_0 .net "decode_in_forwardAD", 0 0, v0xa1f430_0;  1 drivers
v0xa2aa70_0 .net "decode_in_forwardBD", 0 0, v0xa1f630_0;  1 drivers
v0xa2ab10_0 .net "decode_in_instrD", 31 0, v0xa240d0_0;  1 drivers
v0xa2ac00_0 .net "decode_in_pc_plus_4", 31 0, v0xa241a0_0;  1 drivers
v0xa2ad30_0 .net "decode_in_regWriteW", 0 0, v0xa290b0_0;  1 drivers
v0xa2add0_0 .net "decode_in_write_from_wb", 31 0, v0xa29f90_0;  1 drivers
v0xa2af20_0 .net "decode_reg_in_clr", 0 0, L_0xa40ad0;  1 drivers
v0xa2b050_0 .net "decode_reg_in_enable", 0 0, v0xa1ff50_0;  1 drivers
v0xa2b0f0_0 .net "decode_reg_in_instr", 31 0, v0xa1e260_0;  1 drivers
v0xa2b1b0_0 .net "decode_reg_in_pc_plus_4", 31 0, v0xa1ea40_0;  1 drivers
v0xa2b2c0_0 .net "execute_in_ALUControlE", 2 0, v0xa263e0_0;  1 drivers
v0xa2b380_0 .net "execute_in_ALUSrcE", 0 0, v0xa264f0_0;  1 drivers
v0xa2b420_0 .net "execute_in_ForwardAE", 1 0, v0xa1f540_0;  1 drivers
v0xa2b4e0_0 .net "execute_in_ForwardBE", 1 0, v0xa1f720_0;  1 drivers
o0x7fa1c746f328 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xa2b5a0_0 .net "execute_in_ForwardExecVal", 31 0, o0x7fa1c746f328;  0 drivers
o0x7fa1c746f2f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xa2b750_0 .net "execute_in_ForwardMemVal", 31 0, o0x7fa1c746f2f8;  0 drivers
v0xa2b7f0_0 .net "execute_in_RdE", 4 0, v0xa25c00_0;  1 drivers
v0xa2b890_0 .net "execute_in_RegDstE", 0 0, v0xa265e0_0;  1 drivers
v0xa2b930_0 .net "execute_in_RsE", 4 0, v0xa269f0_0;  1 drivers
v0xa2ba20_0 .net "execute_in_RtE", 4 0, v0xa25b10_0;  1 drivers
v0xa2bae0_0 .net "execute_in_SignImmE", 31 0, v0xa25cf0_0;  1 drivers
v0xa2bba0_0 .net "execute_in_reg1", 31 0, v0xa25910_0;  1 drivers
v0xa2bc60_0 .net "execute_in_reg2", 31 0, v0xa268e0_0;  1 drivers
v0xa2bd20_0 .net "execute_reg_in_a0", 31 0, v0xa11f90_0;  1 drivers
v0xa2bde0_0 .net "execute_reg_in_alu_ctrl", 2 0, v0xa0fe60_0;  1 drivers
v0xa2bea0_0 .net "execute_reg_in_alu_src", 0 0, v0xa0ff60_0;  1 drivers
v0xa2bf40_0 .net "execute_reg_in_clr", 0 0, v0xa1f350_0;  1 drivers
v0xa2c030_0 .net "execute_reg_in_instruction", 31 0, L_0xa40240;  1 drivers
v0xa2c140_0 .net "execute_reg_in_mem_to_reg", 0 0, v0xa104e0_0;  1 drivers
v0xa2c1e0_0 .net "execute_reg_in_mem_write", 0 0, v0xa10630_0;  1 drivers
v0xa2c280_0 .net "execute_reg_in_rd1", 31 0, v0xa122e0_0;  1 drivers
v0xa2c530_0 .net "execute_reg_in_rd2", 31 0, v0xa123d0_0;  1 drivers
v0xa2c660_0 .net "execute_reg_in_rdE", 4 0, L_0xa402b0;  1 drivers
v0xa2c700_0 .net "execute_reg_in_reg_dst", 0 0, v0xa107d0_0;  1 drivers
v0xa2c7a0_0 .net "execute_reg_in_reg_write", 0 0, v0xa10890_0;  1 drivers
v0xa2c840_0 .net "execute_reg_in_rsD", 4 0, L_0xa40000;  1 drivers
v0xa2c8e0_0 .net "execute_reg_in_rtD", 4 0, L_0xa401a0;  1 drivers
v0xa2c9f0_0 .net "execute_reg_in_sign_immediate", 31 0, v0xa135b0_0;  1 drivers
v0xa2cab0_0 .net "execute_reg_in_syscall", 0 0, v0xa10950_0;  1 drivers
v0xa2cb50_0 .net "execute_reg_in_v0", 31 0, v0xa12d60_0;  1 drivers
v0xa2cc10_0 .net "fetch_in_branch", 0 0, L_0xa3fef0;  1 drivers
v0xa2cd40_0 .net "fetch_in_branch_addr", 31 0, v0x9cc6f0_0;  1 drivers
v0xa2ce90_0 .net "fetch_in_enable", 0 0, v0xa1fff0_0;  1 drivers
v0xa2cf30_0 .net "fetch_in_jump", 0 0, v0xa102a0_0;  1 drivers
v0xa2d060_0 .net "fetch_in_jump_addr", 31 0, L_0xa40870;  1 drivers
v0xa2d120_0 .net "fetch_in_jump_reg", 0 0, v0xa10360_0;  1 drivers
v0xa2d250_0 .net "fetch_in_jump_reg_adddr", 31 0, L_0xa40650;  1 drivers
v0xa2d310_0 .net "hazard_in_MemtoRegE", 0 0, v0xa26160_0;  1 drivers
v0xa2d3b0_0 .net "hazard_in_MemtoRegM", 0 0, v0xa27db0_0;  1 drivers
v0xa2d450_0 .net "hazard_in_RegWriteE", 0 0, v0xa26200_0;  1 drivers
v0xa2d4f0_0 .net "hazard_in_RegWriteM", 0 0, v0xa27e50_0;  1 drivers
v0xa2d590_0 .net "hazard_in_RegWriteW", 0 0, v0xa29530_0;  1 drivers
v0xa2d680_0 .net "hazard_in_RsD", 4 0, L_0xa3ff60;  1 drivers
v0xa2d790_0 .net "hazard_in_RsE", 4 0, v0xa1a3c0_0;  1 drivers
v0xa2d8a0_0 .net "hazard_in_RtD", 4 0, L_0xa40100;  1 drivers
v0xa2d9b0_0 .net "hazard_in_RtE", 4 0, v0xa1a560_0;  1 drivers
v0xa2dac0_0 .net "hazard_in_WriteRegE", 4 0, v0xa1a050_0;  1 drivers
v0xa2dbd0_0 .net "hazard_in_WriteRegM", 4 0, L_0xa40bb0;  1 drivers
v0xa2dce0_0 .net "hazard_in_WriteRegW", 4 0, L_0xa40f00;  1 drivers
v0xa2ddf0_0 .net "hazard_in_branchD", 0 0, v0xa10020_0;  1 drivers
v0xa2df20_0 .net "memory_in_MemToRegM", 0 0, v0xa27f90_0;  1 drivers
v0xa2dfc0_0 .net "memory_in_MemWriteM", 0 0, v0xa28140_0;  1 drivers
v0xa2e060_0 .net "memory_in_RegWriteM", 0 0, v0xa27ef0_0;  1 drivers
v0xa2c320_0 .net "memory_in_WriteRegM", 4 0, v0xa28370_0;  1 drivers
v0xa2c430_0 .net "memory_in_WritedataM", 31 0, v0xa28280_0;  1 drivers
v0xa2e510_0 .net "memory_in_a0", 31 0, v0xa28410_0;  1 drivers
v0xa2e5b0_0 .net "memory_in_instruction", 31 0, v0xa27cc0_0;  1 drivers
v0xa2e650_0 .net "memory_in_syscall", 0 0, v0xa27c20_0;  1 drivers
v0xa2e6f0_0 .net "memory_in_v0", 31 0, v0xa28500_0;  1 drivers
v0xa2e790_0 .net "memory_reg_in_ALUOutput", 31 0, v0xa175a0_0;  1 drivers
v0xa2e830_0 .net "memory_reg_in_WriteDataE", 31 0, v0xa1a960_0;  1 drivers
v0xa2e8d0_0 .net "memory_reg_in_WriteRegE", 4 0, v0xa1aa20_0;  1 drivers
v0xa2e9c0_0 .net "memory_reg_in_a0", 31 0, v0xa25ec0_0;  1 drivers
v0xa2eab0_0 .net "memory_reg_in_instruction", 31 0, v0xa26080_0;  1 drivers
v0xa2eba0_0 .net "memory_reg_in_mem_to_reg", 0 0, v0xa26340_0;  1 drivers
v0xa2ec90_0 .net "memory_reg_in_mem_write", 0 0, v0xa25e00_0;  1 drivers
v0xa2ed80_0 .net "memory_reg_in_reg_write", 0 0, v0xa262a0_0;  1 drivers
v0xa2ee70_0 .net "memory_reg_in_syscall", 0 0, v0xa25a70_0;  1 drivers
v0xa2ef60_0 .net "memory_reg_in_v0", 31 0, v0xa25fa0_0;  1 drivers
v0xa2f050_0 .net "wb_in_ALUOutW", 31 0, v0xa29370_0;  1 drivers
v0xa2f0f0_0 .net "wb_in_MemToRegW", 0 0, v0xa291a0_0;  1 drivers
v0xa2f190_0 .net "wb_in_ReadDataW", 31 0, v0xa29240_0;  1 drivers
v0xa2f230_0 .net "wb_in_WriteRegW", 4 0, v0xa29450_0;  1 drivers
v0xa2f320_0 .net "wb_reg_in_ALUOut", 31 0, L_0xa40cb0;  1 drivers
v0xa2f410_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0xa40d20;  1 drivers
v0xa2f500_0 .net "wb_reg_in_RD", 31 0, v0xa21d20_0;  1 drivers
v0xa2f5a0_0 .net "wb_reg_in_RegWriteW", 0 0, L_0xa40e90;  1 drivers
v0xa2f690_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0xa40b40;  1 drivers
S_0x9fab90 .scope module, "decode_module" "decode" 2 138, 3 54 0, S_0x9f6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pc_plus_4_decoded"
    .port_info 2 /INPUT 32 "instrD"
    .port_info 3 /INPUT 32 "write_from_wb"
    .port_info 4 /INPUT 32 "alu_out"
    .port_info 5 /INPUT 1 "forwardAD"
    .port_info 6 /INPUT 1 "forwardBD"
    .port_info 7 /INPUT 1 "regWriteW"
    .port_info 8 /OUTPUT 1 "out1"
    .port_info 9 /OUTPUT 32 "out1a"
    .port_info 10 /OUTPUT 32 "out1b"
    .port_info 11 /OUTPUT 32 "out1c"
    .port_info 12 /OUTPUT 1 "out2"
    .port_info 13 /OUTPUT 1 "out3"
    .port_info 14 /OUTPUT 3 "out4"
    .port_info 15 /OUTPUT 1 "out5"
    .port_info 16 /OUTPUT 1 "out6"
    .port_info 17 /OUTPUT 32 "out7"
    .port_info 18 /OUTPUT 32 "out8"
    .port_info 19 /OUTPUT 5 "out9"
    .port_info 20 /OUTPUT 5 "out10"
    .port_info 21 /OUTPUT 5 "out11"
    .port_info 22 /OUTPUT 32 "out12"
    .port_info 23 /OUTPUT 1 "out13"
    .port_info 24 /OUTPUT 32 "out14"
    .port_info 25 /OUTPUT 1 "out15"
    .port_info 26 /OUTPUT 1 "out15a"
    .port_info 27 /OUTPUT 1 "out16"
    .port_info 28 /OUTPUT 1 "out17"
    .port_info 29 /OUTPUT 1 "out18"
    .port_info 30 /OUTPUT 32 "out19"
    .port_info 31 /OUTPUT 32 "out20"
    .port_info 32 /OUTPUT 5 "out21"
    .port_info 33 /OUTPUT 5 "out22"
L_0xa3f960 .functor NOT 1, v0xa2a760_0, C4<0>, C4<0>, C4<0>;
L_0xa40240 .functor BUFZ 32, v0xa240d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xa12640_31 .array/port v0xa12640, 31;
L_0xa40650 .functor BUFZ 32, v0xa12640_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xa40ad0 .functor BUFZ 1, L_0xa3fef0, C4<0>, C4<0>, C4<0>;
v0xa13e60_0 .net *"_s16", 29 0, L_0xa3fd60;  1 drivers
L_0x7fa1c7424060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa13f60_0 .net *"_s18", 1 0, L_0x7fa1c7424060;  1 drivers
v0xa14040_0 .net *"_s33", 25 0, L_0xa40350;  1 drivers
v0xa14100_0 .net *"_s34", 31 0, L_0xa40470;  1 drivers
L_0x7fa1c74240f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0xa141e0_0 .net *"_s37", 5 0, L_0x7fa1c74240f0;  1 drivers
v0xa14310_0 .net *"_s38", 31 0, L_0xa40730;  1 drivers
v0xa143f0_0 .net *"_s40", 29 0, L_0xa40560;  1 drivers
L_0x7fa1c7424138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa144d0_0 .net *"_s42", 1 0, L_0x7fa1c7424138;  1 drivers
v0xa145b0_0 .net "alu_out", 31 0, v0xa281e0_0;  alias, 1 drivers
v0xa14700_0 .net "clk", 0 0, v0xa2a760_0;  1 drivers
v0xa147c0_0 .net "equalD_rs_input", 31 0, v0xa11240_0;  1 drivers
v0xa148d0_0 .net "equalD_rt_input", 31 0, v0xa119f0_0;  1 drivers
v0xa149e0_0 .net "equals_output", 0 0, v0xa0f6e0_0;  1 drivers
v0xa14ad0_0 .net "forwardAD", 0 0, v0xa1f430_0;  alias, 1 drivers
v0xa14b70_0 .net "forwardBD", 0 0, v0xa1f630_0;  alias, 1 drivers
v0xa14c10_0 .net "instrD", 31 0, v0xa240d0_0;  alias, 1 drivers
v0xa14cb0_0 .net "jal", 0 0, v0xa10190_0;  1 drivers
v0xa14e60_0 .net "jal_address", 31 0, v0xa0eb10_0;  1 drivers
v0xa14f00_0 .net "memRead", 0 0, v0xa10420_0;  1 drivers
v0xa14fa0_0 .net "out1", 0 0, v0xa10950_0;  alias, 1 drivers
v0xa15040_0 .net "out10", 20 16, L_0xa401a0;  alias, 1 drivers
v0xa150e0_0 .net "out11", 15 11, L_0xa402b0;  alias, 1 drivers
v0xa151a0_0 .net "out12", 31 0, v0xa135b0_0;  alias, 1 drivers
v0xa15260_0 .net "out13", 0 0, v0xa10630_0;  alias, 1 drivers
v0xa15300_0 .net "out14", 31 0, v0x9cc6f0_0;  alias, 1 drivers
v0xa153d0_0 .net "out15", 0 0, L_0xa3fef0;  alias, 1 drivers
v0xa154a0_0 .net "out15a", 0 0, L_0xa40ad0;  alias, 1 drivers
v0xa15540_0 .net "out16", 0 0, v0xa102a0_0;  alias, 1 drivers
v0xa15610_0 .net "out17", 0 0, v0xa10360_0;  alias, 1 drivers
v0xa156e0_0 .net "out18", 0 0, v0xa10020_0;  alias, 1 drivers
v0xa157d0_0 .net "out19", 31 0, L_0xa40650;  alias, 1 drivers
v0xa15870_0 .net "out1a", 31 0, L_0xa40240;  alias, 1 drivers
v0xa15910_0 .net "out1b", 31 0, v0xa11f90_0;  alias, 1 drivers
v0xa14d70_0 .net "out1c", 31 0, v0xa12d60_0;  alias, 1 drivers
v0xa15bc0_0 .net "out2", 0 0, v0xa10890_0;  alias, 1 drivers
v0xa15c90_0 .net "out20", 31 0, L_0xa40870;  alias, 1 drivers
v0xa15d30_0 .net "out21", 25 21, L_0xa3ff60;  alias, 1 drivers
v0xa15df0_0 .net "out22", 20 16, L_0xa40100;  alias, 1 drivers
v0xa15ed0_0 .net "out3", 0 0, v0xa104e0_0;  alias, 1 drivers
v0xa15fa0_0 .net "out4", 2 0, v0xa0fe60_0;  alias, 1 drivers
v0xa16040_0 .net "out5", 0 0, v0xa0ff60_0;  alias, 1 drivers
v0xa160e0_0 .net "out6", 0 0, v0xa107d0_0;  alias, 1 drivers
v0xa16180_0 .net "out7", 31 0, v0xa122e0_0;  alias, 1 drivers
v0xa16220_0 .net "out8", 31 0, v0xa123d0_0;  alias, 1 drivers
v0xa16310_0 .net "out9", 25 21, L_0xa40000;  alias, 1 drivers
v0xa163d0_0 .net "pc_plus_4_decoded", 31 0, v0xa241a0_0;  alias, 1 drivers
v0xa164e0_0 .net "regWriteW", 0 0, v0xa290b0_0;  alias, 1 drivers
v0xa16580_0 .net "write_data", 31 0, v0xa13ce0_0;  1 drivers
v0xa16670_0 .net "write_from_wb", 31 0, v0xa29f90_0;  alias, 1 drivers
L_0xa3f790 .part v0xa240d0_0, 26, 6;
L_0xa3f830 .part v0xa240d0_0, 0, 6;
L_0xa3f9d0 .part v0xa240d0_0, 21, 5;
L_0xa3fa70 .part v0xa240d0_0, 16, 5;
L_0xa3fb10 .part v0xa240d0_0, 0, 5;
L_0xa3fbb0 .part v0xa240d0_0, 0, 16;
L_0xa3fd60 .part v0xa135b0_0, 0, 30;
L_0xa3fe00 .concat [ 2 30 0 0], L_0x7fa1c7424060, L_0xa3fd60;
L_0xa3ff60 .part v0xa240d0_0, 21, 5;
L_0xa40000 .part v0xa240d0_0, 21, 5;
L_0xa40100 .part v0xa240d0_0, 16, 5;
L_0xa401a0 .part v0xa240d0_0, 16, 5;
L_0xa402b0 .part v0xa240d0_0, 11, 5;
L_0xa40350 .part v0xa240d0_0, 0, 26;
L_0xa40470 .concat [ 26 6 0 0], L_0xa40350, L_0x7fa1c74240f0;
L_0xa40560 .part L_0xa40470, 0, 30;
L_0xa40730 .concat [ 2 30 0 0], L_0x7fa1c7424138, L_0xa40560;
L_0xa40870 .arith/sum 32, L_0xa40730, v0xa241a0_0;
S_0x9f9b20 .scope module, "add_for_branch" "adder" 3 108, 4 11 0, S_0x9fab90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x9cc6f0_0 .var "adder_out", 31 0;
v0xa0e620_0 .net "in1", 31 0, L_0xa3fe00;  1 drivers
v0xa0e700_0 .net "in2", 31 0, v0xa241a0_0;  alias, 1 drivers
E_0x9e1a70 .event edge, v0xa0e620_0;
S_0xa0e870 .scope module, "add_for_jal" "adder" 3 109, 4 11 0, S_0x9fab90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0xa0eb10_0 .var "adder_out", 31 0;
v0xa0ec10_0 .net "in1", 31 0, v0xa241a0_0;  alias, 1 drivers
L_0x7fa1c74240a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xa0ed00_0 .net "in2", 31 0, L_0x7fa1c74240a8;  1 drivers
E_0xa0ea90 .event edge, v0xa0e700_0;
S_0xa0ee50 .scope module, "branch_and" "and_gate" 3 114, 5 11 0, S_0x9fab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0xa3fef0 .functor AND 1, v0xa0f6e0_0, v0xa10020_0, C4<1>, C4<1>;
v0xa0f0a0_0 .net "a", 0 0, v0xa0f6e0_0;  alias, 1 drivers
v0xa0f160_0 .net "b", 0 0, v0xa10020_0;  alias, 1 drivers
v0xa0f220_0 .net "c", 0 0, L_0xa3fef0;  alias, 1 drivers
S_0xa0f370 .scope module, "branch_logic" "equals" 3 113, 6 10 0, S_0x9fab90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input_0"
    .port_info 1 /INPUT 32 "input_1"
    .port_info 2 /OUTPUT 1 "equal_inputs"
P_0xa0f540 .param/l "SIZE" 0 6 20, +C4<00000000000000000000000000011111>;
v0xa0f6e0_0 .var "equal_inputs", 0 0;
v0xa0f7d0_0 .net "input_0", 31 0, v0xa11240_0;  alias, 1 drivers
v0xa0f890_0 .net "input_1", 31 0, v0xa119f0_0;  alias, 1 drivers
E_0xa0f630 .event edge, v0xa0f7d0_0, v0xa0f890_0;
S_0xa0fa00 .scope module, "controller" "control" 3 105, 7 23 0, S_0x9fab90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 1 "regDst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "jal"
    .port_info 5 /OUTPUT 1 "jumpRegister"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "memRead"
    .port_info 8 /OUTPUT 1 "memToReg"
    .port_info 9 /OUTPUT 3 "aluOp"
    .port_info 10 /OUTPUT 1 "memWrite"
    .port_info 11 /OUTPUT 1 "aluSrc"
    .port_info 12 /OUTPUT 1 "regWrite"
    .port_info 13 /OUTPUT 1 "syscall"
v0xa0fe60_0 .var "aluOp", 2 0;
v0xa0ff60_0 .var "aluSrc", 0 0;
v0xa10020_0 .var "branch", 0 0;
v0xa100f0_0 .net "funcCode", 5 0, L_0xa3f830;  1 drivers
v0xa10190_0 .var "jal", 0 0;
v0xa102a0_0 .var "jump", 0 0;
v0xa10360_0 .var "jumpRegister", 0 0;
v0xa10420_0 .var "memRead", 0 0;
v0xa104e0_0 .var "memToReg", 0 0;
v0xa10630_0 .var "memWrite", 0 0;
v0xa106f0_0 .net "opcode", 31 26, L_0xa3f790;  1 drivers
v0xa107d0_0 .var "regDst", 0 0;
v0xa10890_0 .var "regWrite", 0 0;
v0xa10950_0 .var "syscall", 0 0;
E_0xa0fe00 .event edge, v0xa106f0_0, v0xa100f0_0;
S_0xa10c50 .scope module, "rd1_mux" "mux" 3 111, 8 12 0, S_0x9fab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0xa10dd0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0xa10f90_0 .net "ctrl", 0 0, v0xa1f430_0;  alias, 1 drivers
v0xa11070_0 .net "input_one", 31 0, v0xa281e0_0;  alias, 1 drivers
v0xa11150_0 .net "input_zero", 31 0, v0xa122e0_0;  alias, 1 drivers
v0xa11240_0 .var "out", 31 0;
E_0xa10f10 .event edge, v0xa10f90_0, v0xa11150_0, v0xa11070_0;
S_0xa113c0 .scope module, "rd2_mux" "mux" 3 112, 8 12 0, S_0x9fab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0xa11590 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0xa11750_0 .net "ctrl", 0 0, v0xa1f630_0;  alias, 1 drivers
v0xa11830_0 .net "input_one", 31 0, v0xa281e0_0;  alias, 1 drivers
v0xa11920_0 .net "input_zero", 31 0, v0xa123d0_0;  alias, 1 drivers
v0xa119f0_0 .var "out", 31 0;
E_0xa116d0 .event edge, v0xa11750_0, v0xa11920_0, v0xa11070_0;
S_0xa11b70 .scope module, "regs" "registers" 3 106, 9 22 0, S_0x9fab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal"
    .port_info 2 /INPUT 1 "reg_write"
    .port_info 3 /INPUT 5 "reg1"
    .port_info 4 /INPUT 5 "reg2"
    .port_info 5 /INPUT 5 "write_reg"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read1"
    .port_info 8 /OUTPUT 32 "read2"
    .port_info 9 /OUTPUT 32 "v0"
    .port_info 10 /OUTPUT 32 "a0"
v0xa11f90_0 .var "a0", 31 0;
v0xa12090_0 .net "clk", 0 0, L_0xa3f960;  1 drivers
v0xa12150_0 .var/i "i", 31 0;
v0xa12210_0 .net "jal", 0 0, v0xa10190_0;  alias, 1 drivers
v0xa122e0_0 .var "read1", 31 0;
v0xa123d0_0 .var "read2", 31 0;
v0xa124a0_0 .net "reg1", 25 21, L_0xa3f9d0;  1 drivers
v0xa12560_0 .net "reg2", 20 16, L_0xa3fa70;  1 drivers
v0xa12640 .array "reg_mem", 0 31, 31 0;
v0xa12ca0_0 .net "reg_write", 0 0, v0xa290b0_0;  alias, 1 drivers
v0xa12d60_0 .var "v0", 31 0;
v0xa12e40_0 .net "write_data", 31 0, v0xa13ce0_0;  alias, 1 drivers
v0xa12f20_0 .net "write_reg", 4 0, L_0xa3fb10;  1 drivers
E_0xa11eb0 .event negedge, v0xa12090_0;
E_0xa11f30 .event posedge, v0xa12090_0;
S_0xa131c0 .scope module, "signs" "sign_extend" 3 107, 10 11 0, S_0x9fab90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0xa134b0_0 .net "in", 15 0, L_0xa3fbb0;  1 drivers
v0xa135b0_0 .var "out", 31 0;
E_0xa13430 .event edge, v0xa134b0_0;
S_0xa136f0 .scope module, "write_mux" "mux" 3 110, 8 12 0, S_0x9fab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0xa13870 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0xa13a40_0 .net "ctrl", 0 0, v0xa10190_0;  alias, 1 drivers
v0xa13b50_0 .net "input_one", 31 0, v0xa0eb10_0;  alias, 1 drivers
v0xa13c10_0 .net "input_zero", 31 0, v0xa29f90_0;  alias, 1 drivers
v0xa13ce0_0 .var "out", 31 0;
E_0xa13940 .event edge, v0xa10190_0, v0xa13c10_0, v0xa0eb10_0;
S_0xa16c70 .scope module, "execute_module" "execute" 2 160, 11 3 0, S_0x9f6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControlE"
    .port_info 1 /INPUT 1 "ALUSrcE"
    .port_info 2 /INPUT 1 "RegDstE"
    .port_info 3 /INPUT 32 "reg1"
    .port_info 4 /INPUT 32 "reg2"
    .port_info 5 /INPUT 5 "RsE"
    .port_info 6 /INPUT 5 "RtE"
    .port_info 7 /INPUT 5 "RdE"
    .port_info 8 /INPUT 32 "SignImmE"
    .port_info 9 /INPUT 2 "ForwardAE"
    .port_info 10 /INPUT 2 "ForwardBE"
    .port_info 11 /INPUT 32 "ForwardMemVal"
    .port_info 12 /INPUT 32 "ForwardExecVal"
    .port_info 13 /OUTPUT 5 "RsEHazard"
    .port_info 14 /OUTPUT 5 "RtEHazard"
    .port_info 15 /OUTPUT 32 "ALUOutput"
    .port_info 16 /OUTPUT 32 "WriteDataE"
    .port_info 17 /OUTPUT 5 "WriteRegE"
    .port_info 18 /OUTPUT 5 "Hazard_WriteRegE"
v0xa19910_0 .net "ALUControlE", 2 0, v0xa263e0_0;  alias, 1 drivers
v0xa199f0_0 .net "ALUOutput", 31 0, v0xa175a0_0;  alias, 1 drivers
v0xa19ac0_0 .net "ALUSrcE", 0 0, v0xa264f0_0;  alias, 1 drivers
v0xa19bc0_0 .net "ForwardAE", 1 0, v0xa1f540_0;  alias, 1 drivers
v0xa19c90_0 .net "ForwardBE", 1 0, v0xa1f720_0;  alias, 1 drivers
v0xa19d80_0 .net "ForwardExecVal", 31 0, o0x7fa1c746f328;  alias, 0 drivers
v0xa19e70_0 .net "ForwardHandlingReg2ALU", 31 0, v0xa187c0_0;  1 drivers
v0xa19f60_0 .net "ForwardMemVal", 31 0, o0x7fa1c746f2f8;  alias, 0 drivers
v0xa1a050_0 .var "Hazard_WriteRegE", 4 0;
v0xa1a1c0_0 .net "RdE", 4 0, v0xa25c00_0;  alias, 1 drivers
v0xa1a280_0 .net "RegDstE", 0 0, v0xa265e0_0;  alias, 1 drivers
v0xa1a320_0 .net "RsE", 4 0, v0xa269f0_0;  alias, 1 drivers
v0xa1a3c0_0 .var "RsEHazard", 4 0;
v0xa1a4a0_0 .net "RtE", 4 0, v0xa25b10_0;  alias, 1 drivers
v0xa1a560_0 .var "RtEHazard", 4 0;
v0xa1a620_0 .net "SignImmE", 31 0, v0xa25cf0_0;  alias, 1 drivers
v0xa1a710_0 .net "SrcAE", 31 0, v0xa17e90_0;  1 drivers
v0xa1a8c0_0 .net "SrcBE", 31 0, v0xa18fc0_0;  1 drivers
v0xa1a960_0 .var "WriteDataE", 31 0;
v0xa1aa20_0 .var "WriteRegE", 4 0;
v0xa1ab00_0 .net "WriteRegE_internal", 4 0, v0xa19780_0;  1 drivers
v0xa1abc0_0 .net "reg1", 31 0, v0xa25910_0;  alias, 1 drivers
v0xa1ac60_0 .net "reg2", 31 0, v0xa268e0_0;  alias, 1 drivers
E_0xa16fc0 .event edge, v0xa187c0_0, v0xa19780_0;
S_0xa17020 .scope module, "ALUE" "alu" 11 51, 12 13 0, S_0xa16c70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1"
    .port_info 1 /INPUT 32 "read_data2"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
v0xa17300_0 .net "aluop", 2 0, v0xa263e0_0;  alias, 1 drivers
v0xa17400_0 .net "read_data1", 31 0, v0xa17e90_0;  alias, 1 drivers
v0xa174e0_0 .net "read_data2", 31 0, v0xa18fc0_0;  alias, 1 drivers
v0xa175a0_0 .var "result", 31 0;
E_0xa17280 .event edge, v0xa17300_0, v0xa17400_0, v0xa174e0_0;
S_0xa17730 .scope module, "Mux3SrcAE" "mux3" 11 48, 13 13 0, S_0xa16c70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0xa17920 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0xa17ae0_0 .net "ctrl", 1 0, v0xa1f540_0;  alias, 1 drivers
v0xa17be0_0 .net "input_00", 31 0, v0xa25910_0;  alias, 1 drivers
v0xa17cc0_0 .net "input_01", 31 0, o0x7fa1c746f2f8;  alias, 0 drivers
v0xa17db0_0 .net "input_10", 31 0, o0x7fa1c746f328;  alias, 0 drivers
v0xa17e90_0 .var "out", 31 0;
E_0xa17a70 .event edge, v0xa17ae0_0, v0xa17be0_0, v0xa17cc0_0, v0xa17db0_0;
S_0xa18050 .scope module, "Mux3SrcBe" "mux3" 11 49, 13 13 0, S_0xa16c70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0xa18220 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0xa18430_0 .net "ctrl", 1 0, v0xa1f720_0;  alias, 1 drivers
v0xa18510_0 .net "input_00", 31 0, v0xa268e0_0;  alias, 1 drivers
v0xa185f0_0 .net "input_01", 31 0, o0x7fa1c746f2f8;  alias, 0 drivers
v0xa186f0_0 .net "input_10", 31 0, o0x7fa1c746f328;  alias, 0 drivers
v0xa187c0_0 .var "out", 31 0;
E_0xa182f0 .event edge, v0xa18430_0, v0xa18510_0, v0xa17cc0_0, v0xa17db0_0;
S_0xa18970 .scope module, "MuxSrcBE" "mux" 11 50, 8 12 0, S_0xa16c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0xa18b40 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0xa18d00_0 .net "ctrl", 0 0, v0xa264f0_0;  alias, 1 drivers
v0xa18de0_0 .net "input_one", 31 0, v0xa25cf0_0;  alias, 1 drivers
v0xa18ec0_0 .net "input_zero", 31 0, v0xa187c0_0;  alias, 1 drivers
v0xa18fc0_0 .var "out", 31 0;
E_0xa18c80 .event edge, v0xa18d00_0, v0xa187c0_0, v0xa18de0_0;
S_0xa19120 .scope module, "MuxWriteRegE" "mux" 11 47, 8 12 0, S_0xa16c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 5 "input_zero"
    .port_info 2 /INPUT 5 "input_one"
    .port_info 3 /OUTPUT 5 "out"
P_0xa19340 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000000100>;
v0xa194d0_0 .net "ctrl", 0 0, v0xa265e0_0;  alias, 1 drivers
v0xa195b0_0 .net "input_one", 4 0, v0xa25c00_0;  alias, 1 drivers
v0xa19690_0 .net "input_zero", 4 0, v0xa25b10_0;  alias, 1 drivers
v0xa19780_0 .var "out", 4 0;
E_0xa19450 .event edge, v0xa194d0_0, v0xa19690_0, v0xa195b0_0;
S_0xa1b010 .scope module, "fetch_module" "fetch" 2 126, 14 20 0, S_0x9f6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jump"
    .port_info 1 /INPUT 1 "jump_reg"
    .port_info 2 /INPUT 1 "branch"
    .port_info 3 /INPUT 32 "branch_addr"
    .port_info 4 /INPUT 32 "jump_reg_addr"
    .port_info 5 /INPUT 32 "jump_addr"
    .port_info 6 /INPUT 1 "enable"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /OUTPUT 32 "instr"
    .port_info 9 /OUTPUT 32 "pc_plus_4"
v0xa1dd70_0 .net "branch", 0 0, L_0xa3fef0;  alias, 1 drivers
v0xa1de30_0 .net "branch_addr", 31 0, v0x9cc6f0_0;  alias, 1 drivers
v0xa1def0_0 .net "clk", 0 0, v0xa2a760_0;  alias, 1 drivers
L_0x7fa1c7424018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xa1dfe0_0 .net "constant_four", 31 0, L_0x7fa1c7424018;  1 drivers
v0xa1e080_0 .net "enable", 0 0, v0xa1fff0_0;  alias, 1 drivers
v0xa1e170_0 .net "if_jump", 31 0, v0xa1c840_0;  1 drivers
v0xa1e260_0 .var "instr", 31 0;
v0xa1e320_0 .net "instr_internal", 31 0, v0xa1b700_0;  1 drivers
v0xa1e3e0_0 .net "jump", 0 0, v0xa102a0_0;  alias, 1 drivers
v0xa1e510_0 .net "jump_addr", 31 0, L_0xa40870;  alias, 1 drivers
v0xa1e5b0_0 .net "jump_or_not", 31 0, v0xa1c040_0;  1 drivers
v0xa1e6c0_0 .net "jump_reg", 0 0, v0xa10360_0;  alias, 1 drivers
v0xa1e760_0 .net "jump_reg_addr", 31 0, L_0xa40650;  alias, 1 drivers
v0xa1e870_0 .net "pc", 31 0, v0xa1cfd0_0;  1 drivers
v0xa1e980_0 .net "pc_f", 31 0, v0xa1dc00_0;  1 drivers
v0xa1ea40_0 .var "pc_plus_4", 31 0;
v0xa1eb20_0 .net "pc_plus_4_internal", 31 0, v0xa1d3d0_0;  1 drivers
E_0xa1b2f0 .event edge, v0xa1bf80_0, v0xa1b700_0;
S_0xa1b330 .scope module, "instr_mem" "instruction_memory" 14 61, 15 11 0, S_0xa1b010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v0xa1b600_0 .net "addr", 31 0, v0xa1dc00_0;  alias, 1 drivers
v0xa1b700_0 .var "instruction", 31 0;
v0xa1b7e0 .array "memory", 1052672 1048576, 31 0;
v0xa1b8b0_0 .var "real_addr", 31 0;
E_0xa1b580 .event edge, v0xa1b600_0;
S_0xa1b9f0 .scope module, "jump_mux" "mux" 14 57, 8 12 0, S_0xa1b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0xa1bbc0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0xa1bd90_0 .net "ctrl", 0 0, v0xa102a0_0;  alias, 1 drivers
v0xa1bea0_0 .net "input_one", 31 0, v0xa1c840_0;  alias, 1 drivers
v0xa1bf80_0 .net "input_zero", 31 0, v0xa1d3d0_0;  alias, 1 drivers
v0xa1c040_0 .var "out", 31 0;
E_0xa1bc90 .event edge, v0xa102a0_0, v0xa1bf80_0, v0xa1bea0_0;
S_0xa1c1d0 .scope module, "jump_reg_mux" "mux" 14 56, 8 12 0, S_0xa1b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0xa1c3a0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0xa1c570_0 .net "ctrl", 0 0, v0xa10360_0;  alias, 1 drivers
v0xa1c680_0 .net "input_one", 31 0, L_0xa40650;  alias, 1 drivers
v0xa1c740_0 .net "input_zero", 31 0, L_0xa40870;  alias, 1 drivers
v0xa1c840_0 .var "out", 31 0;
E_0xa1c470 .event edge, v0xa10360_0, v0xa15c90_0, v0xa157d0_0;
S_0xa1c980 .scope module, "next_pc" "mux" 14 58, 8 12 0, S_0xa1b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0xa1cb50 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0xa1cd10_0 .net "ctrl", 0 0, L_0xa3fef0;  alias, 1 drivers
v0xa1ce20_0 .net "input_one", 31 0, v0x9cc6f0_0;  alias, 1 drivers
v0xa1cf30_0 .net "input_zero", 31 0, v0xa1c040_0;  alias, 1 drivers
v0xa1cfd0_0 .var "out", 31 0;
E_0xa1cc90 .event edge, v0xa0f220_0, v0xa1c040_0, v0x9cc6f0_0;
S_0xa1d140 .scope module, "plus_4" "adder_four" 14 55, 16 11 0, S_0xa1b010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0xa1d3d0_0 .var "adder_out", 31 0;
v0xa1d4b0_0 .net "in1", 31 0, v0xa1dc00_0;  alias, 1 drivers
v0xa1d550_0 .net "in2", 31 0, L_0x7fa1c7424018;  alias, 1 drivers
S_0xa1d6a0 .scope module, "so_fetch" "reg_f" 14 59, 17 12 0, S_0xa1b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /OUTPUT 32 "out1"
v0xa1d970_0 .net "clk", 0 0, v0xa2a760_0;  alias, 1 drivers
v0xa1da60_0 .net "enable", 0 0, v0xa1fff0_0;  alias, 1 drivers
v0xa1db00_0 .net "in1", 31 0, v0xa1cfd0_0;  alias, 1 drivers
v0xa1dc00_0 .var "out1", 31 0;
E_0xa1d910 .event negedge, v0xa14700_0;
S_0xa1ee50 .scope module, "hazard_module" "hazard" 2 190, 18 31 0, S_0x9f6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "branchD"
    .port_info 2 /INPUT 5 "RsD"
    .port_info 3 /INPUT 5 "RtD"
    .port_info 4 /INPUT 5 "RsE"
    .port_info 5 /INPUT 5 "RtE"
    .port_info 6 /INPUT 1 "MemToRegE"
    .port_info 7 /INPUT 1 "RegWriteE"
    .port_info 8 /INPUT 5 "WriteRegE"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /INPUT 1 "MemToRegM"
    .port_info 11 /INPUT 1 "RegWriteM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /INPUT 1 "RegWriteW"
    .port_info 14 /OUTPUT 1 "StallF"
    .port_info 15 /OUTPUT 1 "StallD"
    .port_info 16 /OUTPUT 1 "ForwardAD"
    .port_info 17 /OUTPUT 1 "ForwardBD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 2 "ForwardAE"
    .port_info 20 /OUTPUT 2 "ForwardBE"
L_0xa40f70 .functor AND 1, v0xa10020_0, v0xa26200_0, C4<1>, C4<1>;
L_0xa412d0 .functor OR 1, L_0xa40fe0, L_0xa41110, C4<0>, C4<0>;
L_0xa41340 .functor AND 1, L_0xa40f70, L_0xa412d0, C4<1>, C4<1>;
L_0xa413b0 .functor AND 1, v0xa10020_0, v0xa27db0_0, C4<1>, C4<1>;
L_0xa415f0 .functor OR 1, L_0xa41420, L_0xa41550, C4<0>, C4<0>;
L_0xa41660 .functor AND 1, L_0xa413b0, L_0xa415f0, C4<1>, C4<1>;
L_0xa41720 .functor OR 1, L_0xa41340, L_0xa41660, C4<0>, C4<0>;
L_0xa41a40 .functor OR 1, L_0xa41830, L_0xa418d0, C4<0>, C4<0>;
L_0xa41b50 .functor AND 1, L_0xa41a40, v0xa26160_0, C4<1>, C4<1>;
v0xa1f350_0 .var "FlushE", 0 0;
v0xa1f430_0 .var "ForwardAD", 0 0;
v0xa1f540_0 .var "ForwardAE", 1 0;
v0xa1f630_0 .var "ForwardBD", 0 0;
v0xa1f720_0 .var "ForwardBE", 1 0;
v0xa1f860_0 .net "MemToRegE", 0 0, v0xa26160_0;  alias, 1 drivers
v0xa1f920_0 .net "MemToRegM", 0 0, v0xa27db0_0;  alias, 1 drivers
v0xa1f9e0_0 .net "RegWriteE", 0 0, v0xa26200_0;  alias, 1 drivers
v0xa1faa0_0 .net "RegWriteM", 0 0, v0xa27e50_0;  alias, 1 drivers
v0xa1fbf0_0 .net "RegWriteW", 0 0, v0xa29530_0;  alias, 1 drivers
v0xa1fcb0_0 .net "RsD", 4 0, L_0xa3ff60;  alias, 1 drivers
v0xa1fd70_0 .net "RsE", 4 0, v0xa1a3c0_0;  alias, 1 drivers
v0xa1fe10_0 .net "RtD", 4 0, L_0xa40100;  alias, 1 drivers
v0xa1feb0_0 .net "RtE", 4 0, v0xa1a560_0;  alias, 1 drivers
v0xa1ff50_0 .var "StallD", 0 0;
v0xa1fff0_0 .var "StallF", 0 0;
v0xa20090_0 .net "WriteRegE", 4 0, v0xa1a050_0;  alias, 1 drivers
v0xa20240_0 .net "WriteRegM", 4 0, L_0xa40bb0;  alias, 1 drivers
v0xa202e0_0 .net "WriteRegW", 4 0, L_0xa40f00;  alias, 1 drivers
v0xa20380_0 .net *"_s0", 0 0, L_0xa40f70;  1 drivers
v0xa20440_0 .net *"_s10", 0 0, L_0xa413b0;  1 drivers
v0xa20500_0 .net *"_s12", 0 0, L_0xa41420;  1 drivers
v0xa205c0_0 .net *"_s14", 0 0, L_0xa41550;  1 drivers
v0xa20680_0 .net *"_s16", 0 0, L_0xa415f0;  1 drivers
v0xa20740_0 .net *"_s18", 0 0, L_0xa41660;  1 drivers
v0xa20800_0 .net *"_s2", 0 0, L_0xa40fe0;  1 drivers
v0xa208c0_0 .net *"_s22", 0 0, L_0xa41830;  1 drivers
v0xa20980_0 .net *"_s24", 0 0, L_0xa418d0;  1 drivers
v0xa20a40_0 .net *"_s26", 0 0, L_0xa41a40;  1 drivers
v0xa20b00_0 .net *"_s4", 0 0, L_0xa41110;  1 drivers
v0xa20bc0_0 .net *"_s6", 0 0, L_0xa412d0;  1 drivers
v0xa20c80_0 .net *"_s8", 0 0, L_0xa41340;  1 drivers
v0xa20d40_0 .net "branchD", 0 0, v0xa10020_0;  alias, 1 drivers
v0xa20130_0 .net "branchStall", 0 0, L_0xa41720;  1 drivers
v0xa20ff0_0 .net "clk", 0 0, v0xa2a760_0;  alias, 1 drivers
v0xa21090_0 .net "lwStall", 0 0, L_0xa41b50;  1 drivers
E_0xa1f2d0 .event posedge, v0xa14700_0;
L_0xa40fe0 .cmp/eq 5, v0xa1a050_0, L_0xa3ff60;
L_0xa41110 .cmp/eq 5, v0xa1a050_0, L_0xa40100;
L_0xa41420 .cmp/eq 5, L_0xa40bb0, L_0xa3ff60;
L_0xa41550 .cmp/eq 5, L_0xa40bb0, L_0xa40100;
L_0xa41830 .cmp/eq 5, L_0xa3ff60, v0xa1a560_0;
L_0xa418d0 .cmp/eq 5, L_0xa40100, v0xa1a560_0;
S_0xa21460 .scope module, "memory_module" "memory" 2 175, 19 29 0, S_0x9f6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemToRegM"
    .port_info 3 /INPUT 1 "MemWriteM"
    .port_info 4 /INPUT 32 "instruction"
    .port_info 5 /INPUT 32 "v0"
    .port_info 6 /INPUT 32 "a0"
    .port_info 7 /INPUT 32 "ALUOutM"
    .port_info 8 /INPUT 32 "WriteDataM"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /OUTPUT 1 "RegWriteW"
    .port_info 11 /OUTPUT 1 "MemtoRegM_out"
    .port_info 12 /OUTPUT 32 "RD"
    .port_info 13 /OUTPUT 5 "WriteRegM_out"
    .port_info 14 /OUTPUT 5 "WriteRegM_out_hazard"
    .port_info 15 /OUTPUT 32 "ALUOutW"
L_0xa40b40 .functor BUFZ 5, v0xa28370_0, C4<00000>, C4<00000>, C4<00000>;
L_0xa40bb0 .functor BUFZ 5, v0xa28370_0, C4<00000>, C4<00000>, C4<00000>;
L_0xa40cb0 .functor BUFZ 32, v0xa281e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xa40d20 .functor BUFZ 1, v0xa27f90_0, C4<0>, C4<0>, C4<0>;
L_0xa40d90 .functor BUFZ 1, v0xa27c20_0, C4<0>, C4<0>, C4<0>;
L_0xa40e90 .functor BUFZ 1, v0xa27ef0_0, C4<0>, C4<0>, C4<0>;
v0xa22960_0 .net "ALUOutM", 31 0, v0xa281e0_0;  alias, 1 drivers
v0xa22ad0_0 .net "ALUOutW", 31 0, L_0xa40cb0;  alias, 1 drivers
v0xa22bb0_0 .net "MemToRegM", 0 0, v0xa27f90_0;  alias, 1 drivers
v0xa22c50_0 .net "MemWriteM", 0 0, v0xa28140_0;  alias, 1 drivers
v0xa22cf0_0 .net "MemtoRegM_out", 0 0, L_0xa40d20;  alias, 1 drivers
v0xa22d90_0 .net "RD", 31 0, v0xa21d20_0;  alias, 1 drivers
v0xa22e50_0 .net "RegWriteM", 0 0, v0xa27ef0_0;  alias, 1 drivers
v0xa22ef0_0 .net "RegWriteW", 0 0, L_0xa40e90;  alias, 1 drivers
v0xa22fb0_0 .net "WriteDataM", 31 0, v0xa28280_0;  alias, 1 drivers
v0xa23100_0 .net "WriteRegM", 4 0, v0xa28370_0;  alias, 1 drivers
v0xa231c0_0 .net "WriteRegM_out", 4 0, L_0xa40b40;  alias, 1 drivers
v0xa232a0_0 .net "WriteRegM_out_hazard", 4 0, L_0xa40bb0;  alias, 1 drivers
v0xa23390_0 .net "a0", 31 0, v0xa28410_0;  alias, 1 drivers
v0xa23460_0 .net "instruction", 31 0, v0xa27cc0_0;  alias, 1 drivers
v0xa23530_0 .net "syscall", 0 0, v0xa27c20_0;  alias, 1 drivers
v0xa23600_0 .net "syscall_out", 0 0, L_0xa40d90;  1 drivers
v0xa236a0_0 .net "v0", 31 0, v0xa28500_0;  alias, 1 drivers
S_0xa21800 .scope module, "my_data_memory" "data_memory" 19 48, 20 13 0, S_0xa21460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /OUTPUT 32 "read_data"
v0xa21ae0_0 .net "address", 31 0, v0xa281e0_0;  alias, 1 drivers
v0xa21bc0 .array "data_mem", 2147483644 2147418112, 31 0;
v0xa21c80_0 .net "mem_write", 0 0, v0xa28140_0;  alias, 1 drivers
v0xa21d20_0 .var "read_data", 31 0;
v0xa21e00_0 .net "write_data", 31 0, v0xa28280_0;  alias, 1 drivers
E_0xa21a60 .event edge, v0xa11070_0, v0xa21c80_0;
S_0xa21fb0 .scope module, "my_sys_call" "system_call" 19 49, 21 11 0, S_0xa21460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
v0xa222b0_0 .net "a0", 31 0, v0xa28410_0;  alias, 1 drivers
v0xa223b0_0 .var/i "clk_counter", 31 0;
v0xa22490_0 .net "instruction", 31 0, v0xa27cc0_0;  alias, 1 drivers
v0xa22550_0 .var/i "num_instructions", 31 0;
v0xa22630_0 .net "syscall_control", 0 0, v0xa27c20_0;  alias, 1 drivers
v0xa22740_0 .var/real "time_var", 0 0;
v0xa22800_0 .net "v0", 31 0, v0xa28500_0;  alias, 1 drivers
E_0xa22210 .event edge, v0xa22490_0;
E_0xa22270/0 .event edge, v0xa223b0_0, v0xa22490_0, v0xa22630_0, v0xa22800_0;
E_0xa22270/1 .event edge, v0xa222b0_0;
E_0xa22270 .event/or E_0xa22270/0, E_0xa22270/1;
S_0xa23a60 .scope module, "reg_d_module" "reg_d" 2 134, 22 15 0, S_0x9f6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clr"
    .port_info 3 /INPUT 32 "in1"
    .port_info 4 /INPUT 32 "in2"
    .port_info 5 /OUTPUT 32 "out1"
    .port_info 6 /OUTPUT 32 "out2"
v0xa23c90_0 .net "clk", 0 0, v0xa2a760_0;  alias, 1 drivers
v0xa23dc0_0 .net "clr", 0 0, L_0xa40ad0;  alias, 1 drivers
v0xa23e90_0 .net "enable", 0 0, v0xa1ff50_0;  alias, 1 drivers
v0xa23f60_0 .net "in1", 31 0, v0xa1e260_0;  alias, 1 drivers
v0xa24030_0 .net "in2", 31 0, v0xa1ea40_0;  alias, 1 drivers
v0xa240d0_0 .var "out1", 31 0;
v0xa241a0_0 .var "out2", 31 0;
S_0xa24320 .scope module, "reg_e_module" "reg_e" 2 150, 23 47 0, S_0x9f6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clr"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
    .port_info 4 /INPUT 1 "in3"
    .port_info 5 /INPUT 3 "in4"
    .port_info 6 /INPUT 1 "in5"
    .port_info 7 /INPUT 1 "in6"
    .port_info 8 /INPUT 32 "in7"
    .port_info 9 /INPUT 32 "in8"
    .port_info 10 /INPUT 5 "in9"
    .port_info 11 /INPUT 5 "in10"
    .port_info 12 /INPUT 5 "in11"
    .port_info 13 /INPUT 32 "in12"
    .port_info 14 /INPUT 1 "in13"
    .port_info 15 /INPUT 32 "in14"
    .port_info 16 /INPUT 32 "in15"
    .port_info 17 /INPUT 32 "in16"
    .port_info 18 /OUTPUT 1 "out1"
    .port_info 19 /OUTPUT 1 "out2"
    .port_info 20 /OUTPUT 1 "out3"
    .port_info 21 /OUTPUT 3 "out4"
    .port_info 22 /OUTPUT 1 "out5"
    .port_info 23 /OUTPUT 1 "out6"
    .port_info 24 /OUTPUT 32 "out7"
    .port_info 25 /OUTPUT 32 "out8"
    .port_info 26 /OUTPUT 5 "out9"
    .port_info 27 /OUTPUT 5 "out10"
    .port_info 28 /OUTPUT 5 "out11"
    .port_info 29 /OUTPUT 32 "out12"
    .port_info 30 /OUTPUT 1 "out13"
    .port_info 31 /OUTPUT 32 "out14"
    .port_info 32 /OUTPUT 32 "out15"
    .port_info 33 /OUTPUT 32 "out16"
    .port_info 34 /OUTPUT 1 "out17"
    .port_info 35 /OUTPUT 1 "out18"
v0xa24990_0 .net "clk", 0 0, v0xa2a760_0;  alias, 1 drivers
v0xa24a50_0 .net "clr", 0 0, v0xa1f350_0;  alias, 1 drivers
v0xa24b40_0 .net "in1", 0 0, v0xa10950_0;  alias, 1 drivers
v0xa24c60_0 .net "in10", 20 16, L_0xa401a0;  alias, 1 drivers
v0xa24d00_0 .net "in11", 15 11, L_0xa402b0;  alias, 1 drivers
v0xa24df0_0 .net "in12", 31 0, v0xa135b0_0;  alias, 1 drivers
v0xa24ee0_0 .net "in13", 0 0, v0xa10630_0;  alias, 1 drivers
v0xa24fd0_0 .net "in14", 31 0, v0xa11f90_0;  alias, 1 drivers
v0xa250c0_0 .net "in15", 31 0, v0xa12d60_0;  alias, 1 drivers
v0xa251f0_0 .net "in16", 31 0, L_0xa40240;  alias, 1 drivers
v0xa252b0_0 .net "in2", 0 0, v0xa10890_0;  alias, 1 drivers
v0xa253a0_0 .net "in3", 0 0, v0xa104e0_0;  alias, 1 drivers
v0xa25490_0 .net "in4", 2 0, v0xa0fe60_0;  alias, 1 drivers
v0xa25580_0 .net "in5", 0 0, v0xa0ff60_0;  alias, 1 drivers
v0xa25670_0 .net "in6", 0 0, v0xa107d0_0;  alias, 1 drivers
v0xa25760_0 .net "in7", 31 0, v0xa122e0_0;  alias, 1 drivers
v0xa25820_0 .net "in8", 31 0, v0xa123d0_0;  alias, 1 drivers
v0xa259d0_0 .net "in9", 25 21, L_0xa40000;  alias, 1 drivers
v0xa25a70_0 .var "out1", 0 0;
v0xa25b10_0 .var "out10", 20 16;
v0xa25c00_0 .var "out11", 15 11;
v0xa25cf0_0 .var "out12", 31 0;
v0xa25e00_0 .var "out13", 0 0;
v0xa25ec0_0 .var "out14", 31 0;
v0xa25fa0_0 .var "out15", 31 0;
v0xa26080_0 .var "out16", 31 0;
v0xa26160_0 .var "out17", 0 0;
v0xa26200_0 .var "out18", 0 0;
v0xa262a0_0 .var "out2", 0 0;
v0xa26340_0 .var "out3", 0 0;
v0xa263e0_0 .var "out4", 2 0;
v0xa264f0_0 .var "out5", 0 0;
v0xa265e0_0 .var "out6", 0 0;
v0xa25910_0 .var "out7", 31 0;
v0xa268e0_0 .var "out8", 31 0;
v0xa269f0_0 .var "out9", 25 21;
S_0xa27040 .scope module, "reg_m_module" "reg_m" 2 167, 24 32 0, S_0x9f6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "in2"
    .port_info 3 /INPUT 1 "in3"
    .port_info 4 /INPUT 1 "in4"
    .port_info 5 /INPUT 32 "in5"
    .port_info 6 /INPUT 32 "in6"
    .port_info 7 /INPUT 5 "in7"
    .port_info 8 /INPUT 32 "in8"
    .port_info 9 /INPUT 32 "in9"
    .port_info 10 /INPUT 32 "in10"
    .port_info 11 /OUTPUT 1 "out1"
    .port_info 12 /OUTPUT 1 "out2"
    .port_info 13 /OUTPUT 1 "out3"
    .port_info 14 /OUTPUT 1 "out4"
    .port_info 15 /OUTPUT 32 "out5"
    .port_info 16 /OUTPUT 32 "out6"
    .port_info 17 /OUTPUT 5 "out7"
    .port_info 18 /OUTPUT 32 "out8"
    .port_info 19 /OUTPUT 32 "out9"
    .port_info 20 /OUTPUT 32 "out10"
    .port_info 21 /OUTPUT 1 "out11"
    .port_info 22 /OUTPUT 1 "out12"
v0xa273f0_0 .net "clk", 0 0, v0xa2a760_0;  alias, 1 drivers
v0xa27490_0 .net "in1", 0 0, v0xa25a70_0;  alias, 1 drivers
v0xa27550_0 .net "in10", 31 0, v0xa26080_0;  alias, 1 drivers
v0xa275f0_0 .net "in2", 0 0, v0xa262a0_0;  alias, 1 drivers
v0xa27690_0 .net "in3", 0 0, v0xa26340_0;  alias, 1 drivers
v0xa27780_0 .net "in4", 0 0, v0xa25e00_0;  alias, 1 drivers
v0xa27820_0 .net "in5", 31 0, v0xa175a0_0;  alias, 1 drivers
v0xa27910_0 .net "in6", 31 0, v0xa1a960_0;  alias, 1 drivers
v0xa279b0_0 .net "in7", 4 0, v0xa1aa20_0;  alias, 1 drivers
v0xa27ae0_0 .net "in8", 31 0, v0xa25ec0_0;  alias, 1 drivers
v0xa27b80_0 .net "in9", 31 0, v0xa25fa0_0;  alias, 1 drivers
v0xa27c20_0 .var "out1", 0 0;
v0xa27cc0_0 .var "out10", 31 0;
v0xa27db0_0 .var "out11", 0 0;
v0xa27e50_0 .var "out12", 0 0;
v0xa27ef0_0 .var "out2", 0 0;
v0xa27f90_0 .var "out3", 0 0;
v0xa28140_0 .var "out4", 0 0;
v0xa281e0_0 .var "out5", 31 0;
v0xa28280_0 .var "out6", 31 0;
v0xa28370_0 .var "out7", 4 0;
v0xa28410_0 .var "out8", 31 0;
v0xa28500_0 .var "out9", 31 0;
S_0xa288d0 .scope module, "reg_w_module" "reg_w" 2 181, 25 23 0, S_0x9f6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /INPUT 1 "in3"
    .port_info 3 /INPUT 32 "in4"
    .port_info 4 /INPUT 32 "in5"
    .port_info 5 /INPUT 5 "in6"
    .port_info 6 /OUTPUT 1 "out2"
    .port_info 7 /OUTPUT 1 "out3"
    .port_info 8 /OUTPUT 32 "out4"
    .port_info 9 /OUTPUT 32 "out5"
    .port_info 10 /OUTPUT 5 "out6"
    .port_info 11 /OUTPUT 1 "out7"
v0xa28c10_0 .net "clk", 0 0, v0xa2a760_0;  alias, 1 drivers
v0xa28cd0_0 .net "in2", 0 0, L_0xa40e90;  alias, 1 drivers
v0xa28d90_0 .net "in3", 0 0, L_0xa40d20;  alias, 1 drivers
v0xa28e30_0 .net "in4", 31 0, v0xa21d20_0;  alias, 1 drivers
v0xa28f20_0 .net "in5", 31 0, L_0xa40cb0;  alias, 1 drivers
v0xa29010_0 .net "in6", 4 0, L_0xa40b40;  alias, 1 drivers
v0xa290b0_0 .var "out2", 0 0;
v0xa291a0_0 .var "out3", 0 0;
v0xa29240_0 .var "out4", 31 0;
v0xa29370_0 .var "out5", 31 0;
v0xa29450_0 .var "out6", 4 0;
v0xa29530_0 .var "out7", 0 0;
S_0xa297a0 .scope module, "wb_module" "writeback" 2 186, 26 18 0, S_0x9f6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemToRegW"
    .port_info 1 /INPUT 32 "ReadDataW"
    .port_info 2 /INPUT 32 "ALUOutW"
    .port_info 3 /INPUT 5 "WriteRegW"
    .port_info 4 /OUTPUT 5 "WriteRegW_out"
    .port_info 5 /OUTPUT 32 "ResultW"
L_0xa40f00 .functor BUFZ 5, v0xa29450_0, C4<00000>, C4<00000>, C4<00000>;
v0xa2a0e0_0 .net "ALUOutW", 31 0, v0xa29370_0;  alias, 1 drivers
v0xa2a210_0 .net "MemToRegW", 0 0, v0xa291a0_0;  alias, 1 drivers
v0xa2a320_0 .net "ReadDataW", 31 0, v0xa29240_0;  alias, 1 drivers
v0xa2a410_0 .net "ResultW", 31 0, v0xa29f90_0;  alias, 1 drivers
v0xa2a4b0_0 .net "WriteRegW", 4 0, v0xa29450_0;  alias, 1 drivers
v0xa2a5c0_0 .net "WriteRegW_out", 4 0, L_0xa40f00;  alias, 1 drivers
S_0xa299c0 .scope module, "my_mux" "mux" 26 27, 8 12 0, S_0xa297a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0xa29bb0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0xa29cd0_0 .net "ctrl", 0 0, v0xa291a0_0;  alias, 1 drivers
v0xa29dc0_0 .net "input_one", 31 0, v0xa29240_0;  alias, 1 drivers
v0xa29e90_0 .net "input_zero", 31 0, v0xa29370_0;  alias, 1 drivers
v0xa29f90_0 .var "out", 31 0;
E_0xa29c50 .event edge, v0xa291a0_0, v0xa29370_0, v0xa29240_0;
    .scope S_0xa1d140;
T_0 ;
    %pushi/vec4 4194336, 0, 32;
    %assign/vec4 v0xa1d3d0_0, 0;
    %end;
    .thread T_0;
    .scope S_0xa1d140;
T_1 ;
    %wait E_0xa1b580;
    %load/vec4 v0xa1d4b0_0;
    %load/vec4 v0xa1d550_0;
    %add;
    %assign/vec4 v0xa1d3d0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xa1c1d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa1c840_0, 0;
    %end;
    .thread T_2;
    .scope S_0xa1c1d0;
T_3 ;
    %wait E_0xa1c470;
    %load/vec4 v0xa1c570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0xa1c740_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0xa1c680_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0xa1c840_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xa1b9f0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa1c040_0, 0;
    %end;
    .thread T_4;
    .scope S_0xa1b9f0;
T_5 ;
    %wait E_0xa1bc90;
    %load/vec4 v0xa1bd90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0xa1bf80_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0xa1bea0_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0xa1c040_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xa1c980;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa1cfd0_0, 0;
    %end;
    .thread T_6;
    .scope S_0xa1c980;
T_7 ;
    %wait E_0xa1cc90;
    %load/vec4 v0xa1cd10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0xa1cf30_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0xa1ce20_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0xa1cfd0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xa1d6a0;
T_8 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0xa1dc00_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0xa1d6a0;
T_9 ;
    %wait E_0xa1d910;
    %load/vec4 v0xa1da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xa1db00_0;
    %assign/vec4 v0xa1dc00_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xa1b330;
T_10 ;
    %wait E_0xa1b580;
    %load/vec4 v0xa1b600_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa1b700_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xa1b600_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0xa1b8b0_0, 0;
    %load/vec4 v0xa1b8b0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xa1b7e0, 4;
    %assign/vec4 v0xa1b700_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xa1b330;
T_11 ;
    %vpi_call 15 35 "$readmemh", "add_test.v", v0xa1b7e0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa1b700_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0xa1b010;
T_12 ;
    %pushi/vec4 262146, 0, 32;
    %assign/vec4 v0xa1ea40_0, 0;
    %end;
    .thread T_12;
    .scope S_0xa1b010;
T_13 ;
    %wait E_0xa1b2f0;
    %load/vec4 v0xa1eb20_0;
    %assign/vec4 v0xa1ea40_0, 0;
    %load/vec4 v0xa1e320_0;
    %assign/vec4 v0xa1e260_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xa23a60;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa240d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa241a0_0, 0;
    %end;
    .thread T_14;
    .scope S_0xa23a60;
T_15 ;
    %wait E_0xa1f2d0;
    %load/vec4 v0xa23dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa240d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa241a0_0, 0;
T_15.0 ;
    %load/vec4 v0xa23e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0xa23f60_0;
    %assign/vec4 v0xa240d0_0, 0;
    %load/vec4 v0xa24030_0;
    %assign/vec4 v0xa241a0_0, 0;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xa0fa00;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa107d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa102a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa10190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa10360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa10020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa10420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa104e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xa0fe60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa10630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa0ff60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa10890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa10950_0, 0;
    %end;
    .thread T_16;
    .scope S_0xa0fa00;
T_17 ;
    %wait E_0xa0fe00;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xa107d0_0, 0;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %pad/s 1;
    %assign/vec4 v0xa102a0_0, 0;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_17.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %pad/s 1;
    %assign/vec4 v0xa10190_0, 0;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xa10360_0, 0;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_17.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %pad/s 1;
    %assign/vec4 v0xa10020_0, 0;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xa10420_0, 0;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xa104e0_0, 0;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xa10630_0, 0;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0xa0ff60_0, 0;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0xa10890_0, 0;
    %load/vec4 v0xa106f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa100f0_0;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %pad/s 1;
    %assign/vec4 v0xa10950_0, 0;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa100f0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xa0fe60_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa100f0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xa0fe60_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa100f0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_17.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xa0fe60_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0xa106f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa100f0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xa106f0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xa0fe60_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xa0fe60_0, 0;
T_17.15 ;
T_17.13 ;
T_17.11 ;
T_17.9 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xa11b70;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa122e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa123d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa11f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa12d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa12150_0, 0, 32;
T_18.0 ;
    %load/vec4 v0xa12150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xa12150_0;
    %store/vec4a v0xa12640, 4, 0;
    %load/vec4 v0xa12150_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa12150_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0xa11b70;
T_19 ;
    %wait E_0xa11f30;
    %load/vec4 v0xa124a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xa12640, 4;
    %assign/vec4 v0xa122e0_0, 0;
    %load/vec4 v0xa12560_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xa12640, 4;
    %assign/vec4 v0xa123d0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xa12640, 4;
    %assign/vec4 v0xa12d60_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xa12640, 4;
    %assign/vec4 v0xa11f90_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0xa11b70;
T_20 ;
    %wait E_0xa11eb0;
    %load/vec4 v0xa12210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0xa12e40_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa12640, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xa12ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0xa12e40_0;
    %load/vec4 v0xa12f20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa12640, 0, 4;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xa131c0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa135b0_0, 0;
    %end;
    .thread T_21;
    .scope S_0xa131c0;
T_22 ;
    %wait E_0xa13430;
    %load/vec4 v0xa134b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0xa134b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xa135b0_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x9f9b20;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9cc6f0_0, 0;
    %end;
    .thread T_23;
    .scope S_0x9f9b20;
T_24 ;
    %wait E_0x9e1a70;
    %load/vec4 v0xa0e620_0;
    %load/vec4 v0xa0e700_0;
    %add;
    %assign/vec4 v0x9cc6f0_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0xa0e870;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa0eb10_0, 0;
    %end;
    .thread T_25;
    .scope S_0xa0e870;
T_26 ;
    %wait E_0xa0ea90;
    %load/vec4 v0xa0ec10_0;
    %load/vec4 v0xa0ed00_0;
    %add;
    %assign/vec4 v0xa0eb10_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0xa136f0;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa13ce0_0, 0;
    %end;
    .thread T_27;
    .scope S_0xa136f0;
T_28 ;
    %wait E_0xa13940;
    %load/vec4 v0xa13a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0xa13c10_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0xa13b50_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %assign/vec4 v0xa13ce0_0, 0;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xa10c50;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa11240_0, 0;
    %end;
    .thread T_29;
    .scope S_0xa10c50;
T_30 ;
    %wait E_0xa10f10;
    %load/vec4 v0xa10f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_30.0, 8;
    %load/vec4 v0xa11150_0;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0xa11070_0;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %assign/vec4 v0xa11240_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0xa113c0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa119f0_0, 0;
    %end;
    .thread T_31;
    .scope S_0xa113c0;
T_32 ;
    %wait E_0xa116d0;
    %load/vec4 v0xa11750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.0, 8;
    %load/vec4 v0xa11920_0;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0xa11830_0;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %assign/vec4 v0xa119f0_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0xa0f370;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa0f6e0_0, 0;
    %end;
    .thread T_33;
    .scope S_0xa0f370;
T_34 ;
    %wait E_0xa0f630;
    %load/vec4 v0xa0f7d0_0;
    %load/vec4 v0xa0f890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xa0f6e0_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0xa24320;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa25a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa262a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa26340_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xa263e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa264f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa265e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa25910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa268e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa269f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa25b10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa25c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa25cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa25e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa25ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa25fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa26080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa26160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa26200_0, 0;
    %end;
    .thread T_35;
    .scope S_0xa24320;
T_36 ;
    %wait E_0xa1f2d0;
    %load/vec4 v0xa24a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa25a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa262a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa26340_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xa263e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa264f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa265e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa25910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa268e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa269f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa25b10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa25c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa25cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa25e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa25ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa25fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa26080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa26160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa26200_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0xa24b40_0;
    %assign/vec4 v0xa25a70_0, 0;
    %load/vec4 v0xa252b0_0;
    %assign/vec4 v0xa262a0_0, 0;
    %load/vec4 v0xa253a0_0;
    %assign/vec4 v0xa26340_0, 0;
    %load/vec4 v0xa25490_0;
    %assign/vec4 v0xa263e0_0, 0;
    %load/vec4 v0xa25580_0;
    %assign/vec4 v0xa264f0_0, 0;
    %load/vec4 v0xa25670_0;
    %assign/vec4 v0xa265e0_0, 0;
    %load/vec4 v0xa25760_0;
    %assign/vec4 v0xa25910_0, 0;
    %load/vec4 v0xa25820_0;
    %assign/vec4 v0xa268e0_0, 0;
    %load/vec4 v0xa259d0_0;
    %assign/vec4 v0xa269f0_0, 0;
    %load/vec4 v0xa24c60_0;
    %assign/vec4 v0xa25b10_0, 0;
    %load/vec4 v0xa24d00_0;
    %assign/vec4 v0xa25c00_0, 0;
    %load/vec4 v0xa24df0_0;
    %assign/vec4 v0xa25cf0_0, 0;
    %load/vec4 v0xa24ee0_0;
    %assign/vec4 v0xa25e00_0, 0;
    %load/vec4 v0xa253a0_0;
    %assign/vec4 v0xa26160_0, 0;
    %load/vec4 v0xa252b0_0;
    %assign/vec4 v0xa26200_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xa19120;
T_37 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa19780_0, 0;
    %end;
    .thread T_37;
    .scope S_0xa19120;
T_38 ;
    %wait E_0xa19450;
    %load/vec4 v0xa194d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_38.0, 8;
    %load/vec4 v0xa19690_0;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0xa195b0_0;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %assign/vec4 v0xa19780_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0xa17730;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa17e90_0, 0;
    %end;
    .thread T_39;
    .scope S_0xa17730;
T_40 ;
    %wait E_0xa17a70;
    %load/vec4 v0xa17ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %jmp T_40.3;
T_40.0 ;
    %load/vec4 v0xa17be0_0;
    %assign/vec4 v0xa17e90_0, 0;
    %jmp T_40.3;
T_40.1 ;
    %load/vec4 v0xa17cc0_0;
    %assign/vec4 v0xa17e90_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0xa17db0_0;
    %assign/vec4 v0xa17e90_0, 0;
    %jmp T_40.3;
T_40.3 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xa18050;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa187c0_0, 0;
    %end;
    .thread T_41;
    .scope S_0xa18050;
T_42 ;
    %wait E_0xa182f0;
    %load/vec4 v0xa18430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %jmp T_42.3;
T_42.0 ;
    %load/vec4 v0xa18510_0;
    %assign/vec4 v0xa187c0_0, 0;
    %jmp T_42.3;
T_42.1 ;
    %load/vec4 v0xa185f0_0;
    %assign/vec4 v0xa187c0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0xa186f0_0;
    %assign/vec4 v0xa187c0_0, 0;
    %jmp T_42.3;
T_42.3 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0xa18970;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa18fc0_0, 0;
    %end;
    .thread T_43;
    .scope S_0xa18970;
T_44 ;
    %wait E_0xa18c80;
    %load/vec4 v0xa18d00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.0, 8;
    %load/vec4 v0xa18ec0_0;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0xa18de0_0;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %assign/vec4 v0xa18fc0_0, 0;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xa17020;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa175a0_0, 0;
    %end;
    .thread T_45;
    .scope S_0xa17020;
T_46 ;
    %wait E_0xa17280;
    %load/vec4 v0xa17300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa175a0_0, 0;
    %jmp T_46.6;
T_46.0 ;
    %load/vec4 v0xa17400_0;
    %load/vec4 v0xa174e0_0;
    %and;
    %assign/vec4 v0xa175a0_0, 0;
    %jmp T_46.6;
T_46.1 ;
    %load/vec4 v0xa17400_0;
    %load/vec4 v0xa174e0_0;
    %or;
    %assign/vec4 v0xa175a0_0, 0;
    %jmp T_46.6;
T_46.2 ;
    %load/vec4 v0xa17400_0;
    %load/vec4 v0xa174e0_0;
    %add;
    %assign/vec4 v0xa175a0_0, 0;
    %jmp T_46.6;
T_46.3 ;
    %load/vec4 v0xa17400_0;
    %load/vec4 v0xa174e0_0;
    %sub;
    %assign/vec4 v0xa175a0_0, 0;
    %jmp T_46.6;
T_46.4 ;
    %load/vec4 v0xa17400_0;
    %load/vec4 v0xa174e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_46.8, 8;
T_46.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_46.8, 8;
 ; End of false expr.
    %blend;
T_46.8;
    %assign/vec4 v0xa175a0_0, 0;
    %jmp T_46.6;
T_46.6 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0xa16c70;
T_47 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa1a560_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa1a3c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa1aa20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa1a050_0, 0;
    %end;
    .thread T_47;
    .scope S_0xa16c70;
T_48 ;
    %wait E_0xa16fc0;
    %load/vec4 v0xa19e70_0;
    %assign/vec4 v0xa1a960_0, 0;
    %load/vec4 v0xa1ab00_0;
    %assign/vec4 v0xa1aa20_0, 0;
    %load/vec4 v0xa1ab00_0;
    %assign/vec4 v0xa1a050_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xa27040;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa27c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa27ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa27f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa28140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa281e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa28280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa28370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa28410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa28500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa27cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa27db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa27e50_0, 0;
    %end;
    .thread T_49;
    .scope S_0xa27040;
T_50 ;
    %wait E_0xa1f2d0;
    %load/vec4 v0xa27490_0;
    %assign/vec4 v0xa27c20_0, 0;
    %load/vec4 v0xa275f0_0;
    %assign/vec4 v0xa27ef0_0, 0;
    %load/vec4 v0xa27690_0;
    %assign/vec4 v0xa27f90_0, 0;
    %load/vec4 v0xa27780_0;
    %assign/vec4 v0xa28140_0, 0;
    %load/vec4 v0xa27820_0;
    %assign/vec4 v0xa281e0_0, 0;
    %load/vec4 v0xa27910_0;
    %assign/vec4 v0xa28280_0, 0;
    %load/vec4 v0xa279b0_0;
    %assign/vec4 v0xa28370_0, 0;
    %load/vec4 v0xa27ae0_0;
    %assign/vec4 v0xa28410_0, 0;
    %load/vec4 v0xa28500_0;
    %assign/vec4 v0xa28500_0, 0;
    %load/vec4 v0xa27cc0_0;
    %assign/vec4 v0xa27cc0_0, 0;
    %load/vec4 v0xa27690_0;
    %assign/vec4 v0xa27db0_0, 0;
    %load/vec4 v0xa275f0_0;
    %assign/vec4 v0xa27e50_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0xa21800;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa21d20_0, 0;
    %end;
    .thread T_51;
    .scope S_0xa21800;
T_52 ;
    %wait E_0xa21a60;
    %load/vec4 v0xa21c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0xa21e00_0;
    %load/vec4 v0xa21ae0_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa21bc0, 0, 4;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0xa21ae0_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xa21bc0, 4;
    %assign/vec4 v0xa21d20_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0xa21fb0;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa223b0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0xa21fb0;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa22550_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0xa21fb0;
T_55 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0xa22740_0;
    %end;
    .thread T_55;
    .scope S_0xa21fb0;
T_56 ;
    %vpi_call 21 22 "$timeformat", 32'sb11111111111111111111111111111101, 32'sb00000000000000000000000000000010, "ms", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_func/r 21 23 "$realtime" {0 0 0};
    %store/real v0xa22740_0;
    %end;
    .thread T_56;
    .scope S_0xa21fb0;
T_57 ;
    %wait E_0xa22270;
    %load/vec4 v0xa223b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa223b0_0, 0, 32;
    %load/vec4 v0xa22490_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa22630_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0xa22800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %vpi_call 21 44 "$display", "DEFAULT CASE IN SYSTEM_CALL" {0 0 0};
    %jmp T_57.5;
T_57.2 ;
    %vpi_call 21 32 "$display", "a0 is: %d", v0xa222b0_0 {0 0 0};
    %jmp T_57.5;
T_57.3 ;
    %vpi_call 21 42 "$finish" {0 0 0};
    %jmp T_57.5;
T_57.5 ;
    %pop/vec4 1;
T_57.0 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0xa21fb0;
T_58 ;
    %wait E_0xa22210;
    %load/vec4 v0xa22550_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa22550_0, 0, 32;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0xa288d0;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa290b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa291a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa29240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa29370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa29450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa29530_0, 0;
    %end;
    .thread T_59;
    .scope S_0xa288d0;
T_60 ;
    %wait E_0xa1f2d0;
    %load/vec4 v0xa28cd0_0;
    %assign/vec4 v0xa290b0_0, 0;
    %load/vec4 v0xa28d90_0;
    %assign/vec4 v0xa291a0_0, 0;
    %load/vec4 v0xa28e30_0;
    %assign/vec4 v0xa29240_0, 0;
    %load/vec4 v0xa28f20_0;
    %assign/vec4 v0xa29370_0, 0;
    %load/vec4 v0xa29010_0;
    %assign/vec4 v0xa29450_0, 0;
    %load/vec4 v0xa28cd0_0;
    %assign/vec4 v0xa29530_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0xa299c0;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa29f90_0, 0;
    %end;
    .thread T_61;
    .scope S_0xa299c0;
T_62 ;
    %wait E_0xa29c50;
    %load/vec4 v0xa29cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_62.0, 8;
    %load/vec4 v0xa29e90_0;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v0xa29dc0_0;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %assign/vec4 v0xa29f90_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0xa1ee50;
T_63 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa1fff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa1ff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa1f430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa1f630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa1f720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa1f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa1f350_0, 0;
    %end;
    .thread T_63;
    .scope S_0xa1ee50;
T_64 ;
    %wait E_0xa1f2d0;
    %load/vec4 v0xa1fd70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xa1fd70_0;
    %load/vec4 v0xa20240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xa1faa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xa1f540_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0xa1fd70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xa1fd70_0;
    %load/vec4 v0xa202e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xa1fbf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xa1f540_0, 0;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa1f540_0, 0;
T_64.3 ;
T_64.1 ;
    %load/vec4 v0xa1feb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xa1feb0_0;
    %load/vec4 v0xa20240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xa1faa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xa1f720_0, 0;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v0xa1feb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xa1feb0_0;
    %load/vec4 v0xa202e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xa1fbf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xa1f720_0, 0;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa1f720_0, 0;
T_64.7 ;
T_64.5 ;
    %load/vec4 v0xa1fcb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xa1fcb0_0;
    %load/vec4 v0xa20240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xa1faa0_0;
    %and;
    %assign/vec4 v0xa1f430_0, 0;
    %load/vec4 v0xa1fe10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xa1fe10_0;
    %load/vec4 v0xa20240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xa1faa0_0;
    %and;
    %assign/vec4 v0xa1f630_0, 0;
    %load/vec4 v0xa20130_0;
    %load/vec4 v0xa21090_0;
    %or;
    %nor/r;
    %assign/vec4 v0xa1fff0_0, 0;
    %load/vec4 v0xa20130_0;
    %load/vec4 v0xa21090_0;
    %or;
    %nor/r;
    %assign/vec4 v0xa1ff50_0, 0;
    %load/vec4 v0xa20130_0;
    %load/vec4 v0xa21090_0;
    %or;
    %assign/vec4 v0xa1f350_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0x9f6f40;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa2a760_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x9f6f40;
T_66 ;
    %delay 10, 0;
    %load/vec4 v0xa2a760_0;
    %inv;
    %store/vec4 v0xa2a760_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0x9f6f40;
T_67 ;
    %vpi_call 2 214 "$dumpfile", "pipeline_overview.vcd" {0 0 0};
    %vpi_call 2 215 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x9f6f40 {0 0 0};
    %end;
    .thread T_67;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/decode.v";
    "src/adder.v";
    "src/and_gate.v";
    "src/equals.v";
    "src/control.v";
    "src/mux.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/execute.v";
    "src/alu.v";
    "src/mux3.v";
    "src/fetch.v";
    "src/instruction_memory.v";
    "src/adder_four.v";
    "src/reg_f.v";
    "src/hazard.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/system_call.v";
    "src/reg_d.v";
    "src/reg_e.v";
    "src/reg_m.v";
    "src/reg_w.v";
    "src/writeback.v";
