// Seed: 4293682061
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
    , id_6,
    input logic id_2,
    input logic id_3,
    input logic id_4
    , id_7,
    output id_5
);
  always @(1'b0) begin
    SystemTFIdentifier(1, 1);
    id_6 <= id_0;
    id_7 = 1;
    if (id_1) begin : id_8
      id_6 <= id_0;
      id_6 <= id_0;
    end
  end
endmodule
