{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651000494255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651000494257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 14:14:54 2022 " "Processing started: Tue Apr 26 14:14:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651000494257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000494257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trisc -c trisc " "Command: quartus_map --read_settings_files=on --write_settings_files=off trisc -c trisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000494257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651000495553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651000495553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/instructiondecoder/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/instructiondecoder/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twotoone/twotoone.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twotoone/twotoone.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoToOne " "Found entity 1: twoToOne" {  } { { "../twoToOne/twoToOne.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoToOne/twoToOne.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompAddSub " "Found entity 1: twoCompAddSub" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twocomp/twocomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twocomp/twocomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComp " "Found entity 1: twoComp" {  } { { "../twoComp/twoComp.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoComp/twoComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../FAbehav/FAbehav.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/FAbehav/FAbehav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/binarytoseven/binarytoseven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/binarytoseven/binarytoseven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToSeven " "Found entity 1: binaryToSeven" {  } { { "../binaryToSeven/binaryToSeven.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryToSeven/binaryToSeven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/binarytodecimal/binarytodecimal.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/binarytodecimal/binarytodecimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToDecimal " "Found entity 1: binaryToDecimal" {  } { { "../binaryToDecimal/binaryToDecimal.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryToDecimal/binaryToDecimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/controllertester/controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/controllertester/controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTester " "Found entity 1: controllerTester" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/accumulator/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/accumulator/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512299 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binaryCounter.v(7) " "Verilog HDL information at binaryCounter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651000512303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/binarycounter/binarycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/binarycounter/binarycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryCounter " "Found entity 1: binaryCounter" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/pinpout/pinpout.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/pinpout/pinpout.v" { { "Info" "ISGN_ENTITY_NAME" "1 pInPOut " "Found entity 1: pInPOut" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11RAM " "Found entity 1: Lab11RAM" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c0 C0 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c0\" differs only in case from object \"C0\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c1 C1 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c1\" differs only in case from object \"C1\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c3 C3 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c3\" differs only in case from object \"C3\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c4 C4 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c4\" differs only in case from object \"C4\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c5 C5 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c5\" differs only in case from object \"C5\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c7 C7 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c7\" differs only in case from object \"C7\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c8 C8 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c8\" differs only in case from object \"C8\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c9 C9 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c9\" differs only in case from object \"C9\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c10 C10 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c10\" differs only in case from object \"C10\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c11 C11 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c11\" differs only in case from object \"C11\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c12 C12 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c12\" differs only in case from object \"C12\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c13 C13 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c13\" differs only in case from object \"C13\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c14 C14 trisc.v(8) " "Verilog HDL Declaration information at trisc.v(8): object \"c14\" differs only in case from object \"C14\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651000512322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 trisc " "Found entity 1: trisc" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../RAMtesterCode/binary2seven/binary2seven.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../RAMtesterCode/BinUp/BinUp.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(10) " "Verilog HDL Instantiation warning at twoCompAddSub.v(10): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512337 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(11) " "Verilog HDL Instantiation warning at twoCompAddSub.v(11): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512337 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(12) " "Verilog HDL Instantiation warning at twoCompAddSub.v(12): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512337 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(13) " "Verilog HDL Instantiation warning at twoCompAddSub.v(13): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512337 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controllerTester.v(6) " "Verilog HDL Instantiation warning at controllerTester.v(6): instance has no name" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512339 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controllerTester.v(8) " "Verilog HDL Instantiation warning at controllerTester.v(8): instance has no name" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512339 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(9) " "Verilog HDL Instantiation warning at accumulator.v(9): instance has no name" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512339 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(10) " "Verilog HDL Instantiation warning at accumulator.v(10): instance has no name" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512339 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(12) " "Verilog HDL Instantiation warning at alu.v(12): instance has no name" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512340 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(19) " "Verilog HDL Instantiation warning at alu.v(19): instance has no name" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512340 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(20) " "Verilog HDL Instantiation warning at trisc.v(20): instance has no name" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512340 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(21) " "Verilog HDL Instantiation warning at trisc.v(21): instance has no name" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512340 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(23) " "Verilog HDL Instantiation warning at trisc.v(23): instance has no name" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512341 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(24) " "Verilog HDL Instantiation warning at trisc.v(24): instance has no name" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651000512341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trisc " "Elaborating entity \"trisc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651000512459 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI\[7..4\] 0 trisc.v(9) " "Net \"MDI\[7..4\]\" at trisc.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c5 0 trisc.v(7) " "Net \"c5\" at trisc.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PChex trisc.v(5) " "Output port \"PChex\" at trisc.v(5) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MARhex trisc.v(5) " "Output port \"MARhex\" at trisc.v(5) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDin trisc.v(6) " "Output port \"MDin\" at trisc.v(6) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c0 trisc.v(7) " "Output port \"c0\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c1 trisc.v(7) " "Output port \"c1\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c2 trisc.v(7) " "Output port \"c2\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c3 trisc.v(7) " "Output port \"c3\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c4 trisc.v(7) " "Output port \"c4\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c7 trisc.v(7) " "Output port \"c7\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c8 trisc.v(7) " "Output port \"c8\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c9 trisc.v(7) " "Output port \"c9\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c10 trisc.v(7) " "Output port \"c10\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c11 trisc.v(7) " "Output port \"c11\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512462 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c12 trisc.v(7) " "Output port \"c12\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512463 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c13 trisc.v(7) " "Output port \"c13\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512463 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c14 trisc.v(8) " "Output port \"c14\" at trisc.v(8) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651000512463 "|trisc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pInPOut pInPOut:IR " "Elaborating entity \"pInPOut\" for hierarchy \"pInPOut:IR\"" {  } { { "trisc.v" "IR" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerTester controllerTester:comb_3 " "Elaborating entity \"controllerTester\" for hierarchy \"controllerTester:comb_3\"" {  } { { "trisc.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecoder controllerTester:comb_3\|instructionDecoder:comb_3 " "Elaborating entity \"instructionDecoder\" for hierarchy \"controllerTester:comb_3\|instructionDecoder:comb_3\"" {  } { { "../controllerTester/controllerTester.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512470 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instructionDecoder.v(5) " "Verilog HDL Case Statement warning at instructionDecoder.v(5): incomplete case statement has no default case item" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651000512472 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512472 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512472 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512472 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512472 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512472 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512472 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512472 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512472 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k instructionDecoder.v(4) " "Inferred latch for \"k\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j instructionDecoder.v(4) " "Inferred latch for \"j\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i instructionDecoder.v(4) " "Inferred latch for \"i\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h instructionDecoder.v(4) " "Inferred latch for \"h\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g instructionDecoder.v(4) " "Inferred latch for \"g\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f instructionDecoder.v(4) " "Inferred latch for \"f\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e instructionDecoder.v(4) " "Inferred latch for \"e\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d instructionDecoder.v(4) " "Inferred latch for \"d\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c instructionDecoder.v(4) " "Inferred latch for \"c\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b instructionDecoder.v(4) " "Inferred latch for \"b\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a instructionDecoder.v(4) " "Inferred latch for \"a\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512473 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controllerTester:comb_3\|controller:comb_4 " "Elaborating entity \"controller\" for hierarchy \"controllerTester:comb_3\|controller:comb_4\"" {  } { { "../controllerTester/controllerTester.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512476 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate controller.v(15) " "Verilog HDL Always Construct warning at controller.v(15): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651000512477 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U controller.v(15) " "Inferred latch for \"nextstate.U\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T controller.v(15) " "Inferred latch for \"nextstate.T\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S controller.v(15) " "Inferred latch for \"nextstate.S\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R controller.v(15) " "Inferred latch for \"nextstate.R\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q controller.v(15) " "Inferred latch for \"nextstate.Q\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P controller.v(15) " "Inferred latch for \"nextstate.P\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O controller.v(15) " "Inferred latch for \"nextstate.O\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N controller.v(15) " "Inferred latch for \"nextstate.N\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M controller.v(15) " "Inferred latch for \"nextstate.M\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L controller.v(15) " "Inferred latch for \"nextstate.L\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K controller.v(15) " "Inferred latch for \"nextstate.K\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J controller.v(15) " "Inferred latch for \"nextstate.J\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I controller.v(15) " "Inferred latch for \"nextstate.I\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H controller.v(15) " "Inferred latch for \"nextstate.H\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G controller.v(15) " "Inferred latch for \"nextstate.G\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F controller.v(15) " "Inferred latch for \"nextstate.F\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E controller.v(15) " "Inferred latch for \"nextstate.E\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D controller.v(15) " "Inferred latch for \"nextstate.D\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512478 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C controller.v(15) " "Inferred latch for \"nextstate.C\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512479 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B controller.v(15) " "Inferred latch for \"nextstate.B\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512479 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_4 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_4\"" {  } { { "trisc.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651000512482 "|trisc|alu:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(16) " "Verilog HDL assignment warning at alu.v(16): truncated value with size 32 to match size of target (1)" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651000512482 "|trisc|alu:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoCompAddSub alu:comb_4\|twoCompAddSub:comb_3 " "Elaborating entity \"twoCompAddSub\" for hierarchy \"alu:comb_4\|twoCompAddSub:comb_3\"" {  } { { "../alu/alu.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav alu:comb_4\|twoCompAddSub:comb_3\|FAbehav:comb_4 " "Elaborating entity \"FAbehav\" for hierarchy \"alu:comb_4\|twoCompAddSub:comb_3\|FAbehav:comb_4\"" {  } { { "../twoCompAddSub/twoCompAddSub.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComp alu:comb_4\|twoComp:comb_26 " "Elaborating entity \"twoComp\" for hierarchy \"alu:comb_4\|twoComp:comb_26\"" {  } { { "../alu/alu.v" "comb_26" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:comb_5 " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:comb_5\"" {  } { { "trisc.v" "comb_5" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoToOne accumulator:comb_5\|twoToOne:comb_3 " "Elaborating entity \"twoToOne\" for hierarchy \"accumulator:comb_5\|twoToOne:comb_3\"" {  } { { "../accumulator/accumulator.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCounter accumulator:comb_5\|binaryCounter:comb_4 " "Elaborating entity \"binaryCounter\" for hierarchy \"accumulator:comb_5\|binaryCounter:comb_4\"" {  } { { "../accumulator/accumulator.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryCounter.v(15) " "Verilog HDL assignment warning at binaryCounter.v(15): truncated value with size 32 to match size of target (4)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651000512508 "|trisc|accumulator:comb_5|binaryCounter:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "trisc.v" "DivideX2" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "trisc.v" "AddressGen" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11RAM Lab11RAM:RAM " "Elaborating entity \"Lab11RAM\" for hierarchy \"Lab11RAM:RAM\"" {  } { { "trisc.v" "RAM" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "altsyncram_component" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Lab11RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651000512627 ""}  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651000512627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ene1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ene1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ene1 " "Found entity 1: altsyncram_ene1" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651000512720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000512720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ene1 Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated " "Elaborating entity \"altsyncram_ene1\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000512721 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[3\] " "Net \"accToAlu\[3\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[3\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512858 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[2\] " "Net \"accToAlu\[2\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[2\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512858 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[1\] " "Net \"accToAlu\[1\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[1\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512858 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[0\] " "Net \"accToAlu\[0\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[0\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512858 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1651000512858 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[3\] " "Net \"accToAlu\[3\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[3\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[2\] " "Net \"accToAlu\[2\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[2\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[1\] " "Net \"accToAlu\[1\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[1\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[0\] " "Net \"accToAlu\[0\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[0\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512861 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1651000512861 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[3\] " "Net \"accToAlu\[3\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[3\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[2\] " "Net \"accToAlu\[2\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[2\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[1\] " "Net \"accToAlu\[1\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[1\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[0\] " "Net \"accToAlu\[0\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[0\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651000512862 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1651000512862 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[0\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000512969 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[1\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000512969 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[2\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000512969 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[3\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000512969 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651000512969 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651000512969 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RAMin " "Found clock multiplexer RAMin" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651000513185 "|trisc|RAMin"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1651000513185 ""}
{ "Warning" "WMLS_MLS_REDUCED_DFFS_HEAD" "" "Reduced registers with stuck control signals" { { "Warning" "WMLS_MLS_REDUCED_DFF" "binaryCounter:comb_6\|Q\[0\] aload clrn & (!prn # adata) " "Reduced register \"binaryCounter:comb_6\|Q\[0\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1651000513296 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "binaryCounter:comb_6\|Q\[1\] aload clrn & (!prn # adata) " "Reduced register \"binaryCounter:comb_6\|Q\[1\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1651000513296 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "binaryCounter:comb_6\|Q\[2\] aload clrn & (!prn # adata) " "Reduced register \"binaryCounter:comb_6\|Q\[2\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1651000513296 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "binaryCounter:comb_6\|Q\[3\] aload clrn & (!prn # adata) " "Reduced register \"binaryCounter:comb_6\|Q\[3\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1651000513296 ""}  } {  } 0 13006 "Reduced registers with stuck control signals" 0 0 "Analysis & Synthesis" 0 -1 1651000513296 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[7\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000513315 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[6\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000513315 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[5\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000513315 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[4\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000513315 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651000513315 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651000513315 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651000513703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[0\] GND " "Pin \"PChex\[0\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|PChex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[1\] GND " "Pin \"PChex\[1\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|PChex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[2\] GND " "Pin \"PChex\[2\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|PChex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[3\] GND " "Pin \"PChex\[3\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|PChex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[4\] GND " "Pin \"PChex\[4\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|PChex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[5\] GND " "Pin \"PChex\[5\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|PChex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[6\] GND " "Pin \"PChex\[6\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|PChex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[0\] GND " "Pin \"MARhex\[0\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MARhex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[1\] GND " "Pin \"MARhex\[1\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MARhex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[2\] GND " "Pin \"MARhex\[2\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MARhex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[3\] GND " "Pin \"MARhex\[3\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MARhex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[4\] GND " "Pin \"MARhex\[4\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MARhex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[5\] GND " "Pin \"MARhex\[5\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MARhex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[6\] GND " "Pin \"MARhex\[6\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MARhex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[0\] GND " "Pin \"MDout\[0\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[1\] GND " "Pin \"MDout\[1\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[2\] GND " "Pin \"MDout\[2\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[3\] GND " "Pin \"MDout\[3\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[4\] GND " "Pin \"MDout\[4\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[5\] GND " "Pin \"MDout\[5\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[6\] GND " "Pin \"MDout\[6\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[7\] GND " "Pin \"MDout\[7\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[8\] GND " "Pin \"MDout\[8\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[9\] GND " "Pin \"MDout\[9\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[10\] GND " "Pin \"MDout\[10\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[11\] GND " "Pin \"MDout\[11\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[12\] GND " "Pin \"MDout\[12\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[13\] GND " "Pin \"MDout\[13\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[0\] GND " "Pin \"MDin\[0\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[1\] GND " "Pin \"MDin\[1\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[2\] GND " "Pin \"MDin\[2\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[3\] GND " "Pin \"MDin\[3\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[4\] GND " "Pin \"MDin\[4\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[5\] GND " "Pin \"MDin\[5\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[6\] GND " "Pin \"MDin\[6\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[7\] GND " "Pin \"MDin\[7\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[8\] GND " "Pin \"MDin\[8\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[9\] GND " "Pin \"MDin\[9\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[10\] GND " "Pin \"MDin\[10\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[11\] GND " "Pin \"MDin\[11\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[12\] GND " "Pin \"MDin\[12\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[13\] GND " "Pin \"MDin\[13\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|MDin[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c0 GND " "Pin \"c0\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c0"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1 GND " "Pin \"c1\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c1"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2 GND " "Pin \"c2\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c2"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3 GND " "Pin \"c3\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c3"} { "Warning" "WMLS_MLS_STUCK_PIN" "c4 GND " "Pin \"c4\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c4"} { "Warning" "WMLS_MLS_STUCK_PIN" "c5 GND " "Pin \"c5\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c5"} { "Warning" "WMLS_MLS_STUCK_PIN" "c7 GND " "Pin \"c7\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c7"} { "Warning" "WMLS_MLS_STUCK_PIN" "c8 GND " "Pin \"c8\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c8"} { "Warning" "WMLS_MLS_STUCK_PIN" "c9 GND " "Pin \"c9\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c9"} { "Warning" "WMLS_MLS_STUCK_PIN" "c10 GND " "Pin \"c10\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c10"} { "Warning" "WMLS_MLS_STUCK_PIN" "c11 GND " "Pin \"c11\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c11"} { "Warning" "WMLS_MLS_STUCK_PIN" "c12 GND " "Pin \"c12\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c12"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c13"} { "Warning" "WMLS_MLS_STUCK_PIN" "c14 GND " "Pin \"c14\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651000513729 "|trisc|c14"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651000513729 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651000513821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/output_files/trisc.map.smsg " "Generated suppressed messages file C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/output_files/trisc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000513911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651000514339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651000514339 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClearAddGen " "No output dependent on input pin \"ClearAddGen\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|ClearAddGen"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[0\] " "No output dependent on input pin \"DataIn\[0\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|DataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[1\] " "No output dependent on input pin \"DataIn\[1\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|DataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[2\] " "No output dependent on input pin \"DataIn\[2\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|DataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[3\] " "No output dependent on input pin \"DataIn\[3\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|DataIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startStop " "No output dependent on input pin \"startStop\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|startStop"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RW " "No output dependent on input pin \"RW\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|RW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mode " "No output dependent on input pin \"Mode\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|Mode"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[7\] " "No output dependent on input pin \"DataIn\[7\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|DataIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[6\] " "No output dependent on input pin \"DataIn\[6\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|DataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[5\] " "No output dependent on input pin \"DataIn\[5\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|DataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[4\] " "No output dependent on input pin \"DataIn\[4\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|DataIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClockIn " "No output dependent on input pin \"ClockIn\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651000514462 "|trisc|ClockIn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651000514462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651000514463 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651000514463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651000514463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651000514530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 14:15:14 2022 " "Processing ended: Tue Apr 26 14:15:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651000514530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651000514530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651000514530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651000514530 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651000516630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651000516631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 14:15:15 2022 " "Processing started: Tue Apr 26 14:15:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651000516631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651000516631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trisc -c trisc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off trisc -c trisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651000516632 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651000516903 ""}
{ "Info" "0" "" "Project  = trisc" {  } {  } 0 0 "Project  = trisc" 0 0 "Fitter" 0 0 1651000516904 ""}
{ "Info" "0" "" "Revision = trisc" {  } {  } 0 0 "Revision = trisc" 0 0 "Fitter" 0 0 1651000516904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651000517102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651000517103 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trisc 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"trisc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651000517117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651000517202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651000517203 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651000517707 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651000517721 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651000518091 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651000518091 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651000518096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651000518096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651000518096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651000518096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651000518096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651000518096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651000518096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651000518096 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651000518096 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651000518098 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651000518098 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651000518098 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651000518098 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651000518100 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 70 " "No exact pin location assignment(s) for 2 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651000518653 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trisc.sdc " "Synopsys Design Constraints File file not found: 'trisc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651000519273 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651000519274 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1651000519274 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1651000519275 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651000519276 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1651000519276 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651000519277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651000519280 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651000519281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651000519281 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651000519282 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651000519283 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651000519284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651000519284 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651000519284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651000519284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651000519285 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651000519285 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651000519346 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651000519346 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651000519346 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651000519348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651000519348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651000519348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 42 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651000519348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 41 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651000519348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651000519348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 27 33 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651000519348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 24 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651000519348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651000519348 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651000519348 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651000519348 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651000519588 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651000519596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651000522323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651000522405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651000522443 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651000523209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651000523209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651000524541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651000527074 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651000527074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651000527342 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651000527342 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651000527342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651000527348 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651000527779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651000527796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651000528455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651000528456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651000529550 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651000530975 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/output_files/trisc.fit.smsg " "Generated suppressed messages file C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/output_files/trisc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651000531759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5905 " "Peak virtual memory: 5905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651000532780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 14:15:32 2022 " "Processing ended: Tue Apr 26 14:15:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651000532780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651000532780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651000532780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651000532780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651000534348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651000534349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 14:15:34 2022 " "Processing started: Tue Apr 26 14:15:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651000534349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651000534349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off trisc -c trisc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off trisc -c trisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651000534350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651000535143 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651000537963 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651000538318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651000540002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 14:15:40 2022 " "Processing ended: Tue Apr 26 14:15:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651000540002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651000540002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651000540002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651000540002 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651000540727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651000542030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651000542031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 14:15:41 2022 " "Processing started: Tue Apr 26 14:15:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651000542031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651000542031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trisc -c trisc " "Command: quartus_sta trisc -c trisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651000542031 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651000542353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651000542880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651000542880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651000542969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651000542969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trisc.sdc " "Synopsys Design Constraints File file not found: 'trisc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651000543472 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651000543473 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1651000543474 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1651000543475 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651000543475 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1651000543475 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651000543477 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1651000543498 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651000543504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000543507 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651000543514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000543524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000543552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000543561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000543569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000543579 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651000543587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651000543628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651000544757 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651000544855 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1651000544855 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1651000544855 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1651000544856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000544858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000544873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000544880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000544888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000544894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000544900 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651000544909 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651000545179 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1651000545179 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1651000545179 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1651000545179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000545188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000545194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000545201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000545211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651000545218 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651000547366 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651000547367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651000547480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 14:15:47 2022 " "Processing ended: Tue Apr 26 14:15:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651000547480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651000547480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651000547480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651000547480 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 168 s " "Quartus Prime Full Compilation was successful. 0 errors, 168 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651000548368 ""}
