
TP_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005580  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  08005750  08005750  00006750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005918  08005918  0000706c  2**0
                  CONTENTS
  4 .ARM          00000008  08005918  08005918  00006918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005920  08005920  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005920  08005920  00006920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005924  08005924  00006924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005928  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041a4  2000006c  08005994  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004210  08005994  00007210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f979  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a52  00000000  00000000  00016a15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce8  00000000  00000000  00019468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c6  00000000  00000000  0001a150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028310  00000000  00000000  0001ab16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010d97  00000000  00000000  00042e26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1fb0  00000000  00000000  00053bbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00145b6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038b4  00000000  00000000  00145bb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  00149464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005738 	.word	0x08005738

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08005738 	.word	0x08005738

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96a 	b.w	80004fc <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	460c      	mov	r4, r1
 8000248:	2b00      	cmp	r3, #0
 800024a:	d14e      	bne.n	80002ea <__udivmoddi4+0xaa>
 800024c:	4694      	mov	ip, r2
 800024e:	458c      	cmp	ip, r1
 8000250:	4686      	mov	lr, r0
 8000252:	fab2 f282 	clz	r2, r2
 8000256:	d962      	bls.n	800031e <__udivmoddi4+0xde>
 8000258:	b14a      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025a:	f1c2 0320 	rsb	r3, r2, #32
 800025e:	4091      	lsls	r1, r2
 8000260:	fa20 f303 	lsr.w	r3, r0, r3
 8000264:	fa0c fc02 	lsl.w	ip, ip, r2
 8000268:	4319      	orrs	r1, r3
 800026a:	fa00 fe02 	lsl.w	lr, r0, r2
 800026e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000272:	fa1f f68c 	uxth.w	r6, ip
 8000276:	fbb1 f4f7 	udiv	r4, r1, r7
 800027a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800027e:	fb07 1114 	mls	r1, r7, r4, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb04 f106 	mul.w	r1, r4, r6
 800028a:	4299      	cmp	r1, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x64>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f104 30ff 	add.w	r0, r4, #4294967295
 8000296:	f080 8112 	bcs.w	80004be <__udivmoddi4+0x27e>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 810f 	bls.w	80004be <__udivmoddi4+0x27e>
 80002a0:	3c02      	subs	r4, #2
 80002a2:	4463      	add	r3, ip
 80002a4:	1a59      	subs	r1, r3, r1
 80002a6:	fa1f f38e 	uxth.w	r3, lr
 80002aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80002ae:	fb07 1110 	mls	r1, r7, r0, r1
 80002b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b6:	fb00 f606 	mul.w	r6, r0, r6
 80002ba:	429e      	cmp	r6, r3
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x94>
 80002be:	eb1c 0303 	adds.w	r3, ip, r3
 80002c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002c6:	f080 80fc 	bcs.w	80004c2 <__udivmoddi4+0x282>
 80002ca:	429e      	cmp	r6, r3
 80002cc:	f240 80f9 	bls.w	80004c2 <__udivmoddi4+0x282>
 80002d0:	4463      	add	r3, ip
 80002d2:	3802      	subs	r0, #2
 80002d4:	1b9b      	subs	r3, r3, r6
 80002d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002da:	2100      	movs	r1, #0
 80002dc:	b11d      	cbz	r5, 80002e6 <__udivmoddi4+0xa6>
 80002de:	40d3      	lsrs	r3, r2
 80002e0:	2200      	movs	r2, #0
 80002e2:	e9c5 3200 	strd	r3, r2, [r5]
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d905      	bls.n	80002fa <__udivmoddi4+0xba>
 80002ee:	b10d      	cbz	r5, 80002f4 <__udivmoddi4+0xb4>
 80002f0:	e9c5 0100 	strd	r0, r1, [r5]
 80002f4:	2100      	movs	r1, #0
 80002f6:	4608      	mov	r0, r1
 80002f8:	e7f5      	b.n	80002e6 <__udivmoddi4+0xa6>
 80002fa:	fab3 f183 	clz	r1, r3
 80002fe:	2900      	cmp	r1, #0
 8000300:	d146      	bne.n	8000390 <__udivmoddi4+0x150>
 8000302:	42a3      	cmp	r3, r4
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xcc>
 8000306:	4290      	cmp	r0, r2
 8000308:	f0c0 80f0 	bcc.w	80004ec <__udivmoddi4+0x2ac>
 800030c:	1a86      	subs	r6, r0, r2
 800030e:	eb64 0303 	sbc.w	r3, r4, r3
 8000312:	2001      	movs	r0, #1
 8000314:	2d00      	cmp	r5, #0
 8000316:	d0e6      	beq.n	80002e6 <__udivmoddi4+0xa6>
 8000318:	e9c5 6300 	strd	r6, r3, [r5]
 800031c:	e7e3      	b.n	80002e6 <__udivmoddi4+0xa6>
 800031e:	2a00      	cmp	r2, #0
 8000320:	f040 8090 	bne.w	8000444 <__udivmoddi4+0x204>
 8000324:	eba1 040c 	sub.w	r4, r1, ip
 8000328:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800032c:	fa1f f78c 	uxth.w	r7, ip
 8000330:	2101      	movs	r1, #1
 8000332:	fbb4 f6f8 	udiv	r6, r4, r8
 8000336:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033a:	fb08 4416 	mls	r4, r8, r6, r4
 800033e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000342:	fb07 f006 	mul.w	r0, r7, r6
 8000346:	4298      	cmp	r0, r3
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0x11c>
 800034a:	eb1c 0303 	adds.w	r3, ip, r3
 800034e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x11a>
 8000354:	4298      	cmp	r0, r3
 8000356:	f200 80cd 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 800035a:	4626      	mov	r6, r4
 800035c:	1a1c      	subs	r4, r3, r0
 800035e:	fa1f f38e 	uxth.w	r3, lr
 8000362:	fbb4 f0f8 	udiv	r0, r4, r8
 8000366:	fb08 4410 	mls	r4, r8, r0, r4
 800036a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800036e:	fb00 f707 	mul.w	r7, r0, r7
 8000372:	429f      	cmp	r7, r3
 8000374:	d908      	bls.n	8000388 <__udivmoddi4+0x148>
 8000376:	eb1c 0303 	adds.w	r3, ip, r3
 800037a:	f100 34ff 	add.w	r4, r0, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x146>
 8000380:	429f      	cmp	r7, r3
 8000382:	f200 80b0 	bhi.w	80004e6 <__udivmoddi4+0x2a6>
 8000386:	4620      	mov	r0, r4
 8000388:	1bdb      	subs	r3, r3, r7
 800038a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800038e:	e7a5      	b.n	80002dc <__udivmoddi4+0x9c>
 8000390:	f1c1 0620 	rsb	r6, r1, #32
 8000394:	408b      	lsls	r3, r1
 8000396:	fa22 f706 	lsr.w	r7, r2, r6
 800039a:	431f      	orrs	r7, r3
 800039c:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a0:	fa04 f301 	lsl.w	r3, r4, r1
 80003a4:	ea43 030c 	orr.w	r3, r3, ip
 80003a8:	40f4      	lsrs	r4, r6
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	0c38      	lsrs	r0, r7, #16
 80003b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003b4:	fbb4 fef0 	udiv	lr, r4, r0
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	fb00 441e 	mls	r4, r0, lr, r4
 80003c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c4:	fb0e f90c 	mul.w	r9, lr, ip
 80003c8:	45a1      	cmp	r9, r4
 80003ca:	fa02 f201 	lsl.w	r2, r2, r1
 80003ce:	d90a      	bls.n	80003e6 <__udivmoddi4+0x1a6>
 80003d0:	193c      	adds	r4, r7, r4
 80003d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003d6:	f080 8084 	bcs.w	80004e2 <__udivmoddi4+0x2a2>
 80003da:	45a1      	cmp	r9, r4
 80003dc:	f240 8081 	bls.w	80004e2 <__udivmoddi4+0x2a2>
 80003e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003e4:	443c      	add	r4, r7
 80003e6:	eba4 0409 	sub.w	r4, r4, r9
 80003ea:	fa1f f983 	uxth.w	r9, r3
 80003ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80003f2:	fb00 4413 	mls	r4, r0, r3, r4
 80003f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d907      	bls.n	8000412 <__udivmoddi4+0x1d2>
 8000402:	193c      	adds	r4, r7, r4
 8000404:	f103 30ff 	add.w	r0, r3, #4294967295
 8000408:	d267      	bcs.n	80004da <__udivmoddi4+0x29a>
 800040a:	45a4      	cmp	ip, r4
 800040c:	d965      	bls.n	80004da <__udivmoddi4+0x29a>
 800040e:	3b02      	subs	r3, #2
 8000410:	443c      	add	r4, r7
 8000412:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000416:	fba0 9302 	umull	r9, r3, r0, r2
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	429c      	cmp	r4, r3
 8000420:	46ce      	mov	lr, r9
 8000422:	469c      	mov	ip, r3
 8000424:	d351      	bcc.n	80004ca <__udivmoddi4+0x28a>
 8000426:	d04e      	beq.n	80004c6 <__udivmoddi4+0x286>
 8000428:	b155      	cbz	r5, 8000440 <__udivmoddi4+0x200>
 800042a:	ebb8 030e 	subs.w	r3, r8, lr
 800042e:	eb64 040c 	sbc.w	r4, r4, ip
 8000432:	fa04 f606 	lsl.w	r6, r4, r6
 8000436:	40cb      	lsrs	r3, r1
 8000438:	431e      	orrs	r6, r3
 800043a:	40cc      	lsrs	r4, r1
 800043c:	e9c5 6400 	strd	r6, r4, [r5]
 8000440:	2100      	movs	r1, #0
 8000442:	e750      	b.n	80002e6 <__udivmoddi4+0xa6>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f103 	lsr.w	r1, r0, r3
 800044c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000450:	fa24 f303 	lsr.w	r3, r4, r3
 8000454:	4094      	lsls	r4, r2
 8000456:	430c      	orrs	r4, r1
 8000458:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800045c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000460:	fa1f f78c 	uxth.w	r7, ip
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3110 	mls	r1, r8, r0, r3
 800046c:	0c23      	lsrs	r3, r4, #16
 800046e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000472:	fb00 f107 	mul.w	r1, r0, r7
 8000476:	4299      	cmp	r1, r3
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x24c>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000482:	d22c      	bcs.n	80004de <__udivmoddi4+0x29e>
 8000484:	4299      	cmp	r1, r3
 8000486:	d92a      	bls.n	80004de <__udivmoddi4+0x29e>
 8000488:	3802      	subs	r0, #2
 800048a:	4463      	add	r3, ip
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b2a4      	uxth	r4, r4
 8000490:	fbb3 f1f8 	udiv	r1, r3, r8
 8000494:	fb08 3311 	mls	r3, r8, r1, r3
 8000498:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800049c:	fb01 f307 	mul.w	r3, r1, r7
 80004a0:	42a3      	cmp	r3, r4
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x276>
 80004a4:	eb1c 0404 	adds.w	r4, ip, r4
 80004a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004ac:	d213      	bcs.n	80004d6 <__udivmoddi4+0x296>
 80004ae:	42a3      	cmp	r3, r4
 80004b0:	d911      	bls.n	80004d6 <__udivmoddi4+0x296>
 80004b2:	3902      	subs	r1, #2
 80004b4:	4464      	add	r4, ip
 80004b6:	1ae4      	subs	r4, r4, r3
 80004b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004bc:	e739      	b.n	8000332 <__udivmoddi4+0xf2>
 80004be:	4604      	mov	r4, r0
 80004c0:	e6f0      	b.n	80002a4 <__udivmoddi4+0x64>
 80004c2:	4608      	mov	r0, r1
 80004c4:	e706      	b.n	80002d4 <__udivmoddi4+0x94>
 80004c6:	45c8      	cmp	r8, r9
 80004c8:	d2ae      	bcs.n	8000428 <__udivmoddi4+0x1e8>
 80004ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80004d2:	3801      	subs	r0, #1
 80004d4:	e7a8      	b.n	8000428 <__udivmoddi4+0x1e8>
 80004d6:	4631      	mov	r1, r6
 80004d8:	e7ed      	b.n	80004b6 <__udivmoddi4+0x276>
 80004da:	4603      	mov	r3, r0
 80004dc:	e799      	b.n	8000412 <__udivmoddi4+0x1d2>
 80004de:	4630      	mov	r0, r6
 80004e0:	e7d4      	b.n	800048c <__udivmoddi4+0x24c>
 80004e2:	46d6      	mov	lr, sl
 80004e4:	e77f      	b.n	80003e6 <__udivmoddi4+0x1a6>
 80004e6:	4463      	add	r3, ip
 80004e8:	3802      	subs	r0, #2
 80004ea:	e74d      	b.n	8000388 <__udivmoddi4+0x148>
 80004ec:	4606      	mov	r6, r0
 80004ee:	4623      	mov	r3, r4
 80004f0:	4608      	mov	r0, r1
 80004f2:	e70f      	b.n	8000314 <__udivmoddi4+0xd4>
 80004f4:	3e02      	subs	r6, #2
 80004f6:	4463      	add	r3, ip
 80004f8:	e730      	b.n	800035c <__udivmoddi4+0x11c>
 80004fa:	bf00      	nop

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000504:	f3bf 8f4f 	dsb	sy
}
 8000508:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800050a:	4b06      	ldr	r3, [pc, #24]	@ (8000524 <__NVIC_SystemReset+0x24>)
 800050c:	68db      	ldr	r3, [r3, #12]
 800050e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000512:	4904      	ldr	r1, [pc, #16]	@ (8000524 <__NVIC_SystemReset+0x24>)
 8000514:	4b04      	ldr	r3, [pc, #16]	@ (8000528 <__NVIC_SystemReset+0x28>)
 8000516:	4313      	orrs	r3, r2
 8000518:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800051a:	f3bf 8f4f 	dsb	sy
}
 800051e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000520:	bf00      	nop
 8000522:	e7fd      	b.n	8000520 <__NVIC_SystemReset+0x20>
 8000524:	e000ed00 	.word	0xe000ed00
 8000528:	05fa0004 	.word	0x05fa0004

0800052c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800052c:	b480      	push	{r7}
 800052e:	b085      	sub	sp, #20
 8000530:	af00      	add	r7, sp, #0
 8000532:	60f8      	str	r0, [r7, #12]
 8000534:	60b9      	str	r1, [r7, #8]
 8000536:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	4a07      	ldr	r2, [pc, #28]	@ (8000558 <vApplicationGetIdleTaskMemory+0x2c>)
 800053c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800053e:	68bb      	ldr	r3, [r7, #8]
 8000540:	4a06      	ldr	r2, [pc, #24]	@ (800055c <vApplicationGetIdleTaskMemory+0x30>)
 8000542:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2280      	movs	r2, #128	@ 0x80
 8000548:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800054a:	bf00      	nop
 800054c:	3714      	adds	r7, #20
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	20000094 	.word	0x20000094
 800055c:	200000e8 	.word	0x200000e8

08000560 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000560:	b5b0      	push	{r4, r5, r7, lr}
 8000562:	b096      	sub	sp, #88	@ 0x58
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  // Crée defaultTask (LED qui clignote) en priorité normale
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000566:	4b1d      	ldr	r3, [pc, #116]	@ (80005dc <MX_FREERTOS_Init+0x7c>)
 8000568:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800056c:	461d      	mov	r5, r3
 800056e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000570:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000572:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000576:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800057a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800057e:	2100      	movs	r1, #0
 8000580:	4618      	mov	r0, r3
 8000582:	f003 f8d0 	bl	8003726 <osThreadCreate>
 8000586:	4603      	mov	r3, r0
 8000588:	4a15      	ldr	r2, [pc, #84]	@ (80005e0 <MX_FREERTOS_Init+0x80>)
 800058a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
   /* Création de la tâche taskGive */
  // Crée taskGive (donne la notification) en priorité haute
  osThreadDef(taskGive, StartTaskGive, osPriorityAboveNormal, 0, 128);
 800058c:	4b15      	ldr	r3, [pc, #84]	@ (80005e4 <MX_FREERTOS_Init+0x84>)
 800058e:	f107 0420 	add.w	r4, r7, #32
 8000592:	461d      	mov	r5, r3
 8000594:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000596:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000598:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800059c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  taskGiveHandle = osThreadCreate(osThread(taskGive), NULL);
 80005a0:	f107 0320 	add.w	r3, r7, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	4618      	mov	r0, r3
 80005a8:	f003 f8bd 	bl	8003726 <osThreadCreate>
 80005ac:	4603      	mov	r3, r0
 80005ae:	4a0e      	ldr	r2, [pc, #56]	@ (80005e8 <MX_FREERTOS_Init+0x88>)
 80005b0:	6013      	str	r3, [r2, #0]

   /* Création de la tâche taskTake */
   // Crée taskTake (attend la notification) en priorité basse
   osThreadDef(taskTake, StartTaskTake, osPriorityBelowNormal, 0, 128);
 80005b2:	4b0e      	ldr	r3, [pc, #56]	@ (80005ec <MX_FREERTOS_Init+0x8c>)
 80005b4:	1d3c      	adds	r4, r7, #4
 80005b6:	461d      	mov	r5, r3
 80005b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   taskTakeHandle = osThreadCreate(osThread(taskTake), NULL);
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2100      	movs	r1, #0
 80005c8:	4618      	mov	r0, r3
 80005ca:	f003 f8ac 	bl	8003726 <osThreadCreate>
 80005ce:	4603      	mov	r3, r0
 80005d0:	4a07      	ldr	r2, [pc, #28]	@ (80005f0 <MX_FREERTOS_Init+0x90>)
 80005d2:	6013      	str	r3, [r2, #0]


  /* USER CODE END RTOS_THREADS */

}
 80005d4:	bf00      	nop
 80005d6:	3758      	adds	r7, #88	@ 0x58
 80005d8:	46bd      	mov	sp, r7
 80005da:	bdb0      	pop	{r4, r5, r7, pc}
 80005dc:	0800575c 	.word	0x0800575c
 80005e0:	20000090 	.word	0x20000090
 80005e4:	08005784 	.word	0x08005784
 80005e8:	20000088 	.word	0x20000088
 80005ec:	080057ac 	.word	0x080057ac
 80005f0:	2000008c 	.word	0x2000008c

080005f4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80005f4:	b5b0      	push	{r4, r5, r7, lr}
 80005f6:	b088      	sub	sp, #32
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	  for(;;)
	  {
	    HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1); // Changer l'état de la LED
 80005fc:	2102      	movs	r1, #2
 80005fe:	480c      	ldr	r0, [pc, #48]	@ (8000630 <StartDefaultTask+0x3c>)
 8000600:	f001 fa87 	bl	8001b12 <HAL_GPIO_TogglePin>

	    char msg[] = "LED change d'etat\r\n";
 8000604:	4b0b      	ldr	r3, [pc, #44]	@ (8000634 <StartDefaultTask+0x40>)
 8000606:	f107 040c 	add.w	r4, r7, #12
 800060a:	461d      	mov	r5, r3
 800060c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800060e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000610:	682b      	ldr	r3, [r5, #0]
 8000612:	6023      	str	r3, [r4, #0]
	    HAL_UART_Transmit(&huart1, (uint8_t*)msg, sizeof(msg)-1, HAL_MAX_DELAY);
 8000614:	f107 010c 	add.w	r1, r7, #12
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	2213      	movs	r2, #19
 800061e:	4806      	ldr	r0, [pc, #24]	@ (8000638 <StartDefaultTask+0x44>)
 8000620:	f002 fbaa 	bl	8002d78 <HAL_UART_Transmit>

	    osDelay(100 / portTICK_PERIOD_MS); // Pause de 100 ms
 8000624:	2064      	movs	r0, #100	@ 0x64
 8000626:	f003 f8ca 	bl	80037be <osDelay>
	  {
 800062a:	bf00      	nop
 800062c:	e7e6      	b.n	80005fc <StartDefaultTask+0x8>
 800062e:	bf00      	nop
 8000630:	40022000 	.word	0x40022000
 8000634:	080057c8 	.word	0x080057c8
 8000638:	200002ec 	.word	0x200002ec

0800063c <StartTaskGive>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void StartTaskGive(void const * argument)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  uint32_t delay_time = 100; // Temps initial en ms
 8000644:	2364      	movs	r3, #100	@ 0x64
 8000646:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    printf("[taskGive] Avant d'envoyer la notification.\r\n");
 8000648:	480a      	ldr	r0, [pc, #40]	@ (8000674 <StartTaskGive+0x38>)
 800064a:	f004 fce1 	bl	8005010 <puts>

    xTaskNotifyGive(taskTakeHandle); // Notification envoyée à taskTake
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <StartTaskGive+0x3c>)
 8000650:	6818      	ldr	r0, [r3, #0]
 8000652:	2300      	movs	r3, #0
 8000654:	2202      	movs	r2, #2
 8000656:	2100      	movs	r1, #0
 8000658:	f003 febc 	bl	80043d4 <xTaskGenericNotify>

    printf("[taskGive] Notification envoyee.\r\n");
 800065c:	4807      	ldr	r0, [pc, #28]	@ (800067c <StartTaskGive+0x40>)
 800065e:	f004 fcd7 	bl	8005010 <puts>

    osDelay(delay_time / portTICK_PERIOD_MS);
 8000662:	68f8      	ldr	r0, [r7, #12]
 8000664:	f003 f8ab 	bl	80037be <osDelay>
    delay_time += 100;
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	3364      	adds	r3, #100	@ 0x64
 800066c:	60fb      	str	r3, [r7, #12]
  {
 800066e:	bf00      	nop
 8000670:	e7ea      	b.n	8000648 <StartTaskGive+0xc>
 8000672:	bf00      	nop
 8000674:	080057dc 	.word	0x080057dc
 8000678:	2000008c 	.word	0x2000008c
 800067c:	0800580c 	.word	0x0800580c

08000680 <StartTaskTake>:
  }
}


void StartTaskTake(void const * argument)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    printf("[taskTake] Avant de recevoir la notification.\r\n");
 8000688:	480b      	ldr	r0, [pc, #44]	@ (80006b8 <StartTaskTake+0x38>)
 800068a:	f004 fcc1 	bl	8005010 <puts>

    // Attend la notification pendant 1000 ms (1 seconde)
    uint32_t result = ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(1000));
 800068e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000692:	2001      	movs	r0, #1
 8000694:	f003 fe56 	bl	8004344 <ulTaskNotifyTake>
 8000698:	60f8      	str	r0, [r7, #12]

    if(result > 0)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <StartTaskTake+0x28>
    {
      printf("[taskTake] Notification recue avec succes.\r\n");
 80006a0:	4806      	ldr	r0, [pc, #24]	@ (80006bc <StartTaskTake+0x3c>)
 80006a2:	f004 fcb5 	bl	8005010 <puts>
 80006a6:	e7ef      	b.n	8000688 <StartTaskTake+0x8>
    }
    else
    {
      printf("[taskTake] ERREUR: Timeout lors de l'attente de la notification ! RESET.\r\n");
 80006a8:	4805      	ldr	r0, [pc, #20]	@ (80006c0 <StartTaskTake+0x40>)
 80006aa:	f004 fcb1 	bl	8005010 <puts>
      HAL_Delay(100); // Petit délai pour que UART termine
 80006ae:	2064      	movs	r0, #100	@ 0x64
 80006b0:	f000 ff60 	bl	8001574 <HAL_Delay>
      NVIC_SystemReset();
 80006b4:	f7ff ff24 	bl	8000500 <__NVIC_SystemReset>
 80006b8:	08005830 	.word	0x08005830
 80006bc:	08005860 	.word	0x08005860
 80006c0:	0800588c 	.word	0x0800588c

080006c4 <MX_GPIO_Init>:
     PB11   ------> USB_OTG_HS_ULPI_D4
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
void MX_GPIO_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b090      	sub	sp, #64	@ 0x40
 80006c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	605a      	str	r2, [r3, #4]
 80006d4:	609a      	str	r2, [r3, #8]
 80006d6:	60da      	str	r2, [r3, #12]
 80006d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006da:	4bad      	ldr	r3, [pc, #692]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	4aac      	ldr	r2, [pc, #688]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80006e0:	f043 0310 	orr.w	r3, r3, #16
 80006e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e6:	4baa      	ldr	r3, [pc, #680]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	f003 0310 	and.w	r3, r3, #16
 80006ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80006f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006f2:	4ba7      	ldr	r3, [pc, #668]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4aa6      	ldr	r2, [pc, #664]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80006f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4ba4      	ldr	r3, [pc, #656]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000706:	627b      	str	r3, [r7, #36]	@ 0x24
 8000708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800070a:	4ba1      	ldr	r3, [pc, #644]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	4aa0      	ldr	r2, [pc, #640]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000710:	f043 0302 	orr.w	r3, r3, #2
 8000714:	6313      	str	r3, [r2, #48]	@ 0x30
 8000716:	4b9e      	ldr	r3, [pc, #632]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	f003 0302 	and.w	r3, r3, #2
 800071e:	623b      	str	r3, [r7, #32]
 8000720:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000722:	4b9b      	ldr	r3, [pc, #620]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a9a      	ldr	r2, [pc, #616]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000728:	f043 0308 	orr.w	r3, r3, #8
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b98      	ldr	r3, [pc, #608]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0308 	and.w	r3, r3, #8
 8000736:	61fb      	str	r3, [r7, #28]
 8000738:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073a:	4b95      	ldr	r3, [pc, #596]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	4a94      	ldr	r2, [pc, #592]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000740:	f043 0304 	orr.w	r3, r3, #4
 8000744:	6313      	str	r3, [r2, #48]	@ 0x30
 8000746:	4b92      	ldr	r3, [pc, #584]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	f003 0304 	and.w	r3, r3, #4
 800074e:	61bb      	str	r3, [r7, #24]
 8000750:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	4b8f      	ldr	r3, [pc, #572]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	4a8e      	ldr	r2, [pc, #568]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000758:	f043 0301 	orr.w	r3, r3, #1
 800075c:	6313      	str	r3, [r2, #48]	@ 0x30
 800075e:	4b8c      	ldr	r3, [pc, #560]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	617b      	str	r3, [r7, #20]
 8000768:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800076a:	4b89      	ldr	r3, [pc, #548]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a88      	ldr	r2, [pc, #544]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000770:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b86      	ldr	r3, [pc, #536]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800077e:	613b      	str	r3, [r7, #16]
 8000780:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000782:	4b83      	ldr	r3, [pc, #524]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4a82      	ldr	r2, [pc, #520]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30
 800078e:	4b80      	ldr	r3, [pc, #512]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800079a:	4b7d      	ldr	r3, [pc, #500]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4a7c      	ldr	r2, [pc, #496]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80007a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a6:	4b7a      	ldr	r3, [pc, #488]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007ae:	60bb      	str	r3, [r7, #8]
 80007b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007b2:	4b77      	ldr	r3, [pc, #476]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	4a76      	ldr	r2, [pc, #472]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80007b8:	f043 0320 	orr.w	r3, r3, #32
 80007bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007be:	4b74      	ldr	r3, [pc, #464]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	f003 0320 	and.w	r3, r3, #32
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ca:	4b71      	ldr	r3, [pc, #452]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	4a70      	ldr	r2, [pc, #448]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80007d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d6:	4b6e      	ldr	r3, [pc, #440]	@ (8000990 <MX_GPIO_Init+0x2cc>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007e2:	2201      	movs	r2, #1
 80007e4:	2120      	movs	r1, #32
 80007e6:	486b      	ldr	r0, [pc, #428]	@ (8000994 <MX_GPIO_Init+0x2d0>)
 80007e8:	f001 f97a 	bl	8001ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1|LCD_DISP_Pin, GPIO_PIN_RESET);
 80007ec:	2200      	movs	r2, #0
 80007ee:	f241 010e 	movw	r1, #4110	@ 0x100e
 80007f2:	4869      	ldr	r0, [pc, #420]	@ (8000998 <MX_GPIO_Init+0x2d4>)
 80007f4:	f001 f974 	bl	8001ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 80007f8:	2200      	movs	r2, #0
 80007fa:	2108      	movs	r1, #8
 80007fc:	4867      	ldr	r0, [pc, #412]	@ (800099c <MX_GPIO_Init+0x2d8>)
 80007fe:	f001 f96f 	bl	8001ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000808:	4865      	ldr	r0, [pc, #404]	@ (80009a0 <MX_GPIO_Init+0x2dc>)
 800080a:	f001 f969 	bl	8001ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	21c8      	movs	r1, #200	@ 0xc8
 8000812:	4864      	ldr	r0, [pc, #400]	@ (80009a4 <MX_GPIO_Init+0x2e0>)
 8000814:	f001 f964 	bl	8001ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_B0_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 8000818:	2310      	movs	r3, #16
 800081a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081c:	2302      	movs	r3, #2
 800081e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000820:	2300      	movs	r3, #0
 8000822:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000824:	2300      	movs	r3, #0
 8000826:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000828:	230e      	movs	r3, #14
 800082a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800082c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000830:	4619      	mov	r1, r3
 8000832:	485d      	ldr	r0, [pc, #372]	@ (80009a8 <MX_GPIO_Init+0x2e4>)
 8000834:	f000 ffa8 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8000838:	2308      	movs	r3, #8
 800083a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800083c:	2300      	movs	r3, #0
 800083e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000844:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000848:	4619      	mov	r1, r3
 800084a:	4857      	ldr	r0, [pc, #348]	@ (80009a8 <MX_GPIO_Init+0x2e4>)
 800084c:	f000 ff9c 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8000850:	2304      	movs	r3, #4
 8000852:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000854:	2302      	movs	r3, #2
 8000856:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800085c:	2303      	movs	r3, #3
 800085e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000860:	2309      	movs	r3, #9
 8000862:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8000864:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000868:	4619      	mov	r1, r3
 800086a:	484f      	ldr	r0, [pc, #316]	@ (80009a8 <MX_GPIO_Init+0x2e4>)
 800086c:	f000 ff8c 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8000870:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8000874:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000876:	2302      	movs	r3, #2
 8000878:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087e:	2303      	movs	r3, #3
 8000880:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000882:	230b      	movs	r3, #11
 8000884:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000886:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800088a:	4619      	mov	r1, r3
 800088c:	4845      	ldr	r0, [pc, #276]	@ (80009a4 <MX_GPIO_Init+0x2e0>)
 800088e:	f000 ff7b 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_NBL1_Pin FMC_NBL0_Pin FMC_D5_Pin FMC_D6_Pin
                           FMC_D8_Pin FMC_D11_Pin FMC_D4_Pin FMC_D7_Pin
                           FMC_D9_Pin FMC_D12_Pin FMC_D10_Pin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8000892:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8000896:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000898:	2302      	movs	r3, #2
 800089a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a0:	2303      	movs	r3, #3
 80008a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80008a4:	230c      	movs	r3, #12
 80008a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008ac:	4619      	mov	r1, r3
 80008ae:	483e      	ldr	r0, [pc, #248]	@ (80009a8 <MX_GPIO_Init+0x2e4>)
 80008b0:	f000 ff6a 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80008b4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80008b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008ba:	2312      	movs	r3, #18
 80008bc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	2300      	movs	r3, #0
 80008c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008c6:	2304      	movs	r3, #4
 80008c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008ce:	4619      	mov	r1, r3
 80008d0:	4836      	ldr	r0, [pc, #216]	@ (80009ac <MX_GPIO_Init+0x2e8>)
 80008d2:	f000 ff59 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 80008d6:	f643 4323 	movw	r3, #15395	@ 0x3c23
 80008da:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008dc:	2302      	movs	r3, #2
 80008de:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e4:	2303      	movs	r3, #3
 80008e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80008e8:	230a      	movs	r3, #10
 80008ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008f0:	4619      	mov	r1, r3
 80008f2:	482e      	ldr	r0, [pc, #184]	@ (80009ac <MX_GPIO_Init+0x2e8>)
 80008f4:	f000 ff48 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80008f8:	2310      	movs	r3, #16
 80008fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fc:	2302      	movs	r3, #2
 80008fe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000904:	2300      	movs	r3, #0
 8000906:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000908:	2302      	movs	r3, #2
 800090a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 800090c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000910:	4619      	mov	r1, r3
 8000912:	4826      	ldr	r0, [pc, #152]	@ (80009ac <MX_GPIO_Init+0x2e8>)
 8000914:	f000 ff38 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8000918:	2380      	movs	r3, #128	@ 0x80
 800091a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091c:	2302      	movs	r3, #2
 800091e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8000928:	2308      	movs	r3, #8
 800092a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800092c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000930:	4619      	mov	r1, r3
 8000932:	4818      	ldr	r0, [pc, #96]	@ (8000994 <MX_GPIO_Init+0x2d0>)
 8000934:	f000 ff28 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8000938:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800093c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093e:	2302      	movs	r3, #2
 8000940:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000946:	2303      	movs	r3, #3
 8000948:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800094a:	230c      	movs	r3, #12
 800094c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000952:	4619      	mov	r1, r3
 8000954:	4816      	ldr	r0, [pc, #88]	@ (80009b0 <MX_GPIO_Init+0x2ec>)
 8000956:	f000 ff17 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 800095a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800095e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000960:	2302      	movs	r3, #2
 8000962:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000968:	2300      	movs	r3, #0
 800096a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800096c:	2301      	movs	r3, #1
 800096e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8000970:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000974:	4619      	mov	r1, r3
 8000976:	480f      	ldr	r0, [pc, #60]	@ (80009b4 <MX_GPIO_Init+0x2f0>)
 8000978:	f000 ff06 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 800097c:	2360      	movs	r3, #96	@ 0x60
 800097e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000980:	2302      	movs	r3, #2
 8000982:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2300      	movs	r3, #0
 800098a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800098c:	230d      	movs	r3, #13
 800098e:	e013      	b.n	80009b8 <MX_GPIO_Init+0x2f4>
 8000990:	40023800 	.word	0x40023800
 8000994:	40020c00 	.word	0x40020c00
 8000998:	40022000 	.word	0x40022000
 800099c:	40022800 	.word	0x40022800
 80009a0:	40021c00 	.word	0x40021c00
 80009a4:	40021800 	.word	0x40021800
 80009a8:	40021000 	.word	0x40021000
 80009ac:	40020400 	.word	0x40020400
 80009b0:	40020800 	.word	0x40020800
 80009b4:	40020000 	.word	0x40020000
 80009b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009be:	4619      	mov	r1, r3
 80009c0:	48bc      	ldr	r0, [pc, #752]	@ (8000cb4 <MX_GPIO_Init+0x5f0>)
 80009c2:	f000 fee1 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80009c6:	2340      	movs	r3, #64	@ 0x40
 80009c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ca:	2302      	movs	r3, #2
 80009cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d2:	2303      	movs	r3, #3
 80009d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80009d6:	230a      	movs	r3, #10
 80009d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80009da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009de:	4619      	mov	r1, r3
 80009e0:	48b5      	ldr	r0, [pc, #724]	@ (8000cb8 <MX_GPIO_Init+0x5f4>)
 80009e2:	f000 fed1 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNCAS_Pin FMC_SDCLK_Pin FMC_A11_Pin FMC_A10_Pin
                           FMC_BA1_Pin FMC_BA0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80009e6:	f248 1333 	movw	r3, #33075	@ 0x8133
 80009ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	2302      	movs	r3, #2
 80009ee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009f4:	2303      	movs	r3, #3
 80009f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80009f8:	230c      	movs	r3, #12
 80009fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a00:	4619      	mov	r1, r3
 8000a02:	48ae      	ldr	r0, [pc, #696]	@ (8000cbc <MX_GPIO_Init+0x5f8>)
 8000a04:	f000 fec0 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B1_Pin LCD_B2_Pin LCD_B3_Pin LCD_G4_Pin
                           LCD_G1_Pin LCD_G3_Pin LCD_G0_Pin LCD_G2_Pin
                           LCD_R7_Pin LCD_R5_Pin LCD_R6_Pin LCD_R4_Pin
                           LCD_R3_Pin LCD_R1_Pin LCD_R2_Pin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8000a08:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8000a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a16:	2300      	movs	r3, #0
 8000a18:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000a1a:	230e      	movs	r3, #14
 8000a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8000a1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a22:	4619      	mov	r1, r3
 8000a24:	48a6      	ldr	r0, [pc, #664]	@ (8000cc0 <MX_GPIO_Init+0x5fc>)
 8000a26:	f000 feaf 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000a2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a30:	2300      	movs	r3, #0
 8000a32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000a38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	48a0      	ldr	r0, [pc, #640]	@ (8000cc0 <MX_GPIO_Init+0x5fc>)
 8000a40:	f000 fea2 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8000a44:	2340      	movs	r3, #64	@ 0x40
 8000a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a48:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a4c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a56:	4619      	mov	r1, r3
 8000a58:	489a      	ldr	r0, [pc, #616]	@ (8000cc4 <MX_GPIO_Init+0x600>)
 8000a5a:	f000 fe95 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_D2_Pin FMC_D3_Pin FMC_D1_Pin FMC_D15_Pin
                           FMC_D0_Pin FMC_D14_Pin FMC_D13_Pin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8000a5e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8000a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a64:	2302      	movs	r3, #2
 8000a66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a70:	230c      	movs	r3, #12
 8000a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4892      	ldr	r0, [pc, #584]	@ (8000cc4 <MX_GPIO_Init+0x600>)
 8000a7c:	f000 fe84 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8000a80:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a86:	2302      	movs	r3, #2
 8000a88:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a8e:	2303      	movs	r3, #3
 8000a90:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a92:	230a      	movs	r3, #10
 8000a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	488a      	ldr	r0, [pc, #552]	@ (8000cc8 <MX_GPIO_Init+0x604>)
 8000a9e:	f000 fe73 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8000aa2:	23f0      	movs	r3, #240	@ 0xf0
 8000aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000ab2:	230a      	movs	r3, #10
 8000ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000ab6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000aba:	4619      	mov	r1, r3
 8000abc:	4883      	ldr	r0, [pc, #524]	@ (8000ccc <MX_GPIO_Init+0x608>)
 8000abe:	f000 fe63 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DE_Pin LCD_B7_Pin LCD_B6_Pin LCD_B5_Pin
                           LCD_G6_Pin LCD_G7_Pin LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8000ac2:	23f7      	movs	r3, #247	@ 0xf7
 8000ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000ad2:	230e      	movs	r3, #14
 8000ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8000ad6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ada:	4619      	mov	r1, r3
 8000adc:	487c      	ldr	r0, [pc, #496]	@ (8000cd0 <MX_GPIO_Init+0x60c>)
 8000ade:	f000 fe53 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 8000ae2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af0:	2300      	movs	r3, #0
 8000af2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000af4:	2309      	movs	r3, #9
 8000af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8000af8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000afc:	4619      	mov	r1, r3
 8000afe:	486f      	ldr	r0, [pc, #444]	@ (8000cbc <MX_GPIO_Init+0x5f8>)
 8000b00:	f000 fe42 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8000b04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b12:	2300      	movs	r3, #0
 8000b14:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000b16:	230a      	movs	r3, #10
 8000b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8000b1a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4866      	ldr	r0, [pc, #408]	@ (8000cbc <MX_GPIO_Init+0x5f8>)
 8000b22:	f000 fe31 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000b26:	2320      	movs	r3, #32
 8000b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b32:	2300      	movs	r3, #0
 8000b34:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b36:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4861      	ldr	r0, [pc, #388]	@ (8000cc4 <MX_GPIO_Init+0x600>)
 8000b3e:	f000 fe23 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_D5_Pin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8000b42:	2308      	movs	r3, #8
 8000b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b46:	2302      	movs	r3, #2
 8000b48:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000b52:	230d      	movs	r3, #13
 8000b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8000b56:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4859      	ldr	r0, [pc, #356]	@ (8000cc4 <MX_GPIO_Init+0x600>)
 8000b5e:	f000 fe13 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin PI1 LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1|LCD_DISP_Pin;
 8000b62:	f241 030e 	movw	r3, #4110	@ 0x100e
 8000b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b70:	2300      	movs	r3, #0
 8000b72:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4854      	ldr	r0, [pc, #336]	@ (8000ccc <MX_GPIO_Init+0x608>)
 8000b7c:	f000 fe04 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8000b80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b86:	2300      	movs	r3, #0
 8000b88:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000b8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b92:	4619      	mov	r1, r3
 8000b94:	484f      	ldr	r0, [pc, #316]	@ (8000cd4 <MX_GPIO_Init+0x610>)
 8000b96:	f000 fdf7 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_A0_Pin FMC_A1_Pin FMC_A2_Pin FMC_A3_Pin
                           FMC_A4_Pin FMC_A5_Pin FMC_A6_Pin FMC_A9_Pin
                           FMC_A7_Pin FMC_A8_Pin FMC_SDNRAS_Pin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8000b9a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba8:	2303      	movs	r3, #3
 8000baa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000bac:	230c      	movs	r3, #12
 8000bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bb0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4848      	ldr	r0, [pc, #288]	@ (8000cd8 <MX_GPIO_Init+0x614>)
 8000bb8:	f000 fde6 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_VSYNC_Pin LCD_R0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8000bbc:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8000bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000bce:	230e      	movs	r3, #14
 8000bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000bd2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	483c      	ldr	r0, [pc, #240]	@ (8000ccc <MX_GPIO_Init+0x608>)
 8000bda:	f000 fdd5 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8000bde:	2308      	movs	r3, #8
 8000be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be2:	2301      	movs	r3, #1
 8000be4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bea:	2300      	movs	r3, #0
 8000bec:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000bee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4836      	ldr	r0, [pc, #216]	@ (8000cd0 <MX_GPIO_Init+0x60c>)
 8000bf6:	f000 fdc7 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8000bfa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c00:	2302      	movs	r3, #2
 8000c02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c04:	2300      	movs	r3, #0
 8000c06:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c0c:	230d      	movs	r3, #13
 8000c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000c10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c14:	4619      	mov	r1, r3
 8000c16:	4829      	ldr	r0, [pc, #164]	@ (8000cbc <MX_GPIO_Init+0x5f8>)
 8000c18:	f000 fdb6 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000c1c:	2310      	movs	r3, #16
 8000c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c20:	2300      	movs	r3, #0
 8000c22:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4825      	ldr	r0, [pc, #148]	@ (8000cc4 <MX_GPIO_Init+0x600>)
 8000c30:	f000 fdaa 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8000c34:	2304      	movs	r3, #4
 8000c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c40:	2303      	movs	r3, #3
 8000c42:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000c44:	230c      	movs	r3, #12
 8000c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8000c48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	481d      	ldr	r0, [pc, #116]	@ (8000cc4 <MX_GPIO_Init+0x600>)
 8000c50:	f000 fd9a 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8000c54:	f248 0304 	movw	r3, #32772	@ 0x8004
 8000c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c62:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c66:	4619      	mov	r1, r3
 8000c68:	481c      	ldr	r0, [pc, #112]	@ (8000cdc <MX_GPIO_Init+0x618>)
 8000c6a:	f000 fd8d 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8000c6e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c74:	2301      	movs	r3, #1
 8000c76:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000c80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c84:	4619      	mov	r1, r3
 8000c86:	4815      	ldr	r0, [pc, #84]	@ (8000cdc <MX_GPIO_Init+0x618>)
 8000c88:	f000 fd7e 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8000c8c:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8000c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c92:	2302      	movs	r3, #2
 8000c94:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c9e:	230d      	movs	r3, #13
 8000ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ca2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	480c      	ldr	r0, [pc, #48]	@ (8000cdc <MX_GPIO_Init+0x618>)
 8000caa:	f000 fd6d 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e016      	b.n	8000ce0 <MX_GPIO_Init+0x61c>
 8000cb2:	bf00      	nop
 8000cb4:	40021000 	.word	0x40021000
 8000cb8:	40020400 	.word	0x40020400
 8000cbc:	40021800 	.word	0x40021800
 8000cc0:	40022400 	.word	0x40022400
 8000cc4:	40020c00 	.word	0x40020c00
 8000cc8:	40020000 	.word	0x40020000
 8000ccc:	40022000 	.word	0x40022000
 8000cd0:	40022800 	.word	0x40022800
 8000cd4:	40020800 	.word	0x40020800
 8000cd8:	40021400 	.word	0x40021400
 8000cdc:	40021c00 	.word	0x40021c00
 8000ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cea:	2300      	movs	r3, #0
 8000cec:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8000cf2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	48a6      	ldr	r0, [pc, #664]	@ (8000f94 <MX_GPIO_Init+0x8d0>)
 8000cfa:	f000 fd45 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000cfe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d04:	2300      	movs	r3, #0
 8000d06:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000d0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d10:	4619      	mov	r1, r3
 8000d12:	48a0      	ldr	r0, [pc, #640]	@ (8000f94 <MX_GPIO_Init+0x8d0>)
 8000d14:	f000 fd38 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8000d18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d26:	2300      	movs	r3, #0
 8000d28:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8000d2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d32:	4619      	mov	r1, r3
 8000d34:	4898      	ldr	r0, [pc, #608]	@ (8000f98 <MX_GPIO_Init+0x8d4>)
 8000d36:	f000 fd27 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000d3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d40:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000d4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4890      	ldr	r0, [pc, #576]	@ (8000f94 <MX_GPIO_Init+0x8d0>)
 8000d52:	f000 fd19 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8000d56:	23c0      	movs	r3, #192	@ 0xc0
 8000d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d62:	2303      	movs	r3, #3
 8000d64:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000d66:	2308      	movs	r3, #8
 8000d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d6e:	4619      	mov	r1, r3
 8000d70:	488a      	ldr	r0, [pc, #552]	@ (8000f9c <MX_GPIO_Init+0x8d8>)
 8000d72:	f000 fd09 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000d76:	2310      	movs	r3, #16
 8000d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d82:	2303      	movs	r3, #3
 8000d84:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000d86:	230a      	movs	r3, #10
 8000d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000d8a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4883      	ldr	r0, [pc, #524]	@ (8000fa0 <MX_GPIO_Init+0x8dc>)
 8000d92:	f000 fcf9 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNME_Pin FMC_SDNE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000d96:	2328      	movs	r3, #40	@ 0x28
 8000d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da2:	2303      	movs	r3, #3
 8000da4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000da6:	230c      	movs	r3, #12
 8000da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000daa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dae:	4619      	mov	r1, r3
 8000db0:	487b      	ldr	r0, [pc, #492]	@ (8000fa0 <MX_GPIO_Init+0x8dc>)
 8000db2:	f000 fce9 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8000db6:	23c8      	movs	r3, #200	@ 0xc8
 8000db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000dc6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4875      	ldr	r0, [pc, #468]	@ (8000fa4 <MX_GPIO_Init+0x8e0>)
 8000dce:	f000 fcdb 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
                           ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8000dd2:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8000dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000de0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000de4:	4619      	mov	r1, r3
 8000de6:	4870      	ldr	r0, [pc, #448]	@ (8000fa8 <MX_GPIO_Init+0x8e4>)
 8000de8:	f000 fcce 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : FMC_SDCKE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000dec:	2308      	movs	r3, #8
 8000dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df0:	2302      	movs	r3, #2
 8000df2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000dfc:	230c      	movs	r3, #12
 8000dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000e00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e04:	4619      	mov	r1, r3
 8000e06:	4865      	ldr	r0, [pc, #404]	@ (8000f9c <MX_GPIO_Init+0x8d8>)
 8000e08:	f000 fcbe 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000e0c:	2305      	movs	r3, #5
 8000e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e10:	2302      	movs	r3, #2
 8000e12:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000e1c:	230a      	movs	r3, #10
 8000e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e24:	4619      	mov	r1, r3
 8000e26:	485d      	ldr	r0, [pc, #372]	@ (8000f9c <MX_GPIO_Init+0x8d8>)
 8000e28:	f000 fcae 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000e2c:	2332      	movs	r3, #50	@ 0x32
 8000e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	2302      	movs	r3, #2
 8000e32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e38:	2303      	movs	r3, #3
 8000e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e3c:	230b      	movs	r3, #11
 8000e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e44:	4619      	mov	r1, r3
 8000e46:	4855      	ldr	r0, [pc, #340]	@ (8000f9c <MX_GPIO_Init+0x8d8>)
 8000e48:	f000 fc9e 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e4c:	2304      	movs	r3, #4
 8000e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e50:	2302      	movs	r3, #2
 8000e52:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e5c:	2309      	movs	r3, #9
 8000e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e60:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e64:	4619      	mov	r1, r3
 8000e66:	4851      	ldr	r0, [pc, #324]	@ (8000fac <MX_GPIO_Init+0x8e8>)
 8000e68:	f000 fc8e 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8000e6c:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	2302      	movs	r3, #2
 8000e74:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e7e:	2309      	movs	r3, #9
 8000e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e82:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e86:	4619      	mov	r1, r3
 8000e88:	4849      	ldr	r0, [pc, #292]	@ (8000fb0 <MX_GPIO_Init+0x8ec>)
 8000e8a:	f000 fc7d 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000e8e:	2304      	movs	r3, #4
 8000e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e92:	2300      	movs	r3, #0
 8000e94:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000e9a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4840      	ldr	r0, [pc, #256]	@ (8000fa4 <MX_GPIO_Init+0x8e0>)
 8000ea2:	f000 fc71 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_CRS_DV_Pin;
 8000ea6:	2382      	movs	r3, #130	@ 0x82
 8000ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000eb6:	230b      	movs	r3, #11
 8000eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4835      	ldr	r0, [pc, #212]	@ (8000f98 <MX_GPIO_Init+0x8d4>)
 8000ec2:	f000 fc61 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8000ec6:	2350      	movs	r3, #80	@ 0x50
 8000ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000ed6:	230d      	movs	r3, #13
 8000ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ede:	4619      	mov	r1, r3
 8000ee0:	482d      	ldr	r0, [pc, #180]	@ (8000f98 <MX_GPIO_Init+0x8d4>)
 8000ee2:	f000 fc51 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8000ee6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eec:	2312      	movs	r3, #18
 8000eee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ef8:	2304      	movs	r3, #4
 8000efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000efc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f00:	4619      	mov	r1, r3
 8000f02:	4827      	ldr	r0, [pc, #156]	@ (8000fa0 <MX_GPIO_Init+0x8dc>)
 8000f04:	f000 fc40 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f08:	230c      	movs	r3, #12
 8000f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f14:	2303      	movs	r3, #3
 8000f16:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f18:	2307      	movs	r3, #7
 8000f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f20:	4619      	mov	r1, r3
 8000f22:	481d      	ldr	r0, [pc, #116]	@ (8000f98 <MX_GPIO_Init+0x8d4>)
 8000f24:	f000 fc30 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_CLK_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin;
 8000f28:	2320      	movs	r3, #32
 8000f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f34:	2303      	movs	r3, #3
 8000f36:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000f38:	230a      	movs	r3, #10
 8000f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8000f3c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f40:	4619      	mov	r1, r3
 8000f42:	4815      	ldr	r0, [pc, #84]	@ (8000f98 <MX_GPIO_Init+0x8d4>)
 8000f44:	f000 fc20 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8000f48:	2340      	movs	r3, #64	@ 0x40
 8000f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000f58:	2309      	movs	r3, #9
 8000f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8000f5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f60:	4619      	mov	r1, r3
 8000f62:	480f      	ldr	r0, [pc, #60]	@ (8000fa0 <MX_GPIO_Init+0x8dc>)
 8000f64:	f000 fc10 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8000f68:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f76:	2300      	movs	r3, #0
 8000f78:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f7a:	2305      	movs	r3, #5
 8000f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f82:	4619      	mov	r1, r3
 8000f84:	4809      	ldr	r0, [pc, #36]	@ (8000fac <MX_GPIO_Init+0x8e8>)
 8000f86:	f000 fbff 	bl	8001788 <HAL_GPIO_Init>

}
 8000f8a:	bf00      	nop
 8000f8c:	3740      	adds	r7, #64	@ 0x40
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40022000 	.word	0x40022000
 8000f98:	40020000 	.word	0x40020000
 8000f9c:	40020800 	.word	0x40020800
 8000fa0:	40021c00 	.word	0x40021c00
 8000fa4:	40021800 	.word	0x40021800
 8000fa8:	40021400 	.word	0x40021400
 8000fac:	40020400 	.word	0x40020400
 8000fb0:	40020c00 	.word	0x40020c00

08000fb4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart1, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000fbc:	1d39      	adds	r1, r7, #4
 8000fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <__io_putchar+0x20>)
 8000fc6:	f001 fed7 	bl	8002d78 <HAL_UART_Transmit>
 return chr;
 8000fca:	687b      	ldr	r3, [r7, #4]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	200002ec 	.word	0x200002ec

08000fd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fdc:	f000 fa6d 	bl	80014ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe0:	f000 f816 	bl	8001010 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe4:	f7ff fb6e 	bl	80006c4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000fe8:	f000 f98c 	bl	8001304 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n==== Noyau temps reel ====\r\n");
 8000fec:	4806      	ldr	r0, [pc, #24]	@ (8001008 <main+0x30>)
 8000fee:	f004 f80f 	bl	8005010 <puts>
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET); // LED éteinte au début
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2102      	movs	r1, #2
 8000ff6:	4805      	ldr	r0, [pc, #20]	@ (800100c <main+0x34>)
 8000ff8:	f000 fd72 	bl	8001ae0 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000ffc:	f7ff fab0 	bl	8000560 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001000:	f002 fb8a 	bl	8003718 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001004:	bf00      	nop
 8001006:	e7fd      	b.n	8001004 <main+0x2c>
 8001008:	080058d8 	.word	0x080058d8
 800100c:	40022000 	.word	0x40022000

08001010 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b094      	sub	sp, #80	@ 0x50
 8001014:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001016:	f107 0320 	add.w	r3, r7, #32
 800101a:	2230      	movs	r2, #48	@ 0x30
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f004 f8d6 	bl	80051d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001024:	f107 030c 	add.w	r3, r7, #12
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
 8001032:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001034:	4b2b      	ldr	r3, [pc, #172]	@ (80010e4 <SystemClock_Config+0xd4>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001038:	4a2a      	ldr	r2, [pc, #168]	@ (80010e4 <SystemClock_Config+0xd4>)
 800103a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800103e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001040:	4b28      	ldr	r3, [pc, #160]	@ (80010e4 <SystemClock_Config+0xd4>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001048:	60bb      	str	r3, [r7, #8]
 800104a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800104c:	4b26      	ldr	r3, [pc, #152]	@ (80010e8 <SystemClock_Config+0xd8>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a25      	ldr	r2, [pc, #148]	@ (80010e8 <SystemClock_Config+0xd8>)
 8001052:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001056:	6013      	str	r3, [r2, #0]
 8001058:	4b23      	ldr	r3, [pc, #140]	@ (80010e8 <SystemClock_Config+0xd8>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001064:	2301      	movs	r3, #1
 8001066:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001068:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800106e:	2302      	movs	r3, #2
 8001070:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001072:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001076:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001078:	2319      	movs	r3, #25
 800107a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 800107c:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8001080:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001082:	2302      	movs	r3, #2
 8001084:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001086:	2302      	movs	r3, #2
 8001088:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800108a:	f107 0320 	add.w	r3, r7, #32
 800108e:	4618      	mov	r0, r3
 8001090:	f000 fdaa 	bl	8001be8 <HAL_RCC_OscConfig>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800109a:	f000 f827 	bl	80010ec <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800109e:	f000 fd53 	bl	8001b48 <HAL_PWREx_EnableOverDrive>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80010a8:	f000 f820 	bl	80010ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ac:	230f      	movs	r3, #15
 80010ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b0:	2302      	movs	r3, #2
 80010b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010b8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2107      	movs	r1, #7
 80010ca:	4618      	mov	r0, r3
 80010cc:	f001 f830 	bl	8002130 <HAL_RCC_ClockConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <SystemClock_Config+0xca>
  {
    Error_Handler();
 80010d6:	f000 f809 	bl	80010ec <Error_Handler>
  }
}
 80010da:	bf00      	nop
 80010dc:	3750      	adds	r7, #80	@ 0x50
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40023800 	.word	0x40023800
 80010e8:	40007000 	.word	0x40007000

080010ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80010f0:	b672      	cpsid	i
}
 80010f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <Error_Handler+0x8>

080010f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010fe:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <HAL_MspInit+0x4c>)
 8001100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001102:	4a10      	ldr	r2, [pc, #64]	@ (8001144 <HAL_MspInit+0x4c>)
 8001104:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001108:	6413      	str	r3, [r2, #64]	@ 0x40
 800110a:	4b0e      	ldr	r3, [pc, #56]	@ (8001144 <HAL_MspInit+0x4c>)
 800110c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001116:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <HAL_MspInit+0x4c>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	4a0a      	ldr	r2, [pc, #40]	@ (8001144 <HAL_MspInit+0x4c>)
 800111c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001120:	6453      	str	r3, [r2, #68]	@ 0x44
 8001122:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <HAL_MspInit+0x4c>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001126:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800112a:	603b      	str	r3, [r7, #0]
 800112c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800112e:	2200      	movs	r2, #0
 8001130:	210f      	movs	r1, #15
 8001132:	f06f 0001 	mvn.w	r0, #1
 8001136:	f000 fafe 	bl	8001736 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40023800 	.word	0x40023800

08001148 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <NMI_Handler+0x4>

08001150 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <HardFault_Handler+0x4>

08001158 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <MemManage_Handler+0x4>

08001160 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <BusFault_Handler+0x4>

08001168 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <UsageFault_Handler+0x4>

08001170 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001182:	f000 f9d7 	bl	8001534 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001186:	f003 f8bf 	bl	8004308 <xTaskGetSchedulerState>
 800118a:	4603      	mov	r3, r0
 800118c:	2b01      	cmp	r3, #1
 800118e:	d001      	beq.n	8001194 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001190:	f003 fbea 	bl	8004968 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}

08001198 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
 80011a8:	e00a      	b.n	80011c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011aa:	f3af 8000 	nop.w
 80011ae:	4601      	mov	r1, r0
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	1c5a      	adds	r2, r3, #1
 80011b4:	60ba      	str	r2, [r7, #8]
 80011b6:	b2ca      	uxtb	r2, r1
 80011b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	3301      	adds	r3, #1
 80011be:	617b      	str	r3, [r7, #20]
 80011c0:	697a      	ldr	r2, [r7, #20]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	dbf0      	blt.n	80011aa <_read+0x12>
  }

  return len;
 80011c8:	687b      	ldr	r3, [r7, #4]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b086      	sub	sp, #24
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	60f8      	str	r0, [r7, #12]
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
 80011e2:	e009      	b.n	80011f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	1c5a      	adds	r2, r3, #1
 80011e8:	60ba      	str	r2, [r7, #8]
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff fee1 	bl	8000fb4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	3301      	adds	r3, #1
 80011f6:	617b      	str	r3, [r7, #20]
 80011f8:	697a      	ldr	r2, [r7, #20]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	dbf1      	blt.n	80011e4 <_write+0x12>
  }
  return len;
 8001200:	687b      	ldr	r3, [r7, #4]
}
 8001202:	4618      	mov	r0, r3
 8001204:	3718      	adds	r7, #24
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <_close>:

int _close(int file)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001216:	4618      	mov	r0, r3
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001222:	b480      	push	{r7}
 8001224:	b083      	sub	sp, #12
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
 800122a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001232:	605a      	str	r2, [r3, #4]
  return 0;
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr

08001242 <_isatty>:

int _isatty(int file)
{
 8001242:	b480      	push	{r7}
 8001244:	b083      	sub	sp, #12
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800124a:	2301      	movs	r3, #1
}
 800124c:	4618      	mov	r0, r3
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3714      	adds	r7, #20
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
	...

08001274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800127c:	4a14      	ldr	r2, [pc, #80]	@ (80012d0 <_sbrk+0x5c>)
 800127e:	4b15      	ldr	r3, [pc, #84]	@ (80012d4 <_sbrk+0x60>)
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001288:	4b13      	ldr	r3, [pc, #76]	@ (80012d8 <_sbrk+0x64>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d102      	bne.n	8001296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001290:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <_sbrk+0x64>)
 8001292:	4a12      	ldr	r2, [pc, #72]	@ (80012dc <_sbrk+0x68>)
 8001294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001296:	4b10      	ldr	r3, [pc, #64]	@ (80012d8 <_sbrk+0x64>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4413      	add	r3, r2
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d207      	bcs.n	80012b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012a4:	f003 ffe2 	bl	800526c <__errno>
 80012a8:	4603      	mov	r3, r0
 80012aa:	220c      	movs	r2, #12
 80012ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012ae:	f04f 33ff 	mov.w	r3, #4294967295
 80012b2:	e009      	b.n	80012c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012b4:	4b08      	ldr	r3, [pc, #32]	@ (80012d8 <_sbrk+0x64>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ba:	4b07      	ldr	r3, [pc, #28]	@ (80012d8 <_sbrk+0x64>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	4a05      	ldr	r2, [pc, #20]	@ (80012d8 <_sbrk+0x64>)
 80012c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012c6:	68fb      	ldr	r3, [r7, #12]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20050000 	.word	0x20050000
 80012d4:	00000400 	.word	0x00000400
 80012d8:	200002e8 	.word	0x200002e8
 80012dc:	20004210 	.word	0x20004210

080012e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e4:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <SystemInit+0x20>)
 80012e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ea:	4a05      	ldr	r2, [pc, #20]	@ (8001300 <SystemInit+0x20>)
 80012ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001308:	4b14      	ldr	r3, [pc, #80]	@ (800135c <MX_USART1_UART_Init+0x58>)
 800130a:	4a15      	ldr	r2, [pc, #84]	@ (8001360 <MX_USART1_UART_Init+0x5c>)
 800130c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800130e:	4b13      	ldr	r3, [pc, #76]	@ (800135c <MX_USART1_UART_Init+0x58>)
 8001310:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001314:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <MX_USART1_UART_Init+0x58>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800131c:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <MX_USART1_UART_Init+0x58>)
 800131e:	2200      	movs	r2, #0
 8001320:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001322:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <MX_USART1_UART_Init+0x58>)
 8001324:	2200      	movs	r2, #0
 8001326:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001328:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <MX_USART1_UART_Init+0x58>)
 800132a:	220c      	movs	r2, #12
 800132c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800132e:	4b0b      	ldr	r3, [pc, #44]	@ (800135c <MX_USART1_UART_Init+0x58>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001334:	4b09      	ldr	r3, [pc, #36]	@ (800135c <MX_USART1_UART_Init+0x58>)
 8001336:	2200      	movs	r2, #0
 8001338:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800133a:	4b08      	ldr	r3, [pc, #32]	@ (800135c <MX_USART1_UART_Init+0x58>)
 800133c:	2200      	movs	r2, #0
 800133e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001340:	4b06      	ldr	r3, [pc, #24]	@ (800135c <MX_USART1_UART_Init+0x58>)
 8001342:	2200      	movs	r2, #0
 8001344:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001346:	4805      	ldr	r0, [pc, #20]	@ (800135c <MX_USART1_UART_Init+0x58>)
 8001348:	f001 fcc8 	bl	8002cdc <HAL_UART_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001352:	f7ff fecb 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200002ec 	.word	0x200002ec
 8001360:	40011000 	.word	0x40011000

08001364 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b0ac      	sub	sp, #176	@ 0xb0
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800137c:	f107 0318 	add.w	r3, r7, #24
 8001380:	2284      	movs	r2, #132	@ 0x84
 8001382:	2100      	movs	r1, #0
 8001384:	4618      	mov	r0, r3
 8001386:	f003 ff23 	bl	80051d0 <memset>
  if(uartHandle->Instance==USART1)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a32      	ldr	r2, [pc, #200]	@ (8001458 <HAL_UART_MspInit+0xf4>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d15c      	bne.n	800144e <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001394:	2340      	movs	r3, #64	@ 0x40
 8001396:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001398:	2300      	movs	r3, #0
 800139a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800139c:	f107 0318 	add.w	r3, r7, #24
 80013a0:	4618      	mov	r0, r3
 80013a2:	f001 f8ab 	bl	80024fc <HAL_RCCEx_PeriphCLKConfig>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013ac:	f7ff fe9e 	bl	80010ec <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013b0:	4b2a      	ldr	r3, [pc, #168]	@ (800145c <HAL_UART_MspInit+0xf8>)
 80013b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b4:	4a29      	ldr	r2, [pc, #164]	@ (800145c <HAL_UART_MspInit+0xf8>)
 80013b6:	f043 0310 	orr.w	r3, r3, #16
 80013ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80013bc:	4b27      	ldr	r3, [pc, #156]	@ (800145c <HAL_UART_MspInit+0xf8>)
 80013be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c0:	f003 0310 	and.w	r3, r3, #16
 80013c4:	617b      	str	r3, [r7, #20]
 80013c6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c8:	4b24      	ldr	r3, [pc, #144]	@ (800145c <HAL_UART_MspInit+0xf8>)
 80013ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013cc:	4a23      	ldr	r2, [pc, #140]	@ (800145c <HAL_UART_MspInit+0xf8>)
 80013ce:	f043 0302 	orr.w	r3, r3, #2
 80013d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d4:	4b21      	ldr	r3, [pc, #132]	@ (800145c <HAL_UART_MspInit+0xf8>)
 80013d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	613b      	str	r3, [r7, #16]
 80013de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e0:	4b1e      	ldr	r3, [pc, #120]	@ (800145c <HAL_UART_MspInit+0xf8>)
 80013e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e4:	4a1d      	ldr	r2, [pc, #116]	@ (800145c <HAL_UART_MspInit+0xf8>)
 80013e6:	f043 0301 	orr.w	r3, r3, #1
 80013ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ec:	4b1b      	ldr	r3, [pc, #108]	@ (800145c <HAL_UART_MspInit+0xf8>)
 80013ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f0:	f003 0301 	and.w	r3, r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013f8:	2380      	movs	r3, #128	@ 0x80
 80013fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fe:	2302      	movs	r3, #2
 8001400:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140a:	2303      	movs	r3, #3
 800140c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001410:	2307      	movs	r3, #7
 8001412:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001416:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800141a:	4619      	mov	r1, r3
 800141c:	4810      	ldr	r0, [pc, #64]	@ (8001460 <HAL_UART_MspInit+0xfc>)
 800141e:	f000 f9b3 	bl	8001788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001422:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001426:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142a:	2302      	movs	r3, #2
 800142c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001436:	2303      	movs	r3, #3
 8001438:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800143c:	2307      	movs	r3, #7
 800143e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001442:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001446:	4619      	mov	r1, r3
 8001448:	4806      	ldr	r0, [pc, #24]	@ (8001464 <HAL_UART_MspInit+0x100>)
 800144a:	f000 f99d 	bl	8001788 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800144e:	bf00      	nop
 8001450:	37b0      	adds	r7, #176	@ 0xb0
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40011000 	.word	0x40011000
 800145c:	40023800 	.word	0x40023800
 8001460:	40020400 	.word	0x40020400
 8001464:	40020000 	.word	0x40020000

08001468 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001468:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014a0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800146c:	f7ff ff38 	bl	80012e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001470:	480c      	ldr	r0, [pc, #48]	@ (80014a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001472:	490d      	ldr	r1, [pc, #52]	@ (80014a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001474:	4a0d      	ldr	r2, [pc, #52]	@ (80014ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001476:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001478:	e002      	b.n	8001480 <LoopCopyDataInit>

0800147a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800147a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800147c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800147e:	3304      	adds	r3, #4

08001480 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001480:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001482:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001484:	d3f9      	bcc.n	800147a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001486:	4a0a      	ldr	r2, [pc, #40]	@ (80014b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001488:	4c0a      	ldr	r4, [pc, #40]	@ (80014b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800148a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800148c:	e001      	b.n	8001492 <LoopFillZerobss>

0800148e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800148e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001490:	3204      	adds	r2, #4

08001492 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001492:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001494:	d3fb      	bcc.n	800148e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001496:	f003 feef 	bl	8005278 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800149a:	f7ff fd9d 	bl	8000fd8 <main>
  bx  lr    
 800149e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014a0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80014a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80014ac:	08005928 	.word	0x08005928
  ldr r2, =_sbss
 80014b0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80014b4:	20004210 	.word	0x20004210

080014b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014b8:	e7fe      	b.n	80014b8 <ADC_IRQHandler>

080014ba <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014be:	2003      	movs	r0, #3
 80014c0:	f000 f92e 	bl	8001720 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c4:	200f      	movs	r0, #15
 80014c6:	f000 f805 	bl	80014d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014ca:	f7ff fe15 	bl	80010f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ce:	2300      	movs	r3, #0
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014dc:	4b12      	ldr	r3, [pc, #72]	@ (8001528 <HAL_InitTick+0x54>)
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_InitTick+0x58>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	4619      	mov	r1, r3
 80014e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 f93b 	bl	800176e <HAL_SYSTICK_Config>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e00e      	b.n	8001520 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2b0f      	cmp	r3, #15
 8001506:	d80a      	bhi.n	800151e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001508:	2200      	movs	r2, #0
 800150a:	6879      	ldr	r1, [r7, #4]
 800150c:	f04f 30ff 	mov.w	r0, #4294967295
 8001510:	f000 f911 	bl	8001736 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001514:	4a06      	ldr	r2, [pc, #24]	@ (8001530 <HAL_InitTick+0x5c>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800151a:	2300      	movs	r3, #0
 800151c:	e000      	b.n	8001520 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
}
 8001520:	4618      	mov	r0, r3
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000000 	.word	0x20000000
 800152c:	20000008 	.word	0x20000008
 8001530:	20000004 	.word	0x20000004

08001534 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001538:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <HAL_IncTick+0x20>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <HAL_IncTick+0x24>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4413      	add	r3, r2
 8001544:	4a04      	ldr	r2, [pc, #16]	@ (8001558 <HAL_IncTick+0x24>)
 8001546:	6013      	str	r3, [r2, #0]
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	20000008 	.word	0x20000008
 8001558:	20000374 	.word	0x20000374

0800155c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return uwTick;
 8001560:	4b03      	ldr	r3, [pc, #12]	@ (8001570 <HAL_GetTick+0x14>)
 8001562:	681b      	ldr	r3, [r3, #0]
}
 8001564:	4618      	mov	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	20000374 	.word	0x20000374

08001574 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800157c:	f7ff ffee 	bl	800155c <HAL_GetTick>
 8001580:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800158c:	d005      	beq.n	800159a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800158e:	4b0a      	ldr	r3, [pc, #40]	@ (80015b8 <HAL_Delay+0x44>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	461a      	mov	r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	4413      	add	r3, r2
 8001598:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800159a:	bf00      	nop
 800159c:	f7ff ffde 	bl	800155c <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	68fa      	ldr	r2, [r7, #12]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d8f7      	bhi.n	800159c <HAL_Delay+0x28>
  {
  }
}
 80015ac:	bf00      	nop
 80015ae:	bf00      	nop
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000008 	.word	0x20000008

080015bc <__NVIC_SetPriorityGrouping>:
{
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f003 0307 	and.w	r3, r3, #7
 80015ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015cc:	4b0b      	ldr	r3, [pc, #44]	@ (80015fc <__NVIC_SetPriorityGrouping+0x40>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d2:	68ba      	ldr	r2, [r7, #8]
 80015d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015d8:	4013      	ands	r3, r2
 80015da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015e4:	4b06      	ldr	r3, [pc, #24]	@ (8001600 <__NVIC_SetPriorityGrouping+0x44>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ea:	4a04      	ldr	r2, [pc, #16]	@ (80015fc <__NVIC_SetPriorityGrouping+0x40>)
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	60d3      	str	r3, [r2, #12]
}
 80015f0:	bf00      	nop
 80015f2:	3714      	adds	r7, #20
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	e000ed00 	.word	0xe000ed00
 8001600:	05fa0000 	.word	0x05fa0000

08001604 <__NVIC_GetPriorityGrouping>:
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001608:	4b04      	ldr	r3, [pc, #16]	@ (800161c <__NVIC_GetPriorityGrouping+0x18>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	0a1b      	lsrs	r3, r3, #8
 800160e:	f003 0307 	and.w	r3, r3, #7
}
 8001612:	4618      	mov	r0, r3
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <__NVIC_SetPriority>:
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	6039      	str	r1, [r7, #0]
 800162a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001630:	2b00      	cmp	r3, #0
 8001632:	db0a      	blt.n	800164a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	b2da      	uxtb	r2, r3
 8001638:	490c      	ldr	r1, [pc, #48]	@ (800166c <__NVIC_SetPriority+0x4c>)
 800163a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163e:	0112      	lsls	r2, r2, #4
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	440b      	add	r3, r1
 8001644:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001648:	e00a      	b.n	8001660 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	b2da      	uxtb	r2, r3
 800164e:	4908      	ldr	r1, [pc, #32]	@ (8001670 <__NVIC_SetPriority+0x50>)
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	f003 030f 	and.w	r3, r3, #15
 8001656:	3b04      	subs	r3, #4
 8001658:	0112      	lsls	r2, r2, #4
 800165a:	b2d2      	uxtb	r2, r2
 800165c:	440b      	add	r3, r1
 800165e:	761a      	strb	r2, [r3, #24]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	e000e100 	.word	0xe000e100
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <NVIC_EncodePriority>:
{
 8001674:	b480      	push	{r7}
 8001676:	b089      	sub	sp, #36	@ 0x24
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	f1c3 0307 	rsb	r3, r3, #7
 800168e:	2b04      	cmp	r3, #4
 8001690:	bf28      	it	cs
 8001692:	2304      	movcs	r3, #4
 8001694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	3304      	adds	r3, #4
 800169a:	2b06      	cmp	r3, #6
 800169c:	d902      	bls.n	80016a4 <NVIC_EncodePriority+0x30>
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	3b03      	subs	r3, #3
 80016a2:	e000      	b.n	80016a6 <NVIC_EncodePriority+0x32>
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	43da      	mvns	r2, r3
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	401a      	ands	r2, r3
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016bc:	f04f 31ff 	mov.w	r1, #4294967295
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	fa01 f303 	lsl.w	r3, r1, r3
 80016c6:	43d9      	mvns	r1, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016cc:	4313      	orrs	r3, r2
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3724      	adds	r7, #36	@ 0x24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
	...

080016dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016ec:	d301      	bcc.n	80016f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ee:	2301      	movs	r3, #1
 80016f0:	e00f      	b.n	8001712 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016f2:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <SysTick_Config+0x40>)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016fa:	210f      	movs	r1, #15
 80016fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001700:	f7ff ff8e 	bl	8001620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001704:	4b05      	ldr	r3, [pc, #20]	@ (800171c <SysTick_Config+0x40>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800170a:	4b04      	ldr	r3, [pc, #16]	@ (800171c <SysTick_Config+0x40>)
 800170c:	2207      	movs	r2, #7
 800170e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	e000e010 	.word	0xe000e010

08001720 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff ff47 	bl	80015bc <__NVIC_SetPriorityGrouping>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001736:	b580      	push	{r7, lr}
 8001738:	b086      	sub	sp, #24
 800173a:	af00      	add	r7, sp, #0
 800173c:	4603      	mov	r3, r0
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
 8001742:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001748:	f7ff ff5c 	bl	8001604 <__NVIC_GetPriorityGrouping>
 800174c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	68b9      	ldr	r1, [r7, #8]
 8001752:	6978      	ldr	r0, [r7, #20]
 8001754:	f7ff ff8e 	bl	8001674 <NVIC_EncodePriority>
 8001758:	4602      	mov	r2, r0
 800175a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800175e:	4611      	mov	r1, r2
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff5d 	bl	8001620 <__NVIC_SetPriority>
}
 8001766:	bf00      	nop
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff ffb0 	bl	80016dc <SysTick_Config>
 800177c:	4603      	mov	r3, r0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001788:	b480      	push	{r7}
 800178a:	b089      	sub	sp, #36	@ 0x24
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001792:	2300      	movs	r3, #0
 8001794:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001796:	2300      	movs	r3, #0
 8001798:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800179a:	2300      	movs	r3, #0
 800179c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800179e:	2300      	movs	r3, #0
 80017a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80017a2:	2300      	movs	r3, #0
 80017a4:	61fb      	str	r3, [r7, #28]
 80017a6:	e175      	b.n	8001a94 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80017a8:	2201      	movs	r2, #1
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	697a      	ldr	r2, [r7, #20]
 80017b8:	4013      	ands	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	f040 8164 	bne.w	8001a8e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f003 0303 	and.w	r3, r3, #3
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d005      	beq.n	80017de <HAL_GPIO_Init+0x56>
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f003 0303 	and.w	r3, r3, #3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d130      	bne.n	8001840 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	2203      	movs	r2, #3
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43db      	mvns	r3, r3
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	4013      	ands	r3, r2
 80017f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	68da      	ldr	r2, [r3, #12]
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	69ba      	ldr	r2, [r7, #24]
 8001804:	4313      	orrs	r3, r2
 8001806:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001814:	2201      	movs	r2, #1
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	43db      	mvns	r3, r3
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	4013      	ands	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	091b      	lsrs	r3, r3, #4
 800182a:	f003 0201 	and.w	r2, r3, #1
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	69ba      	ldr	r2, [r7, #24]
 8001836:	4313      	orrs	r3, r2
 8001838:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f003 0303 	and.w	r3, r3, #3
 8001848:	2b03      	cmp	r3, #3
 800184a:	d017      	beq.n	800187c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	2203      	movs	r2, #3
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	43db      	mvns	r3, r3
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4013      	ands	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	689a      	ldr	r2, [r3, #8]
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	4313      	orrs	r3, r2
 8001874:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d123      	bne.n	80018d0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	08da      	lsrs	r2, r3, #3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	3208      	adds	r2, #8
 8001890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001894:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	f003 0307 	and.w	r3, r3, #7
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	220f      	movs	r2, #15
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	691a      	ldr	r2, [r3, #16]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	f003 0307 	and.w	r3, r3, #7
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	4313      	orrs	r3, r2
 80018c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	08da      	lsrs	r2, r3, #3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	3208      	adds	r2, #8
 80018ca:	69b9      	ldr	r1, [r7, #24]
 80018cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	2203      	movs	r2, #3
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4013      	ands	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 0203 	and.w	r2, r3, #3
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800190c:	2b00      	cmp	r3, #0
 800190e:	f000 80be 	beq.w	8001a8e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001912:	4b66      	ldr	r3, [pc, #408]	@ (8001aac <HAL_GPIO_Init+0x324>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001916:	4a65      	ldr	r2, [pc, #404]	@ (8001aac <HAL_GPIO_Init+0x324>)
 8001918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800191c:	6453      	str	r3, [r2, #68]	@ 0x44
 800191e:	4b63      	ldr	r3, [pc, #396]	@ (8001aac <HAL_GPIO_Init+0x324>)
 8001920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001922:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800192a:	4a61      	ldr	r2, [pc, #388]	@ (8001ab0 <HAL_GPIO_Init+0x328>)
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	089b      	lsrs	r3, r3, #2
 8001930:	3302      	adds	r3, #2
 8001932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001936:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	f003 0303 	and.w	r3, r3, #3
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	220f      	movs	r2, #15
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	43db      	mvns	r3, r3
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	4013      	ands	r3, r2
 800194c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a58      	ldr	r2, [pc, #352]	@ (8001ab4 <HAL_GPIO_Init+0x32c>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d037      	beq.n	80019c6 <HAL_GPIO_Init+0x23e>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a57      	ldr	r2, [pc, #348]	@ (8001ab8 <HAL_GPIO_Init+0x330>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d031      	beq.n	80019c2 <HAL_GPIO_Init+0x23a>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a56      	ldr	r2, [pc, #344]	@ (8001abc <HAL_GPIO_Init+0x334>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d02b      	beq.n	80019be <HAL_GPIO_Init+0x236>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a55      	ldr	r2, [pc, #340]	@ (8001ac0 <HAL_GPIO_Init+0x338>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d025      	beq.n	80019ba <HAL_GPIO_Init+0x232>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a54      	ldr	r2, [pc, #336]	@ (8001ac4 <HAL_GPIO_Init+0x33c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d01f      	beq.n	80019b6 <HAL_GPIO_Init+0x22e>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a53      	ldr	r2, [pc, #332]	@ (8001ac8 <HAL_GPIO_Init+0x340>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d019      	beq.n	80019b2 <HAL_GPIO_Init+0x22a>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a52      	ldr	r2, [pc, #328]	@ (8001acc <HAL_GPIO_Init+0x344>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d013      	beq.n	80019ae <HAL_GPIO_Init+0x226>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a51      	ldr	r2, [pc, #324]	@ (8001ad0 <HAL_GPIO_Init+0x348>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d00d      	beq.n	80019aa <HAL_GPIO_Init+0x222>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a50      	ldr	r2, [pc, #320]	@ (8001ad4 <HAL_GPIO_Init+0x34c>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d007      	beq.n	80019a6 <HAL_GPIO_Init+0x21e>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a4f      	ldr	r2, [pc, #316]	@ (8001ad8 <HAL_GPIO_Init+0x350>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d101      	bne.n	80019a2 <HAL_GPIO_Init+0x21a>
 800199e:	2309      	movs	r3, #9
 80019a0:	e012      	b.n	80019c8 <HAL_GPIO_Init+0x240>
 80019a2:	230a      	movs	r3, #10
 80019a4:	e010      	b.n	80019c8 <HAL_GPIO_Init+0x240>
 80019a6:	2308      	movs	r3, #8
 80019a8:	e00e      	b.n	80019c8 <HAL_GPIO_Init+0x240>
 80019aa:	2307      	movs	r3, #7
 80019ac:	e00c      	b.n	80019c8 <HAL_GPIO_Init+0x240>
 80019ae:	2306      	movs	r3, #6
 80019b0:	e00a      	b.n	80019c8 <HAL_GPIO_Init+0x240>
 80019b2:	2305      	movs	r3, #5
 80019b4:	e008      	b.n	80019c8 <HAL_GPIO_Init+0x240>
 80019b6:	2304      	movs	r3, #4
 80019b8:	e006      	b.n	80019c8 <HAL_GPIO_Init+0x240>
 80019ba:	2303      	movs	r3, #3
 80019bc:	e004      	b.n	80019c8 <HAL_GPIO_Init+0x240>
 80019be:	2302      	movs	r3, #2
 80019c0:	e002      	b.n	80019c8 <HAL_GPIO_Init+0x240>
 80019c2:	2301      	movs	r3, #1
 80019c4:	e000      	b.n	80019c8 <HAL_GPIO_Init+0x240>
 80019c6:	2300      	movs	r3, #0
 80019c8:	69fa      	ldr	r2, [r7, #28]
 80019ca:	f002 0203 	and.w	r2, r2, #3
 80019ce:	0092      	lsls	r2, r2, #2
 80019d0:	4093      	lsls	r3, r2
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80019d8:	4935      	ldr	r1, [pc, #212]	@ (8001ab0 <HAL_GPIO_Init+0x328>)
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	089b      	lsrs	r3, r3, #2
 80019de:	3302      	adds	r3, #2
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019e6:	4b3d      	ldr	r3, [pc, #244]	@ (8001adc <HAL_GPIO_Init+0x354>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	43db      	mvns	r3, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4013      	ands	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a0a:	4a34      	ldr	r2, [pc, #208]	@ (8001adc <HAL_GPIO_Init+0x354>)
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a10:	4b32      	ldr	r3, [pc, #200]	@ (8001adc <HAL_GPIO_Init+0x354>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d003      	beq.n	8001a34 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a34:	4a29      	ldr	r2, [pc, #164]	@ (8001adc <HAL_GPIO_Init+0x354>)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a3a:	4b28      	ldr	r3, [pc, #160]	@ (8001adc <HAL_GPIO_Init+0x354>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	43db      	mvns	r3, r3
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4013      	ands	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d003      	beq.n	8001a5e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a5e:	4a1f      	ldr	r2, [pc, #124]	@ (8001adc <HAL_GPIO_Init+0x354>)
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a64:	4b1d      	ldr	r3, [pc, #116]	@ (8001adc <HAL_GPIO_Init+0x354>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	4013      	ands	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d003      	beq.n	8001a88 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a88:	4a14      	ldr	r2, [pc, #80]	@ (8001adc <HAL_GPIO_Init+0x354>)
 8001a8a:	69bb      	ldr	r3, [r7, #24]
 8001a8c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	3301      	adds	r3, #1
 8001a92:	61fb      	str	r3, [r7, #28]
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	2b0f      	cmp	r3, #15
 8001a98:	f67f ae86 	bls.w	80017a8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001a9c:	bf00      	nop
 8001a9e:	bf00      	nop
 8001aa0:	3724      	adds	r7, #36	@ 0x24
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	40023800 	.word	0x40023800
 8001ab0:	40013800 	.word	0x40013800
 8001ab4:	40020000 	.word	0x40020000
 8001ab8:	40020400 	.word	0x40020400
 8001abc:	40020800 	.word	0x40020800
 8001ac0:	40020c00 	.word	0x40020c00
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	40021400 	.word	0x40021400
 8001acc:	40021800 	.word	0x40021800
 8001ad0:	40021c00 	.word	0x40021c00
 8001ad4:	40022000 	.word	0x40022000
 8001ad8:	40022400 	.word	0x40022400
 8001adc:	40013c00 	.word	0x40013c00

08001ae0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	460b      	mov	r3, r1
 8001aea:	807b      	strh	r3, [r7, #2]
 8001aec:	4613      	mov	r3, r2
 8001aee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001af0:	787b      	ldrb	r3, [r7, #1]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001af6:	887a      	ldrh	r2, [r7, #2]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001afc:	e003      	b.n	8001b06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001afe:	887b      	ldrh	r3, [r7, #2]
 8001b00:	041a      	lsls	r2, r3, #16
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	619a      	str	r2, [r3, #24]
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b085      	sub	sp, #20
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	695b      	ldr	r3, [r3, #20]
 8001b22:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b24:	887a      	ldrh	r2, [r7, #2]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	041a      	lsls	r2, r3, #16
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	43d9      	mvns	r1, r3
 8001b30:	887b      	ldrh	r3, [r7, #2]
 8001b32:	400b      	ands	r3, r1
 8001b34:	431a      	orrs	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	619a      	str	r2, [r3, #24]
}
 8001b3a:	bf00      	nop
 8001b3c:	3714      	adds	r7, #20
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
	...

08001b48 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b52:	4b23      	ldr	r3, [pc, #140]	@ (8001be0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b56:	4a22      	ldr	r2, [pc, #136]	@ (8001be0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001b58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b5e:	4b20      	ldr	r3, [pc, #128]	@ (8001be0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b66:	603b      	str	r3, [r7, #0]
 8001b68:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001be4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a1d      	ldr	r2, [pc, #116]	@ (8001be4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b74:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b76:	f7ff fcf1 	bl	800155c <HAL_GetTick>
 8001b7a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001b7c:	e009      	b.n	8001b92 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001b7e:	f7ff fced 	bl	800155c <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b8c:	d901      	bls.n	8001b92 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e022      	b.n	8001bd8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001b92:	4b14      	ldr	r3, [pc, #80]	@ (8001be4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b9e:	d1ee      	bne.n	8001b7e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001ba0:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a0f      	ldr	r2, [pc, #60]	@ (8001be4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ba6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001baa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bac:	f7ff fcd6 	bl	800155c <HAL_GetTick>
 8001bb0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001bb2:	e009      	b.n	8001bc8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001bb4:	f7ff fcd2 	bl	800155c <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bc2:	d901      	bls.n	8001bc8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e007      	b.n	8001bd8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001bc8:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001bd4:	d1ee      	bne.n	8001bb4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40023800 	.word	0x40023800
 8001be4:	40007000 	.word	0x40007000

08001be8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e291      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 8087 	beq.w	8001d1a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c0c:	4b96      	ldr	r3, [pc, #600]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f003 030c 	and.w	r3, r3, #12
 8001c14:	2b04      	cmp	r3, #4
 8001c16:	d00c      	beq.n	8001c32 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c18:	4b93      	ldr	r3, [pc, #588]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f003 030c 	and.w	r3, r3, #12
 8001c20:	2b08      	cmp	r3, #8
 8001c22:	d112      	bne.n	8001c4a <HAL_RCC_OscConfig+0x62>
 8001c24:	4b90      	ldr	r3, [pc, #576]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c30:	d10b      	bne.n	8001c4a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c32:	4b8d      	ldr	r3, [pc, #564]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d06c      	beq.n	8001d18 <HAL_RCC_OscConfig+0x130>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d168      	bne.n	8001d18 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e26b      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c52:	d106      	bne.n	8001c62 <HAL_RCC_OscConfig+0x7a>
 8001c54:	4b84      	ldr	r3, [pc, #528]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a83      	ldr	r2, [pc, #524]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c5e:	6013      	str	r3, [r2, #0]
 8001c60:	e02e      	b.n	8001cc0 <HAL_RCC_OscConfig+0xd8>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d10c      	bne.n	8001c84 <HAL_RCC_OscConfig+0x9c>
 8001c6a:	4b7f      	ldr	r3, [pc, #508]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a7e      	ldr	r2, [pc, #504]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c74:	6013      	str	r3, [r2, #0]
 8001c76:	4b7c      	ldr	r3, [pc, #496]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a7b      	ldr	r2, [pc, #492]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c80:	6013      	str	r3, [r2, #0]
 8001c82:	e01d      	b.n	8001cc0 <HAL_RCC_OscConfig+0xd8>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c8c:	d10c      	bne.n	8001ca8 <HAL_RCC_OscConfig+0xc0>
 8001c8e:	4b76      	ldr	r3, [pc, #472]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a75      	ldr	r2, [pc, #468]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c98:	6013      	str	r3, [r2, #0]
 8001c9a:	4b73      	ldr	r3, [pc, #460]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a72      	ldr	r2, [pc, #456]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001ca0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ca4:	6013      	str	r3, [r2, #0]
 8001ca6:	e00b      	b.n	8001cc0 <HAL_RCC_OscConfig+0xd8>
 8001ca8:	4b6f      	ldr	r3, [pc, #444]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a6e      	ldr	r2, [pc, #440]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001cae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cb2:	6013      	str	r3, [r2, #0]
 8001cb4:	4b6c      	ldr	r3, [pc, #432]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a6b      	ldr	r2, [pc, #428]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001cba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d013      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc8:	f7ff fc48 	bl	800155c <HAL_GetTick>
 8001ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cd0:	f7ff fc44 	bl	800155c <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b64      	cmp	r3, #100	@ 0x64
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e21f      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ce2:	4b61      	ldr	r3, [pc, #388]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d0f0      	beq.n	8001cd0 <HAL_RCC_OscConfig+0xe8>
 8001cee:	e014      	b.n	8001d1a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf0:	f7ff fc34 	bl	800155c <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf8:	f7ff fc30 	bl	800155c <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b64      	cmp	r3, #100	@ 0x64
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e20b      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d0a:	4b57      	ldr	r3, [pc, #348]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x110>
 8001d16:	e000      	b.n	8001d1a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d069      	beq.n	8001dfa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d26:	4b50      	ldr	r3, [pc, #320]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f003 030c 	and.w	r3, r3, #12
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d00b      	beq.n	8001d4a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d32:	4b4d      	ldr	r3, [pc, #308]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	f003 030c 	and.w	r3, r3, #12
 8001d3a:	2b08      	cmp	r3, #8
 8001d3c:	d11c      	bne.n	8001d78 <HAL_RCC_OscConfig+0x190>
 8001d3e:	4b4a      	ldr	r3, [pc, #296]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d116      	bne.n	8001d78 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d4a:	4b47      	ldr	r3, [pc, #284]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d005      	beq.n	8001d62 <HAL_RCC_OscConfig+0x17a>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d001      	beq.n	8001d62 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e1df      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d62:	4b41      	ldr	r3, [pc, #260]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	493d      	ldr	r1, [pc, #244]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001d72:	4313      	orrs	r3, r2
 8001d74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d76:	e040      	b.n	8001dfa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d023      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d80:	4b39      	ldr	r3, [pc, #228]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a38      	ldr	r2, [pc, #224]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8c:	f7ff fbe6 	bl	800155c <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d94:	f7ff fbe2 	bl	800155c <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e1bd      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001da6:	4b30      	ldr	r3, [pc, #192]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0f0      	beq.n	8001d94 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db2:	4b2d      	ldr	r3, [pc, #180]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	00db      	lsls	r3, r3, #3
 8001dc0:	4929      	ldr	r1, [pc, #164]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	600b      	str	r3, [r1, #0]
 8001dc6:	e018      	b.n	8001dfa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dc8:	4b27      	ldr	r3, [pc, #156]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a26      	ldr	r2, [pc, #152]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001dce:	f023 0301 	bic.w	r3, r3, #1
 8001dd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd4:	f7ff fbc2 	bl	800155c <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ddc:	f7ff fbbe 	bl	800155c <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e199      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dee:	4b1e      	ldr	r3, [pc, #120]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d1f0      	bne.n	8001ddc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d038      	beq.n	8001e78 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d019      	beq.n	8001e42 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e0e:	4b16      	ldr	r3, [pc, #88]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001e10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e12:	4a15      	ldr	r2, [pc, #84]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e1a:	f7ff fb9f 	bl	800155c <HAL_GetTick>
 8001e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e20:	e008      	b.n	8001e34 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e22:	f7ff fb9b 	bl	800155c <HAL_GetTick>
 8001e26:	4602      	mov	r2, r0
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d901      	bls.n	8001e34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e176      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e34:	4b0c      	ldr	r3, [pc, #48]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001e36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d0f0      	beq.n	8001e22 <HAL_RCC_OscConfig+0x23a>
 8001e40:	e01a      	b.n	8001e78 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e42:	4b09      	ldr	r3, [pc, #36]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001e44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e46:	4a08      	ldr	r2, [pc, #32]	@ (8001e68 <HAL_RCC_OscConfig+0x280>)
 8001e48:	f023 0301 	bic.w	r3, r3, #1
 8001e4c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e4e:	f7ff fb85 	bl	800155c <HAL_GetTick>
 8001e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e54:	e00a      	b.n	8001e6c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e56:	f7ff fb81 	bl	800155c <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d903      	bls.n	8001e6c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e15c      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
 8001e68:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e6c:	4b91      	ldr	r3, [pc, #580]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001e6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d1ee      	bne.n	8001e56 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f000 80a4 	beq.w	8001fce <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e86:	4b8b      	ldr	r3, [pc, #556]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d10d      	bne.n	8001eae <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e92:	4b88      	ldr	r3, [pc, #544]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e96:	4a87      	ldr	r2, [pc, #540]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001e98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e9e:	4b85      	ldr	r3, [pc, #532]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ea6:	60bb      	str	r3, [r7, #8]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eae:	4b82      	ldr	r3, [pc, #520]	@ (80020b8 <HAL_RCC_OscConfig+0x4d0>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d118      	bne.n	8001eec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001eba:	4b7f      	ldr	r3, [pc, #508]	@ (80020b8 <HAL_RCC_OscConfig+0x4d0>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a7e      	ldr	r2, [pc, #504]	@ (80020b8 <HAL_RCC_OscConfig+0x4d0>)
 8001ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ec4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ec6:	f7ff fb49 	bl	800155c <HAL_GetTick>
 8001eca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ecc:	e008      	b.n	8001ee0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ece:	f7ff fb45 	bl	800155c <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b64      	cmp	r3, #100	@ 0x64
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e120      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ee0:	4b75      	ldr	r3, [pc, #468]	@ (80020b8 <HAL_RCC_OscConfig+0x4d0>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d0f0      	beq.n	8001ece <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d106      	bne.n	8001f02 <HAL_RCC_OscConfig+0x31a>
 8001ef4:	4b6f      	ldr	r3, [pc, #444]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001ef6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ef8:	4a6e      	ldr	r2, [pc, #440]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001efa:	f043 0301 	orr.w	r3, r3, #1
 8001efe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f00:	e02d      	b.n	8001f5e <HAL_RCC_OscConfig+0x376>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d10c      	bne.n	8001f24 <HAL_RCC_OscConfig+0x33c>
 8001f0a:	4b6a      	ldr	r3, [pc, #424]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f0e:	4a69      	ldr	r2, [pc, #420]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f10:	f023 0301 	bic.w	r3, r3, #1
 8001f14:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f16:	4b67      	ldr	r3, [pc, #412]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f1a:	4a66      	ldr	r2, [pc, #408]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f1c:	f023 0304 	bic.w	r3, r3, #4
 8001f20:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f22:	e01c      	b.n	8001f5e <HAL_RCC_OscConfig+0x376>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	2b05      	cmp	r3, #5
 8001f2a:	d10c      	bne.n	8001f46 <HAL_RCC_OscConfig+0x35e>
 8001f2c:	4b61      	ldr	r3, [pc, #388]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f30:	4a60      	ldr	r2, [pc, #384]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f32:	f043 0304 	orr.w	r3, r3, #4
 8001f36:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f38:	4b5e      	ldr	r3, [pc, #376]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f3c:	4a5d      	ldr	r2, [pc, #372]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f3e:	f043 0301 	orr.w	r3, r3, #1
 8001f42:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f44:	e00b      	b.n	8001f5e <HAL_RCC_OscConfig+0x376>
 8001f46:	4b5b      	ldr	r3, [pc, #364]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f4a:	4a5a      	ldr	r2, [pc, #360]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f4c:	f023 0301 	bic.w	r3, r3, #1
 8001f50:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f52:	4b58      	ldr	r3, [pc, #352]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f56:	4a57      	ldr	r2, [pc, #348]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f58:	f023 0304 	bic.w	r3, r3, #4
 8001f5c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d015      	beq.n	8001f92 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f66:	f7ff faf9 	bl	800155c <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f6c:	e00a      	b.n	8001f84 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6e:	f7ff faf5 	bl	800155c <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e0ce      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f84:	4b4b      	ldr	r3, [pc, #300]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f88:	f003 0302 	and.w	r3, r3, #2
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d0ee      	beq.n	8001f6e <HAL_RCC_OscConfig+0x386>
 8001f90:	e014      	b.n	8001fbc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f92:	f7ff fae3 	bl	800155c <HAL_GetTick>
 8001f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f98:	e00a      	b.n	8001fb0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f9a:	f7ff fadf 	bl	800155c <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d901      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e0b8      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fb0:	4b40      	ldr	r3, [pc, #256]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1ee      	bne.n	8001f9a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fbc:	7dfb      	ldrb	r3, [r7, #23]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d105      	bne.n	8001fce <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fc2:	4b3c      	ldr	r3, [pc, #240]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	4a3b      	ldr	r2, [pc, #236]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001fc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fcc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	f000 80a4 	beq.w	8002120 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fd8:	4b36      	ldr	r3, [pc, #216]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	f003 030c 	and.w	r3, r3, #12
 8001fe0:	2b08      	cmp	r3, #8
 8001fe2:	d06b      	beq.n	80020bc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	699b      	ldr	r3, [r3, #24]
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d149      	bne.n	8002080 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fec:	4b31      	ldr	r3, [pc, #196]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a30      	ldr	r2, [pc, #192]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8001ff2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ff6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff8:	f7ff fab0 	bl	800155c <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002000:	f7ff faac 	bl	800155c <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e087      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002012:	4b28      	ldr	r3, [pc, #160]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f0      	bne.n	8002000 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	69da      	ldr	r2, [r3, #28]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a1b      	ldr	r3, [r3, #32]
 8002026:	431a      	orrs	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202c:	019b      	lsls	r3, r3, #6
 800202e:	431a      	orrs	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002034:	085b      	lsrs	r3, r3, #1
 8002036:	3b01      	subs	r3, #1
 8002038:	041b      	lsls	r3, r3, #16
 800203a:	431a      	orrs	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002040:	061b      	lsls	r3, r3, #24
 8002042:	4313      	orrs	r3, r2
 8002044:	4a1b      	ldr	r2, [pc, #108]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8002046:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800204a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800204c:	4b19      	ldr	r3, [pc, #100]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a18      	ldr	r2, [pc, #96]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8002052:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002056:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002058:	f7ff fa80 	bl	800155c <HAL_GetTick>
 800205c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800205e:	e008      	b.n	8002072 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002060:	f7ff fa7c 	bl	800155c <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e057      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002072:	4b10      	ldr	r3, [pc, #64]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d0f0      	beq.n	8002060 <HAL_RCC_OscConfig+0x478>
 800207e:	e04f      	b.n	8002120 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002080:	4b0c      	ldr	r3, [pc, #48]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a0b      	ldr	r2, [pc, #44]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 8002086:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800208a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800208c:	f7ff fa66 	bl	800155c <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002094:	f7ff fa62 	bl	800155c <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e03d      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020a6:	4b03      	ldr	r3, [pc, #12]	@ (80020b4 <HAL_RCC_OscConfig+0x4cc>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f0      	bne.n	8002094 <HAL_RCC_OscConfig+0x4ac>
 80020b2:	e035      	b.n	8002120 <HAL_RCC_OscConfig+0x538>
 80020b4:	40023800 	.word	0x40023800
 80020b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80020bc:	4b1b      	ldr	r3, [pc, #108]	@ (800212c <HAL_RCC_OscConfig+0x544>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d028      	beq.n	800211c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d121      	bne.n	800211c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d11a      	bne.n	800211c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80020ec:	4013      	ands	r3, r2
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80020f2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d111      	bne.n	800211c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002102:	085b      	lsrs	r3, r3, #1
 8002104:	3b01      	subs	r3, #1
 8002106:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002108:	429a      	cmp	r2, r3
 800210a:	d107      	bne.n	800211c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002116:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002118:	429a      	cmp	r2, r3
 800211a:	d001      	beq.n	8002120 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e000      	b.n	8002122 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3718      	adds	r7, #24
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800

08002130 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d101      	bne.n	8002148 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e0d0      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002148:	4b6a      	ldr	r3, [pc, #424]	@ (80022f4 <HAL_RCC_ClockConfig+0x1c4>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 030f 	and.w	r3, r3, #15
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	429a      	cmp	r2, r3
 8002154:	d910      	bls.n	8002178 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002156:	4b67      	ldr	r3, [pc, #412]	@ (80022f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f023 020f 	bic.w	r2, r3, #15
 800215e:	4965      	ldr	r1, [pc, #404]	@ (80022f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	4313      	orrs	r3, r2
 8002164:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002166:	4b63      	ldr	r3, [pc, #396]	@ (80022f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	429a      	cmp	r2, r3
 8002172:	d001      	beq.n	8002178 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e0b8      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0302 	and.w	r3, r3, #2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d020      	beq.n	80021c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d005      	beq.n	800219c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002190:	4b59      	ldr	r3, [pc, #356]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	4a58      	ldr	r2, [pc, #352]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002196:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800219a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0308 	and.w	r3, r3, #8
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d005      	beq.n	80021b4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021a8:	4b53      	ldr	r3, [pc, #332]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	4a52      	ldr	r2, [pc, #328]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 80021ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80021b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021b4:	4b50      	ldr	r3, [pc, #320]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	494d      	ldr	r1, [pc, #308]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 80021c2:	4313      	orrs	r3, r2
 80021c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d040      	beq.n	8002254 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d107      	bne.n	80021ea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021da:	4b47      	ldr	r3, [pc, #284]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d115      	bne.n	8002212 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e07f      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d107      	bne.n	8002202 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f2:	4b41      	ldr	r3, [pc, #260]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d109      	bne.n	8002212 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e073      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002202:	4b3d      	ldr	r3, [pc, #244]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e06b      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002212:	4b39      	ldr	r3, [pc, #228]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f023 0203 	bic.w	r2, r3, #3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	4936      	ldr	r1, [pc, #216]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002220:	4313      	orrs	r3, r2
 8002222:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002224:	f7ff f99a 	bl	800155c <HAL_GetTick>
 8002228:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800222a:	e00a      	b.n	8002242 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800222c:	f7ff f996 	bl	800155c <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800223a:	4293      	cmp	r3, r2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e053      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002242:	4b2d      	ldr	r3, [pc, #180]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 020c 	and.w	r2, r3, #12
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	429a      	cmp	r2, r3
 8002252:	d1eb      	bne.n	800222c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002254:	4b27      	ldr	r3, [pc, #156]	@ (80022f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 030f 	and.w	r3, r3, #15
 800225c:	683a      	ldr	r2, [r7, #0]
 800225e:	429a      	cmp	r2, r3
 8002260:	d210      	bcs.n	8002284 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002262:	4b24      	ldr	r3, [pc, #144]	@ (80022f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f023 020f 	bic.w	r2, r3, #15
 800226a:	4922      	ldr	r1, [pc, #136]	@ (80022f4 <HAL_RCC_ClockConfig+0x1c4>)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	4313      	orrs	r3, r2
 8002270:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002272:	4b20      	ldr	r3, [pc, #128]	@ (80022f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 030f 	and.w	r3, r3, #15
 800227a:	683a      	ldr	r2, [r7, #0]
 800227c:	429a      	cmp	r2, r3
 800227e:	d001      	beq.n	8002284 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e032      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0304 	and.w	r3, r3, #4
 800228c:	2b00      	cmp	r3, #0
 800228e:	d008      	beq.n	80022a2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002290:	4b19      	ldr	r3, [pc, #100]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	4916      	ldr	r1, [pc, #88]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0308 	and.w	r3, r3, #8
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d009      	beq.n	80022c2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022ae:	4b12      	ldr	r3, [pc, #72]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	490e      	ldr	r1, [pc, #56]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022c2:	f000 f821 	bl	8002308 <HAL_RCC_GetSysClockFreq>
 80022c6:	4602      	mov	r2, r0
 80022c8:	4b0b      	ldr	r3, [pc, #44]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	091b      	lsrs	r3, r3, #4
 80022ce:	f003 030f 	and.w	r3, r3, #15
 80022d2:	490a      	ldr	r1, [pc, #40]	@ (80022fc <HAL_RCC_ClockConfig+0x1cc>)
 80022d4:	5ccb      	ldrb	r3, [r1, r3]
 80022d6:	fa22 f303 	lsr.w	r3, r2, r3
 80022da:	4a09      	ldr	r2, [pc, #36]	@ (8002300 <HAL_RCC_ClockConfig+0x1d0>)
 80022dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80022de:	4b09      	ldr	r3, [pc, #36]	@ (8002304 <HAL_RCC_ClockConfig+0x1d4>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff f8f6 	bl	80014d4 <HAL_InitTick>

  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40023c00 	.word	0x40023c00
 80022f8:	40023800 	.word	0x40023800
 80022fc:	08005900 	.word	0x08005900
 8002300:	20000000 	.word	0x20000000
 8002304:	20000004 	.word	0x20000004

08002308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800230c:	b090      	sub	sp, #64	@ 0x40
 800230e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002310:	2300      	movs	r3, #0
 8002312:	637b      	str	r3, [r7, #52]	@ 0x34
 8002314:	2300      	movs	r3, #0
 8002316:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002318:	2300      	movs	r3, #0
 800231a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800231c:	2300      	movs	r3, #0
 800231e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002320:	4b59      	ldr	r3, [pc, #356]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x180>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f003 030c 	and.w	r3, r3, #12
 8002328:	2b08      	cmp	r3, #8
 800232a:	d00d      	beq.n	8002348 <HAL_RCC_GetSysClockFreq+0x40>
 800232c:	2b08      	cmp	r3, #8
 800232e:	f200 80a1 	bhi.w	8002474 <HAL_RCC_GetSysClockFreq+0x16c>
 8002332:	2b00      	cmp	r3, #0
 8002334:	d002      	beq.n	800233c <HAL_RCC_GetSysClockFreq+0x34>
 8002336:	2b04      	cmp	r3, #4
 8002338:	d003      	beq.n	8002342 <HAL_RCC_GetSysClockFreq+0x3a>
 800233a:	e09b      	b.n	8002474 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800233c:	4b53      	ldr	r3, [pc, #332]	@ (800248c <HAL_RCC_GetSysClockFreq+0x184>)
 800233e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002340:	e09b      	b.n	800247a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002342:	4b53      	ldr	r3, [pc, #332]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x188>)
 8002344:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002346:	e098      	b.n	800247a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002348:	4b4f      	ldr	r3, [pc, #316]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x180>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002350:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002352:	4b4d      	ldr	r3, [pc, #308]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x180>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d028      	beq.n	80023b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800235e:	4b4a      	ldr	r3, [pc, #296]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x180>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	099b      	lsrs	r3, r3, #6
 8002364:	2200      	movs	r2, #0
 8002366:	623b      	str	r3, [r7, #32]
 8002368:	627a      	str	r2, [r7, #36]	@ 0x24
 800236a:	6a3b      	ldr	r3, [r7, #32]
 800236c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002370:	2100      	movs	r1, #0
 8002372:	4b47      	ldr	r3, [pc, #284]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x188>)
 8002374:	fb03 f201 	mul.w	r2, r3, r1
 8002378:	2300      	movs	r3, #0
 800237a:	fb00 f303 	mul.w	r3, r0, r3
 800237e:	4413      	add	r3, r2
 8002380:	4a43      	ldr	r2, [pc, #268]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x188>)
 8002382:	fba0 1202 	umull	r1, r2, r0, r2
 8002386:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002388:	460a      	mov	r2, r1
 800238a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800238c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800238e:	4413      	add	r3, r2
 8002390:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002394:	2200      	movs	r2, #0
 8002396:	61bb      	str	r3, [r7, #24]
 8002398:	61fa      	str	r2, [r7, #28]
 800239a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800239e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80023a2:	f7fd ff35 	bl	8000210 <__aeabi_uldivmod>
 80023a6:	4602      	mov	r2, r0
 80023a8:	460b      	mov	r3, r1
 80023aa:	4613      	mov	r3, r2
 80023ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023ae:	e053      	b.n	8002458 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023b0:	4b35      	ldr	r3, [pc, #212]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x180>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	099b      	lsrs	r3, r3, #6
 80023b6:	2200      	movs	r2, #0
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	617a      	str	r2, [r7, #20]
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80023c2:	f04f 0b00 	mov.w	fp, #0
 80023c6:	4652      	mov	r2, sl
 80023c8:	465b      	mov	r3, fp
 80023ca:	f04f 0000 	mov.w	r0, #0
 80023ce:	f04f 0100 	mov.w	r1, #0
 80023d2:	0159      	lsls	r1, r3, #5
 80023d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023d8:	0150      	lsls	r0, r2, #5
 80023da:	4602      	mov	r2, r0
 80023dc:	460b      	mov	r3, r1
 80023de:	ebb2 080a 	subs.w	r8, r2, sl
 80023e2:	eb63 090b 	sbc.w	r9, r3, fp
 80023e6:	f04f 0200 	mov.w	r2, #0
 80023ea:	f04f 0300 	mov.w	r3, #0
 80023ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80023f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80023f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80023fa:	ebb2 0408 	subs.w	r4, r2, r8
 80023fe:	eb63 0509 	sbc.w	r5, r3, r9
 8002402:	f04f 0200 	mov.w	r2, #0
 8002406:	f04f 0300 	mov.w	r3, #0
 800240a:	00eb      	lsls	r3, r5, #3
 800240c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002410:	00e2      	lsls	r2, r4, #3
 8002412:	4614      	mov	r4, r2
 8002414:	461d      	mov	r5, r3
 8002416:	eb14 030a 	adds.w	r3, r4, sl
 800241a:	603b      	str	r3, [r7, #0]
 800241c:	eb45 030b 	adc.w	r3, r5, fp
 8002420:	607b      	str	r3, [r7, #4]
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	f04f 0300 	mov.w	r3, #0
 800242a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800242e:	4629      	mov	r1, r5
 8002430:	028b      	lsls	r3, r1, #10
 8002432:	4621      	mov	r1, r4
 8002434:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002438:	4621      	mov	r1, r4
 800243a:	028a      	lsls	r2, r1, #10
 800243c:	4610      	mov	r0, r2
 800243e:	4619      	mov	r1, r3
 8002440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002442:	2200      	movs	r2, #0
 8002444:	60bb      	str	r3, [r7, #8]
 8002446:	60fa      	str	r2, [r7, #12]
 8002448:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800244c:	f7fd fee0 	bl	8000210 <__aeabi_uldivmod>
 8002450:	4602      	mov	r2, r0
 8002452:	460b      	mov	r3, r1
 8002454:	4613      	mov	r3, r2
 8002456:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002458:	4b0b      	ldr	r3, [pc, #44]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x180>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	0c1b      	lsrs	r3, r3, #16
 800245e:	f003 0303 	and.w	r3, r3, #3
 8002462:	3301      	adds	r3, #1
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002468:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800246a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800246c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002470:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002472:	e002      	b.n	800247a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002474:	4b05      	ldr	r3, [pc, #20]	@ (800248c <HAL_RCC_GetSysClockFreq+0x184>)
 8002476:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002478:	bf00      	nop
    }
  }
  return sysclockfreq;
 800247a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800247c:	4618      	mov	r0, r3
 800247e:	3740      	adds	r7, #64	@ 0x40
 8002480:	46bd      	mov	sp, r7
 8002482:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002486:	bf00      	nop
 8002488:	40023800 	.word	0x40023800
 800248c:	00f42400 	.word	0x00f42400
 8002490:	017d7840 	.word	0x017d7840

08002494 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002498:	4b03      	ldr	r3, [pc, #12]	@ (80024a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800249a:	681b      	ldr	r3, [r3, #0]
}
 800249c:	4618      	mov	r0, r3
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	20000000 	.word	0x20000000

080024ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024b0:	f7ff fff0 	bl	8002494 <HAL_RCC_GetHCLKFreq>
 80024b4:	4602      	mov	r2, r0
 80024b6:	4b05      	ldr	r3, [pc, #20]	@ (80024cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	0a9b      	lsrs	r3, r3, #10
 80024bc:	f003 0307 	and.w	r3, r3, #7
 80024c0:	4903      	ldr	r1, [pc, #12]	@ (80024d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024c2:	5ccb      	ldrb	r3, [r1, r3]
 80024c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40023800 	.word	0x40023800
 80024d0:	08005910 	.word	0x08005910

080024d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024d8:	f7ff ffdc 	bl	8002494 <HAL_RCC_GetHCLKFreq>
 80024dc:	4602      	mov	r2, r0
 80024de:	4b05      	ldr	r3, [pc, #20]	@ (80024f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	0b5b      	lsrs	r3, r3, #13
 80024e4:	f003 0307 	and.w	r3, r3, #7
 80024e8:	4903      	ldr	r1, [pc, #12]	@ (80024f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024ea:	5ccb      	ldrb	r3, [r1, r3]
 80024ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40023800 	.word	0x40023800
 80024f8:	08005910 	.word	0x08005910

080024fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b088      	sub	sp, #32
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002508:	2300      	movs	r3, #0
 800250a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800250c:	2300      	movs	r3, #0
 800250e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002510:	2300      	movs	r3, #0
 8002512:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002514:	2300      	movs	r3, #0
 8002516:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d012      	beq.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002524:	4b69      	ldr	r3, [pc, #420]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	4a68      	ldr	r2, [pc, #416]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800252a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800252e:	6093      	str	r3, [r2, #8]
 8002530:	4b66      	ldr	r3, [pc, #408]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002538:	4964      	ldr	r1, [pc, #400]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800253a:	4313      	orrs	r3, r2
 800253c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002546:	2301      	movs	r3, #1
 8002548:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d017      	beq.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002556:	4b5d      	ldr	r3, [pc, #372]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002558:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800255c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002564:	4959      	ldr	r1, [pc, #356]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002566:	4313      	orrs	r3, r2
 8002568:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002570:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002574:	d101      	bne.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002576:	2301      	movs	r3, #1
 8002578:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002582:	2301      	movs	r3, #1
 8002584:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d017      	beq.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002592:	4b4e      	ldr	r3, [pc, #312]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002594:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002598:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a0:	494a      	ldr	r1, [pc, #296]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025b0:	d101      	bne.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80025b2:	2301      	movs	r3, #1
 80025b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80025be:	2301      	movs	r3, #1
 80025c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80025ce:	2301      	movs	r3, #1
 80025d0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0320 	and.w	r3, r3, #32
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f000 808b 	beq.w	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80025e0:	4b3a      	ldr	r3, [pc, #232]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e4:	4a39      	ldr	r2, [pc, #228]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ec:	4b37      	ldr	r3, [pc, #220]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80025f8:	4b35      	ldr	r3, [pc, #212]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a34      	ldr	r2, [pc, #208]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80025fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002602:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002604:	f7fe ffaa 	bl	800155c <HAL_GetTick>
 8002608:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800260a:	e008      	b.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800260c:	f7fe ffa6 	bl	800155c <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b64      	cmp	r3, #100	@ 0x64
 8002618:	d901      	bls.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e357      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800261e:	4b2c      	ldr	r3, [pc, #176]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f0      	beq.n	800260c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800262a:	4b28      	ldr	r3, [pc, #160]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800262c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800262e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002632:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d035      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	429a      	cmp	r2, r3
 8002646:	d02e      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002648:	4b20      	ldr	r3, [pc, #128]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800264a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800264c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002650:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002652:	4b1e      	ldr	r3, [pc, #120]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002656:	4a1d      	ldr	r2, [pc, #116]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800265c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800265e:	4b1b      	ldr	r3, [pc, #108]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002662:	4a1a      	ldr	r2, [pc, #104]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002664:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002668:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800266a:	4a18      	ldr	r2, [pc, #96]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002670:	4b16      	ldr	r3, [pc, #88]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b01      	cmp	r3, #1
 800267a:	d114      	bne.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267c:	f7fe ff6e 	bl	800155c <HAL_GetTick>
 8002680:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002682:	e00a      	b.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002684:	f7fe ff6a 	bl	800155c <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002692:	4293      	cmp	r3, r2
 8002694:	d901      	bls.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e319      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800269a:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800269c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0ee      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80026b2:	d111      	bne.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80026b4:	4b05      	ldr	r3, [pc, #20]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026c0:	4b04      	ldr	r3, [pc, #16]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80026c2:	400b      	ands	r3, r1
 80026c4:	4901      	ldr	r1, [pc, #4]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	608b      	str	r3, [r1, #8]
 80026ca:	e00b      	b.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80026cc:	40023800 	.word	0x40023800
 80026d0:	40007000 	.word	0x40007000
 80026d4:	0ffffcff 	.word	0x0ffffcff
 80026d8:	4baa      	ldr	r3, [pc, #680]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	4aa9      	ldr	r2, [pc, #676]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026de:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80026e2:	6093      	str	r3, [r2, #8]
 80026e4:	4ba7      	ldr	r3, [pc, #668]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026f0:	49a4      	ldr	r1, [pc, #656]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0310 	and.w	r3, r3, #16
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d010      	beq.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002702:	4ba0      	ldr	r3, [pc, #640]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002704:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002708:	4a9e      	ldr	r2, [pc, #632]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800270a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800270e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002712:	4b9c      	ldr	r3, [pc, #624]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002714:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800271c:	4999      	ldr	r1, [pc, #612]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800271e:	4313      	orrs	r3, r2
 8002720:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d00a      	beq.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002730:	4b94      	ldr	r3, [pc, #592]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002736:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800273e:	4991      	ldr	r1, [pc, #580]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002740:	4313      	orrs	r3, r2
 8002742:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00a      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002752:	4b8c      	ldr	r3, [pc, #560]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002758:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002760:	4988      	ldr	r1, [pc, #544]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002762:	4313      	orrs	r3, r2
 8002764:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00a      	beq.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002774:	4b83      	ldr	r3, [pc, #524]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002782:	4980      	ldr	r1, [pc, #512]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002784:	4313      	orrs	r3, r2
 8002786:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00a      	beq.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002796:	4b7b      	ldr	r3, [pc, #492]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800279c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027a4:	4977      	ldr	r1, [pc, #476]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d00a      	beq.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027b8:	4b72      	ldr	r3, [pc, #456]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027be:	f023 0203 	bic.w	r2, r3, #3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c6:	496f      	ldr	r1, [pc, #444]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00a      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80027da:	4b6a      	ldr	r3, [pc, #424]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e0:	f023 020c 	bic.w	r2, r3, #12
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e8:	4966      	ldr	r1, [pc, #408]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00a      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80027fc:	4b61      	ldr	r3, [pc, #388]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002802:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800280a:	495e      	ldr	r1, [pc, #376]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800280c:	4313      	orrs	r3, r2
 800280e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800281a:	2b00      	cmp	r3, #0
 800281c:	d00a      	beq.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800281e:	4b59      	ldr	r3, [pc, #356]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002824:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800282c:	4955      	ldr	r1, [pc, #340]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800282e:	4313      	orrs	r3, r2
 8002830:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00a      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002840:	4b50      	ldr	r3, [pc, #320]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002846:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800284e:	494d      	ldr	r1, [pc, #308]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002850:	4313      	orrs	r3, r2
 8002852:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800285e:	2b00      	cmp	r3, #0
 8002860:	d00a      	beq.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002862:	4b48      	ldr	r3, [pc, #288]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002864:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002868:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002870:	4944      	ldr	r1, [pc, #272]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002872:	4313      	orrs	r3, r2
 8002874:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d00a      	beq.n	800289a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002884:	4b3f      	ldr	r3, [pc, #252]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800288a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002892:	493c      	ldr	r1, [pc, #240]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002894:	4313      	orrs	r3, r2
 8002896:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00a      	beq.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80028a6:	4b37      	ldr	r3, [pc, #220]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028b4:	4933      	ldr	r1, [pc, #204]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00a      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80028c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ce:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80028d6:	492b      	ldr	r1, [pc, #172]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d011      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80028ea:	4b26      	ldr	r3, [pc, #152]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028f0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028f8:	4922      	ldr	r1, [pc, #136]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002904:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002908:	d101      	bne.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800290a:	2301      	movs	r3, #1
 800290c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0308 	and.w	r3, r3, #8
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800291a:	2301      	movs	r3, #1
 800291c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00a      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800292a:	4b16      	ldr	r3, [pc, #88]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800292c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002930:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002938:	4912      	ldr	r1, [pc, #72]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800293a:	4313      	orrs	r3, r2
 800293c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00b      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800294c:	4b0d      	ldr	r3, [pc, #52]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800294e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002952:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800295c:	4909      	ldr	r1, [pc, #36]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800295e:	4313      	orrs	r3, r2
 8002960:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d006      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	f000 80d9 	beq.w	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002978:	4b02      	ldr	r3, [pc, #8]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a01      	ldr	r2, [pc, #4]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800297e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002982:	e001      	b.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002984:	40023800 	.word	0x40023800
 8002988:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800298a:	f7fe fde7 	bl	800155c <HAL_GetTick>
 800298e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002990:	e008      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002992:	f7fe fde3 	bl	800155c <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b64      	cmp	r3, #100	@ 0x64
 800299e:	d901      	bls.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e194      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80029a4:	4b6c      	ldr	r3, [pc, #432]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d1f0      	bne.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d021      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d11d      	bne.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80029c4:	4b64      	ldr	r3, [pc, #400]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029ca:	0c1b      	lsrs	r3, r3, #16
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80029d2:	4b61      	ldr	r3, [pc, #388]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029d8:	0e1b      	lsrs	r3, r3, #24
 80029da:	f003 030f 	and.w	r3, r3, #15
 80029de:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	019a      	lsls	r2, r3, #6
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	041b      	lsls	r3, r3, #16
 80029ea:	431a      	orrs	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	061b      	lsls	r3, r3, #24
 80029f0:	431a      	orrs	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	071b      	lsls	r3, r3, #28
 80029f8:	4957      	ldr	r1, [pc, #348]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d004      	beq.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a14:	d00a      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d02e      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a2a:	d129      	bne.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002a2c:	4b4a      	ldr	r3, [pc, #296]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a32:	0c1b      	lsrs	r3, r3, #16
 8002a34:	f003 0303 	and.w	r3, r3, #3
 8002a38:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a3a:	4b47      	ldr	r3, [pc, #284]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a40:	0f1b      	lsrs	r3, r3, #28
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	019a      	lsls	r2, r3, #6
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	041b      	lsls	r3, r3, #16
 8002a52:	431a      	orrs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	061b      	lsls	r3, r3, #24
 8002a5a:	431a      	orrs	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	071b      	lsls	r3, r3, #28
 8002a60:	493d      	ldr	r1, [pc, #244]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002a68:	4b3b      	ldr	r3, [pc, #236]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a6e:	f023 021f 	bic.w	r2, r3, #31
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a76:	3b01      	subs	r3, #1
 8002a78:	4937      	ldr	r1, [pc, #220]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d01d      	beq.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a8c:	4b32      	ldr	r3, [pc, #200]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a92:	0e1b      	lsrs	r3, r3, #24
 8002a94:	f003 030f 	and.w	r3, r3, #15
 8002a98:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002aa0:	0f1b      	lsrs	r3, r3, #28
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	019a      	lsls	r2, r3, #6
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	041b      	lsls	r3, r3, #16
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	061b      	lsls	r3, r3, #24
 8002aba:	431a      	orrs	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	071b      	lsls	r3, r3, #28
 8002ac0:	4925      	ldr	r1, [pc, #148]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d011      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	019a      	lsls	r2, r3, #6
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	041b      	lsls	r3, r3, #16
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	061b      	lsls	r3, r3, #24
 8002ae8:	431a      	orrs	r2, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	071b      	lsls	r3, r3, #28
 8002af0:	4919      	ldr	r1, [pc, #100]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002af8:	4b17      	ldr	r3, [pc, #92]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a16      	ldr	r2, [pc, #88]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002afe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b04:	f7fe fd2a 	bl	800155c <HAL_GetTick>
 8002b08:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002b0c:	f7fe fd26 	bl	800155c <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b64      	cmp	r3, #100	@ 0x64
 8002b18:	d901      	bls.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e0d7      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d0f0      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	f040 80cd 	bne.w	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002b32:	4b09      	ldr	r3, [pc, #36]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a08      	ldr	r2, [pc, #32]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b3e:	f7fe fd0d 	bl	800155c <HAL_GetTick>
 8002b42:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b44:	e00a      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b46:	f7fe fd09 	bl	800155c <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b64      	cmp	r3, #100	@ 0x64
 8002b52:	d903      	bls.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e0ba      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002b58:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b5c:	4b5e      	ldr	r3, [pc, #376]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b68:	d0ed      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d003      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d009      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d02e      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d12a      	bne.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b92:	4b51      	ldr	r3, [pc, #324]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b98:	0c1b      	lsrs	r3, r3, #16
 8002b9a:	f003 0303 	and.w	r3, r3, #3
 8002b9e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002ba0:	4b4d      	ldr	r3, [pc, #308]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ba6:	0f1b      	lsrs	r3, r3, #28
 8002ba8:	f003 0307 	and.w	r3, r3, #7
 8002bac:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	019a      	lsls	r2, r3, #6
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	041b      	lsls	r3, r3, #16
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	061b      	lsls	r3, r3, #24
 8002bc0:	431a      	orrs	r2, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	071b      	lsls	r3, r3, #28
 8002bc6:	4944      	ldr	r1, [pc, #272]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002bce:	4b42      	ldr	r3, [pc, #264]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002bd4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	021b      	lsls	r3, r3, #8
 8002be0:	493d      	ldr	r1, [pc, #244]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d022      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bf8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bfc:	d11d      	bne.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002bfe:	4b36      	ldr	r3, [pc, #216]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c04:	0e1b      	lsrs	r3, r3, #24
 8002c06:	f003 030f 	and.w	r3, r3, #15
 8002c0a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002c0c:	4b32      	ldr	r3, [pc, #200]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c12:	0f1b      	lsrs	r3, r3, #28
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	019a      	lsls	r2, r3, #6
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	041b      	lsls	r3, r3, #16
 8002c26:	431a      	orrs	r2, r3
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	061b      	lsls	r3, r3, #24
 8002c2c:	431a      	orrs	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	071b      	lsls	r3, r3, #28
 8002c32:	4929      	ldr	r1, [pc, #164]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c34:	4313      	orrs	r3, r2
 8002c36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0308 	and.w	r3, r3, #8
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d028      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002c46:	4b24      	ldr	r3, [pc, #144]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c4c:	0e1b      	lsrs	r3, r3, #24
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002c54:	4b20      	ldr	r3, [pc, #128]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c5a:	0c1b      	lsrs	r3, r3, #16
 8002c5c:	f003 0303 	and.w	r3, r3, #3
 8002c60:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	019a      	lsls	r2, r3, #6
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	041b      	lsls	r3, r3, #16
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	061b      	lsls	r3, r3, #24
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69db      	ldr	r3, [r3, #28]
 8002c78:	071b      	lsls	r3, r3, #28
 8002c7a:	4917      	ldr	r1, [pc, #92]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002c82:	4b15      	ldr	r3, [pc, #84]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c88:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c90:	4911      	ldr	r1, [pc, #68]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c92:	4313      	orrs	r3, r2
 8002c94:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002c98:	4b0f      	ldr	r3, [pc, #60]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a0e      	ldr	r2, [pc, #56]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ca2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ca4:	f7fe fc5a 	bl	800155c <HAL_GetTick>
 8002ca8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002caa:	e008      	b.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002cac:	f7fe fc56 	bl	800155c <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b64      	cmp	r3, #100	@ 0x64
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e007      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002cbe:	4b06      	ldr	r3, [pc, #24]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cca:	d1ef      	bne.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3720      	adds	r7, #32
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40023800 	.word	0x40023800

08002cdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d101      	bne.n	8002cee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e040      	b.n	8002d70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d106      	bne.n	8002d04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7fe fb30 	bl	8001364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2224      	movs	r2, #36	@ 0x24
 8002d08:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f022 0201 	bic.w	r2, r2, #1
 8002d18:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d002      	beq.n	8002d28 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 fb16 	bl	8003354 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 f8af 	bl	8002e8c <UART_SetConfig>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d101      	bne.n	8002d38 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e01b      	b.n	8002d70 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	689a      	ldr	r2, [r3, #8]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f042 0201 	orr.w	r2, r2, #1
 8002d66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 fb95 	bl	8003498 <UART_CheckIdleState>
 8002d6e:	4603      	mov	r3, r0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08a      	sub	sp, #40	@ 0x28
 8002d7c:	af02      	add	r7, sp, #8
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	603b      	str	r3, [r7, #0]
 8002d84:	4613      	mov	r3, r2
 8002d86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d8c:	2b20      	cmp	r3, #32
 8002d8e:	d177      	bne.n	8002e80 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d002      	beq.n	8002d9c <HAL_UART_Transmit+0x24>
 8002d96:	88fb      	ldrh	r3, [r7, #6]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e070      	b.n	8002e82 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2221      	movs	r2, #33	@ 0x21
 8002dac:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dae:	f7fe fbd5 	bl	800155c <HAL_GetTick>
 8002db2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	88fa      	ldrh	r2, [r7, #6]
 8002db8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	88fa      	ldrh	r2, [r7, #6]
 8002dc0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dcc:	d108      	bne.n	8002de0 <HAL_UART_Transmit+0x68>
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d104      	bne.n	8002de0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	61bb      	str	r3, [r7, #24]
 8002dde:	e003      	b.n	8002de8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002de4:	2300      	movs	r3, #0
 8002de6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002de8:	e02f      	b.n	8002e4a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	2200      	movs	r2, #0
 8002df2:	2180      	movs	r1, #128	@ 0x80
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fba6 	bl	8003546 <UART_WaitOnFlagUntilTimeout>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d004      	beq.n	8002e0a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2220      	movs	r2, #32
 8002e04:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e03b      	b.n	8002e82 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10b      	bne.n	8002e28 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	881b      	ldrh	r3, [r3, #0]
 8002e14:	461a      	mov	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e1e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	3302      	adds	r3, #2
 8002e24:	61bb      	str	r3, [r7, #24]
 8002e26:	e007      	b.n	8002e38 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	781a      	ldrb	r2, [r3, #0]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	3301      	adds	r3, #1
 8002e36:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	3b01      	subs	r3, #1
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1c9      	bne.n	8002dea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	2140      	movs	r1, #64	@ 0x40
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f000 fb70 	bl	8003546 <UART_WaitOnFlagUntilTimeout>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d004      	beq.n	8002e76 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2220      	movs	r2, #32
 8002e70:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e005      	b.n	8002e82 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2220      	movs	r2, #32
 8002e7a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e000      	b.n	8002e82 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002e80:	2302      	movs	r3, #2
  }
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3720      	adds	r7, #32
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
	...

08002e8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b088      	sub	sp, #32
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e94:	2300      	movs	r3, #0
 8002e96:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	431a      	orrs	r2, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	69db      	ldr	r3, [r3, #28]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	4ba6      	ldr	r3, [pc, #664]	@ (8003150 <UART_SetConfig+0x2c4>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	6812      	ldr	r2, [r2, #0]
 8002ebe:	6979      	ldr	r1, [r7, #20]
 8002ec0:	430b      	orrs	r3, r1
 8002ec2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68da      	ldr	r2, [r3, #12]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a94      	ldr	r2, [pc, #592]	@ (8003154 <UART_SetConfig+0x2c8>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d120      	bne.n	8002f4a <UART_SetConfig+0xbe>
 8002f08:	4b93      	ldr	r3, [pc, #588]	@ (8003158 <UART_SetConfig+0x2cc>)
 8002f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	2b03      	cmp	r3, #3
 8002f14:	d816      	bhi.n	8002f44 <UART_SetConfig+0xb8>
 8002f16:	a201      	add	r2, pc, #4	@ (adr r2, 8002f1c <UART_SetConfig+0x90>)
 8002f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f1c:	08002f2d 	.word	0x08002f2d
 8002f20:	08002f39 	.word	0x08002f39
 8002f24:	08002f33 	.word	0x08002f33
 8002f28:	08002f3f 	.word	0x08002f3f
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	77fb      	strb	r3, [r7, #31]
 8002f30:	e150      	b.n	80031d4 <UART_SetConfig+0x348>
 8002f32:	2302      	movs	r3, #2
 8002f34:	77fb      	strb	r3, [r7, #31]
 8002f36:	e14d      	b.n	80031d4 <UART_SetConfig+0x348>
 8002f38:	2304      	movs	r3, #4
 8002f3a:	77fb      	strb	r3, [r7, #31]
 8002f3c:	e14a      	b.n	80031d4 <UART_SetConfig+0x348>
 8002f3e:	2308      	movs	r3, #8
 8002f40:	77fb      	strb	r3, [r7, #31]
 8002f42:	e147      	b.n	80031d4 <UART_SetConfig+0x348>
 8002f44:	2310      	movs	r3, #16
 8002f46:	77fb      	strb	r3, [r7, #31]
 8002f48:	e144      	b.n	80031d4 <UART_SetConfig+0x348>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a83      	ldr	r2, [pc, #524]	@ (800315c <UART_SetConfig+0x2d0>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d132      	bne.n	8002fba <UART_SetConfig+0x12e>
 8002f54:	4b80      	ldr	r3, [pc, #512]	@ (8003158 <UART_SetConfig+0x2cc>)
 8002f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f5a:	f003 030c 	and.w	r3, r3, #12
 8002f5e:	2b0c      	cmp	r3, #12
 8002f60:	d828      	bhi.n	8002fb4 <UART_SetConfig+0x128>
 8002f62:	a201      	add	r2, pc, #4	@ (adr r2, 8002f68 <UART_SetConfig+0xdc>)
 8002f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f68:	08002f9d 	.word	0x08002f9d
 8002f6c:	08002fb5 	.word	0x08002fb5
 8002f70:	08002fb5 	.word	0x08002fb5
 8002f74:	08002fb5 	.word	0x08002fb5
 8002f78:	08002fa9 	.word	0x08002fa9
 8002f7c:	08002fb5 	.word	0x08002fb5
 8002f80:	08002fb5 	.word	0x08002fb5
 8002f84:	08002fb5 	.word	0x08002fb5
 8002f88:	08002fa3 	.word	0x08002fa3
 8002f8c:	08002fb5 	.word	0x08002fb5
 8002f90:	08002fb5 	.word	0x08002fb5
 8002f94:	08002fb5 	.word	0x08002fb5
 8002f98:	08002faf 	.word	0x08002faf
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	77fb      	strb	r3, [r7, #31]
 8002fa0:	e118      	b.n	80031d4 <UART_SetConfig+0x348>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	77fb      	strb	r3, [r7, #31]
 8002fa6:	e115      	b.n	80031d4 <UART_SetConfig+0x348>
 8002fa8:	2304      	movs	r3, #4
 8002faa:	77fb      	strb	r3, [r7, #31]
 8002fac:	e112      	b.n	80031d4 <UART_SetConfig+0x348>
 8002fae:	2308      	movs	r3, #8
 8002fb0:	77fb      	strb	r3, [r7, #31]
 8002fb2:	e10f      	b.n	80031d4 <UART_SetConfig+0x348>
 8002fb4:	2310      	movs	r3, #16
 8002fb6:	77fb      	strb	r3, [r7, #31]
 8002fb8:	e10c      	b.n	80031d4 <UART_SetConfig+0x348>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a68      	ldr	r2, [pc, #416]	@ (8003160 <UART_SetConfig+0x2d4>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d120      	bne.n	8003006 <UART_SetConfig+0x17a>
 8002fc4:	4b64      	ldr	r3, [pc, #400]	@ (8003158 <UART_SetConfig+0x2cc>)
 8002fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002fce:	2b30      	cmp	r3, #48	@ 0x30
 8002fd0:	d013      	beq.n	8002ffa <UART_SetConfig+0x16e>
 8002fd2:	2b30      	cmp	r3, #48	@ 0x30
 8002fd4:	d814      	bhi.n	8003000 <UART_SetConfig+0x174>
 8002fd6:	2b20      	cmp	r3, #32
 8002fd8:	d009      	beq.n	8002fee <UART_SetConfig+0x162>
 8002fda:	2b20      	cmp	r3, #32
 8002fdc:	d810      	bhi.n	8003000 <UART_SetConfig+0x174>
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d002      	beq.n	8002fe8 <UART_SetConfig+0x15c>
 8002fe2:	2b10      	cmp	r3, #16
 8002fe4:	d006      	beq.n	8002ff4 <UART_SetConfig+0x168>
 8002fe6:	e00b      	b.n	8003000 <UART_SetConfig+0x174>
 8002fe8:	2300      	movs	r3, #0
 8002fea:	77fb      	strb	r3, [r7, #31]
 8002fec:	e0f2      	b.n	80031d4 <UART_SetConfig+0x348>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	77fb      	strb	r3, [r7, #31]
 8002ff2:	e0ef      	b.n	80031d4 <UART_SetConfig+0x348>
 8002ff4:	2304      	movs	r3, #4
 8002ff6:	77fb      	strb	r3, [r7, #31]
 8002ff8:	e0ec      	b.n	80031d4 <UART_SetConfig+0x348>
 8002ffa:	2308      	movs	r3, #8
 8002ffc:	77fb      	strb	r3, [r7, #31]
 8002ffe:	e0e9      	b.n	80031d4 <UART_SetConfig+0x348>
 8003000:	2310      	movs	r3, #16
 8003002:	77fb      	strb	r3, [r7, #31]
 8003004:	e0e6      	b.n	80031d4 <UART_SetConfig+0x348>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a56      	ldr	r2, [pc, #344]	@ (8003164 <UART_SetConfig+0x2d8>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d120      	bne.n	8003052 <UART_SetConfig+0x1c6>
 8003010:	4b51      	ldr	r3, [pc, #324]	@ (8003158 <UART_SetConfig+0x2cc>)
 8003012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003016:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800301a:	2bc0      	cmp	r3, #192	@ 0xc0
 800301c:	d013      	beq.n	8003046 <UART_SetConfig+0x1ba>
 800301e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003020:	d814      	bhi.n	800304c <UART_SetConfig+0x1c0>
 8003022:	2b80      	cmp	r3, #128	@ 0x80
 8003024:	d009      	beq.n	800303a <UART_SetConfig+0x1ae>
 8003026:	2b80      	cmp	r3, #128	@ 0x80
 8003028:	d810      	bhi.n	800304c <UART_SetConfig+0x1c0>
 800302a:	2b00      	cmp	r3, #0
 800302c:	d002      	beq.n	8003034 <UART_SetConfig+0x1a8>
 800302e:	2b40      	cmp	r3, #64	@ 0x40
 8003030:	d006      	beq.n	8003040 <UART_SetConfig+0x1b4>
 8003032:	e00b      	b.n	800304c <UART_SetConfig+0x1c0>
 8003034:	2300      	movs	r3, #0
 8003036:	77fb      	strb	r3, [r7, #31]
 8003038:	e0cc      	b.n	80031d4 <UART_SetConfig+0x348>
 800303a:	2302      	movs	r3, #2
 800303c:	77fb      	strb	r3, [r7, #31]
 800303e:	e0c9      	b.n	80031d4 <UART_SetConfig+0x348>
 8003040:	2304      	movs	r3, #4
 8003042:	77fb      	strb	r3, [r7, #31]
 8003044:	e0c6      	b.n	80031d4 <UART_SetConfig+0x348>
 8003046:	2308      	movs	r3, #8
 8003048:	77fb      	strb	r3, [r7, #31]
 800304a:	e0c3      	b.n	80031d4 <UART_SetConfig+0x348>
 800304c:	2310      	movs	r3, #16
 800304e:	77fb      	strb	r3, [r7, #31]
 8003050:	e0c0      	b.n	80031d4 <UART_SetConfig+0x348>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a44      	ldr	r2, [pc, #272]	@ (8003168 <UART_SetConfig+0x2dc>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d125      	bne.n	80030a8 <UART_SetConfig+0x21c>
 800305c:	4b3e      	ldr	r3, [pc, #248]	@ (8003158 <UART_SetConfig+0x2cc>)
 800305e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003066:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800306a:	d017      	beq.n	800309c <UART_SetConfig+0x210>
 800306c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003070:	d817      	bhi.n	80030a2 <UART_SetConfig+0x216>
 8003072:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003076:	d00b      	beq.n	8003090 <UART_SetConfig+0x204>
 8003078:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800307c:	d811      	bhi.n	80030a2 <UART_SetConfig+0x216>
 800307e:	2b00      	cmp	r3, #0
 8003080:	d003      	beq.n	800308a <UART_SetConfig+0x1fe>
 8003082:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003086:	d006      	beq.n	8003096 <UART_SetConfig+0x20a>
 8003088:	e00b      	b.n	80030a2 <UART_SetConfig+0x216>
 800308a:	2300      	movs	r3, #0
 800308c:	77fb      	strb	r3, [r7, #31]
 800308e:	e0a1      	b.n	80031d4 <UART_SetConfig+0x348>
 8003090:	2302      	movs	r3, #2
 8003092:	77fb      	strb	r3, [r7, #31]
 8003094:	e09e      	b.n	80031d4 <UART_SetConfig+0x348>
 8003096:	2304      	movs	r3, #4
 8003098:	77fb      	strb	r3, [r7, #31]
 800309a:	e09b      	b.n	80031d4 <UART_SetConfig+0x348>
 800309c:	2308      	movs	r3, #8
 800309e:	77fb      	strb	r3, [r7, #31]
 80030a0:	e098      	b.n	80031d4 <UART_SetConfig+0x348>
 80030a2:	2310      	movs	r3, #16
 80030a4:	77fb      	strb	r3, [r7, #31]
 80030a6:	e095      	b.n	80031d4 <UART_SetConfig+0x348>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a2f      	ldr	r2, [pc, #188]	@ (800316c <UART_SetConfig+0x2e0>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d125      	bne.n	80030fe <UART_SetConfig+0x272>
 80030b2:	4b29      	ldr	r3, [pc, #164]	@ (8003158 <UART_SetConfig+0x2cc>)
 80030b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80030bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80030c0:	d017      	beq.n	80030f2 <UART_SetConfig+0x266>
 80030c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80030c6:	d817      	bhi.n	80030f8 <UART_SetConfig+0x26c>
 80030c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030cc:	d00b      	beq.n	80030e6 <UART_SetConfig+0x25a>
 80030ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030d2:	d811      	bhi.n	80030f8 <UART_SetConfig+0x26c>
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d003      	beq.n	80030e0 <UART_SetConfig+0x254>
 80030d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030dc:	d006      	beq.n	80030ec <UART_SetConfig+0x260>
 80030de:	e00b      	b.n	80030f8 <UART_SetConfig+0x26c>
 80030e0:	2301      	movs	r3, #1
 80030e2:	77fb      	strb	r3, [r7, #31]
 80030e4:	e076      	b.n	80031d4 <UART_SetConfig+0x348>
 80030e6:	2302      	movs	r3, #2
 80030e8:	77fb      	strb	r3, [r7, #31]
 80030ea:	e073      	b.n	80031d4 <UART_SetConfig+0x348>
 80030ec:	2304      	movs	r3, #4
 80030ee:	77fb      	strb	r3, [r7, #31]
 80030f0:	e070      	b.n	80031d4 <UART_SetConfig+0x348>
 80030f2:	2308      	movs	r3, #8
 80030f4:	77fb      	strb	r3, [r7, #31]
 80030f6:	e06d      	b.n	80031d4 <UART_SetConfig+0x348>
 80030f8:	2310      	movs	r3, #16
 80030fa:	77fb      	strb	r3, [r7, #31]
 80030fc:	e06a      	b.n	80031d4 <UART_SetConfig+0x348>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a1b      	ldr	r2, [pc, #108]	@ (8003170 <UART_SetConfig+0x2e4>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d138      	bne.n	800317a <UART_SetConfig+0x2ee>
 8003108:	4b13      	ldr	r3, [pc, #76]	@ (8003158 <UART_SetConfig+0x2cc>)
 800310a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800310e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003112:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003116:	d017      	beq.n	8003148 <UART_SetConfig+0x2bc>
 8003118:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800311c:	d82a      	bhi.n	8003174 <UART_SetConfig+0x2e8>
 800311e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003122:	d00b      	beq.n	800313c <UART_SetConfig+0x2b0>
 8003124:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003128:	d824      	bhi.n	8003174 <UART_SetConfig+0x2e8>
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <UART_SetConfig+0x2aa>
 800312e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003132:	d006      	beq.n	8003142 <UART_SetConfig+0x2b6>
 8003134:	e01e      	b.n	8003174 <UART_SetConfig+0x2e8>
 8003136:	2300      	movs	r3, #0
 8003138:	77fb      	strb	r3, [r7, #31]
 800313a:	e04b      	b.n	80031d4 <UART_SetConfig+0x348>
 800313c:	2302      	movs	r3, #2
 800313e:	77fb      	strb	r3, [r7, #31]
 8003140:	e048      	b.n	80031d4 <UART_SetConfig+0x348>
 8003142:	2304      	movs	r3, #4
 8003144:	77fb      	strb	r3, [r7, #31]
 8003146:	e045      	b.n	80031d4 <UART_SetConfig+0x348>
 8003148:	2308      	movs	r3, #8
 800314a:	77fb      	strb	r3, [r7, #31]
 800314c:	e042      	b.n	80031d4 <UART_SetConfig+0x348>
 800314e:	bf00      	nop
 8003150:	efff69f3 	.word	0xefff69f3
 8003154:	40011000 	.word	0x40011000
 8003158:	40023800 	.word	0x40023800
 800315c:	40004400 	.word	0x40004400
 8003160:	40004800 	.word	0x40004800
 8003164:	40004c00 	.word	0x40004c00
 8003168:	40005000 	.word	0x40005000
 800316c:	40011400 	.word	0x40011400
 8003170:	40007800 	.word	0x40007800
 8003174:	2310      	movs	r3, #16
 8003176:	77fb      	strb	r3, [r7, #31]
 8003178:	e02c      	b.n	80031d4 <UART_SetConfig+0x348>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a72      	ldr	r2, [pc, #456]	@ (8003348 <UART_SetConfig+0x4bc>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d125      	bne.n	80031d0 <UART_SetConfig+0x344>
 8003184:	4b71      	ldr	r3, [pc, #452]	@ (800334c <UART_SetConfig+0x4c0>)
 8003186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800318a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800318e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003192:	d017      	beq.n	80031c4 <UART_SetConfig+0x338>
 8003194:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003198:	d817      	bhi.n	80031ca <UART_SetConfig+0x33e>
 800319a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800319e:	d00b      	beq.n	80031b8 <UART_SetConfig+0x32c>
 80031a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031a4:	d811      	bhi.n	80031ca <UART_SetConfig+0x33e>
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <UART_SetConfig+0x326>
 80031aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031ae:	d006      	beq.n	80031be <UART_SetConfig+0x332>
 80031b0:	e00b      	b.n	80031ca <UART_SetConfig+0x33e>
 80031b2:	2300      	movs	r3, #0
 80031b4:	77fb      	strb	r3, [r7, #31]
 80031b6:	e00d      	b.n	80031d4 <UART_SetConfig+0x348>
 80031b8:	2302      	movs	r3, #2
 80031ba:	77fb      	strb	r3, [r7, #31]
 80031bc:	e00a      	b.n	80031d4 <UART_SetConfig+0x348>
 80031be:	2304      	movs	r3, #4
 80031c0:	77fb      	strb	r3, [r7, #31]
 80031c2:	e007      	b.n	80031d4 <UART_SetConfig+0x348>
 80031c4:	2308      	movs	r3, #8
 80031c6:	77fb      	strb	r3, [r7, #31]
 80031c8:	e004      	b.n	80031d4 <UART_SetConfig+0x348>
 80031ca:	2310      	movs	r3, #16
 80031cc:	77fb      	strb	r3, [r7, #31]
 80031ce:	e001      	b.n	80031d4 <UART_SetConfig+0x348>
 80031d0:	2310      	movs	r3, #16
 80031d2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031dc:	d15b      	bne.n	8003296 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80031de:	7ffb      	ldrb	r3, [r7, #31]
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d828      	bhi.n	8003236 <UART_SetConfig+0x3aa>
 80031e4:	a201      	add	r2, pc, #4	@ (adr r2, 80031ec <UART_SetConfig+0x360>)
 80031e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ea:	bf00      	nop
 80031ec:	08003211 	.word	0x08003211
 80031f0:	08003219 	.word	0x08003219
 80031f4:	08003221 	.word	0x08003221
 80031f8:	08003237 	.word	0x08003237
 80031fc:	08003227 	.word	0x08003227
 8003200:	08003237 	.word	0x08003237
 8003204:	08003237 	.word	0x08003237
 8003208:	08003237 	.word	0x08003237
 800320c:	0800322f 	.word	0x0800322f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003210:	f7ff f94c 	bl	80024ac <HAL_RCC_GetPCLK1Freq>
 8003214:	61b8      	str	r0, [r7, #24]
        break;
 8003216:	e013      	b.n	8003240 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003218:	f7ff f95c 	bl	80024d4 <HAL_RCC_GetPCLK2Freq>
 800321c:	61b8      	str	r0, [r7, #24]
        break;
 800321e:	e00f      	b.n	8003240 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003220:	4b4b      	ldr	r3, [pc, #300]	@ (8003350 <UART_SetConfig+0x4c4>)
 8003222:	61bb      	str	r3, [r7, #24]
        break;
 8003224:	e00c      	b.n	8003240 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003226:	f7ff f86f 	bl	8002308 <HAL_RCC_GetSysClockFreq>
 800322a:	61b8      	str	r0, [r7, #24]
        break;
 800322c:	e008      	b.n	8003240 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800322e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003232:	61bb      	str	r3, [r7, #24]
        break;
 8003234:	e004      	b.n	8003240 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003236:	2300      	movs	r3, #0
 8003238:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	77bb      	strb	r3, [r7, #30]
        break;
 800323e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d074      	beq.n	8003330 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	005a      	lsls	r2, r3, #1
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	085b      	lsrs	r3, r3, #1
 8003250:	441a      	add	r2, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	fbb2 f3f3 	udiv	r3, r2, r3
 800325a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	2b0f      	cmp	r3, #15
 8003260:	d916      	bls.n	8003290 <UART_SetConfig+0x404>
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003268:	d212      	bcs.n	8003290 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	b29b      	uxth	r3, r3
 800326e:	f023 030f 	bic.w	r3, r3, #15
 8003272:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	085b      	lsrs	r3, r3, #1
 8003278:	b29b      	uxth	r3, r3
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	b29a      	uxth	r2, r3
 8003280:	89fb      	ldrh	r3, [r7, #14]
 8003282:	4313      	orrs	r3, r2
 8003284:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	89fa      	ldrh	r2, [r7, #14]
 800328c:	60da      	str	r2, [r3, #12]
 800328e:	e04f      	b.n	8003330 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	77bb      	strb	r3, [r7, #30]
 8003294:	e04c      	b.n	8003330 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003296:	7ffb      	ldrb	r3, [r7, #31]
 8003298:	2b08      	cmp	r3, #8
 800329a:	d828      	bhi.n	80032ee <UART_SetConfig+0x462>
 800329c:	a201      	add	r2, pc, #4	@ (adr r2, 80032a4 <UART_SetConfig+0x418>)
 800329e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a2:	bf00      	nop
 80032a4:	080032c9 	.word	0x080032c9
 80032a8:	080032d1 	.word	0x080032d1
 80032ac:	080032d9 	.word	0x080032d9
 80032b0:	080032ef 	.word	0x080032ef
 80032b4:	080032df 	.word	0x080032df
 80032b8:	080032ef 	.word	0x080032ef
 80032bc:	080032ef 	.word	0x080032ef
 80032c0:	080032ef 	.word	0x080032ef
 80032c4:	080032e7 	.word	0x080032e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032c8:	f7ff f8f0 	bl	80024ac <HAL_RCC_GetPCLK1Freq>
 80032cc:	61b8      	str	r0, [r7, #24]
        break;
 80032ce:	e013      	b.n	80032f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032d0:	f7ff f900 	bl	80024d4 <HAL_RCC_GetPCLK2Freq>
 80032d4:	61b8      	str	r0, [r7, #24]
        break;
 80032d6:	e00f      	b.n	80032f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003350 <UART_SetConfig+0x4c4>)
 80032da:	61bb      	str	r3, [r7, #24]
        break;
 80032dc:	e00c      	b.n	80032f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032de:	f7ff f813 	bl	8002308 <HAL_RCC_GetSysClockFreq>
 80032e2:	61b8      	str	r0, [r7, #24]
        break;
 80032e4:	e008      	b.n	80032f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032ea:	61bb      	str	r3, [r7, #24]
        break;
 80032ec:	e004      	b.n	80032f8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	77bb      	strb	r3, [r7, #30]
        break;
 80032f6:	bf00      	nop
    }

    if (pclk != 0U)
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d018      	beq.n	8003330 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	085a      	lsrs	r2, r3, #1
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	441a      	add	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003310:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	2b0f      	cmp	r3, #15
 8003316:	d909      	bls.n	800332c <UART_SetConfig+0x4a0>
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800331e:	d205      	bcs.n	800332c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	b29a      	uxth	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	60da      	str	r2, [r3, #12]
 800332a:	e001      	b.n	8003330 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800333c:	7fbb      	ldrb	r3, [r7, #30]
}
 800333e:	4618      	mov	r0, r3
 8003340:	3720      	adds	r7, #32
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	40007c00 	.word	0x40007c00
 800334c:	40023800 	.word	0x40023800
 8003350:	00f42400 	.word	0x00f42400

08003354 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003360:	f003 0308 	and.w	r3, r3, #8
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00a      	beq.n	800337e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00a      	beq.n	80033a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00a      	beq.n	80033c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00a      	beq.n	80033e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e8:	f003 0310 	and.w	r3, r3, #16
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00a      	beq.n	8003406 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340a:	f003 0320 	and.w	r3, r3, #32
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00a      	beq.n	8003428 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003430:	2b00      	cmp	r3, #0
 8003432:	d01a      	beq.n	800346a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003452:	d10a      	bne.n	800346a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00a      	beq.n	800348c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	605a      	str	r2, [r3, #4]
  }
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b08c      	sub	sp, #48	@ 0x30
 800349c:	af02      	add	r7, sp, #8
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80034a8:	f7fe f858 	bl	800155c <HAL_GetTick>
 80034ac:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0308 	and.w	r3, r3, #8
 80034b8:	2b08      	cmp	r3, #8
 80034ba:	d12e      	bne.n	800351a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80034c0:	9300      	str	r3, [sp, #0]
 80034c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c4:	2200      	movs	r2, #0
 80034c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f83b 	bl	8003546 <UART_WaitOnFlagUntilTimeout>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d021      	beq.n	800351a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	e853 3f00 	ldrex	r3, [r3]
 80034e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034ea:	623b      	str	r3, [r7, #32]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	461a      	mov	r2, r3
 80034f2:	6a3b      	ldr	r3, [r7, #32]
 80034f4:	61fb      	str	r3, [r7, #28]
 80034f6:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034f8:	69b9      	ldr	r1, [r7, #24]
 80034fa:	69fa      	ldr	r2, [r7, #28]
 80034fc:	e841 2300 	strex	r3, r2, [r1]
 8003500:	617b      	str	r3, [r7, #20]
   return(result);
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1e6      	bne.n	80034d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2220      	movs	r2, #32
 800350c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e011      	b.n	800353e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2220      	movs	r2, #32
 800351e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2220      	movs	r2, #32
 8003524:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3728      	adds	r7, #40	@ 0x28
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b084      	sub	sp, #16
 800354a:	af00      	add	r7, sp, #0
 800354c:	60f8      	str	r0, [r7, #12]
 800354e:	60b9      	str	r1, [r7, #8]
 8003550:	603b      	str	r3, [r7, #0]
 8003552:	4613      	mov	r3, r2
 8003554:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003556:	e04f      	b.n	80035f8 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800355e:	d04b      	beq.n	80035f8 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003560:	f7fd fffc 	bl	800155c <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	429a      	cmp	r2, r3
 800356e:	d302      	bcc.n	8003576 <UART_WaitOnFlagUntilTimeout+0x30>
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e04e      	b.n	8003618 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b00      	cmp	r3, #0
 8003586:	d037      	beq.n	80035f8 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	2b80      	cmp	r3, #128	@ 0x80
 800358c:	d034      	beq.n	80035f8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	2b40      	cmp	r3, #64	@ 0x40
 8003592:	d031      	beq.n	80035f8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	f003 0308 	and.w	r3, r3, #8
 800359e:	2b08      	cmp	r3, #8
 80035a0:	d110      	bne.n	80035c4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2208      	movs	r2, #8
 80035a8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 f838 	bl	8003620 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2208      	movs	r2, #8
 80035b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e029      	b.n	8003618 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035d2:	d111      	bne.n	80035f8 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035dc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f000 f81e 	bl	8003620 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2220      	movs	r2, #32
 80035e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e00f      	b.n	8003618 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	69da      	ldr	r2, [r3, #28]
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	4013      	ands	r3, r2
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	429a      	cmp	r2, r3
 8003606:	bf0c      	ite	eq
 8003608:	2301      	moveq	r3, #1
 800360a:	2300      	movne	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	461a      	mov	r2, r3
 8003610:	79fb      	ldrb	r3, [r7, #7]
 8003612:	429a      	cmp	r2, r3
 8003614:	d0a0      	beq.n	8003558 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003620:	b480      	push	{r7}
 8003622:	b095      	sub	sp, #84	@ 0x54
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800362e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003630:	e853 3f00 	ldrex	r3, [r3]
 8003634:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003638:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800363c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	461a      	mov	r2, r3
 8003644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003646:	643b      	str	r3, [r7, #64]	@ 0x40
 8003648:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800364a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800364c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800364e:	e841 2300 	strex	r3, r2, [r1]
 8003652:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1e6      	bne.n	8003628 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	3308      	adds	r3, #8
 8003660:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003662:	6a3b      	ldr	r3, [r7, #32]
 8003664:	e853 3f00 	ldrex	r3, [r3]
 8003668:	61fb      	str	r3, [r7, #28]
   return(result);
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	f023 0301 	bic.w	r3, r3, #1
 8003670:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	3308      	adds	r3, #8
 8003678:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800367a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800367c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800367e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003680:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003682:	e841 2300 	strex	r3, r2, [r1]
 8003686:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1e5      	bne.n	800365a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003692:	2b01      	cmp	r3, #1
 8003694:	d118      	bne.n	80036c8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	e853 3f00 	ldrex	r3, [r3]
 80036a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	f023 0310 	bic.w	r3, r3, #16
 80036aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	461a      	mov	r2, r3
 80036b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036b4:	61bb      	str	r3, [r7, #24]
 80036b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036b8:	6979      	ldr	r1, [r7, #20]
 80036ba:	69ba      	ldr	r2, [r7, #24]
 80036bc:	e841 2300 	strex	r3, r2, [r1]
 80036c0:	613b      	str	r3, [r7, #16]
   return(result);
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1e6      	bne.n	8003696 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2220      	movs	r2, #32
 80036cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80036dc:	bf00      	nop
 80036de:	3754      	adds	r7, #84	@ 0x54
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b085      	sub	sp, #20
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	4603      	mov	r3, r0
 80036f0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80036f2:	2300      	movs	r3, #0
 80036f4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80036f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036fa:	2b84      	cmp	r3, #132	@ 0x84
 80036fc:	d005      	beq.n	800370a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80036fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	4413      	add	r3, r2
 8003706:	3303      	adds	r3, #3
 8003708:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800370a:	68fb      	ldr	r3, [r7, #12]
}
 800370c:	4618      	mov	r0, r3
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800371c:	f000 faee 	bl	8003cfc <vTaskStartScheduler>
  
  return osOK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	bd80      	pop	{r7, pc}

08003726 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003726:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003728:	b089      	sub	sp, #36	@ 0x24
 800372a:	af04      	add	r7, sp, #16
 800372c:	6078      	str	r0, [r7, #4]
 800372e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	695b      	ldr	r3, [r3, #20]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d020      	beq.n	800377a <osThreadCreate+0x54>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d01c      	beq.n	800377a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685c      	ldr	r4, [r3, #4]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	691e      	ldr	r6, [r3, #16]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003752:	4618      	mov	r0, r3
 8003754:	f7ff ffc8 	bl	80036e8 <makeFreeRtosPriority>
 8003758:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003762:	9202      	str	r2, [sp, #8]
 8003764:	9301      	str	r3, [sp, #4]
 8003766:	9100      	str	r1, [sp, #0]
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	4632      	mov	r2, r6
 800376c:	4629      	mov	r1, r5
 800376e:	4620      	mov	r0, r4
 8003770:	f000 f8ed 	bl	800394e <xTaskCreateStatic>
 8003774:	4603      	mov	r3, r0
 8003776:	60fb      	str	r3, [r7, #12]
 8003778:	e01c      	b.n	80037b4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685c      	ldr	r4, [r3, #4]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003786:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff ffaa 	bl	80036e8 <makeFreeRtosPriority>
 8003794:	4602      	mov	r2, r0
 8003796:	f107 030c 	add.w	r3, r7, #12
 800379a:	9301      	str	r3, [sp, #4]
 800379c:	9200      	str	r2, [sp, #0]
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	4632      	mov	r2, r6
 80037a2:	4629      	mov	r1, r5
 80037a4:	4620      	mov	r0, r4
 80037a6:	f000 f938 	bl	8003a1a <xTaskCreate>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d001      	beq.n	80037b4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80037b0:	2300      	movs	r3, #0
 80037b2:	e000      	b.n	80037b6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80037b4:	68fb      	ldr	r3, [r7, #12]
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3714      	adds	r7, #20
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080037be <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b084      	sub	sp, #16
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d001      	beq.n	80037d4 <osDelay+0x16>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	e000      	b.n	80037d6 <osDelay+0x18>
 80037d4:	2301      	movs	r3, #1
 80037d6:	4618      	mov	r0, r3
 80037d8:	f000 fa58 	bl	8003c8c <vTaskDelay>
  
  return osOK;
 80037dc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f103 0208 	add.w	r2, r3, #8
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f04f 32ff 	mov.w	r2, #4294967295
 80037fe:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f103 0208 	add.w	r2, r3, #8
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f103 0208 	add.w	r2, r3, #8
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003826:	b480      	push	{r7}
 8003828:	b083      	sub	sp, #12
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003834:	bf00      	nop
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	683a      	ldr	r2, [r7, #0]
 8003864:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	683a      	ldr	r2, [r7, #0]
 800386a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	1c5a      	adds	r2, r3, #1
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	601a      	str	r2, [r3, #0]
}
 800387c:	bf00      	nop
 800387e:	3714      	adds	r7, #20
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003888:	b480      	push	{r7}
 800388a:	b085      	sub	sp, #20
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800389e:	d103      	bne.n	80038a8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	691b      	ldr	r3, [r3, #16]
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	e00c      	b.n	80038c2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	3308      	adds	r3, #8
 80038ac:	60fb      	str	r3, [r7, #12]
 80038ae:	e002      	b.n	80038b6 <vListInsert+0x2e>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	60fb      	str	r3, [r7, #12]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68ba      	ldr	r2, [r7, #8]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d2f6      	bcs.n	80038b0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	685a      	ldr	r2, [r3, #4]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	1c5a      	adds	r2, r3, #1
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	601a      	str	r2, [r3, #0]
}
 80038ee:	bf00      	nop
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr

080038fa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80038fa:	b480      	push	{r7}
 80038fc:	b085      	sub	sp, #20
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6892      	ldr	r2, [r2, #8]
 8003910:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	6852      	ldr	r2, [r2, #4]
 800391a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	429a      	cmp	r2, r3
 8003924:	d103      	bne.n	800392e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	689a      	ldr	r2, [r3, #8]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	1e5a      	subs	r2, r3, #1
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
}
 8003942:	4618      	mov	r0, r3
 8003944:	3714      	adds	r7, #20
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr

0800394e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800394e:	b580      	push	{r7, lr}
 8003950:	b08e      	sub	sp, #56	@ 0x38
 8003952:	af04      	add	r7, sp, #16
 8003954:	60f8      	str	r0, [r7, #12]
 8003956:	60b9      	str	r1, [r7, #8]
 8003958:	607a      	str	r2, [r7, #4]
 800395a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800395c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800395e:	2b00      	cmp	r3, #0
 8003960:	d10d      	bne.n	800397e <xTaskCreateStatic+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003966:	b672      	cpsid	i
 8003968:	f383 8811 	msr	BASEPRI, r3
 800396c:	f3bf 8f6f 	isb	sy
 8003970:	f3bf 8f4f 	dsb	sy
 8003974:	b662      	cpsie	i
 8003976:	623b      	str	r3, [r7, #32]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003978:	bf00      	nop
 800397a:	bf00      	nop
 800397c:	e7fd      	b.n	800397a <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800397e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10d      	bne.n	80039a0 <xTaskCreateStatic+0x52>
	__asm volatile
 8003984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003988:	b672      	cpsid	i
 800398a:	f383 8811 	msr	BASEPRI, r3
 800398e:	f3bf 8f6f 	isb	sy
 8003992:	f3bf 8f4f 	dsb	sy
 8003996:	b662      	cpsie	i
 8003998:	61fb      	str	r3, [r7, #28]
}
 800399a:	bf00      	nop
 800399c:	bf00      	nop
 800399e:	e7fd      	b.n	800399c <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80039a0:	2354      	movs	r3, #84	@ 0x54
 80039a2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	2b54      	cmp	r3, #84	@ 0x54
 80039a8:	d00d      	beq.n	80039c6 <xTaskCreateStatic+0x78>
	__asm volatile
 80039aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039ae:	b672      	cpsid	i
 80039b0:	f383 8811 	msr	BASEPRI, r3
 80039b4:	f3bf 8f6f 	isb	sy
 80039b8:	f3bf 8f4f 	dsb	sy
 80039bc:	b662      	cpsie	i
 80039be:	61bb      	str	r3, [r7, #24]
}
 80039c0:	bf00      	nop
 80039c2:	bf00      	nop
 80039c4:	e7fd      	b.n	80039c2 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80039c6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80039c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d01e      	beq.n	8003a0c <xTaskCreateStatic+0xbe>
 80039ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d01b      	beq.n	8003a0c <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80039d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039d6:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80039d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80039dc:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80039de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e0:	2202      	movs	r2, #2
 80039e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80039e6:	2300      	movs	r3, #0
 80039e8:	9303      	str	r3, [sp, #12]
 80039ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ec:	9302      	str	r3, [sp, #8]
 80039ee:	f107 0314 	add.w	r3, r7, #20
 80039f2:	9301      	str	r3, [sp, #4]
 80039f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	68b9      	ldr	r1, [r7, #8]
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f000 f850 	bl	8003aa4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a04:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003a06:	f000 f8d7 	bl	8003bb8 <prvAddNewTaskToReadyList>
 8003a0a:	e001      	b.n	8003a10 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003a10:	697b      	ldr	r3, [r7, #20]
	}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3728      	adds	r7, #40	@ 0x28
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b08c      	sub	sp, #48	@ 0x30
 8003a1e:	af04      	add	r7, sp, #16
 8003a20:	60f8      	str	r0, [r7, #12]
 8003a22:	60b9      	str	r1, [r7, #8]
 8003a24:	603b      	str	r3, [r7, #0]
 8003a26:	4613      	mov	r3, r2
 8003a28:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003a2a:	88fb      	ldrh	r3, [r7, #6]
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f000 ffec 	bl	8004a0c <pvPortMalloc>
 8003a34:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00e      	beq.n	8003a5a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003a3c:	2054      	movs	r0, #84	@ 0x54
 8003a3e:	f000 ffe5 	bl	8004a0c <pvPortMalloc>
 8003a42:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d003      	beq.n	8003a52 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a50:	e005      	b.n	8003a5e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003a52:	6978      	ldr	r0, [r7, #20]
 8003a54:	f001 f8a8 	bl	8004ba8 <vPortFree>
 8003a58:	e001      	b.n	8003a5e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d017      	beq.n	8003a94 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003a6c:	88fa      	ldrh	r2, [r7, #6]
 8003a6e:	2300      	movs	r3, #0
 8003a70:	9303      	str	r3, [sp, #12]
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	9302      	str	r3, [sp, #8]
 8003a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a78:	9301      	str	r3, [sp, #4]
 8003a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a7c:	9300      	str	r3, [sp, #0]
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	68f8      	ldr	r0, [r7, #12]
 8003a84:	f000 f80e 	bl	8003aa4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a88:	69f8      	ldr	r0, [r7, #28]
 8003a8a:	f000 f895 	bl	8003bb8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	61bb      	str	r3, [r7, #24]
 8003a92:	e002      	b.n	8003a9a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003a94:	f04f 33ff 	mov.w	r3, #4294967295
 8003a98:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003a9a:	69bb      	ldr	r3, [r7, #24]
	}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3720      	adds	r7, #32
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b088      	sub	sp, #32
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
 8003ab0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ab6:	6879      	ldr	r1, [r7, #4]
 8003ab8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8003abc:	440b      	add	r3, r1
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	f023 0307 	bic.w	r3, r3, #7
 8003aca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	f003 0307 	and.w	r3, r3, #7
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00d      	beq.n	8003af2 <prvInitialiseNewTask+0x4e>
	__asm volatile
 8003ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ada:	b672      	cpsid	i
 8003adc:	f383 8811 	msr	BASEPRI, r3
 8003ae0:	f3bf 8f6f 	isb	sy
 8003ae4:	f3bf 8f4f 	dsb	sy
 8003ae8:	b662      	cpsie	i
 8003aea:	617b      	str	r3, [r7, #20]
}
 8003aec:	bf00      	nop
 8003aee:	bf00      	nop
 8003af0:	e7fd      	b.n	8003aee <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d01f      	beq.n	8003b38 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003af8:	2300      	movs	r3, #0
 8003afa:	61fb      	str	r3, [r7, #28]
 8003afc:	e012      	b.n	8003b24 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	4413      	add	r3, r2
 8003b04:	7819      	ldrb	r1, [r3, #0]
 8003b06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	3334      	adds	r3, #52	@ 0x34
 8003b0e:	460a      	mov	r2, r1
 8003b10:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003b12:	68ba      	ldr	r2, [r7, #8]
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	4413      	add	r3, r2
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d006      	beq.n	8003b2c <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	3301      	adds	r3, #1
 8003b22:	61fb      	str	r3, [r7, #28]
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	2b0f      	cmp	r3, #15
 8003b28:	d9e9      	bls.n	8003afe <prvInitialiseNewTask+0x5a>
 8003b2a:	e000      	b.n	8003b2e <prvInitialiseNewTask+0x8a>
			{
				break;
 8003b2c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b36:	e003      	b.n	8003b40 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b42:	2b06      	cmp	r3, #6
 8003b44:	d901      	bls.n	8003b4a <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003b46:	2306      	movs	r3, #6
 8003b48:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b4e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b54:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b58:	2200      	movs	r2, #0
 8003b5a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b5e:	3304      	adds	r3, #4
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7ff fe60 	bl	8003826 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b68:	3318      	adds	r3, #24
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7ff fe5b 	bl	8003826 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b74:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b78:	f1c3 0207 	rsb	r2, r3, #7
 8003b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b84:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b88:	2200      	movs	r2, #0
 8003b8a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	68f9      	ldr	r1, [r7, #12]
 8003b98:	69b8      	ldr	r0, [r7, #24]
 8003b9a:	f000 fd3f 	bl	800461c <pxPortInitialiseStack>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d002      	beq.n	8003bb0 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bb0:	bf00      	nop
 8003bb2:	3720      	adds	r7, #32
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003bc0:	f000 fe3c 	bl	800483c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003bc4:	4b2a      	ldr	r3, [pc, #168]	@ (8003c70 <prvAddNewTaskToReadyList+0xb8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	3301      	adds	r3, #1
 8003bca:	4a29      	ldr	r2, [pc, #164]	@ (8003c70 <prvAddNewTaskToReadyList+0xb8>)
 8003bcc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003bce:	4b29      	ldr	r3, [pc, #164]	@ (8003c74 <prvAddNewTaskToReadyList+0xbc>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d109      	bne.n	8003bea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003bd6:	4a27      	ldr	r2, [pc, #156]	@ (8003c74 <prvAddNewTaskToReadyList+0xbc>)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003bdc:	4b24      	ldr	r3, [pc, #144]	@ (8003c70 <prvAddNewTaskToReadyList+0xb8>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d110      	bne.n	8003c06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003be4:	f000 fad0 	bl	8004188 <prvInitialiseTaskLists>
 8003be8:	e00d      	b.n	8003c06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003bea:	4b23      	ldr	r3, [pc, #140]	@ (8003c78 <prvAddNewTaskToReadyList+0xc0>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d109      	bne.n	8003c06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003bf2:	4b20      	ldr	r3, [pc, #128]	@ (8003c74 <prvAddNewTaskToReadyList+0xbc>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d802      	bhi.n	8003c06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003c00:	4a1c      	ldr	r2, [pc, #112]	@ (8003c74 <prvAddNewTaskToReadyList+0xbc>)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003c06:	4b1d      	ldr	r3, [pc, #116]	@ (8003c7c <prvAddNewTaskToReadyList+0xc4>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	4a1b      	ldr	r2, [pc, #108]	@ (8003c7c <prvAddNewTaskToReadyList+0xc4>)
 8003c0e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c14:	2201      	movs	r2, #1
 8003c16:	409a      	lsls	r2, r3
 8003c18:	4b19      	ldr	r3, [pc, #100]	@ (8003c80 <prvAddNewTaskToReadyList+0xc8>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	4a18      	ldr	r2, [pc, #96]	@ (8003c80 <prvAddNewTaskToReadyList+0xc8>)
 8003c20:	6013      	str	r3, [r2, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c26:	4613      	mov	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	4413      	add	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	4a15      	ldr	r2, [pc, #84]	@ (8003c84 <prvAddNewTaskToReadyList+0xcc>)
 8003c30:	441a      	add	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	3304      	adds	r3, #4
 8003c36:	4619      	mov	r1, r3
 8003c38:	4610      	mov	r0, r2
 8003c3a:	f7ff fe01 	bl	8003840 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003c3e:	f000 fe33 	bl	80048a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003c42:	4b0d      	ldr	r3, [pc, #52]	@ (8003c78 <prvAddNewTaskToReadyList+0xc0>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00e      	beq.n	8003c68 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003c74 <prvAddNewTaskToReadyList+0xbc>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d207      	bcs.n	8003c68 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003c58:	4b0b      	ldr	r3, [pc, #44]	@ (8003c88 <prvAddNewTaskToReadyList+0xd0>)
 8003c5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	f3bf 8f4f 	dsb	sy
 8003c64:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c68:	bf00      	nop
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	20000478 	.word	0x20000478
 8003c74:	20000378 	.word	0x20000378
 8003c78:	20000484 	.word	0x20000484
 8003c7c:	20000494 	.word	0x20000494
 8003c80:	20000480 	.word	0x20000480
 8003c84:	2000037c 	.word	0x2000037c
 8003c88:	e000ed04 	.word	0xe000ed04

08003c8c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003c94:	2300      	movs	r3, #0
 8003c96:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d01a      	beq.n	8003cd4 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003c9e:	4b15      	ldr	r3, [pc, #84]	@ (8003cf4 <vTaskDelay+0x68>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00d      	beq.n	8003cc2 <vTaskDelay+0x36>
	__asm volatile
 8003ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003caa:	b672      	cpsid	i
 8003cac:	f383 8811 	msr	BASEPRI, r3
 8003cb0:	f3bf 8f6f 	isb	sy
 8003cb4:	f3bf 8f4f 	dsb	sy
 8003cb8:	b662      	cpsie	i
 8003cba:	60bb      	str	r3, [r7, #8]
}
 8003cbc:	bf00      	nop
 8003cbe:	bf00      	nop
 8003cc0:	e7fd      	b.n	8003cbe <vTaskDelay+0x32>
			vTaskSuspendAll();
 8003cc2:	f000 f881 	bl	8003dc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003cc6:	2100      	movs	r1, #0
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 fc41 	bl	8004550 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003cce:	f000 f889 	bl	8003de4 <xTaskResumeAll>
 8003cd2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d107      	bne.n	8003cea <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8003cda:	4b07      	ldr	r3, [pc, #28]	@ (8003cf8 <vTaskDelay+0x6c>)
 8003cdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	f3bf 8f4f 	dsb	sy
 8003ce6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003cea:	bf00      	nop
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	200004a0 	.word	0x200004a0
 8003cf8:	e000ed04 	.word	0xe000ed04

08003cfc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b08a      	sub	sp, #40	@ 0x28
 8003d00:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003d02:	2300      	movs	r3, #0
 8003d04:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003d06:	2300      	movs	r3, #0
 8003d08:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003d0a:	463a      	mov	r2, r7
 8003d0c:	1d39      	adds	r1, r7, #4
 8003d0e:	f107 0308 	add.w	r3, r7, #8
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7fc fc0a 	bl	800052c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003d18:	6839      	ldr	r1, [r7, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	68ba      	ldr	r2, [r7, #8]
 8003d1e:	9202      	str	r2, [sp, #8]
 8003d20:	9301      	str	r3, [sp, #4]
 8003d22:	2300      	movs	r3, #0
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	2300      	movs	r3, #0
 8003d28:	460a      	mov	r2, r1
 8003d2a:	4921      	ldr	r1, [pc, #132]	@ (8003db0 <vTaskStartScheduler+0xb4>)
 8003d2c:	4821      	ldr	r0, [pc, #132]	@ (8003db4 <vTaskStartScheduler+0xb8>)
 8003d2e:	f7ff fe0e 	bl	800394e <xTaskCreateStatic>
 8003d32:	4603      	mov	r3, r0
 8003d34:	4a20      	ldr	r2, [pc, #128]	@ (8003db8 <vTaskStartScheduler+0xbc>)
 8003d36:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003d38:	4b1f      	ldr	r3, [pc, #124]	@ (8003db8 <vTaskStartScheduler+0xbc>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d002      	beq.n	8003d46 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003d40:	2301      	movs	r3, #1
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	e001      	b.n	8003d4a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003d46:	2300      	movs	r3, #0
 8003d48:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d118      	bne.n	8003d82 <vTaskStartScheduler+0x86>
	__asm volatile
 8003d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d54:	b672      	cpsid	i
 8003d56:	f383 8811 	msr	BASEPRI, r3
 8003d5a:	f3bf 8f6f 	isb	sy
 8003d5e:	f3bf 8f4f 	dsb	sy
 8003d62:	b662      	cpsie	i
 8003d64:	613b      	str	r3, [r7, #16]
}
 8003d66:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003d68:	4b14      	ldr	r3, [pc, #80]	@ (8003dbc <vTaskStartScheduler+0xc0>)
 8003d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d6e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003d70:	4b13      	ldr	r3, [pc, #76]	@ (8003dc0 <vTaskStartScheduler+0xc4>)
 8003d72:	2201      	movs	r2, #1
 8003d74:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003d76:	4b13      	ldr	r3, [pc, #76]	@ (8003dc4 <vTaskStartScheduler+0xc8>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003d7c:	f000 fce0 	bl	8004740 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003d80:	e011      	b.n	8003da6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d88:	d10d      	bne.n	8003da6 <vTaskStartScheduler+0xaa>
	__asm volatile
 8003d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d8e:	b672      	cpsid	i
 8003d90:	f383 8811 	msr	BASEPRI, r3
 8003d94:	f3bf 8f6f 	isb	sy
 8003d98:	f3bf 8f4f 	dsb	sy
 8003d9c:	b662      	cpsie	i
 8003d9e:	60fb      	str	r3, [r7, #12]
}
 8003da0:	bf00      	nop
 8003da2:	bf00      	nop
 8003da4:	e7fd      	b.n	8003da2 <vTaskStartScheduler+0xa6>
}
 8003da6:	bf00      	nop
 8003da8:	3718      	adds	r7, #24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	080058f8 	.word	0x080058f8
 8003db4:	08004159 	.word	0x08004159
 8003db8:	2000049c 	.word	0x2000049c
 8003dbc:	20000498 	.word	0x20000498
 8003dc0:	20000484 	.word	0x20000484
 8003dc4:	2000047c 	.word	0x2000047c

08003dc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003dc8:	b480      	push	{r7}
 8003dca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003dcc:	4b04      	ldr	r3, [pc, #16]	@ (8003de0 <vTaskSuspendAll+0x18>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	3301      	adds	r3, #1
 8003dd2:	4a03      	ldr	r2, [pc, #12]	@ (8003de0 <vTaskSuspendAll+0x18>)
 8003dd4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8003dd6:	bf00      	nop
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr
 8003de0:	200004a0 	.word	0x200004a0

08003de4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003dea:	2300      	movs	r3, #0
 8003dec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003dee:	2300      	movs	r3, #0
 8003df0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003df2:	4b43      	ldr	r3, [pc, #268]	@ (8003f00 <xTaskResumeAll+0x11c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10d      	bne.n	8003e16 <xTaskResumeAll+0x32>
	__asm volatile
 8003dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dfe:	b672      	cpsid	i
 8003e00:	f383 8811 	msr	BASEPRI, r3
 8003e04:	f3bf 8f6f 	isb	sy
 8003e08:	f3bf 8f4f 	dsb	sy
 8003e0c:	b662      	cpsie	i
 8003e0e:	603b      	str	r3, [r7, #0]
}
 8003e10:	bf00      	nop
 8003e12:	bf00      	nop
 8003e14:	e7fd      	b.n	8003e12 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003e16:	f000 fd11 	bl	800483c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003e1a:	4b39      	ldr	r3, [pc, #228]	@ (8003f00 <xTaskResumeAll+0x11c>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	4a37      	ldr	r2, [pc, #220]	@ (8003f00 <xTaskResumeAll+0x11c>)
 8003e22:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e24:	4b36      	ldr	r3, [pc, #216]	@ (8003f00 <xTaskResumeAll+0x11c>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d161      	bne.n	8003ef0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003e2c:	4b35      	ldr	r3, [pc, #212]	@ (8003f04 <xTaskResumeAll+0x120>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d05d      	beq.n	8003ef0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e34:	e02e      	b.n	8003e94 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e36:	4b34      	ldr	r3, [pc, #208]	@ (8003f08 <xTaskResumeAll+0x124>)
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	3318      	adds	r3, #24
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7ff fd59 	bl	80038fa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	3304      	adds	r3, #4
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff fd54 	bl	80038fa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e56:	2201      	movs	r2, #1
 8003e58:	409a      	lsls	r2, r3
 8003e5a:	4b2c      	ldr	r3, [pc, #176]	@ (8003f0c <xTaskResumeAll+0x128>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	4a2a      	ldr	r2, [pc, #168]	@ (8003f0c <xTaskResumeAll+0x128>)
 8003e62:	6013      	str	r3, [r2, #0]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e68:	4613      	mov	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4413      	add	r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	4a27      	ldr	r2, [pc, #156]	@ (8003f10 <xTaskResumeAll+0x12c>)
 8003e72:	441a      	add	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	3304      	adds	r3, #4
 8003e78:	4619      	mov	r1, r3
 8003e7a:	4610      	mov	r0, r2
 8003e7c:	f7ff fce0 	bl	8003840 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e84:	4b23      	ldr	r3, [pc, #140]	@ (8003f14 <xTaskResumeAll+0x130>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d302      	bcc.n	8003e94 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8003e8e:	4b22      	ldr	r3, [pc, #136]	@ (8003f18 <xTaskResumeAll+0x134>)
 8003e90:	2201      	movs	r2, #1
 8003e92:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e94:	4b1c      	ldr	r3, [pc, #112]	@ (8003f08 <xTaskResumeAll+0x124>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1cc      	bne.n	8003e36 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003ea2:	f000 fa11 	bl	80042c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8003f1c <xTaskResumeAll+0x138>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d010      	beq.n	8003ed4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003eb2:	f000 f837 	bl	8003f24 <xTaskIncrementTick>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d002      	beq.n	8003ec2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8003ebc:	4b16      	ldr	r3, [pc, #88]	@ (8003f18 <xTaskResumeAll+0x134>)
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1f1      	bne.n	8003eb2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8003ece:	4b13      	ldr	r3, [pc, #76]	@ (8003f1c <xTaskResumeAll+0x138>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003ed4:	4b10      	ldr	r3, [pc, #64]	@ (8003f18 <xTaskResumeAll+0x134>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d009      	beq.n	8003ef0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003edc:	2301      	movs	r3, #1
 8003ede:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8003f20 <xTaskResumeAll+0x13c>)
 8003ee2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ee6:	601a      	str	r2, [r3, #0]
 8003ee8:	f3bf 8f4f 	dsb	sy
 8003eec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003ef0:	f000 fcda 	bl	80048a8 <vPortExitCritical>

	return xAlreadyYielded;
 8003ef4:	68bb      	ldr	r3, [r7, #8]
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	200004a0 	.word	0x200004a0
 8003f04:	20000478 	.word	0x20000478
 8003f08:	20000438 	.word	0x20000438
 8003f0c:	20000480 	.word	0x20000480
 8003f10:	2000037c 	.word	0x2000037c
 8003f14:	20000378 	.word	0x20000378
 8003f18:	2000048c 	.word	0x2000048c
 8003f1c:	20000488 	.word	0x20000488
 8003f20:	e000ed04 	.word	0xe000ed04

08003f24 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f2e:	4b50      	ldr	r3, [pc, #320]	@ (8004070 <xTaskIncrementTick+0x14c>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f040 808b 	bne.w	800404e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003f38:	4b4e      	ldr	r3, [pc, #312]	@ (8004074 <xTaskIncrementTick+0x150>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003f40:	4a4c      	ldr	r2, [pc, #304]	@ (8004074 <xTaskIncrementTick+0x150>)
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d123      	bne.n	8003f94 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8003f4c:	4b4a      	ldr	r3, [pc, #296]	@ (8004078 <xTaskIncrementTick+0x154>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00d      	beq.n	8003f72 <xTaskIncrementTick+0x4e>
	__asm volatile
 8003f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f5a:	b672      	cpsid	i
 8003f5c:	f383 8811 	msr	BASEPRI, r3
 8003f60:	f3bf 8f6f 	isb	sy
 8003f64:	f3bf 8f4f 	dsb	sy
 8003f68:	b662      	cpsie	i
 8003f6a:	603b      	str	r3, [r7, #0]
}
 8003f6c:	bf00      	nop
 8003f6e:	bf00      	nop
 8003f70:	e7fd      	b.n	8003f6e <xTaskIncrementTick+0x4a>
 8003f72:	4b41      	ldr	r3, [pc, #260]	@ (8004078 <xTaskIncrementTick+0x154>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	60fb      	str	r3, [r7, #12]
 8003f78:	4b40      	ldr	r3, [pc, #256]	@ (800407c <xTaskIncrementTick+0x158>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a3e      	ldr	r2, [pc, #248]	@ (8004078 <xTaskIncrementTick+0x154>)
 8003f7e:	6013      	str	r3, [r2, #0]
 8003f80:	4a3e      	ldr	r2, [pc, #248]	@ (800407c <xTaskIncrementTick+0x158>)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6013      	str	r3, [r2, #0]
 8003f86:	4b3e      	ldr	r3, [pc, #248]	@ (8004080 <xTaskIncrementTick+0x15c>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	4a3c      	ldr	r2, [pc, #240]	@ (8004080 <xTaskIncrementTick+0x15c>)
 8003f8e:	6013      	str	r3, [r2, #0]
 8003f90:	f000 f99a 	bl	80042c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f94:	4b3b      	ldr	r3, [pc, #236]	@ (8004084 <xTaskIncrementTick+0x160>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d348      	bcc.n	8004030 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f9e:	4b36      	ldr	r3, [pc, #216]	@ (8004078 <xTaskIncrementTick+0x154>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d104      	bne.n	8003fb2 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fa8:	4b36      	ldr	r3, [pc, #216]	@ (8004084 <xTaskIncrementTick+0x160>)
 8003faa:	f04f 32ff 	mov.w	r2, #4294967295
 8003fae:	601a      	str	r2, [r3, #0]
					break;
 8003fb0:	e03e      	b.n	8004030 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fb2:	4b31      	ldr	r3, [pc, #196]	@ (8004078 <xTaskIncrementTick+0x154>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d203      	bcs.n	8003fd2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003fca:	4a2e      	ldr	r2, [pc, #184]	@ (8004084 <xTaskIncrementTick+0x160>)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003fd0:	e02e      	b.n	8004030 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	3304      	adds	r3, #4
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7ff fc8f 	bl	80038fa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d004      	beq.n	8003fee <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	3318      	adds	r3, #24
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff fc86 	bl	80038fa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	409a      	lsls	r2, r3
 8003ff6:	4b24      	ldr	r3, [pc, #144]	@ (8004088 <xTaskIncrementTick+0x164>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	4a22      	ldr	r2, [pc, #136]	@ (8004088 <xTaskIncrementTick+0x164>)
 8003ffe:	6013      	str	r3, [r2, #0]
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004004:	4613      	mov	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	4413      	add	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	4a1f      	ldr	r2, [pc, #124]	@ (800408c <xTaskIncrementTick+0x168>)
 800400e:	441a      	add	r2, r3
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	3304      	adds	r3, #4
 8004014:	4619      	mov	r1, r3
 8004016:	4610      	mov	r0, r2
 8004018:	f7ff fc12 	bl	8003840 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004020:	4b1b      	ldr	r3, [pc, #108]	@ (8004090 <xTaskIncrementTick+0x16c>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004026:	429a      	cmp	r2, r3
 8004028:	d3b9      	bcc.n	8003f9e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800402a:	2301      	movs	r3, #1
 800402c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800402e:	e7b6      	b.n	8003f9e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004030:	4b17      	ldr	r3, [pc, #92]	@ (8004090 <xTaskIncrementTick+0x16c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004036:	4915      	ldr	r1, [pc, #84]	@ (800408c <xTaskIncrementTick+0x168>)
 8004038:	4613      	mov	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	4413      	add	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	440b      	add	r3, r1
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d907      	bls.n	8004058 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8004048:	2301      	movs	r3, #1
 800404a:	617b      	str	r3, [r7, #20]
 800404c:	e004      	b.n	8004058 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800404e:	4b11      	ldr	r3, [pc, #68]	@ (8004094 <xTaskIncrementTick+0x170>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	3301      	adds	r3, #1
 8004054:	4a0f      	ldr	r2, [pc, #60]	@ (8004094 <xTaskIncrementTick+0x170>)
 8004056:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004058:	4b0f      	ldr	r3, [pc, #60]	@ (8004098 <xTaskIncrementTick+0x174>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8004060:	2301      	movs	r3, #1
 8004062:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004064:	697b      	ldr	r3, [r7, #20]
}
 8004066:	4618      	mov	r0, r3
 8004068:	3718      	adds	r7, #24
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	200004a0 	.word	0x200004a0
 8004074:	2000047c 	.word	0x2000047c
 8004078:	20000430 	.word	0x20000430
 800407c:	20000434 	.word	0x20000434
 8004080:	20000490 	.word	0x20000490
 8004084:	20000498 	.word	0x20000498
 8004088:	20000480 	.word	0x20000480
 800408c:	2000037c 	.word	0x2000037c
 8004090:	20000378 	.word	0x20000378
 8004094:	20000488 	.word	0x20000488
 8004098:	2000048c 	.word	0x2000048c

0800409c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800409c:	b480      	push	{r7}
 800409e:	b087      	sub	sp, #28
 80040a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80040a2:	4b28      	ldr	r3, [pc, #160]	@ (8004144 <vTaskSwitchContext+0xa8>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80040aa:	4b27      	ldr	r3, [pc, #156]	@ (8004148 <vTaskSwitchContext+0xac>)
 80040ac:	2201      	movs	r2, #1
 80040ae:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80040b0:	e042      	b.n	8004138 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80040b2:	4b25      	ldr	r3, [pc, #148]	@ (8004148 <vTaskSwitchContext+0xac>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040b8:	4b24      	ldr	r3, [pc, #144]	@ (800414c <vTaskSwitchContext+0xb0>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	fab3 f383 	clz	r3, r3
 80040c4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80040c6:	7afb      	ldrb	r3, [r7, #11]
 80040c8:	f1c3 031f 	rsb	r3, r3, #31
 80040cc:	617b      	str	r3, [r7, #20]
 80040ce:	4920      	ldr	r1, [pc, #128]	@ (8004150 <vTaskSwitchContext+0xb4>)
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	4613      	mov	r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	4413      	add	r3, r2
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	440b      	add	r3, r1
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10d      	bne.n	80040fe <vTaskSwitchContext+0x62>
	__asm volatile
 80040e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040e6:	b672      	cpsid	i
 80040e8:	f383 8811 	msr	BASEPRI, r3
 80040ec:	f3bf 8f6f 	isb	sy
 80040f0:	f3bf 8f4f 	dsb	sy
 80040f4:	b662      	cpsie	i
 80040f6:	607b      	str	r3, [r7, #4]
}
 80040f8:	bf00      	nop
 80040fa:	bf00      	nop
 80040fc:	e7fd      	b.n	80040fa <vTaskSwitchContext+0x5e>
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	4613      	mov	r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	4413      	add	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4a11      	ldr	r2, [pc, #68]	@ (8004150 <vTaskSwitchContext+0xb4>)
 800410a:	4413      	add	r3, r2
 800410c:	613b      	str	r3, [r7, #16]
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	605a      	str	r2, [r3, #4]
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	3308      	adds	r3, #8
 8004120:	429a      	cmp	r2, r3
 8004122:	d104      	bne.n	800412e <vTaskSwitchContext+0x92>
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	685a      	ldr	r2, [r3, #4]
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	605a      	str	r2, [r3, #4]
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	4a07      	ldr	r2, [pc, #28]	@ (8004154 <vTaskSwitchContext+0xb8>)
 8004136:	6013      	str	r3, [r2, #0]
}
 8004138:	bf00      	nop
 800413a:	371c      	adds	r7, #28
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr
 8004144:	200004a0 	.word	0x200004a0
 8004148:	2000048c 	.word	0x2000048c
 800414c:	20000480 	.word	0x20000480
 8004150:	2000037c 	.word	0x2000037c
 8004154:	20000378 	.word	0x20000378

08004158 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004160:	f000 f852 	bl	8004208 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004164:	4b06      	ldr	r3, [pc, #24]	@ (8004180 <prvIdleTask+0x28>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d9f9      	bls.n	8004160 <prvIdleTask+0x8>
			{
				taskYIELD();
 800416c:	4b05      	ldr	r3, [pc, #20]	@ (8004184 <prvIdleTask+0x2c>)
 800416e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004172:	601a      	str	r2, [r3, #0]
 8004174:	f3bf 8f4f 	dsb	sy
 8004178:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800417c:	e7f0      	b.n	8004160 <prvIdleTask+0x8>
 800417e:	bf00      	nop
 8004180:	2000037c 	.word	0x2000037c
 8004184:	e000ed04 	.word	0xe000ed04

08004188 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800418e:	2300      	movs	r3, #0
 8004190:	607b      	str	r3, [r7, #4]
 8004192:	e00c      	b.n	80041ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	4613      	mov	r3, r2
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	4413      	add	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4a12      	ldr	r2, [pc, #72]	@ (80041e8 <prvInitialiseTaskLists+0x60>)
 80041a0:	4413      	add	r3, r2
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff fb1f 	bl	80037e6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	3301      	adds	r3, #1
 80041ac:	607b      	str	r3, [r7, #4]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b06      	cmp	r3, #6
 80041b2:	d9ef      	bls.n	8004194 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80041b4:	480d      	ldr	r0, [pc, #52]	@ (80041ec <prvInitialiseTaskLists+0x64>)
 80041b6:	f7ff fb16 	bl	80037e6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80041ba:	480d      	ldr	r0, [pc, #52]	@ (80041f0 <prvInitialiseTaskLists+0x68>)
 80041bc:	f7ff fb13 	bl	80037e6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80041c0:	480c      	ldr	r0, [pc, #48]	@ (80041f4 <prvInitialiseTaskLists+0x6c>)
 80041c2:	f7ff fb10 	bl	80037e6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80041c6:	480c      	ldr	r0, [pc, #48]	@ (80041f8 <prvInitialiseTaskLists+0x70>)
 80041c8:	f7ff fb0d 	bl	80037e6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80041cc:	480b      	ldr	r0, [pc, #44]	@ (80041fc <prvInitialiseTaskLists+0x74>)
 80041ce:	f7ff fb0a 	bl	80037e6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80041d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004200 <prvInitialiseTaskLists+0x78>)
 80041d4:	4a05      	ldr	r2, [pc, #20]	@ (80041ec <prvInitialiseTaskLists+0x64>)
 80041d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80041d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004204 <prvInitialiseTaskLists+0x7c>)
 80041da:	4a05      	ldr	r2, [pc, #20]	@ (80041f0 <prvInitialiseTaskLists+0x68>)
 80041dc:	601a      	str	r2, [r3, #0]
}
 80041de:	bf00      	nop
 80041e0:	3708      	adds	r7, #8
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	2000037c 	.word	0x2000037c
 80041ec:	20000408 	.word	0x20000408
 80041f0:	2000041c 	.word	0x2000041c
 80041f4:	20000438 	.word	0x20000438
 80041f8:	2000044c 	.word	0x2000044c
 80041fc:	20000464 	.word	0x20000464
 8004200:	20000430 	.word	0x20000430
 8004204:	20000434 	.word	0x20000434

08004208 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800420e:	e019      	b.n	8004244 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004210:	f000 fb14 	bl	800483c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004214:	4b10      	ldr	r3, [pc, #64]	@ (8004258 <prvCheckTasksWaitingTermination+0x50>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	3304      	adds	r3, #4
 8004220:	4618      	mov	r0, r3
 8004222:	f7ff fb6a 	bl	80038fa <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004226:	4b0d      	ldr	r3, [pc, #52]	@ (800425c <prvCheckTasksWaitingTermination+0x54>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	3b01      	subs	r3, #1
 800422c:	4a0b      	ldr	r2, [pc, #44]	@ (800425c <prvCheckTasksWaitingTermination+0x54>)
 800422e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004230:	4b0b      	ldr	r3, [pc, #44]	@ (8004260 <prvCheckTasksWaitingTermination+0x58>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	3b01      	subs	r3, #1
 8004236:	4a0a      	ldr	r2, [pc, #40]	@ (8004260 <prvCheckTasksWaitingTermination+0x58>)
 8004238:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800423a:	f000 fb35 	bl	80048a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f810 	bl	8004264 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004244:	4b06      	ldr	r3, [pc, #24]	@ (8004260 <prvCheckTasksWaitingTermination+0x58>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1e1      	bne.n	8004210 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800424c:	bf00      	nop
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	2000044c 	.word	0x2000044c
 800425c:	20000478 	.word	0x20000478
 8004260:	20000460 	.word	0x20000460

08004264 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004272:	2b00      	cmp	r3, #0
 8004274:	d108      	bne.n	8004288 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427a:	4618      	mov	r0, r3
 800427c:	f000 fc94 	bl	8004ba8 <vPortFree>
				vPortFree( pxTCB );
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 fc91 	bl	8004ba8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004286:	e01b      	b.n	80042c0 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800428e:	2b01      	cmp	r3, #1
 8004290:	d103      	bne.n	800429a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 fc88 	bl	8004ba8 <vPortFree>
	}
 8004298:	e012      	b.n	80042c0 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d00d      	beq.n	80042c0 <prvDeleteTCB+0x5c>
	__asm volatile
 80042a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042a8:	b672      	cpsid	i
 80042aa:	f383 8811 	msr	BASEPRI, r3
 80042ae:	f3bf 8f6f 	isb	sy
 80042b2:	f3bf 8f4f 	dsb	sy
 80042b6:	b662      	cpsie	i
 80042b8:	60fb      	str	r3, [r7, #12]
}
 80042ba:	bf00      	nop
 80042bc:	bf00      	nop
 80042be:	e7fd      	b.n	80042bc <prvDeleteTCB+0x58>
	}
 80042c0:	bf00      	nop
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004300 <prvResetNextTaskUnblockTime+0x38>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d104      	bne.n	80042e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80042d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004304 <prvResetNextTaskUnblockTime+0x3c>)
 80042da:	f04f 32ff 	mov.w	r2, #4294967295
 80042de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80042e0:	e008      	b.n	80042f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042e2:	4b07      	ldr	r3, [pc, #28]	@ (8004300 <prvResetNextTaskUnblockTime+0x38>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	4a04      	ldr	r2, [pc, #16]	@ (8004304 <prvResetNextTaskUnblockTime+0x3c>)
 80042f2:	6013      	str	r3, [r2, #0]
}
 80042f4:	bf00      	nop
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr
 8004300:	20000430 	.word	0x20000430
 8004304:	20000498 	.word	0x20000498

08004308 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800430e:	4b0b      	ldr	r3, [pc, #44]	@ (800433c <xTaskGetSchedulerState+0x34>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d102      	bne.n	800431c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004316:	2301      	movs	r3, #1
 8004318:	607b      	str	r3, [r7, #4]
 800431a:	e008      	b.n	800432e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800431c:	4b08      	ldr	r3, [pc, #32]	@ (8004340 <xTaskGetSchedulerState+0x38>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d102      	bne.n	800432a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004324:	2302      	movs	r3, #2
 8004326:	607b      	str	r3, [r7, #4]
 8004328:	e001      	b.n	800432e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800432a:	2300      	movs	r3, #0
 800432c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800432e:	687b      	ldr	r3, [r7, #4]
	}
 8004330:	4618      	mov	r0, r3
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	20000484 	.word	0x20000484
 8004340:	200004a0 	.word	0x200004a0

08004344 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800434e:	f000 fa75 	bl	800483c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8004352:	4b1e      	ldr	r3, [pc, #120]	@ (80043cc <ulTaskNotifyTake+0x88>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004358:	2b00      	cmp	r3, #0
 800435a:	d113      	bne.n	8004384 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800435c:	4b1b      	ldr	r3, [pc, #108]	@ (80043cc <ulTaskNotifyTake+0x88>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2201      	movs	r2, #1
 8004362:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00b      	beq.n	8004384 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800436c:	2101      	movs	r1, #1
 800436e:	6838      	ldr	r0, [r7, #0]
 8004370:	f000 f8ee 	bl	8004550 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8004374:	4b16      	ldr	r3, [pc, #88]	@ (80043d0 <ulTaskNotifyTake+0x8c>)
 8004376:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	f3bf 8f4f 	dsb	sy
 8004380:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004384:	f000 fa90 	bl	80048a8 <vPortExitCritical>

		taskENTER_CRITICAL();
 8004388:	f000 fa58 	bl	800483c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800438c:	4b0f      	ldr	r3, [pc, #60]	@ (80043cc <ulTaskNotifyTake+0x88>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004392:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00c      	beq.n	80043b4 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d004      	beq.n	80043aa <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80043a0:	4b0a      	ldr	r3, [pc, #40]	@ (80043cc <ulTaskNotifyTake+0x88>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2200      	movs	r2, #0
 80043a6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80043a8:	e004      	b.n	80043b4 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80043aa:	4b08      	ldr	r3, [pc, #32]	@ (80043cc <ulTaskNotifyTake+0x88>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	3a01      	subs	r2, #1
 80043b2:	64da      	str	r2, [r3, #76]	@ 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80043b4:	4b05      	ldr	r3, [pc, #20]	@ (80043cc <ulTaskNotifyTake+0x88>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 80043be:	f000 fa73 	bl	80048a8 <vPortExitCritical>

		return ulReturn;
 80043c2:	68fb      	ldr	r3, [r7, #12]
	}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	20000378 	.word	0x20000378
 80043d0:	e000ed04 	.word	0xe000ed04

080043d4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b08a      	sub	sp, #40	@ 0x28
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	603b      	str	r3, [r7, #0]
 80043e0:	4613      	mov	r3, r2
 80043e2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80043e4:	2301      	movs	r3, #1
 80043e6:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d10d      	bne.n	800440a <xTaskGenericNotify+0x36>
	__asm volatile
 80043ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f2:	b672      	cpsid	i
 80043f4:	f383 8811 	msr	BASEPRI, r3
 80043f8:	f3bf 8f6f 	isb	sy
 80043fc:	f3bf 8f4f 	dsb	sy
 8004400:	b662      	cpsie	i
 8004402:	61bb      	str	r3, [r7, #24]
}
 8004404:	bf00      	nop
 8004406:	bf00      	nop
 8004408:	e7fd      	b.n	8004406 <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800440e:	f000 fa15 	bl	800483c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <xTaskGenericNotify+0x4c>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004420:	6a3b      	ldr	r3, [r7, #32]
 8004422:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004426:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004428:	6a3b      	ldr	r3, [r7, #32]
 800442a:	2202      	movs	r2, #2
 800442c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 8004430:	79fb      	ldrb	r3, [r7, #7]
 8004432:	2b04      	cmp	r3, #4
 8004434:	d827      	bhi.n	8004486 <xTaskGenericNotify+0xb2>
 8004436:	a201      	add	r2, pc, #4	@ (adr r2, 800443c <xTaskGenericNotify+0x68>)
 8004438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800443c:	080044ad 	.word	0x080044ad
 8004440:	08004451 	.word	0x08004451
 8004444:	0800445f 	.word	0x0800445f
 8004448:	0800446b 	.word	0x0800446b
 800444c:	08004473 	.word	0x08004473
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8004450:	6a3b      	ldr	r3, [r7, #32]
 8004452:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	431a      	orrs	r2, r3
 8004458:	6a3b      	ldr	r3, [r7, #32]
 800445a:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 800445c:	e029      	b.n	80044b2 <xTaskGenericNotify+0xde>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004462:	1c5a      	adds	r2, r3, #1
 8004464:	6a3b      	ldr	r3, [r7, #32]
 8004466:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8004468:	e023      	b.n	80044b2 <xTaskGenericNotify+0xde>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800446a:	6a3b      	ldr	r3, [r7, #32]
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8004470:	e01f      	b.n	80044b2 <xTaskGenericNotify+0xde>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8004472:	7ffb      	ldrb	r3, [r7, #31]
 8004474:	2b02      	cmp	r3, #2
 8004476:	d003      	beq.n	8004480 <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800447e:	e018      	b.n	80044b2 <xTaskGenericNotify+0xde>
						xReturn = pdFAIL;
 8004480:	2300      	movs	r3, #0
 8004482:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8004484:	e015      	b.n	80044b2 <xTaskGenericNotify+0xde>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8004486:	6a3b      	ldr	r3, [r7, #32]
 8004488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800448a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800448e:	d00f      	beq.n	80044b0 <xTaskGenericNotify+0xdc>
	__asm volatile
 8004490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004494:	b672      	cpsid	i
 8004496:	f383 8811 	msr	BASEPRI, r3
 800449a:	f3bf 8f6f 	isb	sy
 800449e:	f3bf 8f4f 	dsb	sy
 80044a2:	b662      	cpsie	i
 80044a4:	617b      	str	r3, [r7, #20]
}
 80044a6:	bf00      	nop
 80044a8:	bf00      	nop
 80044aa:	e7fd      	b.n	80044a8 <xTaskGenericNotify+0xd4>
					break;
 80044ac:	bf00      	nop
 80044ae:	e000      	b.n	80044b2 <xTaskGenericNotify+0xde>

					break;
 80044b0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80044b2:	7ffb      	ldrb	r3, [r7, #31]
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d13c      	bne.n	8004532 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	3304      	adds	r3, #4
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff fa1c 	bl	80038fa <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80044c2:	6a3b      	ldr	r3, [r7, #32]
 80044c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c6:	2201      	movs	r2, #1
 80044c8:	409a      	lsls	r2, r3
 80044ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004540 <xTaskGenericNotify+0x16c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	4a1b      	ldr	r2, [pc, #108]	@ (8004540 <xTaskGenericNotify+0x16c>)
 80044d2:	6013      	str	r3, [r2, #0]
 80044d4:	6a3b      	ldr	r3, [r7, #32]
 80044d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044d8:	4613      	mov	r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	4413      	add	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4a18      	ldr	r2, [pc, #96]	@ (8004544 <xTaskGenericNotify+0x170>)
 80044e2:	441a      	add	r2, r3
 80044e4:	6a3b      	ldr	r3, [r7, #32]
 80044e6:	3304      	adds	r3, #4
 80044e8:	4619      	mov	r1, r3
 80044ea:	4610      	mov	r0, r2
 80044ec:	f7ff f9a8 	bl	8003840 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00d      	beq.n	8004514 <xTaskGenericNotify+0x140>
	__asm volatile
 80044f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044fc:	b672      	cpsid	i
 80044fe:	f383 8811 	msr	BASEPRI, r3
 8004502:	f3bf 8f6f 	isb	sy
 8004506:	f3bf 8f4f 	dsb	sy
 800450a:	b662      	cpsie	i
 800450c:	613b      	str	r3, [r7, #16]
}
 800450e:	bf00      	nop
 8004510:	bf00      	nop
 8004512:	e7fd      	b.n	8004510 <xTaskGenericNotify+0x13c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004514:	6a3b      	ldr	r3, [r7, #32]
 8004516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004518:	4b0b      	ldr	r3, [pc, #44]	@ (8004548 <xTaskGenericNotify+0x174>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451e:	429a      	cmp	r2, r3
 8004520:	d907      	bls.n	8004532 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8004522:	4b0a      	ldr	r3, [pc, #40]	@ (800454c <xTaskGenericNotify+0x178>)
 8004524:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004528:	601a      	str	r2, [r3, #0]
 800452a:	f3bf 8f4f 	dsb	sy
 800452e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004532:	f000 f9b9 	bl	80048a8 <vPortExitCritical>

		return xReturn;
 8004536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8004538:	4618      	mov	r0, r3
 800453a:	3728      	adds	r7, #40	@ 0x28
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	20000480 	.word	0x20000480
 8004544:	2000037c 	.word	0x2000037c
 8004548:	20000378 	.word	0x20000378
 800454c:	e000ed04 	.word	0xe000ed04

08004550 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800455a:	4b29      	ldr	r3, [pc, #164]	@ (8004600 <prvAddCurrentTaskToDelayedList+0xb0>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004560:	4b28      	ldr	r3, [pc, #160]	@ (8004604 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	3304      	adds	r3, #4
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff f9c7 	bl	80038fa <uxListRemove>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10b      	bne.n	800458a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004572:	4b24      	ldr	r3, [pc, #144]	@ (8004604 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004578:	2201      	movs	r2, #1
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	43da      	mvns	r2, r3
 8004580:	4b21      	ldr	r3, [pc, #132]	@ (8004608 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4013      	ands	r3, r2
 8004586:	4a20      	ldr	r2, [pc, #128]	@ (8004608 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004588:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004590:	d10a      	bne.n	80045a8 <prvAddCurrentTaskToDelayedList+0x58>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d007      	beq.n	80045a8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004598:	4b1a      	ldr	r3, [pc, #104]	@ (8004604 <prvAddCurrentTaskToDelayedList+0xb4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	3304      	adds	r3, #4
 800459e:	4619      	mov	r1, r3
 80045a0:	481a      	ldr	r0, [pc, #104]	@ (800460c <prvAddCurrentTaskToDelayedList+0xbc>)
 80045a2:	f7ff f94d 	bl	8003840 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80045a6:	e026      	b.n	80045f6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4413      	add	r3, r2
 80045ae:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80045b0:	4b14      	ldr	r3, [pc, #80]	@ (8004604 <prvAddCurrentTaskToDelayedList+0xb4>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d209      	bcs.n	80045d4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045c0:	4b13      	ldr	r3, [pc, #76]	@ (8004610 <prvAddCurrentTaskToDelayedList+0xc0>)
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004604 <prvAddCurrentTaskToDelayedList+0xb4>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	3304      	adds	r3, #4
 80045ca:	4619      	mov	r1, r3
 80045cc:	4610      	mov	r0, r2
 80045ce:	f7ff f95b 	bl	8003888 <vListInsert>
}
 80045d2:	e010      	b.n	80045f6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004614 <prvAddCurrentTaskToDelayedList+0xc4>)
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004604 <prvAddCurrentTaskToDelayedList+0xb4>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	3304      	adds	r3, #4
 80045de:	4619      	mov	r1, r3
 80045e0:	4610      	mov	r0, r2
 80045e2:	f7ff f951 	bl	8003888 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80045e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d202      	bcs.n	80045f6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80045f0:	4a09      	ldr	r2, [pc, #36]	@ (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	6013      	str	r3, [r2, #0]
}
 80045f6:	bf00      	nop
 80045f8:	3710      	adds	r7, #16
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	2000047c 	.word	0x2000047c
 8004604:	20000378 	.word	0x20000378
 8004608:	20000480 	.word	0x20000480
 800460c:	20000464 	.word	0x20000464
 8004610:	20000434 	.word	0x20000434
 8004614:	20000430 	.word	0x20000430
 8004618:	20000498 	.word	0x20000498

0800461c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	3b04      	subs	r3, #4
 800462c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004634:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	3b04      	subs	r3, #4
 800463a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f023 0201 	bic.w	r2, r3, #1
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	3b04      	subs	r3, #4
 800464a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800464c:	4a0c      	ldr	r2, [pc, #48]	@ (8004680 <pxPortInitialiseStack+0x64>)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	3b14      	subs	r3, #20
 8004656:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	3b04      	subs	r3, #4
 8004662:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f06f 0202 	mvn.w	r2, #2
 800466a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	3b20      	subs	r3, #32
 8004670:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004672:	68fb      	ldr	r3, [r7, #12]
}
 8004674:	4618      	mov	r0, r3
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr
 8004680:	08004685 	.word	0x08004685

08004684 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800468a:	2300      	movs	r3, #0
 800468c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800468e:	4b15      	ldr	r3, [pc, #84]	@ (80046e4 <prvTaskExitError+0x60>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004696:	d00d      	beq.n	80046b4 <prvTaskExitError+0x30>
	__asm volatile
 8004698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800469c:	b672      	cpsid	i
 800469e:	f383 8811 	msr	BASEPRI, r3
 80046a2:	f3bf 8f6f 	isb	sy
 80046a6:	f3bf 8f4f 	dsb	sy
 80046aa:	b662      	cpsie	i
 80046ac:	60fb      	str	r3, [r7, #12]
}
 80046ae:	bf00      	nop
 80046b0:	bf00      	nop
 80046b2:	e7fd      	b.n	80046b0 <prvTaskExitError+0x2c>
	__asm volatile
 80046b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b8:	b672      	cpsid	i
 80046ba:	f383 8811 	msr	BASEPRI, r3
 80046be:	f3bf 8f6f 	isb	sy
 80046c2:	f3bf 8f4f 	dsb	sy
 80046c6:	b662      	cpsie	i
 80046c8:	60bb      	str	r3, [r7, #8]
}
 80046ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80046cc:	bf00      	nop
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d0fc      	beq.n	80046ce <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80046d4:	bf00      	nop
 80046d6:	bf00      	nop
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	2000000c 	.word	0x2000000c
	...

080046f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80046f0:	4b07      	ldr	r3, [pc, #28]	@ (8004710 <pxCurrentTCBConst2>)
 80046f2:	6819      	ldr	r1, [r3, #0]
 80046f4:	6808      	ldr	r0, [r1, #0]
 80046f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046fa:	f380 8809 	msr	PSP, r0
 80046fe:	f3bf 8f6f 	isb	sy
 8004702:	f04f 0000 	mov.w	r0, #0
 8004706:	f380 8811 	msr	BASEPRI, r0
 800470a:	4770      	bx	lr
 800470c:	f3af 8000 	nop.w

08004710 <pxCurrentTCBConst2>:
 8004710:	20000378 	.word	0x20000378
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004714:	bf00      	nop
 8004716:	bf00      	nop

08004718 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004718:	4808      	ldr	r0, [pc, #32]	@ (800473c <prvPortStartFirstTask+0x24>)
 800471a:	6800      	ldr	r0, [r0, #0]
 800471c:	6800      	ldr	r0, [r0, #0]
 800471e:	f380 8808 	msr	MSP, r0
 8004722:	f04f 0000 	mov.w	r0, #0
 8004726:	f380 8814 	msr	CONTROL, r0
 800472a:	b662      	cpsie	i
 800472c:	b661      	cpsie	f
 800472e:	f3bf 8f4f 	dsb	sy
 8004732:	f3bf 8f6f 	isb	sy
 8004736:	df00      	svc	0
 8004738:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800473a:	bf00      	nop
 800473c:	e000ed08 	.word	0xe000ed08

08004740 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004746:	4b37      	ldr	r3, [pc, #220]	@ (8004824 <xPortStartScheduler+0xe4>)
 8004748:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	b2db      	uxtb	r3, r3
 8004750:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	22ff      	movs	r2, #255	@ 0xff
 8004756:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	b2db      	uxtb	r3, r3
 800475e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004760:	78fb      	ldrb	r3, [r7, #3]
 8004762:	b2db      	uxtb	r3, r3
 8004764:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004768:	b2da      	uxtb	r2, r3
 800476a:	4b2f      	ldr	r3, [pc, #188]	@ (8004828 <xPortStartScheduler+0xe8>)
 800476c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800476e:	4b2f      	ldr	r3, [pc, #188]	@ (800482c <xPortStartScheduler+0xec>)
 8004770:	2207      	movs	r2, #7
 8004772:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004774:	e009      	b.n	800478a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004776:	4b2d      	ldr	r3, [pc, #180]	@ (800482c <xPortStartScheduler+0xec>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	3b01      	subs	r3, #1
 800477c:	4a2b      	ldr	r2, [pc, #172]	@ (800482c <xPortStartScheduler+0xec>)
 800477e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004780:	78fb      	ldrb	r3, [r7, #3]
 8004782:	b2db      	uxtb	r3, r3
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	b2db      	uxtb	r3, r3
 8004788:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800478a:	78fb      	ldrb	r3, [r7, #3]
 800478c:	b2db      	uxtb	r3, r3
 800478e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004792:	2b80      	cmp	r3, #128	@ 0x80
 8004794:	d0ef      	beq.n	8004776 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004796:	4b25      	ldr	r3, [pc, #148]	@ (800482c <xPortStartScheduler+0xec>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f1c3 0307 	rsb	r3, r3, #7
 800479e:	2b04      	cmp	r3, #4
 80047a0:	d00d      	beq.n	80047be <xPortStartScheduler+0x7e>
	__asm volatile
 80047a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a6:	b672      	cpsid	i
 80047a8:	f383 8811 	msr	BASEPRI, r3
 80047ac:	f3bf 8f6f 	isb	sy
 80047b0:	f3bf 8f4f 	dsb	sy
 80047b4:	b662      	cpsie	i
 80047b6:	60bb      	str	r3, [r7, #8]
}
 80047b8:	bf00      	nop
 80047ba:	bf00      	nop
 80047bc:	e7fd      	b.n	80047ba <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80047be:	4b1b      	ldr	r3, [pc, #108]	@ (800482c <xPortStartScheduler+0xec>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	021b      	lsls	r3, r3, #8
 80047c4:	4a19      	ldr	r2, [pc, #100]	@ (800482c <xPortStartScheduler+0xec>)
 80047c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80047c8:	4b18      	ldr	r3, [pc, #96]	@ (800482c <xPortStartScheduler+0xec>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80047d0:	4a16      	ldr	r2, [pc, #88]	@ (800482c <xPortStartScheduler+0xec>)
 80047d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	b2da      	uxtb	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80047dc:	4b14      	ldr	r3, [pc, #80]	@ (8004830 <xPortStartScheduler+0xf0>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a13      	ldr	r2, [pc, #76]	@ (8004830 <xPortStartScheduler+0xf0>)
 80047e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80047e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80047e8:	4b11      	ldr	r3, [pc, #68]	@ (8004830 <xPortStartScheduler+0xf0>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a10      	ldr	r2, [pc, #64]	@ (8004830 <xPortStartScheduler+0xf0>)
 80047ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80047f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80047f4:	f000 f8dc 	bl	80049b0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80047f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004834 <xPortStartScheduler+0xf4>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80047fe:	f000 f8fb 	bl	80049f8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004802:	4b0d      	ldr	r3, [pc, #52]	@ (8004838 <xPortStartScheduler+0xf8>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a0c      	ldr	r2, [pc, #48]	@ (8004838 <xPortStartScheduler+0xf8>)
 8004808:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800480c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800480e:	f7ff ff83 	bl	8004718 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004812:	f7ff fc43 	bl	800409c <vTaskSwitchContext>
	prvTaskExitError();
 8004816:	f7ff ff35 	bl	8004684 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3710      	adds	r7, #16
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	e000e400 	.word	0xe000e400
 8004828:	200004a4 	.word	0x200004a4
 800482c:	200004a8 	.word	0x200004a8
 8004830:	e000ed20 	.word	0xe000ed20
 8004834:	2000000c 	.word	0x2000000c
 8004838:	e000ef34 	.word	0xe000ef34

0800483c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
	__asm volatile
 8004842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004846:	b672      	cpsid	i
 8004848:	f383 8811 	msr	BASEPRI, r3
 800484c:	f3bf 8f6f 	isb	sy
 8004850:	f3bf 8f4f 	dsb	sy
 8004854:	b662      	cpsie	i
 8004856:	607b      	str	r3, [r7, #4]
}
 8004858:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800485a:	4b11      	ldr	r3, [pc, #68]	@ (80048a0 <vPortEnterCritical+0x64>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	3301      	adds	r3, #1
 8004860:	4a0f      	ldr	r2, [pc, #60]	@ (80048a0 <vPortEnterCritical+0x64>)
 8004862:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004864:	4b0e      	ldr	r3, [pc, #56]	@ (80048a0 <vPortEnterCritical+0x64>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2b01      	cmp	r3, #1
 800486a:	d112      	bne.n	8004892 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800486c:	4b0d      	ldr	r3, [pc, #52]	@ (80048a4 <vPortEnterCritical+0x68>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00d      	beq.n	8004892 <vPortEnterCritical+0x56>
	__asm volatile
 8004876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800487a:	b672      	cpsid	i
 800487c:	f383 8811 	msr	BASEPRI, r3
 8004880:	f3bf 8f6f 	isb	sy
 8004884:	f3bf 8f4f 	dsb	sy
 8004888:	b662      	cpsie	i
 800488a:	603b      	str	r3, [r7, #0]
}
 800488c:	bf00      	nop
 800488e:	bf00      	nop
 8004890:	e7fd      	b.n	800488e <vPortEnterCritical+0x52>
	}
}
 8004892:	bf00      	nop
 8004894:	370c      	adds	r7, #12
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	2000000c 	.word	0x2000000c
 80048a4:	e000ed04 	.word	0xe000ed04

080048a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80048ae:	4b13      	ldr	r3, [pc, #76]	@ (80048fc <vPortExitCritical+0x54>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10d      	bne.n	80048d2 <vPortExitCritical+0x2a>
	__asm volatile
 80048b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ba:	b672      	cpsid	i
 80048bc:	f383 8811 	msr	BASEPRI, r3
 80048c0:	f3bf 8f6f 	isb	sy
 80048c4:	f3bf 8f4f 	dsb	sy
 80048c8:	b662      	cpsie	i
 80048ca:	607b      	str	r3, [r7, #4]
}
 80048cc:	bf00      	nop
 80048ce:	bf00      	nop
 80048d0:	e7fd      	b.n	80048ce <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80048d2:	4b0a      	ldr	r3, [pc, #40]	@ (80048fc <vPortExitCritical+0x54>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	3b01      	subs	r3, #1
 80048d8:	4a08      	ldr	r2, [pc, #32]	@ (80048fc <vPortExitCritical+0x54>)
 80048da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80048dc:	4b07      	ldr	r3, [pc, #28]	@ (80048fc <vPortExitCritical+0x54>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d105      	bne.n	80048f0 <vPortExitCritical+0x48>
 80048e4:	2300      	movs	r3, #0
 80048e6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80048ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80048f0:	bf00      	nop
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr
 80048fc:	2000000c 	.word	0x2000000c

08004900 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004900:	f3ef 8009 	mrs	r0, PSP
 8004904:	f3bf 8f6f 	isb	sy
 8004908:	4b15      	ldr	r3, [pc, #84]	@ (8004960 <pxCurrentTCBConst>)
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	f01e 0f10 	tst.w	lr, #16
 8004910:	bf08      	it	eq
 8004912:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004916:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800491a:	6010      	str	r0, [r2, #0]
 800491c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004920:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004924:	b672      	cpsid	i
 8004926:	f380 8811 	msr	BASEPRI, r0
 800492a:	f3bf 8f4f 	dsb	sy
 800492e:	f3bf 8f6f 	isb	sy
 8004932:	b662      	cpsie	i
 8004934:	f7ff fbb2 	bl	800409c <vTaskSwitchContext>
 8004938:	f04f 0000 	mov.w	r0, #0
 800493c:	f380 8811 	msr	BASEPRI, r0
 8004940:	bc09      	pop	{r0, r3}
 8004942:	6819      	ldr	r1, [r3, #0]
 8004944:	6808      	ldr	r0, [r1, #0]
 8004946:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800494a:	f01e 0f10 	tst.w	lr, #16
 800494e:	bf08      	it	eq
 8004950:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004954:	f380 8809 	msr	PSP, r0
 8004958:	f3bf 8f6f 	isb	sy
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop

08004960 <pxCurrentTCBConst>:
 8004960:	20000378 	.word	0x20000378
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004964:	bf00      	nop
 8004966:	bf00      	nop

08004968 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b082      	sub	sp, #8
 800496c:	af00      	add	r7, sp, #0
	__asm volatile
 800496e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004972:	b672      	cpsid	i
 8004974:	f383 8811 	msr	BASEPRI, r3
 8004978:	f3bf 8f6f 	isb	sy
 800497c:	f3bf 8f4f 	dsb	sy
 8004980:	b662      	cpsie	i
 8004982:	607b      	str	r3, [r7, #4]
}
 8004984:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004986:	f7ff facd 	bl	8003f24 <xTaskIncrementTick>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d003      	beq.n	8004998 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004990:	4b06      	ldr	r3, [pc, #24]	@ (80049ac <xPortSysTickHandler+0x44>)
 8004992:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	2300      	movs	r3, #0
 800499a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	f383 8811 	msr	BASEPRI, r3
}
 80049a2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80049a4:	bf00      	nop
 80049a6:	3708      	adds	r7, #8
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	e000ed04 	.word	0xe000ed04

080049b0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80049b0:	b480      	push	{r7}
 80049b2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80049b4:	4b0b      	ldr	r3, [pc, #44]	@ (80049e4 <vPortSetupTimerInterrupt+0x34>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80049ba:	4b0b      	ldr	r3, [pc, #44]	@ (80049e8 <vPortSetupTimerInterrupt+0x38>)
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80049c0:	4b0a      	ldr	r3, [pc, #40]	@ (80049ec <vPortSetupTimerInterrupt+0x3c>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a0a      	ldr	r2, [pc, #40]	@ (80049f0 <vPortSetupTimerInterrupt+0x40>)
 80049c6:	fba2 2303 	umull	r2, r3, r2, r3
 80049ca:	099b      	lsrs	r3, r3, #6
 80049cc:	4a09      	ldr	r2, [pc, #36]	@ (80049f4 <vPortSetupTimerInterrupt+0x44>)
 80049ce:	3b01      	subs	r3, #1
 80049d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80049d2:	4b04      	ldr	r3, [pc, #16]	@ (80049e4 <vPortSetupTimerInterrupt+0x34>)
 80049d4:	2207      	movs	r2, #7
 80049d6:	601a      	str	r2, [r3, #0]
}
 80049d8:	bf00      	nop
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	e000e010 	.word	0xe000e010
 80049e8:	e000e018 	.word	0xe000e018
 80049ec:	20000000 	.word	0x20000000
 80049f0:	10624dd3 	.word	0x10624dd3
 80049f4:	e000e014 	.word	0xe000e014

080049f8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80049f8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004a08 <vPortEnableVFP+0x10>
 80049fc:	6801      	ldr	r1, [r0, #0]
 80049fe:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004a02:	6001      	str	r1, [r0, #0]
 8004a04:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004a06:	bf00      	nop
 8004a08:	e000ed88 	.word	0xe000ed88

08004a0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b08a      	sub	sp, #40	@ 0x28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004a14:	2300      	movs	r3, #0
 8004a16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004a18:	f7ff f9d6 	bl	8003dc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004a1c:	4b5d      	ldr	r3, [pc, #372]	@ (8004b94 <pvPortMalloc+0x188>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d101      	bne.n	8004a28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004a24:	f000 f920 	bl	8004c68 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004a28:	4b5b      	ldr	r3, [pc, #364]	@ (8004b98 <pvPortMalloc+0x18c>)
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4013      	ands	r3, r2
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	f040 8094 	bne.w	8004b5e <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d020      	beq.n	8004a7e <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8004a3c:	2208      	movs	r2, #8
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4413      	add	r3, r2
 8004a42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d017      	beq.n	8004a7e <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f023 0307 	bic.w	r3, r3, #7
 8004a54:	3308      	adds	r3, #8
 8004a56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f003 0307 	and.w	r3, r3, #7
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00d      	beq.n	8004a7e <pvPortMalloc+0x72>
	__asm volatile
 8004a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a66:	b672      	cpsid	i
 8004a68:	f383 8811 	msr	BASEPRI, r3
 8004a6c:	f3bf 8f6f 	isb	sy
 8004a70:	f3bf 8f4f 	dsb	sy
 8004a74:	b662      	cpsie	i
 8004a76:	617b      	str	r3, [r7, #20]
}
 8004a78:	bf00      	nop
 8004a7a:	bf00      	nop
 8004a7c:	e7fd      	b.n	8004a7a <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d06c      	beq.n	8004b5e <pvPortMalloc+0x152>
 8004a84:	4b45      	ldr	r3, [pc, #276]	@ (8004b9c <pvPortMalloc+0x190>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d867      	bhi.n	8004b5e <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004a8e:	4b44      	ldr	r3, [pc, #272]	@ (8004ba0 <pvPortMalloc+0x194>)
 8004a90:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004a92:	4b43      	ldr	r3, [pc, #268]	@ (8004ba0 <pvPortMalloc+0x194>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a98:	e004      	b.n	8004aa4 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d903      	bls.n	8004ab6 <pvPortMalloc+0xaa>
 8004aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1f1      	bne.n	8004a9a <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004ab6:	4b37      	ldr	r3, [pc, #220]	@ (8004b94 <pvPortMalloc+0x188>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d04e      	beq.n	8004b5e <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ac0:	6a3b      	ldr	r3, [r7, #32]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2208      	movs	r2, #8
 8004ac6:	4413      	add	r3, r2
 8004ac8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	6a3b      	ldr	r3, [r7, #32]
 8004ad0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad4:	685a      	ldr	r2, [r3, #4]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	1ad2      	subs	r2, r2, r3
 8004ada:	2308      	movs	r3, #8
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d922      	bls.n	8004b28 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f003 0307 	and.w	r3, r3, #7
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00d      	beq.n	8004b10 <pvPortMalloc+0x104>
	__asm volatile
 8004af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af8:	b672      	cpsid	i
 8004afa:	f383 8811 	msr	BASEPRI, r3
 8004afe:	f3bf 8f6f 	isb	sy
 8004b02:	f3bf 8f4f 	dsb	sy
 8004b06:	b662      	cpsie	i
 8004b08:	613b      	str	r3, [r7, #16]
}
 8004b0a:	bf00      	nop
 8004b0c:	bf00      	nop
 8004b0e:	e7fd      	b.n	8004b0c <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b12:	685a      	ldr	r2, [r3, #4]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	1ad2      	subs	r2, r2, r3
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004b22:	69b8      	ldr	r0, [r7, #24]
 8004b24:	f000 f902 	bl	8004d2c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004b28:	4b1c      	ldr	r3, [pc, #112]	@ (8004b9c <pvPortMalloc+0x190>)
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	4a1a      	ldr	r2, [pc, #104]	@ (8004b9c <pvPortMalloc+0x190>)
 8004b34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004b36:	4b19      	ldr	r3, [pc, #100]	@ (8004b9c <pvPortMalloc+0x190>)
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004ba4 <pvPortMalloc+0x198>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d203      	bcs.n	8004b4a <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004b42:	4b16      	ldr	r3, [pc, #88]	@ (8004b9c <pvPortMalloc+0x190>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a17      	ldr	r2, [pc, #92]	@ (8004ba4 <pvPortMalloc+0x198>)
 8004b48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4c:	685a      	ldr	r2, [r3, #4]
 8004b4e:	4b12      	ldr	r3, [pc, #72]	@ (8004b98 <pvPortMalloc+0x18c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	431a      	orrs	r2, r3
 8004b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004b5e:	f7ff f941 	bl	8003de4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	f003 0307 	and.w	r3, r3, #7
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d00d      	beq.n	8004b88 <pvPortMalloc+0x17c>
	__asm volatile
 8004b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b70:	b672      	cpsid	i
 8004b72:	f383 8811 	msr	BASEPRI, r3
 8004b76:	f3bf 8f6f 	isb	sy
 8004b7a:	f3bf 8f4f 	dsb	sy
 8004b7e:	b662      	cpsie	i
 8004b80:	60fb      	str	r3, [r7, #12]
}
 8004b82:	bf00      	nop
 8004b84:	bf00      	nop
 8004b86:	e7fd      	b.n	8004b84 <pvPortMalloc+0x178>
	return pvReturn;
 8004b88:	69fb      	ldr	r3, [r7, #28]
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3728      	adds	r7, #40	@ 0x28
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	200040b4 	.word	0x200040b4
 8004b98:	200040c0 	.word	0x200040c0
 8004b9c:	200040b8 	.word	0x200040b8
 8004ba0:	200040ac 	.word	0x200040ac
 8004ba4:	200040bc 	.word	0x200040bc

08004ba8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d04e      	beq.n	8004c58 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004bba:	2308      	movs	r3, #8
 8004bbc:	425b      	negs	r3, r3
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	685a      	ldr	r2, [r3, #4]
 8004bcc:	4b24      	ldr	r3, [pc, #144]	@ (8004c60 <vPortFree+0xb8>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10d      	bne.n	8004bf2 <vPortFree+0x4a>
	__asm volatile
 8004bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bda:	b672      	cpsid	i
 8004bdc:	f383 8811 	msr	BASEPRI, r3
 8004be0:	f3bf 8f6f 	isb	sy
 8004be4:	f3bf 8f4f 	dsb	sy
 8004be8:	b662      	cpsie	i
 8004bea:	60fb      	str	r3, [r7, #12]
}
 8004bec:	bf00      	nop
 8004bee:	bf00      	nop
 8004bf0:	e7fd      	b.n	8004bee <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00d      	beq.n	8004c16 <vPortFree+0x6e>
	__asm volatile
 8004bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bfe:	b672      	cpsid	i
 8004c00:	f383 8811 	msr	BASEPRI, r3
 8004c04:	f3bf 8f6f 	isb	sy
 8004c08:	f3bf 8f4f 	dsb	sy
 8004c0c:	b662      	cpsie	i
 8004c0e:	60bb      	str	r3, [r7, #8]
}
 8004c10:	bf00      	nop
 8004c12:	bf00      	nop
 8004c14:	e7fd      	b.n	8004c12 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	4b11      	ldr	r3, [pc, #68]	@ (8004c60 <vPortFree+0xb8>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4013      	ands	r3, r2
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d019      	beq.n	8004c58 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d115      	bne.n	8004c58 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	4b0b      	ldr	r3, [pc, #44]	@ (8004c60 <vPortFree+0xb8>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	43db      	mvns	r3, r3
 8004c36:	401a      	ands	r2, r3
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004c3c:	f7ff f8c4 	bl	8003dc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	4b07      	ldr	r3, [pc, #28]	@ (8004c64 <vPortFree+0xbc>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4413      	add	r3, r2
 8004c4a:	4a06      	ldr	r2, [pc, #24]	@ (8004c64 <vPortFree+0xbc>)
 8004c4c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c4e:	6938      	ldr	r0, [r7, #16]
 8004c50:	f000 f86c 	bl	8004d2c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004c54:	f7ff f8c6 	bl	8003de4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004c58:	bf00      	nop
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	200040c0 	.word	0x200040c0
 8004c64:	200040b8 	.word	0x200040b8

08004c68 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004c6e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004c72:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004c74:	4b27      	ldr	r3, [pc, #156]	@ (8004d14 <prvHeapInit+0xac>)
 8004c76:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f003 0307 	and.w	r3, r3, #7
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00c      	beq.n	8004c9c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	3307      	adds	r3, #7
 8004c86:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f023 0307 	bic.w	r3, r3, #7
 8004c8e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	4a1f      	ldr	r2, [pc, #124]	@ (8004d14 <prvHeapInit+0xac>)
 8004c98:	4413      	add	r3, r2
 8004c9a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004ca0:	4a1d      	ldr	r2, [pc, #116]	@ (8004d18 <prvHeapInit+0xb0>)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004ca6:	4b1c      	ldr	r3, [pc, #112]	@ (8004d18 <prvHeapInit+0xb0>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	4413      	add	r3, r2
 8004cb2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004cb4:	2208      	movs	r2, #8
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	1a9b      	subs	r3, r3, r2
 8004cba:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f023 0307 	bic.w	r3, r3, #7
 8004cc2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	4a15      	ldr	r2, [pc, #84]	@ (8004d1c <prvHeapInit+0xb4>)
 8004cc8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004cca:	4b14      	ldr	r3, [pc, #80]	@ (8004d1c <prvHeapInit+0xb4>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004cd2:	4b12      	ldr	r3, [pc, #72]	@ (8004d1c <prvHeapInit+0xb4>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	1ad2      	subs	r2, r2, r3
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8004d1c <prvHeapInit+0xb4>)
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	4a0a      	ldr	r2, [pc, #40]	@ (8004d20 <prvHeapInit+0xb8>)
 8004cf6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	4a09      	ldr	r2, [pc, #36]	@ (8004d24 <prvHeapInit+0xbc>)
 8004cfe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004d00:	4b09      	ldr	r3, [pc, #36]	@ (8004d28 <prvHeapInit+0xc0>)
 8004d02:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004d06:	601a      	str	r2, [r3, #0]
}
 8004d08:	bf00      	nop
 8004d0a:	3714      	adds	r7, #20
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr
 8004d14:	200004ac 	.word	0x200004ac
 8004d18:	200040ac 	.word	0x200040ac
 8004d1c:	200040b4 	.word	0x200040b4
 8004d20:	200040bc 	.word	0x200040bc
 8004d24:	200040b8 	.word	0x200040b8
 8004d28:	200040c0 	.word	0x200040c0

08004d2c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b085      	sub	sp, #20
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004d34:	4b28      	ldr	r3, [pc, #160]	@ (8004dd8 <prvInsertBlockIntoFreeList+0xac>)
 8004d36:	60fb      	str	r3, [r7, #12]
 8004d38:	e002      	b.n	8004d40 <prvInsertBlockIntoFreeList+0x14>
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	60fb      	str	r3, [r7, #12]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d8f7      	bhi.n	8004d3a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	4413      	add	r3, r2
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d108      	bne.n	8004d6e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	441a      	add	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	441a      	add	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d118      	bne.n	8004db4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	4b15      	ldr	r3, [pc, #84]	@ (8004ddc <prvInsertBlockIntoFreeList+0xb0>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d00d      	beq.n	8004daa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685a      	ldr	r2, [r3, #4]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	441a      	add	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	601a      	str	r2, [r3, #0]
 8004da8:	e008      	b.n	8004dbc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004daa:	4b0c      	ldr	r3, [pc, #48]	@ (8004ddc <prvInsertBlockIntoFreeList+0xb0>)
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	601a      	str	r2, [r3, #0]
 8004db2:	e003      	b.n	8004dbc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d002      	beq.n	8004dca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004dca:	bf00      	nop
 8004dcc:	3714      	adds	r7, #20
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	200040ac 	.word	0x200040ac
 8004ddc:	200040b4 	.word	0x200040b4

08004de0 <std>:
 8004de0:	2300      	movs	r3, #0
 8004de2:	b510      	push	{r4, lr}
 8004de4:	4604      	mov	r4, r0
 8004de6:	e9c0 3300 	strd	r3, r3, [r0]
 8004dea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004dee:	6083      	str	r3, [r0, #8]
 8004df0:	8181      	strh	r1, [r0, #12]
 8004df2:	6643      	str	r3, [r0, #100]	@ 0x64
 8004df4:	81c2      	strh	r2, [r0, #14]
 8004df6:	6183      	str	r3, [r0, #24]
 8004df8:	4619      	mov	r1, r3
 8004dfa:	2208      	movs	r2, #8
 8004dfc:	305c      	adds	r0, #92	@ 0x5c
 8004dfe:	f000 f9e7 	bl	80051d0 <memset>
 8004e02:	4b0d      	ldr	r3, [pc, #52]	@ (8004e38 <std+0x58>)
 8004e04:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e06:	4b0d      	ldr	r3, [pc, #52]	@ (8004e3c <std+0x5c>)
 8004e08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e40 <std+0x60>)
 8004e0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e44 <std+0x64>)
 8004e10:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e12:	4b0d      	ldr	r3, [pc, #52]	@ (8004e48 <std+0x68>)
 8004e14:	6224      	str	r4, [r4, #32]
 8004e16:	429c      	cmp	r4, r3
 8004e18:	d006      	beq.n	8004e28 <std+0x48>
 8004e1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e1e:	4294      	cmp	r4, r2
 8004e20:	d002      	beq.n	8004e28 <std+0x48>
 8004e22:	33d0      	adds	r3, #208	@ 0xd0
 8004e24:	429c      	cmp	r4, r3
 8004e26:	d105      	bne.n	8004e34 <std+0x54>
 8004e28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e30:	f000 ba46 	b.w	80052c0 <__retarget_lock_init_recursive>
 8004e34:	bd10      	pop	{r4, pc}
 8004e36:	bf00      	nop
 8004e38:	08005021 	.word	0x08005021
 8004e3c:	08005043 	.word	0x08005043
 8004e40:	0800507b 	.word	0x0800507b
 8004e44:	0800509f 	.word	0x0800509f
 8004e48:	200040c4 	.word	0x200040c4

08004e4c <stdio_exit_handler>:
 8004e4c:	4a02      	ldr	r2, [pc, #8]	@ (8004e58 <stdio_exit_handler+0xc>)
 8004e4e:	4903      	ldr	r1, [pc, #12]	@ (8004e5c <stdio_exit_handler+0x10>)
 8004e50:	4803      	ldr	r0, [pc, #12]	@ (8004e60 <stdio_exit_handler+0x14>)
 8004e52:	f000 b869 	b.w	8004f28 <_fwalk_sglue>
 8004e56:	bf00      	nop
 8004e58:	20000010 	.word	0x20000010
 8004e5c:	080055c1 	.word	0x080055c1
 8004e60:	20000020 	.word	0x20000020

08004e64 <cleanup_stdio>:
 8004e64:	6841      	ldr	r1, [r0, #4]
 8004e66:	4b0c      	ldr	r3, [pc, #48]	@ (8004e98 <cleanup_stdio+0x34>)
 8004e68:	4299      	cmp	r1, r3
 8004e6a:	b510      	push	{r4, lr}
 8004e6c:	4604      	mov	r4, r0
 8004e6e:	d001      	beq.n	8004e74 <cleanup_stdio+0x10>
 8004e70:	f000 fba6 	bl	80055c0 <_fflush_r>
 8004e74:	68a1      	ldr	r1, [r4, #8]
 8004e76:	4b09      	ldr	r3, [pc, #36]	@ (8004e9c <cleanup_stdio+0x38>)
 8004e78:	4299      	cmp	r1, r3
 8004e7a:	d002      	beq.n	8004e82 <cleanup_stdio+0x1e>
 8004e7c:	4620      	mov	r0, r4
 8004e7e:	f000 fb9f 	bl	80055c0 <_fflush_r>
 8004e82:	68e1      	ldr	r1, [r4, #12]
 8004e84:	4b06      	ldr	r3, [pc, #24]	@ (8004ea0 <cleanup_stdio+0x3c>)
 8004e86:	4299      	cmp	r1, r3
 8004e88:	d004      	beq.n	8004e94 <cleanup_stdio+0x30>
 8004e8a:	4620      	mov	r0, r4
 8004e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e90:	f000 bb96 	b.w	80055c0 <_fflush_r>
 8004e94:	bd10      	pop	{r4, pc}
 8004e96:	bf00      	nop
 8004e98:	200040c4 	.word	0x200040c4
 8004e9c:	2000412c 	.word	0x2000412c
 8004ea0:	20004194 	.word	0x20004194

08004ea4 <global_stdio_init.part.0>:
 8004ea4:	b510      	push	{r4, lr}
 8004ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed4 <global_stdio_init.part.0+0x30>)
 8004ea8:	4c0b      	ldr	r4, [pc, #44]	@ (8004ed8 <global_stdio_init.part.0+0x34>)
 8004eaa:	4a0c      	ldr	r2, [pc, #48]	@ (8004edc <global_stdio_init.part.0+0x38>)
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	4620      	mov	r0, r4
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	2104      	movs	r1, #4
 8004eb4:	f7ff ff94 	bl	8004de0 <std>
 8004eb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	2109      	movs	r1, #9
 8004ec0:	f7ff ff8e 	bl	8004de0 <std>
 8004ec4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ec8:	2202      	movs	r2, #2
 8004eca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ece:	2112      	movs	r1, #18
 8004ed0:	f7ff bf86 	b.w	8004de0 <std>
 8004ed4:	200041fc 	.word	0x200041fc
 8004ed8:	200040c4 	.word	0x200040c4
 8004edc:	08004e4d 	.word	0x08004e4d

08004ee0 <__sfp_lock_acquire>:
 8004ee0:	4801      	ldr	r0, [pc, #4]	@ (8004ee8 <__sfp_lock_acquire+0x8>)
 8004ee2:	f000 b9ee 	b.w	80052c2 <__retarget_lock_acquire_recursive>
 8004ee6:	bf00      	nop
 8004ee8:	20004205 	.word	0x20004205

08004eec <__sfp_lock_release>:
 8004eec:	4801      	ldr	r0, [pc, #4]	@ (8004ef4 <__sfp_lock_release+0x8>)
 8004eee:	f000 b9e9 	b.w	80052c4 <__retarget_lock_release_recursive>
 8004ef2:	bf00      	nop
 8004ef4:	20004205 	.word	0x20004205

08004ef8 <__sinit>:
 8004ef8:	b510      	push	{r4, lr}
 8004efa:	4604      	mov	r4, r0
 8004efc:	f7ff fff0 	bl	8004ee0 <__sfp_lock_acquire>
 8004f00:	6a23      	ldr	r3, [r4, #32]
 8004f02:	b11b      	cbz	r3, 8004f0c <__sinit+0x14>
 8004f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f08:	f7ff bff0 	b.w	8004eec <__sfp_lock_release>
 8004f0c:	4b04      	ldr	r3, [pc, #16]	@ (8004f20 <__sinit+0x28>)
 8004f0e:	6223      	str	r3, [r4, #32]
 8004f10:	4b04      	ldr	r3, [pc, #16]	@ (8004f24 <__sinit+0x2c>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1f5      	bne.n	8004f04 <__sinit+0xc>
 8004f18:	f7ff ffc4 	bl	8004ea4 <global_stdio_init.part.0>
 8004f1c:	e7f2      	b.n	8004f04 <__sinit+0xc>
 8004f1e:	bf00      	nop
 8004f20:	08004e65 	.word	0x08004e65
 8004f24:	200041fc 	.word	0x200041fc

08004f28 <_fwalk_sglue>:
 8004f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f2c:	4607      	mov	r7, r0
 8004f2e:	4688      	mov	r8, r1
 8004f30:	4614      	mov	r4, r2
 8004f32:	2600      	movs	r6, #0
 8004f34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f38:	f1b9 0901 	subs.w	r9, r9, #1
 8004f3c:	d505      	bpl.n	8004f4a <_fwalk_sglue+0x22>
 8004f3e:	6824      	ldr	r4, [r4, #0]
 8004f40:	2c00      	cmp	r4, #0
 8004f42:	d1f7      	bne.n	8004f34 <_fwalk_sglue+0xc>
 8004f44:	4630      	mov	r0, r6
 8004f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f4a:	89ab      	ldrh	r3, [r5, #12]
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d907      	bls.n	8004f60 <_fwalk_sglue+0x38>
 8004f50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f54:	3301      	adds	r3, #1
 8004f56:	d003      	beq.n	8004f60 <_fwalk_sglue+0x38>
 8004f58:	4629      	mov	r1, r5
 8004f5a:	4638      	mov	r0, r7
 8004f5c:	47c0      	blx	r8
 8004f5e:	4306      	orrs	r6, r0
 8004f60:	3568      	adds	r5, #104	@ 0x68
 8004f62:	e7e9      	b.n	8004f38 <_fwalk_sglue+0x10>

08004f64 <_puts_r>:
 8004f64:	6a03      	ldr	r3, [r0, #32]
 8004f66:	b570      	push	{r4, r5, r6, lr}
 8004f68:	6884      	ldr	r4, [r0, #8]
 8004f6a:	4605      	mov	r5, r0
 8004f6c:	460e      	mov	r6, r1
 8004f6e:	b90b      	cbnz	r3, 8004f74 <_puts_r+0x10>
 8004f70:	f7ff ffc2 	bl	8004ef8 <__sinit>
 8004f74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f76:	07db      	lsls	r3, r3, #31
 8004f78:	d405      	bmi.n	8004f86 <_puts_r+0x22>
 8004f7a:	89a3      	ldrh	r3, [r4, #12]
 8004f7c:	0598      	lsls	r0, r3, #22
 8004f7e:	d402      	bmi.n	8004f86 <_puts_r+0x22>
 8004f80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f82:	f000 f99e 	bl	80052c2 <__retarget_lock_acquire_recursive>
 8004f86:	89a3      	ldrh	r3, [r4, #12]
 8004f88:	0719      	lsls	r1, r3, #28
 8004f8a:	d502      	bpl.n	8004f92 <_puts_r+0x2e>
 8004f8c:	6923      	ldr	r3, [r4, #16]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d135      	bne.n	8004ffe <_puts_r+0x9a>
 8004f92:	4621      	mov	r1, r4
 8004f94:	4628      	mov	r0, r5
 8004f96:	f000 f8c5 	bl	8005124 <__swsetup_r>
 8004f9a:	b380      	cbz	r0, 8004ffe <_puts_r+0x9a>
 8004f9c:	f04f 35ff 	mov.w	r5, #4294967295
 8004fa0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004fa2:	07da      	lsls	r2, r3, #31
 8004fa4:	d405      	bmi.n	8004fb2 <_puts_r+0x4e>
 8004fa6:	89a3      	ldrh	r3, [r4, #12]
 8004fa8:	059b      	lsls	r3, r3, #22
 8004faa:	d402      	bmi.n	8004fb2 <_puts_r+0x4e>
 8004fac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004fae:	f000 f989 	bl	80052c4 <__retarget_lock_release_recursive>
 8004fb2:	4628      	mov	r0, r5
 8004fb4:	bd70      	pop	{r4, r5, r6, pc}
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	da04      	bge.n	8004fc4 <_puts_r+0x60>
 8004fba:	69a2      	ldr	r2, [r4, #24]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	dc17      	bgt.n	8004ff0 <_puts_r+0x8c>
 8004fc0:	290a      	cmp	r1, #10
 8004fc2:	d015      	beq.n	8004ff0 <_puts_r+0x8c>
 8004fc4:	6823      	ldr	r3, [r4, #0]
 8004fc6:	1c5a      	adds	r2, r3, #1
 8004fc8:	6022      	str	r2, [r4, #0]
 8004fca:	7019      	strb	r1, [r3, #0]
 8004fcc:	68a3      	ldr	r3, [r4, #8]
 8004fce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	60a3      	str	r3, [r4, #8]
 8004fd6:	2900      	cmp	r1, #0
 8004fd8:	d1ed      	bne.n	8004fb6 <_puts_r+0x52>
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	da11      	bge.n	8005002 <_puts_r+0x9e>
 8004fde:	4622      	mov	r2, r4
 8004fe0:	210a      	movs	r1, #10
 8004fe2:	4628      	mov	r0, r5
 8004fe4:	f000 f85f 	bl	80050a6 <__swbuf_r>
 8004fe8:	3001      	adds	r0, #1
 8004fea:	d0d7      	beq.n	8004f9c <_puts_r+0x38>
 8004fec:	250a      	movs	r5, #10
 8004fee:	e7d7      	b.n	8004fa0 <_puts_r+0x3c>
 8004ff0:	4622      	mov	r2, r4
 8004ff2:	4628      	mov	r0, r5
 8004ff4:	f000 f857 	bl	80050a6 <__swbuf_r>
 8004ff8:	3001      	adds	r0, #1
 8004ffa:	d1e7      	bne.n	8004fcc <_puts_r+0x68>
 8004ffc:	e7ce      	b.n	8004f9c <_puts_r+0x38>
 8004ffe:	3e01      	subs	r6, #1
 8005000:	e7e4      	b.n	8004fcc <_puts_r+0x68>
 8005002:	6823      	ldr	r3, [r4, #0]
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	6022      	str	r2, [r4, #0]
 8005008:	220a      	movs	r2, #10
 800500a:	701a      	strb	r2, [r3, #0]
 800500c:	e7ee      	b.n	8004fec <_puts_r+0x88>
	...

08005010 <puts>:
 8005010:	4b02      	ldr	r3, [pc, #8]	@ (800501c <puts+0xc>)
 8005012:	4601      	mov	r1, r0
 8005014:	6818      	ldr	r0, [r3, #0]
 8005016:	f7ff bfa5 	b.w	8004f64 <_puts_r>
 800501a:	bf00      	nop
 800501c:	2000001c 	.word	0x2000001c

08005020 <__sread>:
 8005020:	b510      	push	{r4, lr}
 8005022:	460c      	mov	r4, r1
 8005024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005028:	f000 f8fc 	bl	8005224 <_read_r>
 800502c:	2800      	cmp	r0, #0
 800502e:	bfab      	itete	ge
 8005030:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005032:	89a3      	ldrhlt	r3, [r4, #12]
 8005034:	181b      	addge	r3, r3, r0
 8005036:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800503a:	bfac      	ite	ge
 800503c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800503e:	81a3      	strhlt	r3, [r4, #12]
 8005040:	bd10      	pop	{r4, pc}

08005042 <__swrite>:
 8005042:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005046:	461f      	mov	r7, r3
 8005048:	898b      	ldrh	r3, [r1, #12]
 800504a:	05db      	lsls	r3, r3, #23
 800504c:	4605      	mov	r5, r0
 800504e:	460c      	mov	r4, r1
 8005050:	4616      	mov	r6, r2
 8005052:	d505      	bpl.n	8005060 <__swrite+0x1e>
 8005054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005058:	2302      	movs	r3, #2
 800505a:	2200      	movs	r2, #0
 800505c:	f000 f8d0 	bl	8005200 <_lseek_r>
 8005060:	89a3      	ldrh	r3, [r4, #12]
 8005062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005066:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800506a:	81a3      	strh	r3, [r4, #12]
 800506c:	4632      	mov	r2, r6
 800506e:	463b      	mov	r3, r7
 8005070:	4628      	mov	r0, r5
 8005072:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005076:	f000 b8e7 	b.w	8005248 <_write_r>

0800507a <__sseek>:
 800507a:	b510      	push	{r4, lr}
 800507c:	460c      	mov	r4, r1
 800507e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005082:	f000 f8bd 	bl	8005200 <_lseek_r>
 8005086:	1c43      	adds	r3, r0, #1
 8005088:	89a3      	ldrh	r3, [r4, #12]
 800508a:	bf15      	itete	ne
 800508c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800508e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005092:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005096:	81a3      	strheq	r3, [r4, #12]
 8005098:	bf18      	it	ne
 800509a:	81a3      	strhne	r3, [r4, #12]
 800509c:	bd10      	pop	{r4, pc}

0800509e <__sclose>:
 800509e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050a2:	f000 b89d 	b.w	80051e0 <_close_r>

080050a6 <__swbuf_r>:
 80050a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050a8:	460e      	mov	r6, r1
 80050aa:	4614      	mov	r4, r2
 80050ac:	4605      	mov	r5, r0
 80050ae:	b118      	cbz	r0, 80050b8 <__swbuf_r+0x12>
 80050b0:	6a03      	ldr	r3, [r0, #32]
 80050b2:	b90b      	cbnz	r3, 80050b8 <__swbuf_r+0x12>
 80050b4:	f7ff ff20 	bl	8004ef8 <__sinit>
 80050b8:	69a3      	ldr	r3, [r4, #24]
 80050ba:	60a3      	str	r3, [r4, #8]
 80050bc:	89a3      	ldrh	r3, [r4, #12]
 80050be:	071a      	lsls	r2, r3, #28
 80050c0:	d501      	bpl.n	80050c6 <__swbuf_r+0x20>
 80050c2:	6923      	ldr	r3, [r4, #16]
 80050c4:	b943      	cbnz	r3, 80050d8 <__swbuf_r+0x32>
 80050c6:	4621      	mov	r1, r4
 80050c8:	4628      	mov	r0, r5
 80050ca:	f000 f82b 	bl	8005124 <__swsetup_r>
 80050ce:	b118      	cbz	r0, 80050d8 <__swbuf_r+0x32>
 80050d0:	f04f 37ff 	mov.w	r7, #4294967295
 80050d4:	4638      	mov	r0, r7
 80050d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050d8:	6823      	ldr	r3, [r4, #0]
 80050da:	6922      	ldr	r2, [r4, #16]
 80050dc:	1a98      	subs	r0, r3, r2
 80050de:	6963      	ldr	r3, [r4, #20]
 80050e0:	b2f6      	uxtb	r6, r6
 80050e2:	4283      	cmp	r3, r0
 80050e4:	4637      	mov	r7, r6
 80050e6:	dc05      	bgt.n	80050f4 <__swbuf_r+0x4e>
 80050e8:	4621      	mov	r1, r4
 80050ea:	4628      	mov	r0, r5
 80050ec:	f000 fa68 	bl	80055c0 <_fflush_r>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	d1ed      	bne.n	80050d0 <__swbuf_r+0x2a>
 80050f4:	68a3      	ldr	r3, [r4, #8]
 80050f6:	3b01      	subs	r3, #1
 80050f8:	60a3      	str	r3, [r4, #8]
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	6022      	str	r2, [r4, #0]
 8005100:	701e      	strb	r6, [r3, #0]
 8005102:	6962      	ldr	r2, [r4, #20]
 8005104:	1c43      	adds	r3, r0, #1
 8005106:	429a      	cmp	r2, r3
 8005108:	d004      	beq.n	8005114 <__swbuf_r+0x6e>
 800510a:	89a3      	ldrh	r3, [r4, #12]
 800510c:	07db      	lsls	r3, r3, #31
 800510e:	d5e1      	bpl.n	80050d4 <__swbuf_r+0x2e>
 8005110:	2e0a      	cmp	r6, #10
 8005112:	d1df      	bne.n	80050d4 <__swbuf_r+0x2e>
 8005114:	4621      	mov	r1, r4
 8005116:	4628      	mov	r0, r5
 8005118:	f000 fa52 	bl	80055c0 <_fflush_r>
 800511c:	2800      	cmp	r0, #0
 800511e:	d0d9      	beq.n	80050d4 <__swbuf_r+0x2e>
 8005120:	e7d6      	b.n	80050d0 <__swbuf_r+0x2a>
	...

08005124 <__swsetup_r>:
 8005124:	b538      	push	{r3, r4, r5, lr}
 8005126:	4b29      	ldr	r3, [pc, #164]	@ (80051cc <__swsetup_r+0xa8>)
 8005128:	4605      	mov	r5, r0
 800512a:	6818      	ldr	r0, [r3, #0]
 800512c:	460c      	mov	r4, r1
 800512e:	b118      	cbz	r0, 8005138 <__swsetup_r+0x14>
 8005130:	6a03      	ldr	r3, [r0, #32]
 8005132:	b90b      	cbnz	r3, 8005138 <__swsetup_r+0x14>
 8005134:	f7ff fee0 	bl	8004ef8 <__sinit>
 8005138:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800513c:	0719      	lsls	r1, r3, #28
 800513e:	d422      	bmi.n	8005186 <__swsetup_r+0x62>
 8005140:	06da      	lsls	r2, r3, #27
 8005142:	d407      	bmi.n	8005154 <__swsetup_r+0x30>
 8005144:	2209      	movs	r2, #9
 8005146:	602a      	str	r2, [r5, #0]
 8005148:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800514c:	81a3      	strh	r3, [r4, #12]
 800514e:	f04f 30ff 	mov.w	r0, #4294967295
 8005152:	e033      	b.n	80051bc <__swsetup_r+0x98>
 8005154:	0758      	lsls	r0, r3, #29
 8005156:	d512      	bpl.n	800517e <__swsetup_r+0x5a>
 8005158:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800515a:	b141      	cbz	r1, 800516e <__swsetup_r+0x4a>
 800515c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005160:	4299      	cmp	r1, r3
 8005162:	d002      	beq.n	800516a <__swsetup_r+0x46>
 8005164:	4628      	mov	r0, r5
 8005166:	f000 f8af 	bl	80052c8 <_free_r>
 800516a:	2300      	movs	r3, #0
 800516c:	6363      	str	r3, [r4, #52]	@ 0x34
 800516e:	89a3      	ldrh	r3, [r4, #12]
 8005170:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005174:	81a3      	strh	r3, [r4, #12]
 8005176:	2300      	movs	r3, #0
 8005178:	6063      	str	r3, [r4, #4]
 800517a:	6923      	ldr	r3, [r4, #16]
 800517c:	6023      	str	r3, [r4, #0]
 800517e:	89a3      	ldrh	r3, [r4, #12]
 8005180:	f043 0308 	orr.w	r3, r3, #8
 8005184:	81a3      	strh	r3, [r4, #12]
 8005186:	6923      	ldr	r3, [r4, #16]
 8005188:	b94b      	cbnz	r3, 800519e <__swsetup_r+0x7a>
 800518a:	89a3      	ldrh	r3, [r4, #12]
 800518c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005190:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005194:	d003      	beq.n	800519e <__swsetup_r+0x7a>
 8005196:	4621      	mov	r1, r4
 8005198:	4628      	mov	r0, r5
 800519a:	f000 fa5f 	bl	800565c <__smakebuf_r>
 800519e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051a2:	f013 0201 	ands.w	r2, r3, #1
 80051a6:	d00a      	beq.n	80051be <__swsetup_r+0x9a>
 80051a8:	2200      	movs	r2, #0
 80051aa:	60a2      	str	r2, [r4, #8]
 80051ac:	6962      	ldr	r2, [r4, #20]
 80051ae:	4252      	negs	r2, r2
 80051b0:	61a2      	str	r2, [r4, #24]
 80051b2:	6922      	ldr	r2, [r4, #16]
 80051b4:	b942      	cbnz	r2, 80051c8 <__swsetup_r+0xa4>
 80051b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80051ba:	d1c5      	bne.n	8005148 <__swsetup_r+0x24>
 80051bc:	bd38      	pop	{r3, r4, r5, pc}
 80051be:	0799      	lsls	r1, r3, #30
 80051c0:	bf58      	it	pl
 80051c2:	6962      	ldrpl	r2, [r4, #20]
 80051c4:	60a2      	str	r2, [r4, #8]
 80051c6:	e7f4      	b.n	80051b2 <__swsetup_r+0x8e>
 80051c8:	2000      	movs	r0, #0
 80051ca:	e7f7      	b.n	80051bc <__swsetup_r+0x98>
 80051cc:	2000001c 	.word	0x2000001c

080051d0 <memset>:
 80051d0:	4402      	add	r2, r0
 80051d2:	4603      	mov	r3, r0
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d100      	bne.n	80051da <memset+0xa>
 80051d8:	4770      	bx	lr
 80051da:	f803 1b01 	strb.w	r1, [r3], #1
 80051de:	e7f9      	b.n	80051d4 <memset+0x4>

080051e0 <_close_r>:
 80051e0:	b538      	push	{r3, r4, r5, lr}
 80051e2:	4d06      	ldr	r5, [pc, #24]	@ (80051fc <_close_r+0x1c>)
 80051e4:	2300      	movs	r3, #0
 80051e6:	4604      	mov	r4, r0
 80051e8:	4608      	mov	r0, r1
 80051ea:	602b      	str	r3, [r5, #0]
 80051ec:	f7fc f80d 	bl	800120a <_close>
 80051f0:	1c43      	adds	r3, r0, #1
 80051f2:	d102      	bne.n	80051fa <_close_r+0x1a>
 80051f4:	682b      	ldr	r3, [r5, #0]
 80051f6:	b103      	cbz	r3, 80051fa <_close_r+0x1a>
 80051f8:	6023      	str	r3, [r4, #0]
 80051fa:	bd38      	pop	{r3, r4, r5, pc}
 80051fc:	20004200 	.word	0x20004200

08005200 <_lseek_r>:
 8005200:	b538      	push	{r3, r4, r5, lr}
 8005202:	4d07      	ldr	r5, [pc, #28]	@ (8005220 <_lseek_r+0x20>)
 8005204:	4604      	mov	r4, r0
 8005206:	4608      	mov	r0, r1
 8005208:	4611      	mov	r1, r2
 800520a:	2200      	movs	r2, #0
 800520c:	602a      	str	r2, [r5, #0]
 800520e:	461a      	mov	r2, r3
 8005210:	f7fc f822 	bl	8001258 <_lseek>
 8005214:	1c43      	adds	r3, r0, #1
 8005216:	d102      	bne.n	800521e <_lseek_r+0x1e>
 8005218:	682b      	ldr	r3, [r5, #0]
 800521a:	b103      	cbz	r3, 800521e <_lseek_r+0x1e>
 800521c:	6023      	str	r3, [r4, #0]
 800521e:	bd38      	pop	{r3, r4, r5, pc}
 8005220:	20004200 	.word	0x20004200

08005224 <_read_r>:
 8005224:	b538      	push	{r3, r4, r5, lr}
 8005226:	4d07      	ldr	r5, [pc, #28]	@ (8005244 <_read_r+0x20>)
 8005228:	4604      	mov	r4, r0
 800522a:	4608      	mov	r0, r1
 800522c:	4611      	mov	r1, r2
 800522e:	2200      	movs	r2, #0
 8005230:	602a      	str	r2, [r5, #0]
 8005232:	461a      	mov	r2, r3
 8005234:	f7fb ffb0 	bl	8001198 <_read>
 8005238:	1c43      	adds	r3, r0, #1
 800523a:	d102      	bne.n	8005242 <_read_r+0x1e>
 800523c:	682b      	ldr	r3, [r5, #0]
 800523e:	b103      	cbz	r3, 8005242 <_read_r+0x1e>
 8005240:	6023      	str	r3, [r4, #0]
 8005242:	bd38      	pop	{r3, r4, r5, pc}
 8005244:	20004200 	.word	0x20004200

08005248 <_write_r>:
 8005248:	b538      	push	{r3, r4, r5, lr}
 800524a:	4d07      	ldr	r5, [pc, #28]	@ (8005268 <_write_r+0x20>)
 800524c:	4604      	mov	r4, r0
 800524e:	4608      	mov	r0, r1
 8005250:	4611      	mov	r1, r2
 8005252:	2200      	movs	r2, #0
 8005254:	602a      	str	r2, [r5, #0]
 8005256:	461a      	mov	r2, r3
 8005258:	f7fb ffbb 	bl	80011d2 <_write>
 800525c:	1c43      	adds	r3, r0, #1
 800525e:	d102      	bne.n	8005266 <_write_r+0x1e>
 8005260:	682b      	ldr	r3, [r5, #0]
 8005262:	b103      	cbz	r3, 8005266 <_write_r+0x1e>
 8005264:	6023      	str	r3, [r4, #0]
 8005266:	bd38      	pop	{r3, r4, r5, pc}
 8005268:	20004200 	.word	0x20004200

0800526c <__errno>:
 800526c:	4b01      	ldr	r3, [pc, #4]	@ (8005274 <__errno+0x8>)
 800526e:	6818      	ldr	r0, [r3, #0]
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	2000001c 	.word	0x2000001c

08005278 <__libc_init_array>:
 8005278:	b570      	push	{r4, r5, r6, lr}
 800527a:	4d0d      	ldr	r5, [pc, #52]	@ (80052b0 <__libc_init_array+0x38>)
 800527c:	4c0d      	ldr	r4, [pc, #52]	@ (80052b4 <__libc_init_array+0x3c>)
 800527e:	1b64      	subs	r4, r4, r5
 8005280:	10a4      	asrs	r4, r4, #2
 8005282:	2600      	movs	r6, #0
 8005284:	42a6      	cmp	r6, r4
 8005286:	d109      	bne.n	800529c <__libc_init_array+0x24>
 8005288:	4d0b      	ldr	r5, [pc, #44]	@ (80052b8 <__libc_init_array+0x40>)
 800528a:	4c0c      	ldr	r4, [pc, #48]	@ (80052bc <__libc_init_array+0x44>)
 800528c:	f000 fa54 	bl	8005738 <_init>
 8005290:	1b64      	subs	r4, r4, r5
 8005292:	10a4      	asrs	r4, r4, #2
 8005294:	2600      	movs	r6, #0
 8005296:	42a6      	cmp	r6, r4
 8005298:	d105      	bne.n	80052a6 <__libc_init_array+0x2e>
 800529a:	bd70      	pop	{r4, r5, r6, pc}
 800529c:	f855 3b04 	ldr.w	r3, [r5], #4
 80052a0:	4798      	blx	r3
 80052a2:	3601      	adds	r6, #1
 80052a4:	e7ee      	b.n	8005284 <__libc_init_array+0xc>
 80052a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80052aa:	4798      	blx	r3
 80052ac:	3601      	adds	r6, #1
 80052ae:	e7f2      	b.n	8005296 <__libc_init_array+0x1e>
 80052b0:	08005920 	.word	0x08005920
 80052b4:	08005920 	.word	0x08005920
 80052b8:	08005920 	.word	0x08005920
 80052bc:	08005924 	.word	0x08005924

080052c0 <__retarget_lock_init_recursive>:
 80052c0:	4770      	bx	lr

080052c2 <__retarget_lock_acquire_recursive>:
 80052c2:	4770      	bx	lr

080052c4 <__retarget_lock_release_recursive>:
 80052c4:	4770      	bx	lr
	...

080052c8 <_free_r>:
 80052c8:	b538      	push	{r3, r4, r5, lr}
 80052ca:	4605      	mov	r5, r0
 80052cc:	2900      	cmp	r1, #0
 80052ce:	d041      	beq.n	8005354 <_free_r+0x8c>
 80052d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052d4:	1f0c      	subs	r4, r1, #4
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	bfb8      	it	lt
 80052da:	18e4      	addlt	r4, r4, r3
 80052dc:	f000 f8e0 	bl	80054a0 <__malloc_lock>
 80052e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005358 <_free_r+0x90>)
 80052e2:	6813      	ldr	r3, [r2, #0]
 80052e4:	b933      	cbnz	r3, 80052f4 <_free_r+0x2c>
 80052e6:	6063      	str	r3, [r4, #4]
 80052e8:	6014      	str	r4, [r2, #0]
 80052ea:	4628      	mov	r0, r5
 80052ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052f0:	f000 b8dc 	b.w	80054ac <__malloc_unlock>
 80052f4:	42a3      	cmp	r3, r4
 80052f6:	d908      	bls.n	800530a <_free_r+0x42>
 80052f8:	6820      	ldr	r0, [r4, #0]
 80052fa:	1821      	adds	r1, r4, r0
 80052fc:	428b      	cmp	r3, r1
 80052fe:	bf01      	itttt	eq
 8005300:	6819      	ldreq	r1, [r3, #0]
 8005302:	685b      	ldreq	r3, [r3, #4]
 8005304:	1809      	addeq	r1, r1, r0
 8005306:	6021      	streq	r1, [r4, #0]
 8005308:	e7ed      	b.n	80052e6 <_free_r+0x1e>
 800530a:	461a      	mov	r2, r3
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	b10b      	cbz	r3, 8005314 <_free_r+0x4c>
 8005310:	42a3      	cmp	r3, r4
 8005312:	d9fa      	bls.n	800530a <_free_r+0x42>
 8005314:	6811      	ldr	r1, [r2, #0]
 8005316:	1850      	adds	r0, r2, r1
 8005318:	42a0      	cmp	r0, r4
 800531a:	d10b      	bne.n	8005334 <_free_r+0x6c>
 800531c:	6820      	ldr	r0, [r4, #0]
 800531e:	4401      	add	r1, r0
 8005320:	1850      	adds	r0, r2, r1
 8005322:	4283      	cmp	r3, r0
 8005324:	6011      	str	r1, [r2, #0]
 8005326:	d1e0      	bne.n	80052ea <_free_r+0x22>
 8005328:	6818      	ldr	r0, [r3, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	6053      	str	r3, [r2, #4]
 800532e:	4408      	add	r0, r1
 8005330:	6010      	str	r0, [r2, #0]
 8005332:	e7da      	b.n	80052ea <_free_r+0x22>
 8005334:	d902      	bls.n	800533c <_free_r+0x74>
 8005336:	230c      	movs	r3, #12
 8005338:	602b      	str	r3, [r5, #0]
 800533a:	e7d6      	b.n	80052ea <_free_r+0x22>
 800533c:	6820      	ldr	r0, [r4, #0]
 800533e:	1821      	adds	r1, r4, r0
 8005340:	428b      	cmp	r3, r1
 8005342:	bf04      	itt	eq
 8005344:	6819      	ldreq	r1, [r3, #0]
 8005346:	685b      	ldreq	r3, [r3, #4]
 8005348:	6063      	str	r3, [r4, #4]
 800534a:	bf04      	itt	eq
 800534c:	1809      	addeq	r1, r1, r0
 800534e:	6021      	streq	r1, [r4, #0]
 8005350:	6054      	str	r4, [r2, #4]
 8005352:	e7ca      	b.n	80052ea <_free_r+0x22>
 8005354:	bd38      	pop	{r3, r4, r5, pc}
 8005356:	bf00      	nop
 8005358:	2000420c 	.word	0x2000420c

0800535c <sbrk_aligned>:
 800535c:	b570      	push	{r4, r5, r6, lr}
 800535e:	4e0f      	ldr	r6, [pc, #60]	@ (800539c <sbrk_aligned+0x40>)
 8005360:	460c      	mov	r4, r1
 8005362:	6831      	ldr	r1, [r6, #0]
 8005364:	4605      	mov	r5, r0
 8005366:	b911      	cbnz	r1, 800536e <sbrk_aligned+0x12>
 8005368:	f000 f9d6 	bl	8005718 <_sbrk_r>
 800536c:	6030      	str	r0, [r6, #0]
 800536e:	4621      	mov	r1, r4
 8005370:	4628      	mov	r0, r5
 8005372:	f000 f9d1 	bl	8005718 <_sbrk_r>
 8005376:	1c43      	adds	r3, r0, #1
 8005378:	d103      	bne.n	8005382 <sbrk_aligned+0x26>
 800537a:	f04f 34ff 	mov.w	r4, #4294967295
 800537e:	4620      	mov	r0, r4
 8005380:	bd70      	pop	{r4, r5, r6, pc}
 8005382:	1cc4      	adds	r4, r0, #3
 8005384:	f024 0403 	bic.w	r4, r4, #3
 8005388:	42a0      	cmp	r0, r4
 800538a:	d0f8      	beq.n	800537e <sbrk_aligned+0x22>
 800538c:	1a21      	subs	r1, r4, r0
 800538e:	4628      	mov	r0, r5
 8005390:	f000 f9c2 	bl	8005718 <_sbrk_r>
 8005394:	3001      	adds	r0, #1
 8005396:	d1f2      	bne.n	800537e <sbrk_aligned+0x22>
 8005398:	e7ef      	b.n	800537a <sbrk_aligned+0x1e>
 800539a:	bf00      	nop
 800539c:	20004208 	.word	0x20004208

080053a0 <_malloc_r>:
 80053a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053a4:	1ccd      	adds	r5, r1, #3
 80053a6:	f025 0503 	bic.w	r5, r5, #3
 80053aa:	3508      	adds	r5, #8
 80053ac:	2d0c      	cmp	r5, #12
 80053ae:	bf38      	it	cc
 80053b0:	250c      	movcc	r5, #12
 80053b2:	2d00      	cmp	r5, #0
 80053b4:	4606      	mov	r6, r0
 80053b6:	db01      	blt.n	80053bc <_malloc_r+0x1c>
 80053b8:	42a9      	cmp	r1, r5
 80053ba:	d904      	bls.n	80053c6 <_malloc_r+0x26>
 80053bc:	230c      	movs	r3, #12
 80053be:	6033      	str	r3, [r6, #0]
 80053c0:	2000      	movs	r0, #0
 80053c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800549c <_malloc_r+0xfc>
 80053ca:	f000 f869 	bl	80054a0 <__malloc_lock>
 80053ce:	f8d8 3000 	ldr.w	r3, [r8]
 80053d2:	461c      	mov	r4, r3
 80053d4:	bb44      	cbnz	r4, 8005428 <_malloc_r+0x88>
 80053d6:	4629      	mov	r1, r5
 80053d8:	4630      	mov	r0, r6
 80053da:	f7ff ffbf 	bl	800535c <sbrk_aligned>
 80053de:	1c43      	adds	r3, r0, #1
 80053e0:	4604      	mov	r4, r0
 80053e2:	d158      	bne.n	8005496 <_malloc_r+0xf6>
 80053e4:	f8d8 4000 	ldr.w	r4, [r8]
 80053e8:	4627      	mov	r7, r4
 80053ea:	2f00      	cmp	r7, #0
 80053ec:	d143      	bne.n	8005476 <_malloc_r+0xd6>
 80053ee:	2c00      	cmp	r4, #0
 80053f0:	d04b      	beq.n	800548a <_malloc_r+0xea>
 80053f2:	6823      	ldr	r3, [r4, #0]
 80053f4:	4639      	mov	r1, r7
 80053f6:	4630      	mov	r0, r6
 80053f8:	eb04 0903 	add.w	r9, r4, r3
 80053fc:	f000 f98c 	bl	8005718 <_sbrk_r>
 8005400:	4581      	cmp	r9, r0
 8005402:	d142      	bne.n	800548a <_malloc_r+0xea>
 8005404:	6821      	ldr	r1, [r4, #0]
 8005406:	1a6d      	subs	r5, r5, r1
 8005408:	4629      	mov	r1, r5
 800540a:	4630      	mov	r0, r6
 800540c:	f7ff ffa6 	bl	800535c <sbrk_aligned>
 8005410:	3001      	adds	r0, #1
 8005412:	d03a      	beq.n	800548a <_malloc_r+0xea>
 8005414:	6823      	ldr	r3, [r4, #0]
 8005416:	442b      	add	r3, r5
 8005418:	6023      	str	r3, [r4, #0]
 800541a:	f8d8 3000 	ldr.w	r3, [r8]
 800541e:	685a      	ldr	r2, [r3, #4]
 8005420:	bb62      	cbnz	r2, 800547c <_malloc_r+0xdc>
 8005422:	f8c8 7000 	str.w	r7, [r8]
 8005426:	e00f      	b.n	8005448 <_malloc_r+0xa8>
 8005428:	6822      	ldr	r2, [r4, #0]
 800542a:	1b52      	subs	r2, r2, r5
 800542c:	d420      	bmi.n	8005470 <_malloc_r+0xd0>
 800542e:	2a0b      	cmp	r2, #11
 8005430:	d917      	bls.n	8005462 <_malloc_r+0xc2>
 8005432:	1961      	adds	r1, r4, r5
 8005434:	42a3      	cmp	r3, r4
 8005436:	6025      	str	r5, [r4, #0]
 8005438:	bf18      	it	ne
 800543a:	6059      	strne	r1, [r3, #4]
 800543c:	6863      	ldr	r3, [r4, #4]
 800543e:	bf08      	it	eq
 8005440:	f8c8 1000 	streq.w	r1, [r8]
 8005444:	5162      	str	r2, [r4, r5]
 8005446:	604b      	str	r3, [r1, #4]
 8005448:	4630      	mov	r0, r6
 800544a:	f000 f82f 	bl	80054ac <__malloc_unlock>
 800544e:	f104 000b 	add.w	r0, r4, #11
 8005452:	1d23      	adds	r3, r4, #4
 8005454:	f020 0007 	bic.w	r0, r0, #7
 8005458:	1ac2      	subs	r2, r0, r3
 800545a:	bf1c      	itt	ne
 800545c:	1a1b      	subne	r3, r3, r0
 800545e:	50a3      	strne	r3, [r4, r2]
 8005460:	e7af      	b.n	80053c2 <_malloc_r+0x22>
 8005462:	6862      	ldr	r2, [r4, #4]
 8005464:	42a3      	cmp	r3, r4
 8005466:	bf0c      	ite	eq
 8005468:	f8c8 2000 	streq.w	r2, [r8]
 800546c:	605a      	strne	r2, [r3, #4]
 800546e:	e7eb      	b.n	8005448 <_malloc_r+0xa8>
 8005470:	4623      	mov	r3, r4
 8005472:	6864      	ldr	r4, [r4, #4]
 8005474:	e7ae      	b.n	80053d4 <_malloc_r+0x34>
 8005476:	463c      	mov	r4, r7
 8005478:	687f      	ldr	r7, [r7, #4]
 800547a:	e7b6      	b.n	80053ea <_malloc_r+0x4a>
 800547c:	461a      	mov	r2, r3
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	42a3      	cmp	r3, r4
 8005482:	d1fb      	bne.n	800547c <_malloc_r+0xdc>
 8005484:	2300      	movs	r3, #0
 8005486:	6053      	str	r3, [r2, #4]
 8005488:	e7de      	b.n	8005448 <_malloc_r+0xa8>
 800548a:	230c      	movs	r3, #12
 800548c:	6033      	str	r3, [r6, #0]
 800548e:	4630      	mov	r0, r6
 8005490:	f000 f80c 	bl	80054ac <__malloc_unlock>
 8005494:	e794      	b.n	80053c0 <_malloc_r+0x20>
 8005496:	6005      	str	r5, [r0, #0]
 8005498:	e7d6      	b.n	8005448 <_malloc_r+0xa8>
 800549a:	bf00      	nop
 800549c:	2000420c 	.word	0x2000420c

080054a0 <__malloc_lock>:
 80054a0:	4801      	ldr	r0, [pc, #4]	@ (80054a8 <__malloc_lock+0x8>)
 80054a2:	f7ff bf0e 	b.w	80052c2 <__retarget_lock_acquire_recursive>
 80054a6:	bf00      	nop
 80054a8:	20004204 	.word	0x20004204

080054ac <__malloc_unlock>:
 80054ac:	4801      	ldr	r0, [pc, #4]	@ (80054b4 <__malloc_unlock+0x8>)
 80054ae:	f7ff bf09 	b.w	80052c4 <__retarget_lock_release_recursive>
 80054b2:	bf00      	nop
 80054b4:	20004204 	.word	0x20004204

080054b8 <__sflush_r>:
 80054b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80054bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054c0:	0716      	lsls	r6, r2, #28
 80054c2:	4605      	mov	r5, r0
 80054c4:	460c      	mov	r4, r1
 80054c6:	d454      	bmi.n	8005572 <__sflush_r+0xba>
 80054c8:	684b      	ldr	r3, [r1, #4]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	dc02      	bgt.n	80054d4 <__sflush_r+0x1c>
 80054ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	dd48      	ble.n	8005566 <__sflush_r+0xae>
 80054d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054d6:	2e00      	cmp	r6, #0
 80054d8:	d045      	beq.n	8005566 <__sflush_r+0xae>
 80054da:	2300      	movs	r3, #0
 80054dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80054e0:	682f      	ldr	r7, [r5, #0]
 80054e2:	6a21      	ldr	r1, [r4, #32]
 80054e4:	602b      	str	r3, [r5, #0]
 80054e6:	d030      	beq.n	800554a <__sflush_r+0x92>
 80054e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80054ea:	89a3      	ldrh	r3, [r4, #12]
 80054ec:	0759      	lsls	r1, r3, #29
 80054ee:	d505      	bpl.n	80054fc <__sflush_r+0x44>
 80054f0:	6863      	ldr	r3, [r4, #4]
 80054f2:	1ad2      	subs	r2, r2, r3
 80054f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80054f6:	b10b      	cbz	r3, 80054fc <__sflush_r+0x44>
 80054f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80054fa:	1ad2      	subs	r2, r2, r3
 80054fc:	2300      	movs	r3, #0
 80054fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005500:	6a21      	ldr	r1, [r4, #32]
 8005502:	4628      	mov	r0, r5
 8005504:	47b0      	blx	r6
 8005506:	1c43      	adds	r3, r0, #1
 8005508:	89a3      	ldrh	r3, [r4, #12]
 800550a:	d106      	bne.n	800551a <__sflush_r+0x62>
 800550c:	6829      	ldr	r1, [r5, #0]
 800550e:	291d      	cmp	r1, #29
 8005510:	d82b      	bhi.n	800556a <__sflush_r+0xb2>
 8005512:	4a2a      	ldr	r2, [pc, #168]	@ (80055bc <__sflush_r+0x104>)
 8005514:	410a      	asrs	r2, r1
 8005516:	07d6      	lsls	r6, r2, #31
 8005518:	d427      	bmi.n	800556a <__sflush_r+0xb2>
 800551a:	2200      	movs	r2, #0
 800551c:	6062      	str	r2, [r4, #4]
 800551e:	04d9      	lsls	r1, r3, #19
 8005520:	6922      	ldr	r2, [r4, #16]
 8005522:	6022      	str	r2, [r4, #0]
 8005524:	d504      	bpl.n	8005530 <__sflush_r+0x78>
 8005526:	1c42      	adds	r2, r0, #1
 8005528:	d101      	bne.n	800552e <__sflush_r+0x76>
 800552a:	682b      	ldr	r3, [r5, #0]
 800552c:	b903      	cbnz	r3, 8005530 <__sflush_r+0x78>
 800552e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005530:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005532:	602f      	str	r7, [r5, #0]
 8005534:	b1b9      	cbz	r1, 8005566 <__sflush_r+0xae>
 8005536:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800553a:	4299      	cmp	r1, r3
 800553c:	d002      	beq.n	8005544 <__sflush_r+0x8c>
 800553e:	4628      	mov	r0, r5
 8005540:	f7ff fec2 	bl	80052c8 <_free_r>
 8005544:	2300      	movs	r3, #0
 8005546:	6363      	str	r3, [r4, #52]	@ 0x34
 8005548:	e00d      	b.n	8005566 <__sflush_r+0xae>
 800554a:	2301      	movs	r3, #1
 800554c:	4628      	mov	r0, r5
 800554e:	47b0      	blx	r6
 8005550:	4602      	mov	r2, r0
 8005552:	1c50      	adds	r0, r2, #1
 8005554:	d1c9      	bne.n	80054ea <__sflush_r+0x32>
 8005556:	682b      	ldr	r3, [r5, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d0c6      	beq.n	80054ea <__sflush_r+0x32>
 800555c:	2b1d      	cmp	r3, #29
 800555e:	d001      	beq.n	8005564 <__sflush_r+0xac>
 8005560:	2b16      	cmp	r3, #22
 8005562:	d11e      	bne.n	80055a2 <__sflush_r+0xea>
 8005564:	602f      	str	r7, [r5, #0]
 8005566:	2000      	movs	r0, #0
 8005568:	e022      	b.n	80055b0 <__sflush_r+0xf8>
 800556a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800556e:	b21b      	sxth	r3, r3
 8005570:	e01b      	b.n	80055aa <__sflush_r+0xf2>
 8005572:	690f      	ldr	r7, [r1, #16]
 8005574:	2f00      	cmp	r7, #0
 8005576:	d0f6      	beq.n	8005566 <__sflush_r+0xae>
 8005578:	0793      	lsls	r3, r2, #30
 800557a:	680e      	ldr	r6, [r1, #0]
 800557c:	bf08      	it	eq
 800557e:	694b      	ldreq	r3, [r1, #20]
 8005580:	600f      	str	r7, [r1, #0]
 8005582:	bf18      	it	ne
 8005584:	2300      	movne	r3, #0
 8005586:	eba6 0807 	sub.w	r8, r6, r7
 800558a:	608b      	str	r3, [r1, #8]
 800558c:	f1b8 0f00 	cmp.w	r8, #0
 8005590:	dde9      	ble.n	8005566 <__sflush_r+0xae>
 8005592:	6a21      	ldr	r1, [r4, #32]
 8005594:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005596:	4643      	mov	r3, r8
 8005598:	463a      	mov	r2, r7
 800559a:	4628      	mov	r0, r5
 800559c:	47b0      	blx	r6
 800559e:	2800      	cmp	r0, #0
 80055a0:	dc08      	bgt.n	80055b4 <__sflush_r+0xfc>
 80055a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055aa:	81a3      	strh	r3, [r4, #12]
 80055ac:	f04f 30ff 	mov.w	r0, #4294967295
 80055b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055b4:	4407      	add	r7, r0
 80055b6:	eba8 0800 	sub.w	r8, r8, r0
 80055ba:	e7e7      	b.n	800558c <__sflush_r+0xd4>
 80055bc:	dfbffffe 	.word	0xdfbffffe

080055c0 <_fflush_r>:
 80055c0:	b538      	push	{r3, r4, r5, lr}
 80055c2:	690b      	ldr	r3, [r1, #16]
 80055c4:	4605      	mov	r5, r0
 80055c6:	460c      	mov	r4, r1
 80055c8:	b913      	cbnz	r3, 80055d0 <_fflush_r+0x10>
 80055ca:	2500      	movs	r5, #0
 80055cc:	4628      	mov	r0, r5
 80055ce:	bd38      	pop	{r3, r4, r5, pc}
 80055d0:	b118      	cbz	r0, 80055da <_fflush_r+0x1a>
 80055d2:	6a03      	ldr	r3, [r0, #32]
 80055d4:	b90b      	cbnz	r3, 80055da <_fflush_r+0x1a>
 80055d6:	f7ff fc8f 	bl	8004ef8 <__sinit>
 80055da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d0f3      	beq.n	80055ca <_fflush_r+0xa>
 80055e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80055e4:	07d0      	lsls	r0, r2, #31
 80055e6:	d404      	bmi.n	80055f2 <_fflush_r+0x32>
 80055e8:	0599      	lsls	r1, r3, #22
 80055ea:	d402      	bmi.n	80055f2 <_fflush_r+0x32>
 80055ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055ee:	f7ff fe68 	bl	80052c2 <__retarget_lock_acquire_recursive>
 80055f2:	4628      	mov	r0, r5
 80055f4:	4621      	mov	r1, r4
 80055f6:	f7ff ff5f 	bl	80054b8 <__sflush_r>
 80055fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055fc:	07da      	lsls	r2, r3, #31
 80055fe:	4605      	mov	r5, r0
 8005600:	d4e4      	bmi.n	80055cc <_fflush_r+0xc>
 8005602:	89a3      	ldrh	r3, [r4, #12]
 8005604:	059b      	lsls	r3, r3, #22
 8005606:	d4e1      	bmi.n	80055cc <_fflush_r+0xc>
 8005608:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800560a:	f7ff fe5b 	bl	80052c4 <__retarget_lock_release_recursive>
 800560e:	e7dd      	b.n	80055cc <_fflush_r+0xc>

08005610 <__swhatbuf_r>:
 8005610:	b570      	push	{r4, r5, r6, lr}
 8005612:	460c      	mov	r4, r1
 8005614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005618:	2900      	cmp	r1, #0
 800561a:	b096      	sub	sp, #88	@ 0x58
 800561c:	4615      	mov	r5, r2
 800561e:	461e      	mov	r6, r3
 8005620:	da0d      	bge.n	800563e <__swhatbuf_r+0x2e>
 8005622:	89a3      	ldrh	r3, [r4, #12]
 8005624:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005628:	f04f 0100 	mov.w	r1, #0
 800562c:	bf14      	ite	ne
 800562e:	2340      	movne	r3, #64	@ 0x40
 8005630:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005634:	2000      	movs	r0, #0
 8005636:	6031      	str	r1, [r6, #0]
 8005638:	602b      	str	r3, [r5, #0]
 800563a:	b016      	add	sp, #88	@ 0x58
 800563c:	bd70      	pop	{r4, r5, r6, pc}
 800563e:	466a      	mov	r2, sp
 8005640:	f000 f848 	bl	80056d4 <_fstat_r>
 8005644:	2800      	cmp	r0, #0
 8005646:	dbec      	blt.n	8005622 <__swhatbuf_r+0x12>
 8005648:	9901      	ldr	r1, [sp, #4]
 800564a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800564e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005652:	4259      	negs	r1, r3
 8005654:	4159      	adcs	r1, r3
 8005656:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800565a:	e7eb      	b.n	8005634 <__swhatbuf_r+0x24>

0800565c <__smakebuf_r>:
 800565c:	898b      	ldrh	r3, [r1, #12]
 800565e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005660:	079d      	lsls	r5, r3, #30
 8005662:	4606      	mov	r6, r0
 8005664:	460c      	mov	r4, r1
 8005666:	d507      	bpl.n	8005678 <__smakebuf_r+0x1c>
 8005668:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800566c:	6023      	str	r3, [r4, #0]
 800566e:	6123      	str	r3, [r4, #16]
 8005670:	2301      	movs	r3, #1
 8005672:	6163      	str	r3, [r4, #20]
 8005674:	b003      	add	sp, #12
 8005676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005678:	ab01      	add	r3, sp, #4
 800567a:	466a      	mov	r2, sp
 800567c:	f7ff ffc8 	bl	8005610 <__swhatbuf_r>
 8005680:	9f00      	ldr	r7, [sp, #0]
 8005682:	4605      	mov	r5, r0
 8005684:	4639      	mov	r1, r7
 8005686:	4630      	mov	r0, r6
 8005688:	f7ff fe8a 	bl	80053a0 <_malloc_r>
 800568c:	b948      	cbnz	r0, 80056a2 <__smakebuf_r+0x46>
 800568e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005692:	059a      	lsls	r2, r3, #22
 8005694:	d4ee      	bmi.n	8005674 <__smakebuf_r+0x18>
 8005696:	f023 0303 	bic.w	r3, r3, #3
 800569a:	f043 0302 	orr.w	r3, r3, #2
 800569e:	81a3      	strh	r3, [r4, #12]
 80056a0:	e7e2      	b.n	8005668 <__smakebuf_r+0xc>
 80056a2:	89a3      	ldrh	r3, [r4, #12]
 80056a4:	6020      	str	r0, [r4, #0]
 80056a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056aa:	81a3      	strh	r3, [r4, #12]
 80056ac:	9b01      	ldr	r3, [sp, #4]
 80056ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80056b2:	b15b      	cbz	r3, 80056cc <__smakebuf_r+0x70>
 80056b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056b8:	4630      	mov	r0, r6
 80056ba:	f000 f81d 	bl	80056f8 <_isatty_r>
 80056be:	b128      	cbz	r0, 80056cc <__smakebuf_r+0x70>
 80056c0:	89a3      	ldrh	r3, [r4, #12]
 80056c2:	f023 0303 	bic.w	r3, r3, #3
 80056c6:	f043 0301 	orr.w	r3, r3, #1
 80056ca:	81a3      	strh	r3, [r4, #12]
 80056cc:	89a3      	ldrh	r3, [r4, #12]
 80056ce:	431d      	orrs	r5, r3
 80056d0:	81a5      	strh	r5, [r4, #12]
 80056d2:	e7cf      	b.n	8005674 <__smakebuf_r+0x18>

080056d4 <_fstat_r>:
 80056d4:	b538      	push	{r3, r4, r5, lr}
 80056d6:	4d07      	ldr	r5, [pc, #28]	@ (80056f4 <_fstat_r+0x20>)
 80056d8:	2300      	movs	r3, #0
 80056da:	4604      	mov	r4, r0
 80056dc:	4608      	mov	r0, r1
 80056de:	4611      	mov	r1, r2
 80056e0:	602b      	str	r3, [r5, #0]
 80056e2:	f7fb fd9e 	bl	8001222 <_fstat>
 80056e6:	1c43      	adds	r3, r0, #1
 80056e8:	d102      	bne.n	80056f0 <_fstat_r+0x1c>
 80056ea:	682b      	ldr	r3, [r5, #0]
 80056ec:	b103      	cbz	r3, 80056f0 <_fstat_r+0x1c>
 80056ee:	6023      	str	r3, [r4, #0]
 80056f0:	bd38      	pop	{r3, r4, r5, pc}
 80056f2:	bf00      	nop
 80056f4:	20004200 	.word	0x20004200

080056f8 <_isatty_r>:
 80056f8:	b538      	push	{r3, r4, r5, lr}
 80056fa:	4d06      	ldr	r5, [pc, #24]	@ (8005714 <_isatty_r+0x1c>)
 80056fc:	2300      	movs	r3, #0
 80056fe:	4604      	mov	r4, r0
 8005700:	4608      	mov	r0, r1
 8005702:	602b      	str	r3, [r5, #0]
 8005704:	f7fb fd9d 	bl	8001242 <_isatty>
 8005708:	1c43      	adds	r3, r0, #1
 800570a:	d102      	bne.n	8005712 <_isatty_r+0x1a>
 800570c:	682b      	ldr	r3, [r5, #0]
 800570e:	b103      	cbz	r3, 8005712 <_isatty_r+0x1a>
 8005710:	6023      	str	r3, [r4, #0]
 8005712:	bd38      	pop	{r3, r4, r5, pc}
 8005714:	20004200 	.word	0x20004200

08005718 <_sbrk_r>:
 8005718:	b538      	push	{r3, r4, r5, lr}
 800571a:	4d06      	ldr	r5, [pc, #24]	@ (8005734 <_sbrk_r+0x1c>)
 800571c:	2300      	movs	r3, #0
 800571e:	4604      	mov	r4, r0
 8005720:	4608      	mov	r0, r1
 8005722:	602b      	str	r3, [r5, #0]
 8005724:	f7fb fda6 	bl	8001274 <_sbrk>
 8005728:	1c43      	adds	r3, r0, #1
 800572a:	d102      	bne.n	8005732 <_sbrk_r+0x1a>
 800572c:	682b      	ldr	r3, [r5, #0]
 800572e:	b103      	cbz	r3, 8005732 <_sbrk_r+0x1a>
 8005730:	6023      	str	r3, [r4, #0]
 8005732:	bd38      	pop	{r3, r4, r5, pc}
 8005734:	20004200 	.word	0x20004200

08005738 <_init>:
 8005738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800573a:	bf00      	nop
 800573c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800573e:	bc08      	pop	{r3}
 8005740:	469e      	mov	lr, r3
 8005742:	4770      	bx	lr

08005744 <_fini>:
 8005744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005746:	bf00      	nop
 8005748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800574a:	bc08      	pop	{r3}
 800574c:	469e      	mov	lr, r3
 800574e:	4770      	bx	lr
