OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/tmp/routing/21-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/demeil/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/tmp/16-top.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 478945 489665 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     28301
Number of terminals:      165
Number of snets:          2
Number of nets:           8340

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 337.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 344193.
[INFO DRT-0033] mcon shape region query size = 123312.
[INFO DRT-0033] met1 shape region query size = 76232.
[INFO DRT-0033] via shape region query size = 2595.
[INFO DRT-0033] met2 shape region query size = 1640.
[INFO DRT-0033] via2 shape region query size = 2076.
[INFO DRT-0033] met3 shape region query size = 1637.
[INFO DRT-0033] via3 shape region query size = 2076.
[INFO DRT-0033] met4 shape region query size = 549.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1380 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 319 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0084]   Complete 6719 groups.
#scanned instances     = 28301
#unique  instances     = 337
#stdCellGenAp          = 10187
#stdCellValidPlanarAp  = 72
#stdCellValidViaAp     = 7780
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 28012
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:00:31, memory = 230.51 (MB), peak = 233.99 (MB)

Number of guides:     78991

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 69 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 70 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 23909.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 20024.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 12354.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3073.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1098.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 37361 vertical wires in 2 frboxes and 23097 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4993 vertical wires in 2 frboxes and 7903 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 344.09 (MB), peak = 362.55 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 344.09 (MB), peak = 362.55 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:10, memory = 505.89 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:29, memory = 746.76 (MB).
    Completing 30% with 2016 violations.
    elapsed time = 00:00:42, memory = 630.28 (MB).
    Completing 40% with 2016 violations.
    elapsed time = 00:01:00, memory = 728.93 (MB).
    Completing 50% with 2016 violations.
    elapsed time = 00:01:15, memory = 859.75 (MB).
    Completing 60% with 3981 violations.
    elapsed time = 00:01:34, memory = 720.75 (MB).
    Completing 70% with 3981 violations.
    elapsed time = 00:01:51, memory = 826.54 (MB).
    Completing 80% with 5879 violations.
    elapsed time = 00:02:01, memory = 703.52 (MB).
    Completing 90% with 5879 violations.
    elapsed time = 00:02:27, memory = 872.21 (MB).
    Completing 100% with 7740 violations.
    elapsed time = 00:02:36, memory = 634.58 (MB).
[INFO DRT-0199]   Number of violations = 10225.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4
Cut Spacing          0      2      0      0      0      0      1      0
Metal Spacing       46      0    892      0    283     63      0      7
Min Hole             0      0      1      0      0      0      0      0
NS Metal             1      0      1      0      0      0      0      0
Recheck              2      0   1263      0    890    238      0     92
Short                0      0   5295      5   1041     93      1      8
[INFO DRT-0267] cpu time = 00:05:04, elapsed time = 00:02:36, memory = 698.45 (MB), peak = 902.71 (MB)
Total wire length = 548691 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 187531 um.
Total wire length on LAYER met2 = 200422 um.
Total wire length on LAYER met3 = 102132 um.
Total wire length on LAYER met4 = 58605 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 70218.
Up-via summary (total 70218):.

------------------------
 FR_MASTERSLICE        0
            li1    28267
           met1    35413
           met2     4605
           met3     1933
           met4        0
------------------------
                   70218


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10225 violations.
    elapsed time = 00:00:09, memory = 783.95 (MB).
    Completing 20% with 10225 violations.
    elapsed time = 00:00:31, memory = 915.93 (MB).
    Completing 30% with 9001 violations.
    elapsed time = 00:00:38, memory = 701.30 (MB).
    Completing 40% with 9001 violations.
    elapsed time = 00:00:52, memory = 841.93 (MB).
    Completing 50% with 9001 violations.
    elapsed time = 00:01:10, memory = 974.86 (MB).
    Completing 60% with 7932 violations.
    elapsed time = 00:01:14, memory = 776.51 (MB).
    Completing 70% with 7932 violations.
    elapsed time = 00:01:35, memory = 904.99 (MB).
    Completing 80% with 6851 violations.
    elapsed time = 00:01:47, memory = 722.95 (MB).
    Completing 90% with 6851 violations.
    elapsed time = 00:02:10, memory = 880.70 (MB).
    Completing 100% with 5720 violations.
    elapsed time = 00:02:22, memory = 687.75 (MB).
[INFO DRT-0199]   Number of violations = 7016.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          2      0      1      0      0      0
Metal Spacing        0    631      0    201     35      1
Recheck              0      7      0      3   1180    106
Short                0   4229      0    571     46      3
[INFO DRT-0267] cpu time = 00:04:38, elapsed time = 00:02:22, memory = 713.38 (MB), peak = 999.64 (MB)
Total wire length = 545817 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 186570 um.
Total wire length on LAYER met2 = 198926 um.
Total wire length on LAYER met3 = 101970 um.
Total wire length on LAYER met4 = 58350 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 69839.
Up-via summary (total 69839):.

------------------------
 FR_MASTERSLICE        0
            li1    28260
           met1    35050
           met2     4661
           met3     1868
           met4        0
------------------------
                   69839


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7016 violations.
    elapsed time = 00:00:07, memory = 787.25 (MB).
    Completing 20% with 7016 violations.
    elapsed time = 00:00:30, memory = 915.12 (MB).
    Completing 30% with 7037 violations.
    elapsed time = 00:00:39, memory = 687.71 (MB).
    Completing 40% with 7037 violations.
    elapsed time = 00:00:54, memory = 825.21 (MB).
    Completing 50% with 7037 violations.
    elapsed time = 00:01:12, memory = 954.59 (MB).
    Completing 60% with 6697 violations.
    elapsed time = 00:01:16, memory = 746.54 (MB).
    Completing 70% with 6697 violations.
    elapsed time = 00:01:36, memory = 897.71 (MB).
    Completing 80% with 6477 violations.
    elapsed time = 00:01:50, memory = 696.39 (MB).
    Completing 90% with 6477 violations.
    elapsed time = 00:02:07, memory = 840.20 (MB).
    Completing 100% with 5506 violations.
    elapsed time = 00:02:26, memory = 696.38 (MB).
[INFO DRT-0199]   Number of violations = 6378.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          3      0      0      0      0      0
Metal Spacing        0    610      0    153     12      0
Min Hole             0      1      0      0      0      0
Recheck              0    697      0      0    175      0
Short                0   4165      1    535     24      2
[INFO DRT-0267] cpu time = 00:04:41, elapsed time = 00:02:26, memory = 722.00 (MB), peak = 1003.82 (MB)
Total wire length = 544735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 185907 um.
Total wire length on LAYER met2 = 198465 um.
Total wire length on LAYER met3 = 102121 um.
Total wire length on LAYER met4 = 58241 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 69445.
Up-via summary (total 69445):.

------------------------
 FR_MASTERSLICE        0
            li1    28260
           met1    34735
           met2     4588
           met3     1862
           met4        0
------------------------
                   69445


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6378 violations.
    elapsed time = 00:00:06, memory = 820.00 (MB).
    Completing 20% with 6378 violations.
    elapsed time = 00:00:26, memory = 973.76 (MB).
    Completing 30% with 4564 violations.
    elapsed time = 00:00:34, memory = 771.93 (MB).
    Completing 40% with 4564 violations.
    elapsed time = 00:00:59, memory = 873.52 (MB).
    Completing 50% with 4564 violations.
    elapsed time = 00:01:14, memory = 916.94 (MB).
    Completing 60% with 3625 violations.
    elapsed time = 00:01:29, memory = 840.44 (MB).
    Completing 70% with 3625 violations.
    elapsed time = 00:01:45, memory = 992.41 (MB).
    Completing 80% with 2109 violations.
    elapsed time = 00:01:50, memory = 791.36 (MB).
    Completing 90% with 2109 violations.
    elapsed time = 00:02:12, memory = 938.26 (MB).
    Completing 100% with 1075 violations.
    elapsed time = 00:02:20, memory = 696.47 (MB).
[INFO DRT-0199]   Number of violations = 1075.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4
Cut Spacing          1      0      1      0      1      0      0
Metal Spacing        0    239      0     48      0      1      0
Short                0    667      1    111      0      0      5
[INFO DRT-0267] cpu time = 00:04:35, elapsed time = 00:02:20, memory = 710.47 (MB), peak = 1059.63 (MB)
Total wire length = 544603 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 175783 um.
Total wire length on LAYER met2 = 197272 um.
Total wire length on LAYER met3 = 111569 um.
Total wire length on LAYER met4 = 59977 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 71771.
Up-via summary (total 71771):.

------------------------
 FR_MASTERSLICE        0
            li1    28260
           met1    35717
           met2     5822
           met3     1972
           met4        0
------------------------
                   71771


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1075 violations.
    elapsed time = 00:00:01, memory = 746.84 (MB).
    Completing 20% with 1075 violations.
    elapsed time = 00:00:03, memory = 840.47 (MB).
    Completing 30% with 880 violations.
    elapsed time = 00:00:08, memory = 696.39 (MB).
    Completing 40% with 880 violations.
    elapsed time = 00:00:09, memory = 817.39 (MB).
    Completing 50% with 880 violations.
    elapsed time = 00:00:15, memory = 886.12 (MB).
    Completing 60% with 646 violations.
    elapsed time = 00:00:19, memory = 821.48 (MB).
    Completing 70% with 646 violations.
    elapsed time = 00:00:25, memory = 897.73 (MB).
    Completing 80% with 388 violations.
    elapsed time = 00:00:27, memory = 696.43 (MB).
    Completing 90% with 388 violations.
    elapsed time = 00:00:32, memory = 783.93 (MB).
    Completing 100% with 77 violations.
    elapsed time = 00:00:34, memory = 697.73 (MB).
[INFO DRT-0199]   Number of violations = 77.
Viol/Layer        met1   met2
Metal Spacing       29      2
Short               32     14
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:35, memory = 700.48 (MB), peak = 1059.63 (MB)
Total wire length = 544636 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 174874 um.
Total wire length on LAYER met2 = 197166 um.
Total wire length on LAYER met3 = 112389 um.
Total wire length on LAYER met4 = 60205 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 71953.
Up-via summary (total 71953):.

------------------------
 FR_MASTERSLICE        0
            li1    28260
           met1    35803
           met2     5894
           met3     1996
           met4        0
------------------------
                   71953


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 77 violations.
    elapsed time = 00:00:00, memory = 700.48 (MB).
    Completing 20% with 77 violations.
    elapsed time = 00:00:00, memory = 700.48 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 697.57 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 697.57 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:01, memory = 746.07 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:02, memory = 697.51 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:03, memory = 776.14 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:04, memory = 696.86 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:05, memory = 748.74 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:06, memory = 697.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:06, memory = 697.46 (MB), peak = 1059.63 (MB)
Total wire length = 544646 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 174821 um.
Total wire length on LAYER met2 = 197181 um.
Total wire length on LAYER met3 = 112446 um.
Total wire length on LAYER met4 = 60198 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 71962.
Up-via summary (total 71962):.

------------------------
 FR_MASTERSLICE        0
            li1    28260
           met1    35798
           met2     5908
           met3     1996
           met4        0
------------------------
                   71962


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 697.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 697.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 697.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 697.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 697.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 697.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 697.46 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:02, memory = 697.46 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:02, memory = 697.46 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 697.46 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 697.46 (MB), peak = 1059.63 (MB)
Total wire length = 544635 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 174805 um.
Total wire length on LAYER met2 = 197132 um.
Total wire length on LAYER met3 = 112451 um.
Total wire length on LAYER met4 = 60246 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 71958.
Up-via summary (total 71958):.

------------------------
 FR_MASTERSLICE        0
            li1    28260
           met1    35793
           met2     5906
           met3     1999
           met4        0
------------------------
                   71958


[INFO DRT-0198] Complete detail routing.
Total wire length = 544635 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 174805 um.
Total wire length on LAYER met2 = 197132 um.
Total wire length on LAYER met3 = 112451 um.
Total wire length on LAYER met4 = 60246 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 71958.
Up-via summary (total 71958):.

------------------------
 FR_MASTERSLICE        0
            li1    28260
           met1    35793
           met2     5906
           met3     1999
           met4        0
------------------------
                   71958


[INFO DRT-0267] cpu time = 00:20:16, elapsed time = 00:10:31, memory = 697.46 (MB), peak = 1059.63 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/results/routing/top.odb'…
Writing netlist to '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/results/routing/top.nl.v'…
Writing powered netlist to '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/results/routing/top.pnl.v'…
Writing layout to '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/results/routing/top.def'…
