{
  "name": "core_arch::x86::avx512bf16::_mm256_cvtne2ps_pbh",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256::as_f32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x8": "Constructor"
      }
    },
    "core_arch::x86::avx512bf16::cvtne2ps2bf16_256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::simd::f32x8": [
      "Plain"
    ],
    "core_arch::simd::i16x16": [
      "Plain"
    ],
    "core_arch::x86::__m256bh": [
      "Plain"
    ]
  },
  "path": 6229,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bf16.rs:84:1: 86:2",
  "src": "pub fn _mm256_cvtne2ps_pbh(a: __m256, b: __m256) -> __m256bh {\n    unsafe { transmute(cvtne2ps2bf16_256(a.as_f32x8(), b.as_f32x8())) }\n}",
  "mir": "fn core_arch::x86::avx512bf16::_mm256_cvtne2ps_pbh(_1: core_arch::x86::__m256, _2: core_arch::x86::__m256) -> core_arch::x86::__m256bh {\n    let mut _0: core_arch::x86::__m256bh;\n    let mut _3: core_arch::simd::i16x16;\n    let mut _4: core_arch::simd::f32x8;\n    let mut _5: core_arch::simd::f32x8;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::__m256::as_f32x8(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::x86::__m256::as_f32x8(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = core_arch::x86::avx512bf16::cvtne2ps2bf16_256(move _4, move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = move _3 as core_arch::x86::__m256bh;\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Convert packed single-precision (32-bit) floating-point elements in two 256-bit vectors\n a and b to packed BF16 (16-bit) floating-point elements, and store the results in a\n 256-bit wide vector.\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#expand=1769,1651,1654&avx512techs=AVX512_BF16&text=_mm256_cvtne2ps_pbh)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}