// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Router_3(
  input         clock,
                reset,
                auto_egress_nodes_out_4_flit_ready,
                auto_egress_nodes_out_3_flit_ready,
                auto_egress_nodes_out_2_flit_ready,
                auto_egress_nodes_out_1_flit_ready,
                auto_egress_nodes_out_0_flit_ready,
                auto_ingress_nodes_in_4_flit_valid,
                auto_ingress_nodes_in_4_flit_bits_head,
                auto_ingress_nodes_in_4_flit_bits_tail,
  input  [72:0] auto_ingress_nodes_in_4_flit_bits_payload,
  input  [2:0]  auto_ingress_nodes_in_4_flit_bits_egress_id,
  input         auto_ingress_nodes_in_3_flit_valid,
                auto_ingress_nodes_in_3_flit_bits_head,
                auto_ingress_nodes_in_3_flit_bits_tail,
  input  [72:0] auto_ingress_nodes_in_3_flit_bits_payload,
  input         auto_ingress_nodes_in_2_flit_valid,
                auto_ingress_nodes_in_2_flit_bits_head,
  input  [72:0] auto_ingress_nodes_in_2_flit_bits_payload,
  input         auto_ingress_nodes_in_1_flit_valid,
                auto_ingress_nodes_in_1_flit_bits_head,
  input  [72:0] auto_ingress_nodes_in_1_flit_bits_payload,
  input         auto_ingress_nodes_in_0_flit_valid,
                auto_ingress_nodes_in_0_flit_bits_head,
                auto_ingress_nodes_in_0_flit_bits_tail,
  input  [72:0] auto_ingress_nodes_in_0_flit_bits_payload,
  input  [4:0]  auto_ingress_nodes_in_0_flit_bits_egress_id,
  input  [9:0]  auto_source_nodes_out_credit_return,
                auto_source_nodes_out_vc_free,
  input         auto_dest_nodes_in_flit_0_valid,
                auto_dest_nodes_in_flit_0_bits_head,
                auto_dest_nodes_in_flit_0_bits_tail,
  input  [72:0] auto_dest_nodes_in_flit_0_bits_payload,
  input  [2:0]  auto_dest_nodes_in_flit_0_bits_flow_vnet_id,
  input  [3:0]  auto_dest_nodes_in_flit_0_bits_flow_ingress_node,
  input  [2:0]  auto_dest_nodes_in_flit_0_bits_flow_ingress_node_id,
  input  [3:0]  auto_dest_nodes_in_flit_0_bits_flow_egress_node,
  input  [2:0]  auto_dest_nodes_in_flit_0_bits_flow_egress_node_id,
  input  [3:0]  auto_dest_nodes_in_flit_0_bits_virt_channel_id,
  output [3:0]  auto_debug_out_va_stall_0,
                auto_debug_out_va_stall_1,
                auto_debug_out_va_stall_5,
                auto_debug_out_sa_stall_0,
                auto_debug_out_sa_stall_1,
                auto_debug_out_sa_stall_5,
  output        auto_egress_nodes_out_4_flit_valid,
                auto_egress_nodes_out_4_flit_bits_head,
                auto_egress_nodes_out_4_flit_bits_tail,
                auto_egress_nodes_out_3_flit_valid,
                auto_egress_nodes_out_3_flit_bits_head,
                auto_egress_nodes_out_3_flit_bits_tail,
                auto_egress_nodes_out_2_flit_valid,
                auto_egress_nodes_out_2_flit_bits_head,
                auto_egress_nodes_out_2_flit_bits_tail,
  output [72:0] auto_egress_nodes_out_2_flit_bits_payload,
  output        auto_egress_nodes_out_1_flit_valid,
                auto_egress_nodes_out_1_flit_bits_head,
                auto_egress_nodes_out_1_flit_bits_tail,
  output [72:0] auto_egress_nodes_out_1_flit_bits_payload,
  output        auto_egress_nodes_out_0_flit_valid,
                auto_egress_nodes_out_0_flit_bits_head,
                auto_egress_nodes_out_0_flit_bits_tail,
                auto_ingress_nodes_in_4_flit_ready,
                auto_ingress_nodes_in_0_flit_ready,
                auto_source_nodes_out_flit_0_valid,
                auto_source_nodes_out_flit_0_bits_head,
                auto_source_nodes_out_flit_0_bits_tail,
  output [72:0] auto_source_nodes_out_flit_0_bits_payload,
  output [2:0]  auto_source_nodes_out_flit_0_bits_flow_vnet_id,
  output [3:0]  auto_source_nodes_out_flit_0_bits_flow_ingress_node,
  output [2:0]  auto_source_nodes_out_flit_0_bits_flow_ingress_node_id,
  output [3:0]  auto_source_nodes_out_flit_0_bits_flow_egress_node,
  output [2:0]  auto_source_nodes_out_flit_0_bits_flow_egress_node_id,
  output [3:0]  auto_source_nodes_out_flit_0_bits_virt_channel_id,
  output [9:0]  auto_dest_nodes_in_credit_return,
                auto_dest_nodes_in_vc_free
);

  wire [19:0] _plusarg_reader_out;	// @[PlusArg.scala:80:11]
  wire        _route_computer_io_resp_0_vc_sel_0_0;	// @[Router.scala:134:32]
  wire        _route_computer_io_resp_0_vc_sel_0_1;	// @[Router.scala:134:32]
  wire        _route_computer_io_resp_0_vc_sel_0_2;	// @[Router.scala:134:32]
  wire        _route_computer_io_resp_0_vc_sel_0_4;	// @[Router.scala:134:32]
  wire        _route_computer_io_resp_0_vc_sel_0_5;	// @[Router.scala:134:32]
  wire        _route_computer_io_resp_0_vc_sel_0_8;	// @[Router.scala:134:32]
  wire        _route_computer_io_resp_0_vc_sel_0_9;	// @[Router.scala:134:32]
  wire        _vc_allocator_io_req_5_ready;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_req_4_ready;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_req_3_ready;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_req_2_ready;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_req_1_ready;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_req_0_ready;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_5_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_4_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_3_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_2_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_1_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_0_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_0_1;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_0_2;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_0_3;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_0_4;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_0_5;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_0_6;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_0_7;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_0_8;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_5_vc_sel_0_9;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_5_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_4_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_3_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_2_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_1_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_0_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_0_1;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_0_2;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_0_3;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_0_4;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_0_5;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_0_6;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_0_7;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_0_8;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_4_vc_sel_0_9;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_5_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_4_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_3_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_2_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_1_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_0_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_0_1;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_0_2;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_0_3;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_0_4;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_0_5;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_0_6;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_0_7;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_0_8;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_3_vc_sel_0_9;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_5_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_4_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_3_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_2_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_1_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_0_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_0_1;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_0_2;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_0_3;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_0_4;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_0_5;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_0_6;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_0_7;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_0_8;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_2_vc_sel_0_9;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_5_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_4_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_3_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_2_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_1_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_0_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_0_1;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_0_2;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_0_3;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_0_4;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_0_5;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_0_6;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_0_7;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_0_8;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_1_vc_sel_0_9;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_5_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_4_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_3_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_2_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_1_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_0_0;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_0_1;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_0_2;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_0_4;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_0_5;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_0_8;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_resp_0_vc_sel_0_9;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_5_0_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_4_0_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_3_0_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_2_0_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_1_0_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_0_0_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_0_1_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_0_3_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_0_4_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_0_5_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_0_8_alloc;	// @[Router.scala:131:30]
  wire        _vc_allocator_io_out_allocs_0_9_alloc;	// @[Router.scala:131:30]
  wire        _switch_allocator_io_req_5_0_ready;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_req_1_0_ready;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_req_0_0_ready;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_5_0_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_5_0_tail;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_4_0_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_4_0_tail;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_3_0_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_3_0_tail;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_2_0_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_2_0_tail;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_1_0_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_1_0_tail;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_0_0_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_0_1_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_0_3_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_0_4_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_0_5_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_0_8_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_credit_alloc_0_9_alloc;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_5_0_5_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_5_0_1_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_5_0_0_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_4_0_5_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_4_0_1_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_4_0_0_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_3_0_5_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_3_0_1_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_3_0_0_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_2_0_5_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_2_0_1_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_2_0_0_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_1_0_5_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_1_0_1_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_1_0_0_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_0_0_5_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_0_0_1_0;	// @[Router.scala:130:34]
  wire        _switch_allocator_io_switch_sel_0_0_0_0;	// @[Router.scala:130:34]
  wire        _switch_io_out_5_0_valid;	// @[Router.scala:129:24]
  wire        _switch_io_out_5_0_bits_head;	// @[Router.scala:129:24]
  wire        _switch_io_out_5_0_bits_tail;	// @[Router.scala:129:24]
  wire [72:0] _switch_io_out_5_0_bits_payload;	// @[Router.scala:129:24]
  wire        _switch_io_out_4_0_valid;	// @[Router.scala:129:24]
  wire        _switch_io_out_4_0_bits_head;	// @[Router.scala:129:24]
  wire        _switch_io_out_4_0_bits_tail;	// @[Router.scala:129:24]
  wire [72:0] _switch_io_out_4_0_bits_payload;	// @[Router.scala:129:24]
  wire        _switch_io_out_3_0_valid;	// @[Router.scala:129:24]
  wire        _switch_io_out_3_0_bits_head;	// @[Router.scala:129:24]
  wire        _switch_io_out_3_0_bits_tail;	// @[Router.scala:129:24]
  wire [72:0] _switch_io_out_3_0_bits_payload;	// @[Router.scala:129:24]
  wire [3:0]  _switch_io_out_3_0_bits_flow_ingress_node;	// @[Router.scala:129:24]
  wire [2:0]  _switch_io_out_3_0_bits_flow_ingress_node_id;	// @[Router.scala:129:24]
  wire        _switch_io_out_2_0_valid;	// @[Router.scala:129:24]
  wire        _switch_io_out_2_0_bits_head;	// @[Router.scala:129:24]
  wire        _switch_io_out_2_0_bits_tail;	// @[Router.scala:129:24]
  wire [72:0] _switch_io_out_2_0_bits_payload;	// @[Router.scala:129:24]
  wire [3:0]  _switch_io_out_2_0_bits_flow_ingress_node;	// @[Router.scala:129:24]
  wire [2:0]  _switch_io_out_2_0_bits_flow_ingress_node_id;	// @[Router.scala:129:24]
  wire        _switch_io_out_1_0_valid;	// @[Router.scala:129:24]
  wire        _switch_io_out_1_0_bits_head;	// @[Router.scala:129:24]
  wire        _switch_io_out_1_0_bits_tail;	// @[Router.scala:129:24]
  wire [72:0] _switch_io_out_1_0_bits_payload;	// @[Router.scala:129:24]
  wire        _switch_io_out_0_0_valid;	// @[Router.scala:129:24]
  wire        _switch_io_out_0_0_bits_head;	// @[Router.scala:129:24]
  wire        _switch_io_out_0_0_bits_tail;	// @[Router.scala:129:24]
  wire [72:0] _switch_io_out_0_0_bits_payload;	// @[Router.scala:129:24]
  wire [2:0]  _switch_io_out_0_0_bits_flow_vnet_id;	// @[Router.scala:129:24]
  wire [3:0]  _switch_io_out_0_0_bits_flow_ingress_node;	// @[Router.scala:129:24]
  wire [2:0]  _switch_io_out_0_0_bits_flow_ingress_node_id;	// @[Router.scala:129:24]
  wire [3:0]  _switch_io_out_0_0_bits_flow_egress_node;	// @[Router.scala:129:24]
  wire [2:0]  _switch_io_out_0_0_bits_flow_egress_node_id;	// @[Router.scala:129:24]
  wire [3:0]  _switch_io_out_0_0_bits_virt_channel_id;	// @[Router.scala:129:24]
  wire        _egress_unit_5_to_10_io_credit_available_0;	// @[Router.scala:125:13]
  wire        _egress_unit_5_to_10_io_channel_status_0_occupied;	// @[Router.scala:125:13]
  wire        _egress_unit_5_to_10_io_out_valid;	// @[Router.scala:125:13]
  wire        _egress_unit_4_to_9_io_credit_available_0;	// @[Router.scala:125:13]
  wire        _egress_unit_4_to_9_io_channel_status_0_occupied;	// @[Router.scala:125:13]
  wire        _egress_unit_4_to_9_io_out_valid;	// @[Router.scala:125:13]
  wire        _egress_unit_3_to_8_io_credit_available_0;	// @[Router.scala:125:13]
  wire        _egress_unit_3_to_8_io_channel_status_0_occupied;	// @[Router.scala:125:13]
  wire        _egress_unit_3_to_8_io_out_valid;	// @[Router.scala:125:13]
  wire        _egress_unit_2_to_1_io_credit_available_0;	// @[Router.scala:125:13]
  wire        _egress_unit_2_to_1_io_channel_status_0_occupied;	// @[Router.scala:125:13]
  wire        _egress_unit_2_to_1_io_out_valid;	// @[Router.scala:125:13]
  wire        _egress_unit_1_to_0_io_credit_available_0;	// @[Router.scala:125:13]
  wire        _egress_unit_1_to_0_io_channel_status_0_occupied;	// @[Router.scala:125:13]
  wire        _egress_unit_1_to_0_io_out_valid;	// @[Router.scala:125:13]
  wire        _output_unit_0_to_4_io_credit_available_0;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_credit_available_1;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_credit_available_3;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_credit_available_4;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_credit_available_5;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_credit_available_8;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_credit_available_9;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_channel_status_0_occupied;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_channel_status_1_occupied;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_channel_status_3_occupied;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_channel_status_4_occupied;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_channel_status_5_occupied;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_channel_status_8_occupied;	// @[Router.scala:122:13]
  wire        _output_unit_0_to_4_io_channel_status_9_occupied;	// @[Router.scala:122:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_valid;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_5_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_4_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_3_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_2_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_1_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_1;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_2;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_3;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_4;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_5;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_6;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_7;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_8;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_9;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_valid;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_5_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_4_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_3_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_2_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_1_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_1;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_2;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_3;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_4;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_5;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_6;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_7;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_8;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_9;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_salloc_req_0_bits_tail;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_out_0_valid;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_out_0_bits_flit_head;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_out_0_bits_flit_tail;	// @[Router.scala:116:13]
  wire [72:0] _ingress_unit_5_from_13_io_out_0_bits_flit_payload;	// @[Router.scala:116:13]
  wire [2:0]  _ingress_unit_5_from_13_io_out_0_bits_flit_flow_vnet_id;	// @[Router.scala:116:13]
  wire [3:0]  _ingress_unit_5_from_13_io_out_0_bits_flit_flow_ingress_node;	// @[Router.scala:116:13]
  wire [2:0]  _ingress_unit_5_from_13_io_out_0_bits_flit_flow_ingress_node_id;	// @[Router.scala:116:13]
  wire [3:0]  _ingress_unit_5_from_13_io_out_0_bits_flit_flow_egress_node;	// @[Router.scala:116:13]
  wire [2:0]  _ingress_unit_5_from_13_io_out_0_bits_flit_flow_egress_node_id;	// @[Router.scala:116:13]
  wire [3:0]  _ingress_unit_5_from_13_io_out_0_bits_out_virt_channel;	// @[Router.scala:116:13]
  wire        _ingress_unit_5_from_13_io_in_ready;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_valid;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_5_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_4_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_3_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_2_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_1_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_1;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_2;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_3;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_4;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_5;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_6;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_7;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_8;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_9;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_valid;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_5_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_4_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_3_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_2_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_1_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_0;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_1;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_2;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_3;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_4;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_5;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_6;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_7;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_8;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_9;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_salloc_req_0_bits_tail;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_out_0_valid;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_out_0_bits_flit_head;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_out_0_bits_flit_tail;	// @[Router.scala:116:13]
  wire [72:0] _ingress_unit_1_from_0_io_out_0_bits_flit_payload;	// @[Router.scala:116:13]
  wire [2:0]  _ingress_unit_1_from_0_io_out_0_bits_flit_flow_vnet_id;	// @[Router.scala:116:13]
  wire [3:0]  _ingress_unit_1_from_0_io_out_0_bits_flit_flow_ingress_node;	// @[Router.scala:116:13]
  wire [2:0]  _ingress_unit_1_from_0_io_out_0_bits_flit_flow_ingress_node_id;	// @[Router.scala:116:13]
  wire [3:0]  _ingress_unit_1_from_0_io_out_0_bits_flit_flow_egress_node;	// @[Router.scala:116:13]
  wire [2:0]  _ingress_unit_1_from_0_io_out_0_bits_flit_flow_egress_node_id;	// @[Router.scala:116:13]
  wire [3:0]  _ingress_unit_1_from_0_io_out_0_bits_out_virt_channel;	// @[Router.scala:116:13]
  wire        _ingress_unit_1_from_0_io_in_ready;	// @[Router.scala:116:13]
  wire [3:0]  _input_unit_0_from_2_io_router_req_bits_src_virt_id;	// @[Router.scala:112:13]
  wire [2:0]  _input_unit_0_from_2_io_router_req_bits_flow_vnet_id;	// @[Router.scala:112:13]
  wire [3:0]  _input_unit_0_from_2_io_router_req_bits_flow_ingress_node;	// @[Router.scala:112:13]
  wire [2:0]  _input_unit_0_from_2_io_router_req_bits_flow_ingress_node_id;	// @[Router.scala:112:13]
  wire [3:0]  _input_unit_0_from_2_io_router_req_bits_flow_egress_node;	// @[Router.scala:112:13]
  wire [2:0]  _input_unit_0_from_2_io_router_req_bits_flow_egress_node_id;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_valid;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_5_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_4_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_3_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_2_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_1_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_1;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_2;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_4;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_5;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_8;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_9;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_valid;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_5_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_4_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_3_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_2_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_1_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_0;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_1;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_2;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_4;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_5;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_8;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_9;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_salloc_req_0_bits_tail;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_out_0_valid;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_out_0_bits_flit_head;	// @[Router.scala:112:13]
  wire        _input_unit_0_from_2_io_out_0_bits_flit_tail;	// @[Router.scala:112:13]
  wire [72:0] _input_unit_0_from_2_io_out_0_bits_flit_payload;	// @[Router.scala:112:13]
  wire [2:0]  _input_unit_0_from_2_io_out_0_bits_flit_flow_vnet_id;	// @[Router.scala:112:13]
  wire [3:0]  _input_unit_0_from_2_io_out_0_bits_flit_flow_ingress_node;	// @[Router.scala:112:13]
  wire [2:0]  _input_unit_0_from_2_io_out_0_bits_flit_flow_ingress_node_id;	// @[Router.scala:112:13]
  wire [3:0]  _input_unit_0_from_2_io_out_0_bits_flit_flow_egress_node;	// @[Router.scala:112:13]
  wire [2:0]  _input_unit_0_from_2_io_out_0_bits_flit_flow_egress_node_id;	// @[Router.scala:112:13]
  wire [3:0]  _input_unit_0_from_2_io_out_0_bits_out_virt_channel;	// @[Router.scala:112:13]
  wire [2:0]  fires_count = {1'h0, {1'h0, _vc_allocator_io_req_0_ready & _input_unit_0_from_2_io_vcalloc_req_valid} + {1'h0, _vc_allocator_io_req_1_ready & _ingress_unit_1_from_0_io_vcalloc_req_valid}} + {2'h0, _vc_allocator_io_req_5_ready & _ingress_unit_5_from_13_io_vcalloc_req_valid};	// @[Bitwise.scala:51:90, Decoupled.scala:51:35, Router.scala:112:13, :116:13, :131:30, :137:31]
  reg         switch_io_sel_REG_5_0_5_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_5_0_1_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_5_0_0_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_4_0_5_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_4_0_1_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_4_0_0_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_3_0_5_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_3_0_1_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_3_0_0_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_2_0_5_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_2_0_1_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_2_0_0_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_1_0_5_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_1_0_1_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_1_0_0_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_0_0_5_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_0_0_1_0;	// @[Router.scala:176:14]
  reg         switch_io_sel_REG_0_0_0_0;	// @[Router.scala:176:14]
  reg  [63:0] debug_tsc;	// @[Router.scala:193:28]
  reg  [63:0] debug_sample;	// @[Router.scala:195:31]
  wire [63:0] _GEN = {44'h0, _plusarg_reader_out - 20'h1};	// @[PlusArg.scala:80:11, Router.scala:198:{24,40}]
  reg  [63:0] util_ctr;	// @[Router.scala:201:29]
  reg         fired;	// @[Router.scala:202:26]
  wire        _T_8 = (|_plusarg_reader_out) & debug_sample == _GEN & fired;	// @[PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}]
  reg  [63:0] util_ctr_1;	// @[Router.scala:201:29]
  reg         fired_1;	// @[Router.scala:202:26]
  wire        _T_17 = (|_plusarg_reader_out) & debug_sample == _GEN & fired_1;	// @[PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}]
  reg  [63:0] util_ctr_5;	// @[Router.scala:201:29]
  reg         fired_5;	// @[Router.scala:202:26]
  wire        _T_53 = (|_plusarg_reader_out) & debug_sample == _GEN & fired_5;	// @[PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}]
  reg  [63:0] util_ctr_6;	// @[Router.scala:201:29]
  reg         fired_6;	// @[Router.scala:202:26]
  wire        _T_62 = (|_plusarg_reader_out) & debug_sample == _GEN & fired_6;	// @[PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}]
  reg  [63:0] util_ctr_7;	// @[Router.scala:201:29]
  reg         fired_7;	// @[Router.scala:202:26]
  wire        _T_71 = (|_plusarg_reader_out) & debug_sample == _GEN & fired_7;	// @[PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}]
  reg  [63:0] util_ctr_8;	// @[Router.scala:201:29]
  reg         fired_8;	// @[Router.scala:202:26]
  wire        _T_80 = (|_plusarg_reader_out) & debug_sample == _GEN & fired_8;	// @[PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}]
  reg  [63:0] util_ctr_9;	// @[Router.scala:201:29]
  reg         fired_9;	// @[Router.scala:202:26]
  wire        _T_89 = (|_plusarg_reader_out) & debug_sample == _GEN & fired_9;	// @[PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}]
  reg  [63:0] util_ctr_10;	// @[Router.scala:201:29]
  reg         fired_10;	// @[Router.scala:202:26]
  wire        _T_98 = (|_plusarg_reader_out) & debug_sample == _GEN & fired_10;	// @[PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}]
  wire        _T_11 = _ingress_unit_1_from_0_io_in_ready & auto_ingress_nodes_in_0_flit_valid;	// @[Decoupled.scala:51:35, Router.scala:116:13]
  wire        _T_47 = _ingress_unit_5_from_13_io_in_ready & auto_ingress_nodes_in_4_flit_valid;	// @[Decoupled.scala:51:35, Router.scala:116:13]
  wire        _T_56 = auto_egress_nodes_out_0_flit_ready & _egress_unit_1_to_0_io_out_valid;	// @[Decoupled.scala:51:35, Router.scala:125:13]
  wire        _T_65 = auto_egress_nodes_out_1_flit_ready & _egress_unit_2_to_1_io_out_valid;	// @[Decoupled.scala:51:35, Router.scala:125:13]
  wire        _T_74 = auto_egress_nodes_out_2_flit_ready & _egress_unit_3_to_8_io_out_valid;	// @[Decoupled.scala:51:35, Router.scala:125:13]
  wire        _T_83 = auto_egress_nodes_out_3_flit_ready & _egress_unit_4_to_9_io_out_valid;	// @[Decoupled.scala:51:35, Router.scala:125:13]
  wire        _T_92 = auto_egress_nodes_out_4_flit_ready & _egress_unit_5_to_10_io_out_valid;	// @[Decoupled.scala:51:35, Router.scala:125:13]
  always @(posedge clock) begin
    switch_io_sel_REG_5_0_5_0 <= _switch_allocator_io_switch_sel_5_0_5_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_5_0_1_0 <= _switch_allocator_io_switch_sel_5_0_1_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_5_0_0_0 <= _switch_allocator_io_switch_sel_5_0_0_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_4_0_5_0 <= _switch_allocator_io_switch_sel_4_0_5_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_4_0_1_0 <= _switch_allocator_io_switch_sel_4_0_1_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_4_0_0_0 <= _switch_allocator_io_switch_sel_4_0_0_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_3_0_5_0 <= _switch_allocator_io_switch_sel_3_0_5_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_3_0_1_0 <= _switch_allocator_io_switch_sel_3_0_1_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_3_0_0_0 <= _switch_allocator_io_switch_sel_3_0_0_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_2_0_5_0 <= _switch_allocator_io_switch_sel_2_0_5_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_2_0_1_0 <= _switch_allocator_io_switch_sel_2_0_1_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_2_0_0_0 <= _switch_allocator_io_switch_sel_2_0_0_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_1_0_5_0 <= _switch_allocator_io_switch_sel_1_0_5_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_1_0_1_0 <= _switch_allocator_io_switch_sel_1_0_1_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_1_0_0_0 <= _switch_allocator_io_switch_sel_1_0_0_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_0_0_5_0 <= _switch_allocator_io_switch_sel_0_0_5_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_0_0_1_0 <= _switch_allocator_io_switch_sel_0_0_1_0;	// @[Router.scala:130:34, :176:14]
    switch_io_sel_REG_0_0_0_0 <= _switch_allocator_io_switch_sel_0_0_0_0;	// @[Router.scala:130:34, :176:14]
    if (reset) begin
      debug_tsc <= 64'h0;	// @[Router.scala:193:28]
      debug_sample <= 64'h0;	// @[Router.scala:193:28, :195:31]
      util_ctr <= 64'h0;	// @[Router.scala:193:28, :201:29]
      fired <= 1'h0;	// @[Router.scala:202:26]
      util_ctr_1 <= 64'h0;	// @[Router.scala:193:28, :201:29]
      fired_1 <= 1'h0;	// @[Router.scala:202:26]
      util_ctr_5 <= 64'h0;	// @[Router.scala:193:28, :201:29]
      fired_5 <= 1'h0;	// @[Router.scala:202:26]
      util_ctr_6 <= 64'h0;	// @[Router.scala:193:28, :201:29]
      fired_6 <= 1'h0;	// @[Router.scala:202:26]
      util_ctr_7 <= 64'h0;	// @[Router.scala:193:28, :201:29]
      fired_7 <= 1'h0;	// @[Router.scala:202:26]
      util_ctr_8 <= 64'h0;	// @[Router.scala:193:28, :201:29]
      fired_8 <= 1'h0;	// @[Router.scala:202:26]
      util_ctr_9 <= 64'h0;	// @[Router.scala:193:28, :201:29]
      fired_9 <= 1'h0;	// @[Router.scala:202:26]
      util_ctr_10 <= 64'h0;	// @[Router.scala:193:28, :201:29]
      fired_10 <= 1'h0;	// @[Router.scala:202:26]
    end
    else begin
      debug_tsc <= debug_tsc + 64'h1;	// @[Router.scala:193:28, :194:28]
      if (debug_sample == _GEN)	// @[Router.scala:195:31, :198:24]
        debug_sample <= 64'h0;	// @[Router.scala:193:28, :195:31]
      else	// @[Router.scala:198:24]
        debug_sample <= debug_sample + 64'h1;	// @[Router.scala:194:28, :195:31, :196:34]
      util_ctr <= util_ctr + {63'h0, auto_dest_nodes_in_flit_0_valid};	// @[Router.scala:201:29, :203:28]
      fired <= ~_T_8 & fired | auto_dest_nodes_in_flit_0_valid;	// @[Router.scala:202:26, :204:13, :205:{71,81}, :208:15]
      util_ctr_1 <= util_ctr_1 + {63'h0, _T_11};	// @[Decoupled.scala:51:35, Router.scala:201:29, :203:28]
      fired_1 <= ~_T_17 & fired_1 | _T_11;	// @[Decoupled.scala:51:35, Router.scala:202:26, :204:13, :205:{71,81}, :208:15]
      util_ctr_5 <= util_ctr_5 + {63'h0, _T_47};	// @[Decoupled.scala:51:35, Router.scala:201:29, :203:28]
      fired_5 <= ~_T_53 & fired_5 | _T_47;	// @[Decoupled.scala:51:35, Router.scala:202:26, :204:13, :205:{71,81}, :208:15]
      util_ctr_6 <= util_ctr_6 + {63'h0, _T_56};	// @[Decoupled.scala:51:35, Router.scala:201:29, :203:28]
      fired_6 <= ~_T_62 & fired_6 | _T_56;	// @[Decoupled.scala:51:35, Router.scala:202:26, :204:13, :205:{71,81}, :208:15]
      util_ctr_7 <= util_ctr_7 + {63'h0, _T_65};	// @[Decoupled.scala:51:35, Router.scala:201:29, :203:28]
      fired_7 <= ~_T_71 & fired_7 | _T_65;	// @[Decoupled.scala:51:35, Router.scala:202:26, :204:13, :205:{71,81}, :208:15]
      util_ctr_8 <= util_ctr_8 + {63'h0, _T_74};	// @[Decoupled.scala:51:35, Router.scala:201:29, :203:28]
      fired_8 <= ~_T_80 & fired_8 | _T_74;	// @[Decoupled.scala:51:35, Router.scala:202:26, :204:13, :205:{71,81}, :208:15]
      util_ctr_9 <= util_ctr_9 + {63'h0, _T_83};	// @[Decoupled.scala:51:35, Router.scala:201:29, :203:28]
      fired_9 <= ~_T_89 & fired_9 | _T_83;	// @[Decoupled.scala:51:35, Router.scala:202:26, :204:13, :205:{71,81}, :208:15]
      util_ctr_10 <= util_ctr_10 + {63'h0, _T_92};	// @[Decoupled.scala:51:35, Router.scala:201:29, :203:28]
      fired_10 <= ~_T_98 & fired_10 | _T_92;	// @[Decoupled.scala:51:35, Router.scala:202:26, :204:13, :205:{71,81}, :208:15]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[Router.scala:207:15]
      if ((`PRINTF_COND_) & _T_8 & ~reset)	// @[Router.scala:205:71, :207:15]
        $fwrite(32'h80000002, "nocsample %d 2 3 %d\n", debug_tsc, util_ctr);	// @[Router.scala:193:28, :201:29, :207:15]
      if ((`PRINTF_COND_) & _T_17 & ~reset)	// @[Router.scala:205:71, :207:15]
        $fwrite(32'h80000002, "nocsample %d i0 3 %d\n", debug_tsc, util_ctr_1);	// @[Router.scala:193:28, :201:29, :207:15]
      if ((`PRINTF_COND_) & _T_53 & ~reset)	// @[Router.scala:205:71, :207:15]
        $fwrite(32'h80000002, "nocsample %d i13 3 %d\n", debug_tsc, util_ctr_5);	// @[Router.scala:193:28, :201:29, :207:15]
      if ((`PRINTF_COND_) & _T_62 & ~reset)	// @[Router.scala:205:71, :207:15]
        $fwrite(32'h80000002, "nocsample %d 3 e0 %d\n", debug_tsc, util_ctr_6);	// @[Router.scala:193:28, :201:29, :207:15]
      if ((`PRINTF_COND_) & _T_71 & ~reset)	// @[Router.scala:205:71, :207:15]
        $fwrite(32'h80000002, "nocsample %d 3 e1 %d\n", debug_tsc, util_ctr_7);	// @[Router.scala:193:28, :201:29, :207:15]
      if ((`PRINTF_COND_) & _T_80 & ~reset)	// @[Router.scala:205:71, :207:15]
        $fwrite(32'h80000002, "nocsample %d 3 e8 %d\n", debug_tsc, util_ctr_8);	// @[Router.scala:193:28, :201:29, :207:15]
      if ((`PRINTF_COND_) & _T_89 & ~reset)	// @[Router.scala:205:71, :207:15]
        $fwrite(32'h80000002, "nocsample %d 3 e9 %d\n", debug_tsc, util_ctr_9);	// @[Router.scala:193:28, :201:29, :207:15]
      if ((`PRINTF_COND_) & _T_98 & ~reset)	// @[Router.scala:205:71, :207:15]
        $fwrite(32'h80000002, "nocsample %d 3 e10 %d\n", debug_tsc, util_ctr_10);	// @[Router.scala:193:28, :201:29, :207:15]
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        switch_io_sel_REG_5_0_5_0 = _RANDOM_0[0];	// @[Router.scala:176:14]
        switch_io_sel_REG_5_0_1_0 = _RANDOM_0[4];	// @[Router.scala:176:14]
        switch_io_sel_REG_5_0_0_0 = _RANDOM_0[5];	// @[Router.scala:176:14]
        switch_io_sel_REG_4_0_5_0 = _RANDOM_0[6];	// @[Router.scala:176:14]
        switch_io_sel_REG_4_0_1_0 = _RANDOM_0[10];	// @[Router.scala:176:14]
        switch_io_sel_REG_4_0_0_0 = _RANDOM_0[11];	// @[Router.scala:176:14]
        switch_io_sel_REG_3_0_5_0 = _RANDOM_0[12];	// @[Router.scala:176:14]
        switch_io_sel_REG_3_0_1_0 = _RANDOM_0[16];	// @[Router.scala:176:14]
        switch_io_sel_REG_3_0_0_0 = _RANDOM_0[17];	// @[Router.scala:176:14]
        switch_io_sel_REG_2_0_5_0 = _RANDOM_0[18];	// @[Router.scala:176:14]
        switch_io_sel_REG_2_0_1_0 = _RANDOM_0[22];	// @[Router.scala:176:14]
        switch_io_sel_REG_2_0_0_0 = _RANDOM_0[23];	// @[Router.scala:176:14]
        switch_io_sel_REG_1_0_5_0 = _RANDOM_0[24];	// @[Router.scala:176:14]
        switch_io_sel_REG_1_0_1_0 = _RANDOM_0[28];	// @[Router.scala:176:14]
        switch_io_sel_REG_1_0_0_0 = _RANDOM_0[29];	// @[Router.scala:176:14]
        switch_io_sel_REG_0_0_5_0 = _RANDOM_0[30];	// @[Router.scala:176:14]
        switch_io_sel_REG_0_0_1_0 = _RANDOM_1[2];	// @[Router.scala:176:14]
        switch_io_sel_REG_0_0_0_0 = _RANDOM_1[3];	// @[Router.scala:176:14]
        debug_tsc = {_RANDOM_1[31:4], _RANDOM_2, _RANDOM_3[3:0]};	// @[Router.scala:176:14, :193:28]
        debug_sample = {_RANDOM_3[31:4], _RANDOM_4, _RANDOM_5[3:0]};	// @[Router.scala:193:28, :195:31]
        util_ctr = {_RANDOM_5[31:4], _RANDOM_6, _RANDOM_7[3:0]};	// @[Router.scala:195:31, :201:29]
        fired = _RANDOM_7[4];	// @[Router.scala:201:29, :202:26]
        util_ctr_1 = {_RANDOM_7[31:5], _RANDOM_8, _RANDOM_9[4:0]};	// @[Router.scala:201:29]
        fired_1 = _RANDOM_9[5];	// @[Router.scala:201:29, :202:26]
        util_ctr_5 = {_RANDOM_15[31:9], _RANDOM_16, _RANDOM_17[8:0]};	// @[Router.scala:201:29]
        fired_5 = _RANDOM_17[9];	// @[Router.scala:201:29, :202:26]
        util_ctr_6 = {_RANDOM_17[31:10], _RANDOM_18, _RANDOM_19[9:0]};	// @[Router.scala:201:29]
        fired_6 = _RANDOM_19[10];	// @[Router.scala:201:29, :202:26]
        util_ctr_7 = {_RANDOM_19[31:11], _RANDOM_20, _RANDOM_21[10:0]};	// @[Router.scala:201:29]
        fired_7 = _RANDOM_21[11];	// @[Router.scala:201:29, :202:26]
        util_ctr_8 = {_RANDOM_21[31:12], _RANDOM_22, _RANDOM_23[11:0]};	// @[Router.scala:201:29]
        fired_8 = _RANDOM_23[12];	// @[Router.scala:201:29, :202:26]
        util_ctr_9 = {_RANDOM_23[31:13], _RANDOM_24, _RANDOM_25[12:0]};	// @[Router.scala:201:29]
        fired_9 = _RANDOM_25[13];	// @[Router.scala:201:29, :202:26]
        util_ctr_10 = {_RANDOM_25[31:14], _RANDOM_26, _RANDOM_27[13:0]};	// @[Router.scala:201:29]
        fired_10 = _RANDOM_27[14];	// @[Router.scala:201:29, :202:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  NoCMonitor_3 monitor (	// @[Nodes.scala:24:25]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_in_flit_0_valid                     (auto_dest_nodes_in_flit_0_valid),
    .io_in_flit_0_bits_head                 (auto_dest_nodes_in_flit_0_bits_head),
    .io_in_flit_0_bits_tail                 (auto_dest_nodes_in_flit_0_bits_tail),
    .io_in_flit_0_bits_flow_ingress_node    (auto_dest_nodes_in_flit_0_bits_flow_ingress_node),
    .io_in_flit_0_bits_flow_ingress_node_id (auto_dest_nodes_in_flit_0_bits_flow_ingress_node_id),
    .io_in_flit_0_bits_flow_egress_node     (auto_dest_nodes_in_flit_0_bits_flow_egress_node),
    .io_in_flit_0_bits_flow_egress_node_id  (auto_dest_nodes_in_flit_0_bits_flow_egress_node_id),
    .io_in_flit_0_bits_virt_channel_id      (auto_dest_nodes_in_flit_0_bits_virt_channel_id)
  );
  InputUnit_3 input_unit_0_from_2 (	// @[Router.scala:112:13]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_router_resp_vc_sel_0_0               (_route_computer_io_resp_0_vc_sel_0_0),	// @[Router.scala:134:32]
    .io_router_resp_vc_sel_0_1               (_route_computer_io_resp_0_vc_sel_0_1),	// @[Router.scala:134:32]
    .io_router_resp_vc_sel_0_2               (_route_computer_io_resp_0_vc_sel_0_2),	// @[Router.scala:134:32]
    .io_router_resp_vc_sel_0_4               (_route_computer_io_resp_0_vc_sel_0_4),	// @[Router.scala:134:32]
    .io_router_resp_vc_sel_0_5               (_route_computer_io_resp_0_vc_sel_0_5),	// @[Router.scala:134:32]
    .io_router_resp_vc_sel_0_8               (_route_computer_io_resp_0_vc_sel_0_8),	// @[Router.scala:134:32]
    .io_router_resp_vc_sel_0_9               (_route_computer_io_resp_0_vc_sel_0_9),	// @[Router.scala:134:32]
    .io_vcalloc_req_ready                    (_vc_allocator_io_req_0_ready),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_5_0              (_vc_allocator_io_resp_0_vc_sel_5_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_4_0              (_vc_allocator_io_resp_0_vc_sel_4_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_3_0              (_vc_allocator_io_resp_0_vc_sel_3_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_2_0              (_vc_allocator_io_resp_0_vc_sel_2_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_1_0              (_vc_allocator_io_resp_0_vc_sel_1_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_0              (_vc_allocator_io_resp_0_vc_sel_0_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_1              (_vc_allocator_io_resp_0_vc_sel_0_1),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_2              (_vc_allocator_io_resp_0_vc_sel_0_2),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_4              (_vc_allocator_io_resp_0_vc_sel_0_4),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_5              (_vc_allocator_io_resp_0_vc_sel_0_5),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_8              (_vc_allocator_io_resp_0_vc_sel_0_8),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_9              (_vc_allocator_io_resp_0_vc_sel_0_9),	// @[Router.scala:131:30]
    .io_out_credit_available_5_0             (_egress_unit_5_to_10_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_4_0             (_egress_unit_4_to_9_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_3_0             (_egress_unit_3_to_8_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_2_0             (_egress_unit_2_to_1_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_1_0             (_egress_unit_1_to_0_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_0_0             (_output_unit_0_to_4_io_credit_available_0),	// @[Router.scala:122:13]
    .io_out_credit_available_0_1             (_output_unit_0_to_4_io_credit_available_1),	// @[Router.scala:122:13]
    .io_out_credit_available_0_3             (_output_unit_0_to_4_io_credit_available_3),	// @[Router.scala:122:13]
    .io_out_credit_available_0_4             (_output_unit_0_to_4_io_credit_available_4),	// @[Router.scala:122:13]
    .io_out_credit_available_0_5             (_output_unit_0_to_4_io_credit_available_5),	// @[Router.scala:122:13]
    .io_out_credit_available_0_8             (_output_unit_0_to_4_io_credit_available_8),	// @[Router.scala:122:13]
    .io_out_credit_available_0_9             (_output_unit_0_to_4_io_credit_available_9),	// @[Router.scala:122:13]
    .io_salloc_req_0_ready                   (_switch_allocator_io_req_0_0_ready),	// @[Router.scala:130:34]
    .io_in_flit_0_valid                      (auto_dest_nodes_in_flit_0_valid),
    .io_in_flit_0_bits_head                  (auto_dest_nodes_in_flit_0_bits_head),
    .io_in_flit_0_bits_tail                  (auto_dest_nodes_in_flit_0_bits_tail),
    .io_in_flit_0_bits_payload               (auto_dest_nodes_in_flit_0_bits_payload),
    .io_in_flit_0_bits_flow_vnet_id          (auto_dest_nodes_in_flit_0_bits_flow_vnet_id),
    .io_in_flit_0_bits_flow_ingress_node     (auto_dest_nodes_in_flit_0_bits_flow_ingress_node),
    .io_in_flit_0_bits_flow_ingress_node_id  (auto_dest_nodes_in_flit_0_bits_flow_ingress_node_id),
    .io_in_flit_0_bits_flow_egress_node      (auto_dest_nodes_in_flit_0_bits_flow_egress_node),
    .io_in_flit_0_bits_flow_egress_node_id   (auto_dest_nodes_in_flit_0_bits_flow_egress_node_id),
    .io_in_flit_0_bits_virt_channel_id       (auto_dest_nodes_in_flit_0_bits_virt_channel_id),
    .io_router_req_bits_src_virt_id          (_input_unit_0_from_2_io_router_req_bits_src_virt_id),
    .io_router_req_bits_flow_vnet_id         (_input_unit_0_from_2_io_router_req_bits_flow_vnet_id),
    .io_router_req_bits_flow_ingress_node    (_input_unit_0_from_2_io_router_req_bits_flow_ingress_node),
    .io_router_req_bits_flow_ingress_node_id (_input_unit_0_from_2_io_router_req_bits_flow_ingress_node_id),
    .io_router_req_bits_flow_egress_node     (_input_unit_0_from_2_io_router_req_bits_flow_egress_node),
    .io_router_req_bits_flow_egress_node_id  (_input_unit_0_from_2_io_router_req_bits_flow_egress_node_id),
    .io_vcalloc_req_valid                    (_input_unit_0_from_2_io_vcalloc_req_valid),
    .io_vcalloc_req_bits_vc_sel_5_0          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_5_0),
    .io_vcalloc_req_bits_vc_sel_4_0          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_4_0),
    .io_vcalloc_req_bits_vc_sel_3_0          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_3_0),
    .io_vcalloc_req_bits_vc_sel_2_0          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_2_0),
    .io_vcalloc_req_bits_vc_sel_1_0          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_1_0),
    .io_vcalloc_req_bits_vc_sel_0_0          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_0),
    .io_vcalloc_req_bits_vc_sel_0_1          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_1),
    .io_vcalloc_req_bits_vc_sel_0_2          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_2),
    .io_vcalloc_req_bits_vc_sel_0_4          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_4),
    .io_vcalloc_req_bits_vc_sel_0_5          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_5),
    .io_vcalloc_req_bits_vc_sel_0_8          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_8),
    .io_vcalloc_req_bits_vc_sel_0_9          (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_9),
    .io_salloc_req_0_valid                   (_input_unit_0_from_2_io_salloc_req_0_valid),
    .io_salloc_req_0_bits_vc_sel_5_0         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_5_0),
    .io_salloc_req_0_bits_vc_sel_4_0         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_4_0),
    .io_salloc_req_0_bits_vc_sel_3_0         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_3_0),
    .io_salloc_req_0_bits_vc_sel_2_0         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_2_0),
    .io_salloc_req_0_bits_vc_sel_1_0         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_1_0),
    .io_salloc_req_0_bits_vc_sel_0_0         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_0),
    .io_salloc_req_0_bits_vc_sel_0_1         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_1),
    .io_salloc_req_0_bits_vc_sel_0_2         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_2),
    .io_salloc_req_0_bits_vc_sel_0_4         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_4),
    .io_salloc_req_0_bits_vc_sel_0_5         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_5),
    .io_salloc_req_0_bits_vc_sel_0_8         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_8),
    .io_salloc_req_0_bits_vc_sel_0_9         (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_9),
    .io_salloc_req_0_bits_tail               (_input_unit_0_from_2_io_salloc_req_0_bits_tail),
    .io_out_0_valid                          (_input_unit_0_from_2_io_out_0_valid),
    .io_out_0_bits_flit_head                 (_input_unit_0_from_2_io_out_0_bits_flit_head),
    .io_out_0_bits_flit_tail                 (_input_unit_0_from_2_io_out_0_bits_flit_tail),
    .io_out_0_bits_flit_payload              (_input_unit_0_from_2_io_out_0_bits_flit_payload),
    .io_out_0_bits_flit_flow_vnet_id         (_input_unit_0_from_2_io_out_0_bits_flit_flow_vnet_id),
    .io_out_0_bits_flit_flow_ingress_node    (_input_unit_0_from_2_io_out_0_bits_flit_flow_ingress_node),
    .io_out_0_bits_flit_flow_ingress_node_id (_input_unit_0_from_2_io_out_0_bits_flit_flow_ingress_node_id),
    .io_out_0_bits_flit_flow_egress_node     (_input_unit_0_from_2_io_out_0_bits_flit_flow_egress_node),
    .io_out_0_bits_flit_flow_egress_node_id  (_input_unit_0_from_2_io_out_0_bits_flit_flow_egress_node_id),
    .io_out_0_bits_out_virt_channel          (_input_unit_0_from_2_io_out_0_bits_out_virt_channel),
    .io_debug_va_stall                       (auto_debug_out_va_stall_0),
    .io_debug_sa_stall                       (auto_debug_out_sa_stall_0),
    .io_in_credit_return                     (auto_dest_nodes_in_credit_return),
    .io_in_vc_free                           (auto_dest_nodes_in_vc_free)
  );
  IngressUnit_9 ingress_unit_1_from_0 (	// @[Router.scala:116:13]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_vcalloc_req_ready                    (_vc_allocator_io_req_1_ready),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_5_0              (_vc_allocator_io_resp_1_vc_sel_5_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_4_0              (_vc_allocator_io_resp_1_vc_sel_4_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_3_0              (_vc_allocator_io_resp_1_vc_sel_3_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_2_0              (_vc_allocator_io_resp_1_vc_sel_2_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_1_0              (_vc_allocator_io_resp_1_vc_sel_1_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_0              (_vc_allocator_io_resp_1_vc_sel_0_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_1              (_vc_allocator_io_resp_1_vc_sel_0_1),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_2              (_vc_allocator_io_resp_1_vc_sel_0_2),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_3              (_vc_allocator_io_resp_1_vc_sel_0_3),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_4              (_vc_allocator_io_resp_1_vc_sel_0_4),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_5              (_vc_allocator_io_resp_1_vc_sel_0_5),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_6              (_vc_allocator_io_resp_1_vc_sel_0_6),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_7              (_vc_allocator_io_resp_1_vc_sel_0_7),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_8              (_vc_allocator_io_resp_1_vc_sel_0_8),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_9              (_vc_allocator_io_resp_1_vc_sel_0_9),	// @[Router.scala:131:30]
    .io_out_credit_available_5_0             (_egress_unit_5_to_10_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_4_0             (_egress_unit_4_to_9_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_3_0             (_egress_unit_3_to_8_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_2_0             (_egress_unit_2_to_1_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_1_0             (_egress_unit_1_to_0_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_0_0             (_output_unit_0_to_4_io_credit_available_0),	// @[Router.scala:122:13]
    .io_out_credit_available_0_1             (_output_unit_0_to_4_io_credit_available_1),	// @[Router.scala:122:13]
    .io_out_credit_available_0_3             (_output_unit_0_to_4_io_credit_available_3),	// @[Router.scala:122:13]
    .io_out_credit_available_0_4             (_output_unit_0_to_4_io_credit_available_4),	// @[Router.scala:122:13]
    .io_out_credit_available_0_5             (_output_unit_0_to_4_io_credit_available_5),	// @[Router.scala:122:13]
    .io_out_credit_available_0_8             (_output_unit_0_to_4_io_credit_available_8),	// @[Router.scala:122:13]
    .io_out_credit_available_0_9             (_output_unit_0_to_4_io_credit_available_9),	// @[Router.scala:122:13]
    .io_salloc_req_0_ready                   (_switch_allocator_io_req_1_0_ready),	// @[Router.scala:130:34]
    .io_in_valid                             (auto_ingress_nodes_in_0_flit_valid),
    .io_in_bits_head                         (auto_ingress_nodes_in_0_flit_bits_head),
    .io_in_bits_tail                         (auto_ingress_nodes_in_0_flit_bits_tail),
    .io_in_bits_payload                      (auto_ingress_nodes_in_0_flit_bits_payload),
    .io_in_bits_egress_id                    (auto_ingress_nodes_in_0_flit_bits_egress_id),
    .io_vcalloc_req_valid                    (_ingress_unit_1_from_0_io_vcalloc_req_valid),
    .io_vcalloc_req_bits_vc_sel_5_0          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_5_0),
    .io_vcalloc_req_bits_vc_sel_4_0          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_4_0),
    .io_vcalloc_req_bits_vc_sel_3_0          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_3_0),
    .io_vcalloc_req_bits_vc_sel_2_0          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_2_0),
    .io_vcalloc_req_bits_vc_sel_1_0          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_1_0),
    .io_vcalloc_req_bits_vc_sel_0_0          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_0),
    .io_vcalloc_req_bits_vc_sel_0_1          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_1),
    .io_vcalloc_req_bits_vc_sel_0_2          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_2),
    .io_vcalloc_req_bits_vc_sel_0_3          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_3),
    .io_vcalloc_req_bits_vc_sel_0_4          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_4),
    .io_vcalloc_req_bits_vc_sel_0_5          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_5),
    .io_vcalloc_req_bits_vc_sel_0_6          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_6),
    .io_vcalloc_req_bits_vc_sel_0_7          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_7),
    .io_vcalloc_req_bits_vc_sel_0_8          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_8),
    .io_vcalloc_req_bits_vc_sel_0_9          (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_9),
    .io_salloc_req_0_valid                   (_ingress_unit_1_from_0_io_salloc_req_0_valid),
    .io_salloc_req_0_bits_vc_sel_5_0         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_5_0),
    .io_salloc_req_0_bits_vc_sel_4_0         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_4_0),
    .io_salloc_req_0_bits_vc_sel_3_0         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_3_0),
    .io_salloc_req_0_bits_vc_sel_2_0         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_2_0),
    .io_salloc_req_0_bits_vc_sel_1_0         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_1_0),
    .io_salloc_req_0_bits_vc_sel_0_0         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_0),
    .io_salloc_req_0_bits_vc_sel_0_1         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_1),
    .io_salloc_req_0_bits_vc_sel_0_2         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_2),
    .io_salloc_req_0_bits_vc_sel_0_3         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_3),
    .io_salloc_req_0_bits_vc_sel_0_4         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_4),
    .io_salloc_req_0_bits_vc_sel_0_5         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_5),
    .io_salloc_req_0_bits_vc_sel_0_6         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_6),
    .io_salloc_req_0_bits_vc_sel_0_7         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_7),
    .io_salloc_req_0_bits_vc_sel_0_8         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_8),
    .io_salloc_req_0_bits_vc_sel_0_9         (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_9),
    .io_salloc_req_0_bits_tail               (_ingress_unit_1_from_0_io_salloc_req_0_bits_tail),
    .io_out_0_valid                          (_ingress_unit_1_from_0_io_out_0_valid),
    .io_out_0_bits_flit_head                 (_ingress_unit_1_from_0_io_out_0_bits_flit_head),
    .io_out_0_bits_flit_tail                 (_ingress_unit_1_from_0_io_out_0_bits_flit_tail),
    .io_out_0_bits_flit_payload              (_ingress_unit_1_from_0_io_out_0_bits_flit_payload),
    .io_out_0_bits_flit_flow_vnet_id         (_ingress_unit_1_from_0_io_out_0_bits_flit_flow_vnet_id),
    .io_out_0_bits_flit_flow_ingress_node    (_ingress_unit_1_from_0_io_out_0_bits_flit_flow_ingress_node),
    .io_out_0_bits_flit_flow_ingress_node_id (_ingress_unit_1_from_0_io_out_0_bits_flit_flow_ingress_node_id),
    .io_out_0_bits_flit_flow_egress_node     (_ingress_unit_1_from_0_io_out_0_bits_flit_flow_egress_node),
    .io_out_0_bits_flit_flow_egress_node_id  (_ingress_unit_1_from_0_io_out_0_bits_flit_flow_egress_node_id),
    .io_out_0_bits_out_virt_channel          (_ingress_unit_1_from_0_io_out_0_bits_out_virt_channel),
    .io_in_ready                             (_ingress_unit_1_from_0_io_in_ready)
  );
  IngressUnit_10 ingress_unit_2_from_1 (	// @[Router.scala:116:13]
    .clock                       (clock),
    .reset                       (reset),
    .io_vcalloc_req_ready        (_vc_allocator_io_req_2_ready),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_5_0  (_vc_allocator_io_resp_2_vc_sel_5_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_4_0  (_vc_allocator_io_resp_2_vc_sel_4_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_3_0  (_vc_allocator_io_resp_2_vc_sel_3_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_2_0  (_vc_allocator_io_resp_2_vc_sel_2_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_1_0  (_vc_allocator_io_resp_2_vc_sel_1_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_0  (_vc_allocator_io_resp_2_vc_sel_0_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_1  (_vc_allocator_io_resp_2_vc_sel_0_1),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_2  (_vc_allocator_io_resp_2_vc_sel_0_2),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_3  (_vc_allocator_io_resp_2_vc_sel_0_3),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_4  (_vc_allocator_io_resp_2_vc_sel_0_4),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_5  (_vc_allocator_io_resp_2_vc_sel_0_5),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_6  (_vc_allocator_io_resp_2_vc_sel_0_6),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_7  (_vc_allocator_io_resp_2_vc_sel_0_7),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_8  (_vc_allocator_io_resp_2_vc_sel_0_8),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_9  (_vc_allocator_io_resp_2_vc_sel_0_9),	// @[Router.scala:131:30]
    .io_out_credit_available_5_0 (_egress_unit_5_to_10_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_4_0 (_egress_unit_4_to_9_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_3_0 (_egress_unit_3_to_8_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_2_0 (_egress_unit_2_to_1_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_1_0 (_egress_unit_1_to_0_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_0_0 (_output_unit_0_to_4_io_credit_available_0),	// @[Router.scala:122:13]
    .io_out_credit_available_0_1 (_output_unit_0_to_4_io_credit_available_1),	// @[Router.scala:122:13]
    .io_out_credit_available_0_3 (_output_unit_0_to_4_io_credit_available_3),	// @[Router.scala:122:13]
    .io_out_credit_available_0_4 (_output_unit_0_to_4_io_credit_available_4),	// @[Router.scala:122:13]
    .io_out_credit_available_0_5 (_output_unit_0_to_4_io_credit_available_5),	// @[Router.scala:122:13]
    .io_out_credit_available_0_8 (_output_unit_0_to_4_io_credit_available_8),	// @[Router.scala:122:13]
    .io_out_credit_available_0_9 (_output_unit_0_to_4_io_credit_available_9),	// @[Router.scala:122:13]
    .io_salloc_req_0_ready       (1'h0),
    .io_in_valid                 (auto_ingress_nodes_in_1_flit_valid),
    .io_in_bits_head             (auto_ingress_nodes_in_1_flit_bits_head),
    .io_in_bits_payload          (auto_ingress_nodes_in_1_flit_bits_payload)
  );
  IngressUnit_10 ingress_unit_3_from_2 (	// @[Router.scala:116:13]
    .clock                       (clock),
    .reset                       (reset),
    .io_vcalloc_req_ready        (_vc_allocator_io_req_3_ready),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_5_0  (_vc_allocator_io_resp_3_vc_sel_5_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_4_0  (_vc_allocator_io_resp_3_vc_sel_4_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_3_0  (_vc_allocator_io_resp_3_vc_sel_3_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_2_0  (_vc_allocator_io_resp_3_vc_sel_2_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_1_0  (_vc_allocator_io_resp_3_vc_sel_1_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_0  (_vc_allocator_io_resp_3_vc_sel_0_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_1  (_vc_allocator_io_resp_3_vc_sel_0_1),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_2  (_vc_allocator_io_resp_3_vc_sel_0_2),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_3  (_vc_allocator_io_resp_3_vc_sel_0_3),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_4  (_vc_allocator_io_resp_3_vc_sel_0_4),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_5  (_vc_allocator_io_resp_3_vc_sel_0_5),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_6  (_vc_allocator_io_resp_3_vc_sel_0_6),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_7  (_vc_allocator_io_resp_3_vc_sel_0_7),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_8  (_vc_allocator_io_resp_3_vc_sel_0_8),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_9  (_vc_allocator_io_resp_3_vc_sel_0_9),	// @[Router.scala:131:30]
    .io_out_credit_available_5_0 (_egress_unit_5_to_10_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_4_0 (_egress_unit_4_to_9_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_3_0 (_egress_unit_3_to_8_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_2_0 (_egress_unit_2_to_1_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_1_0 (_egress_unit_1_to_0_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_0_0 (_output_unit_0_to_4_io_credit_available_0),	// @[Router.scala:122:13]
    .io_out_credit_available_0_1 (_output_unit_0_to_4_io_credit_available_1),	// @[Router.scala:122:13]
    .io_out_credit_available_0_3 (_output_unit_0_to_4_io_credit_available_3),	// @[Router.scala:122:13]
    .io_out_credit_available_0_4 (_output_unit_0_to_4_io_credit_available_4),	// @[Router.scala:122:13]
    .io_out_credit_available_0_5 (_output_unit_0_to_4_io_credit_available_5),	// @[Router.scala:122:13]
    .io_out_credit_available_0_8 (_output_unit_0_to_4_io_credit_available_8),	// @[Router.scala:122:13]
    .io_out_credit_available_0_9 (_output_unit_0_to_4_io_credit_available_9),	// @[Router.scala:122:13]
    .io_salloc_req_0_ready       (1'h0),
    .io_in_valid                 (auto_ingress_nodes_in_2_flit_valid),
    .io_in_bits_head             (auto_ingress_nodes_in_2_flit_bits_head),
    .io_in_bits_payload          (auto_ingress_nodes_in_2_flit_bits_payload)
  );
  IngressUnit_12 ingress_unit_4_from_12 (	// @[Router.scala:116:13]
    .clock                       (clock),
    .reset                       (reset),
    .io_vcalloc_req_ready        (_vc_allocator_io_req_4_ready),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_5_0  (_vc_allocator_io_resp_4_vc_sel_5_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_4_0  (_vc_allocator_io_resp_4_vc_sel_4_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_3_0  (_vc_allocator_io_resp_4_vc_sel_3_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_2_0  (_vc_allocator_io_resp_4_vc_sel_2_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_1_0  (_vc_allocator_io_resp_4_vc_sel_1_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_0  (_vc_allocator_io_resp_4_vc_sel_0_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_1  (_vc_allocator_io_resp_4_vc_sel_0_1),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_2  (_vc_allocator_io_resp_4_vc_sel_0_2),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_3  (_vc_allocator_io_resp_4_vc_sel_0_3),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_4  (_vc_allocator_io_resp_4_vc_sel_0_4),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_5  (_vc_allocator_io_resp_4_vc_sel_0_5),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_6  (_vc_allocator_io_resp_4_vc_sel_0_6),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_7  (_vc_allocator_io_resp_4_vc_sel_0_7),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_8  (_vc_allocator_io_resp_4_vc_sel_0_8),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_9  (_vc_allocator_io_resp_4_vc_sel_0_9),	// @[Router.scala:131:30]
    .io_out_credit_available_5_0 (_egress_unit_5_to_10_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_4_0 (_egress_unit_4_to_9_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_3_0 (_egress_unit_3_to_8_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_2_0 (_egress_unit_2_to_1_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_1_0 (_egress_unit_1_to_0_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_0_0 (_output_unit_0_to_4_io_credit_available_0),	// @[Router.scala:122:13]
    .io_out_credit_available_0_1 (_output_unit_0_to_4_io_credit_available_1),	// @[Router.scala:122:13]
    .io_out_credit_available_0_3 (_output_unit_0_to_4_io_credit_available_3),	// @[Router.scala:122:13]
    .io_out_credit_available_0_4 (_output_unit_0_to_4_io_credit_available_4),	// @[Router.scala:122:13]
    .io_out_credit_available_0_5 (_output_unit_0_to_4_io_credit_available_5),	// @[Router.scala:122:13]
    .io_out_credit_available_0_8 (_output_unit_0_to_4_io_credit_available_8),	// @[Router.scala:122:13]
    .io_out_credit_available_0_9 (_output_unit_0_to_4_io_credit_available_9),	// @[Router.scala:122:13]
    .io_salloc_req_0_ready       (1'h0),
    .io_in_valid                 (auto_ingress_nodes_in_3_flit_valid),
    .io_in_bits_head             (auto_ingress_nodes_in_3_flit_bits_head),
    .io_in_bits_tail             (auto_ingress_nodes_in_3_flit_bits_tail),
    .io_in_bits_payload          (auto_ingress_nodes_in_3_flit_bits_payload)
  );
  IngressUnit_13 ingress_unit_5_from_13 (	// @[Router.scala:116:13]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_vcalloc_req_ready                    (_vc_allocator_io_req_5_ready),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_5_0              (_vc_allocator_io_resp_5_vc_sel_5_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_4_0              (_vc_allocator_io_resp_5_vc_sel_4_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_3_0              (_vc_allocator_io_resp_5_vc_sel_3_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_2_0              (_vc_allocator_io_resp_5_vc_sel_2_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_1_0              (_vc_allocator_io_resp_5_vc_sel_1_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_0              (_vc_allocator_io_resp_5_vc_sel_0_0),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_1              (_vc_allocator_io_resp_5_vc_sel_0_1),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_2              (_vc_allocator_io_resp_5_vc_sel_0_2),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_3              (_vc_allocator_io_resp_5_vc_sel_0_3),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_4              (_vc_allocator_io_resp_5_vc_sel_0_4),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_5              (_vc_allocator_io_resp_5_vc_sel_0_5),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_6              (_vc_allocator_io_resp_5_vc_sel_0_6),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_7              (_vc_allocator_io_resp_5_vc_sel_0_7),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_8              (_vc_allocator_io_resp_5_vc_sel_0_8),	// @[Router.scala:131:30]
    .io_vcalloc_resp_vc_sel_0_9              (_vc_allocator_io_resp_5_vc_sel_0_9),	// @[Router.scala:131:30]
    .io_out_credit_available_5_0             (_egress_unit_5_to_10_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_4_0             (_egress_unit_4_to_9_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_3_0             (_egress_unit_3_to_8_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_2_0             (_egress_unit_2_to_1_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_1_0             (_egress_unit_1_to_0_io_credit_available_0),	// @[Router.scala:125:13]
    .io_out_credit_available_0_0             (_output_unit_0_to_4_io_credit_available_0),	// @[Router.scala:122:13]
    .io_out_credit_available_0_1             (_output_unit_0_to_4_io_credit_available_1),	// @[Router.scala:122:13]
    .io_out_credit_available_0_3             (_output_unit_0_to_4_io_credit_available_3),	// @[Router.scala:122:13]
    .io_out_credit_available_0_4             (_output_unit_0_to_4_io_credit_available_4),	// @[Router.scala:122:13]
    .io_out_credit_available_0_5             (_output_unit_0_to_4_io_credit_available_5),	// @[Router.scala:122:13]
    .io_out_credit_available_0_8             (_output_unit_0_to_4_io_credit_available_8),	// @[Router.scala:122:13]
    .io_out_credit_available_0_9             (_output_unit_0_to_4_io_credit_available_9),	// @[Router.scala:122:13]
    .io_salloc_req_0_ready                   (_switch_allocator_io_req_5_0_ready),	// @[Router.scala:130:34]
    .io_in_valid                             (auto_ingress_nodes_in_4_flit_valid),
    .io_in_bits_head                         (auto_ingress_nodes_in_4_flit_bits_head),
    .io_in_bits_tail                         (auto_ingress_nodes_in_4_flit_bits_tail),
    .io_in_bits_payload                      (auto_ingress_nodes_in_4_flit_bits_payload),
    .io_in_bits_egress_id                    (auto_ingress_nodes_in_4_flit_bits_egress_id),
    .io_vcalloc_req_valid                    (_ingress_unit_5_from_13_io_vcalloc_req_valid),
    .io_vcalloc_req_bits_vc_sel_5_0          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_5_0),
    .io_vcalloc_req_bits_vc_sel_4_0          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_4_0),
    .io_vcalloc_req_bits_vc_sel_3_0          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_3_0),
    .io_vcalloc_req_bits_vc_sel_2_0          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_2_0),
    .io_vcalloc_req_bits_vc_sel_1_0          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_1_0),
    .io_vcalloc_req_bits_vc_sel_0_0          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_0),
    .io_vcalloc_req_bits_vc_sel_0_1          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_1),
    .io_vcalloc_req_bits_vc_sel_0_2          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_2),
    .io_vcalloc_req_bits_vc_sel_0_3          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_3),
    .io_vcalloc_req_bits_vc_sel_0_4          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_4),
    .io_vcalloc_req_bits_vc_sel_0_5          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_5),
    .io_vcalloc_req_bits_vc_sel_0_6          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_6),
    .io_vcalloc_req_bits_vc_sel_0_7          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_7),
    .io_vcalloc_req_bits_vc_sel_0_8          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_8),
    .io_vcalloc_req_bits_vc_sel_0_9          (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_9),
    .io_salloc_req_0_valid                   (_ingress_unit_5_from_13_io_salloc_req_0_valid),
    .io_salloc_req_0_bits_vc_sel_5_0         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_5_0),
    .io_salloc_req_0_bits_vc_sel_4_0         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_4_0),
    .io_salloc_req_0_bits_vc_sel_3_0         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_3_0),
    .io_salloc_req_0_bits_vc_sel_2_0         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_2_0),
    .io_salloc_req_0_bits_vc_sel_1_0         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_1_0),
    .io_salloc_req_0_bits_vc_sel_0_0         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_0),
    .io_salloc_req_0_bits_vc_sel_0_1         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_1),
    .io_salloc_req_0_bits_vc_sel_0_2         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_2),
    .io_salloc_req_0_bits_vc_sel_0_3         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_3),
    .io_salloc_req_0_bits_vc_sel_0_4         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_4),
    .io_salloc_req_0_bits_vc_sel_0_5         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_5),
    .io_salloc_req_0_bits_vc_sel_0_6         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_6),
    .io_salloc_req_0_bits_vc_sel_0_7         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_7),
    .io_salloc_req_0_bits_vc_sel_0_8         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_8),
    .io_salloc_req_0_bits_vc_sel_0_9         (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_9),
    .io_salloc_req_0_bits_tail               (_ingress_unit_5_from_13_io_salloc_req_0_bits_tail),
    .io_out_0_valid                          (_ingress_unit_5_from_13_io_out_0_valid),
    .io_out_0_bits_flit_head                 (_ingress_unit_5_from_13_io_out_0_bits_flit_head),
    .io_out_0_bits_flit_tail                 (_ingress_unit_5_from_13_io_out_0_bits_flit_tail),
    .io_out_0_bits_flit_payload              (_ingress_unit_5_from_13_io_out_0_bits_flit_payload),
    .io_out_0_bits_flit_flow_vnet_id         (_ingress_unit_5_from_13_io_out_0_bits_flit_flow_vnet_id),
    .io_out_0_bits_flit_flow_ingress_node    (_ingress_unit_5_from_13_io_out_0_bits_flit_flow_ingress_node),
    .io_out_0_bits_flit_flow_ingress_node_id (_ingress_unit_5_from_13_io_out_0_bits_flit_flow_ingress_node_id),
    .io_out_0_bits_flit_flow_egress_node     (_ingress_unit_5_from_13_io_out_0_bits_flit_flow_egress_node),
    .io_out_0_bits_flit_flow_egress_node_id  (_ingress_unit_5_from_13_io_out_0_bits_flit_flow_egress_node_id),
    .io_out_0_bits_out_virt_channel          (_ingress_unit_5_from_13_io_out_0_bits_out_virt_channel),
    .io_in_ready                             (_ingress_unit_5_from_13_io_in_ready)
  );
  OutputUnit_3 output_unit_0_to_4 (	// @[Router.scala:122:13]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_in_0_valid                           (_switch_io_out_0_0_valid),	// @[Router.scala:129:24]
    .io_in_0_bits_head                       (_switch_io_out_0_0_bits_head),	// @[Router.scala:129:24]
    .io_in_0_bits_tail                       (_switch_io_out_0_0_bits_tail),	// @[Router.scala:129:24]
    .io_in_0_bits_payload                    (_switch_io_out_0_0_bits_payload),	// @[Router.scala:129:24]
    .io_in_0_bits_flow_vnet_id               (_switch_io_out_0_0_bits_flow_vnet_id),	// @[Router.scala:129:24]
    .io_in_0_bits_flow_ingress_node          (_switch_io_out_0_0_bits_flow_ingress_node),	// @[Router.scala:129:24]
    .io_in_0_bits_flow_ingress_node_id       (_switch_io_out_0_0_bits_flow_ingress_node_id),	// @[Router.scala:129:24]
    .io_in_0_bits_flow_egress_node           (_switch_io_out_0_0_bits_flow_egress_node),	// @[Router.scala:129:24]
    .io_in_0_bits_flow_egress_node_id        (_switch_io_out_0_0_bits_flow_egress_node_id),	// @[Router.scala:129:24]
    .io_in_0_bits_virt_channel_id            (_switch_io_out_0_0_bits_virt_channel_id),	// @[Router.scala:129:24]
    .io_allocs_0_alloc                       (_vc_allocator_io_out_allocs_0_0_alloc),	// @[Router.scala:131:30]
    .io_allocs_1_alloc                       (_vc_allocator_io_out_allocs_0_1_alloc),	// @[Router.scala:131:30]
    .io_allocs_3_alloc                       (_vc_allocator_io_out_allocs_0_3_alloc),	// @[Router.scala:131:30]
    .io_allocs_4_alloc                       (_vc_allocator_io_out_allocs_0_4_alloc),	// @[Router.scala:131:30]
    .io_allocs_5_alloc                       (_vc_allocator_io_out_allocs_0_5_alloc),	// @[Router.scala:131:30]
    .io_allocs_8_alloc                       (_vc_allocator_io_out_allocs_0_8_alloc),	// @[Router.scala:131:30]
    .io_allocs_9_alloc                       (_vc_allocator_io_out_allocs_0_9_alloc),	// @[Router.scala:131:30]
    .io_credit_alloc_0_alloc                 (_switch_allocator_io_credit_alloc_0_0_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_1_alloc                 (_switch_allocator_io_credit_alloc_0_1_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_3_alloc                 (_switch_allocator_io_credit_alloc_0_3_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_4_alloc                 (_switch_allocator_io_credit_alloc_0_4_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_5_alloc                 (_switch_allocator_io_credit_alloc_0_5_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_8_alloc                 (_switch_allocator_io_credit_alloc_0_8_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_9_alloc                 (_switch_allocator_io_credit_alloc_0_9_alloc),	// @[Router.scala:130:34]
    .io_out_credit_return                    (auto_source_nodes_out_credit_return),
    .io_out_vc_free                          (auto_source_nodes_out_vc_free),
    .io_credit_available_0                   (_output_unit_0_to_4_io_credit_available_0),
    .io_credit_available_1                   (_output_unit_0_to_4_io_credit_available_1),
    .io_credit_available_3                   (_output_unit_0_to_4_io_credit_available_3),
    .io_credit_available_4                   (_output_unit_0_to_4_io_credit_available_4),
    .io_credit_available_5                   (_output_unit_0_to_4_io_credit_available_5),
    .io_credit_available_8                   (_output_unit_0_to_4_io_credit_available_8),
    .io_credit_available_9                   (_output_unit_0_to_4_io_credit_available_9),
    .io_channel_status_0_occupied            (_output_unit_0_to_4_io_channel_status_0_occupied),
    .io_channel_status_1_occupied            (_output_unit_0_to_4_io_channel_status_1_occupied),
    .io_channel_status_3_occupied            (_output_unit_0_to_4_io_channel_status_3_occupied),
    .io_channel_status_4_occupied            (_output_unit_0_to_4_io_channel_status_4_occupied),
    .io_channel_status_5_occupied            (_output_unit_0_to_4_io_channel_status_5_occupied),
    .io_channel_status_8_occupied            (_output_unit_0_to_4_io_channel_status_8_occupied),
    .io_channel_status_9_occupied            (_output_unit_0_to_4_io_channel_status_9_occupied),
    .io_out_flit_0_valid                     (auto_source_nodes_out_flit_0_valid),
    .io_out_flit_0_bits_head                 (auto_source_nodes_out_flit_0_bits_head),
    .io_out_flit_0_bits_tail                 (auto_source_nodes_out_flit_0_bits_tail),
    .io_out_flit_0_bits_payload              (auto_source_nodes_out_flit_0_bits_payload),
    .io_out_flit_0_bits_flow_vnet_id         (auto_source_nodes_out_flit_0_bits_flow_vnet_id),
    .io_out_flit_0_bits_flow_ingress_node    (auto_source_nodes_out_flit_0_bits_flow_ingress_node),
    .io_out_flit_0_bits_flow_ingress_node_id (auto_source_nodes_out_flit_0_bits_flow_ingress_node_id),
    .io_out_flit_0_bits_flow_egress_node     (auto_source_nodes_out_flit_0_bits_flow_egress_node),
    .io_out_flit_0_bits_flow_egress_node_id  (auto_source_nodes_out_flit_0_bits_flow_egress_node_id),
    .io_out_flit_0_bits_virt_channel_id      (auto_source_nodes_out_flit_0_bits_virt_channel_id)
  );
  EgressUnit_6 egress_unit_1_to_0 (	// @[Router.scala:125:13]
    .clock                        (clock),
    .reset                        (reset),
    .io_in_0_valid                (_switch_io_out_1_0_valid),	// @[Router.scala:129:24]
    .io_in_0_bits_head            (_switch_io_out_1_0_bits_head),	// @[Router.scala:129:24]
    .io_in_0_bits_tail            (_switch_io_out_1_0_bits_tail),	// @[Router.scala:129:24]
    .io_in_0_bits_payload         (_switch_io_out_1_0_bits_payload),	// @[Router.scala:129:24]
    .io_allocs_0_alloc            (_vc_allocator_io_out_allocs_1_0_alloc),	// @[Router.scala:131:30]
    .io_credit_alloc_0_alloc      (_switch_allocator_io_credit_alloc_1_0_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_0_tail       (_switch_allocator_io_credit_alloc_1_0_tail),	// @[Router.scala:130:34]
    .io_out_ready                 (auto_egress_nodes_out_0_flit_ready),
    .io_credit_available_0        (_egress_unit_1_to_0_io_credit_available_0),
    .io_channel_status_0_occupied (_egress_unit_1_to_0_io_channel_status_0_occupied),
    .io_out_valid                 (_egress_unit_1_to_0_io_out_valid),
    .io_out_bits_head             (auto_egress_nodes_out_0_flit_bits_head),
    .io_out_bits_tail             (auto_egress_nodes_out_0_flit_bits_tail)
  );
  EgressUnit_7 egress_unit_2_to_1 (	// @[Router.scala:125:13]
    .clock                             (clock),
    .reset                             (reset),
    .io_in_0_valid                     (_switch_io_out_2_0_valid),	// @[Router.scala:129:24]
    .io_in_0_bits_head                 (_switch_io_out_2_0_bits_head),	// @[Router.scala:129:24]
    .io_in_0_bits_tail                 (_switch_io_out_2_0_bits_tail),	// @[Router.scala:129:24]
    .io_in_0_bits_payload              (_switch_io_out_2_0_bits_payload),	// @[Router.scala:129:24]
    .io_in_0_bits_flow_ingress_node    (_switch_io_out_2_0_bits_flow_ingress_node),	// @[Router.scala:129:24]
    .io_in_0_bits_flow_ingress_node_id (_switch_io_out_2_0_bits_flow_ingress_node_id),	// @[Router.scala:129:24]
    .io_allocs_0_alloc                 (_vc_allocator_io_out_allocs_2_0_alloc),	// @[Router.scala:131:30]
    .io_credit_alloc_0_alloc           (_switch_allocator_io_credit_alloc_2_0_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_0_tail            (_switch_allocator_io_credit_alloc_2_0_tail),	// @[Router.scala:130:34]
    .io_out_ready                      (auto_egress_nodes_out_1_flit_ready),
    .io_credit_available_0             (_egress_unit_2_to_1_io_credit_available_0),
    .io_channel_status_0_occupied      (_egress_unit_2_to_1_io_channel_status_0_occupied),
    .io_out_valid                      (_egress_unit_2_to_1_io_out_valid),
    .io_out_bits_head                  (auto_egress_nodes_out_1_flit_bits_head),
    .io_out_bits_tail                  (auto_egress_nodes_out_1_flit_bits_tail),
    .io_out_bits_payload               (auto_egress_nodes_out_1_flit_bits_payload)
  );
  EgressUnit_8 egress_unit_3_to_8 (	// @[Router.scala:125:13]
    .clock                             (clock),
    .reset                             (reset),
    .io_in_0_valid                     (_switch_io_out_3_0_valid),	// @[Router.scala:129:24]
    .io_in_0_bits_head                 (_switch_io_out_3_0_bits_head),	// @[Router.scala:129:24]
    .io_in_0_bits_tail                 (_switch_io_out_3_0_bits_tail),	// @[Router.scala:129:24]
    .io_in_0_bits_payload              (_switch_io_out_3_0_bits_payload),	// @[Router.scala:129:24]
    .io_in_0_bits_flow_ingress_node    (_switch_io_out_3_0_bits_flow_ingress_node),	// @[Router.scala:129:24]
    .io_in_0_bits_flow_ingress_node_id (_switch_io_out_3_0_bits_flow_ingress_node_id),	// @[Router.scala:129:24]
    .io_allocs_0_alloc                 (_vc_allocator_io_out_allocs_3_0_alloc),	// @[Router.scala:131:30]
    .io_credit_alloc_0_alloc           (_switch_allocator_io_credit_alloc_3_0_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_0_tail            (_switch_allocator_io_credit_alloc_3_0_tail),	// @[Router.scala:130:34]
    .io_out_ready                      (auto_egress_nodes_out_2_flit_ready),
    .io_credit_available_0             (_egress_unit_3_to_8_io_credit_available_0),
    .io_channel_status_0_occupied      (_egress_unit_3_to_8_io_channel_status_0_occupied),
    .io_out_valid                      (_egress_unit_3_to_8_io_out_valid),
    .io_out_bits_head                  (auto_egress_nodes_out_2_flit_bits_head),
    .io_out_bits_tail                  (auto_egress_nodes_out_2_flit_bits_tail),
    .io_out_bits_payload               (auto_egress_nodes_out_2_flit_bits_payload)
  );
  EgressUnit_6 egress_unit_4_to_9 (	// @[Router.scala:125:13]
    .clock                        (clock),
    .reset                        (reset),
    .io_in_0_valid                (_switch_io_out_4_0_valid),	// @[Router.scala:129:24]
    .io_in_0_bits_head            (_switch_io_out_4_0_bits_head),	// @[Router.scala:129:24]
    .io_in_0_bits_tail            (_switch_io_out_4_0_bits_tail),	// @[Router.scala:129:24]
    .io_in_0_bits_payload         (_switch_io_out_4_0_bits_payload),	// @[Router.scala:129:24]
    .io_allocs_0_alloc            (_vc_allocator_io_out_allocs_4_0_alloc),	// @[Router.scala:131:30]
    .io_credit_alloc_0_alloc      (_switch_allocator_io_credit_alloc_4_0_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_0_tail       (_switch_allocator_io_credit_alloc_4_0_tail),	// @[Router.scala:130:34]
    .io_out_ready                 (auto_egress_nodes_out_3_flit_ready),
    .io_credit_available_0        (_egress_unit_4_to_9_io_credit_available_0),
    .io_channel_status_0_occupied (_egress_unit_4_to_9_io_channel_status_0_occupied),
    .io_out_valid                 (_egress_unit_4_to_9_io_out_valid),
    .io_out_bits_head             (auto_egress_nodes_out_3_flit_bits_head),
    .io_out_bits_tail             (auto_egress_nodes_out_3_flit_bits_tail)
  );
  EgressUnit_6 egress_unit_5_to_10 (	// @[Router.scala:125:13]
    .clock                        (clock),
    .reset                        (reset),
    .io_in_0_valid                (_switch_io_out_5_0_valid),	// @[Router.scala:129:24]
    .io_in_0_bits_head            (_switch_io_out_5_0_bits_head),	// @[Router.scala:129:24]
    .io_in_0_bits_tail            (_switch_io_out_5_0_bits_tail),	// @[Router.scala:129:24]
    .io_in_0_bits_payload         (_switch_io_out_5_0_bits_payload),	// @[Router.scala:129:24]
    .io_allocs_0_alloc            (_vc_allocator_io_out_allocs_5_0_alloc),	// @[Router.scala:131:30]
    .io_credit_alloc_0_alloc      (_switch_allocator_io_credit_alloc_5_0_alloc),	// @[Router.scala:130:34]
    .io_credit_alloc_0_tail       (_switch_allocator_io_credit_alloc_5_0_tail),	// @[Router.scala:130:34]
    .io_out_ready                 (auto_egress_nodes_out_4_flit_ready),
    .io_credit_available_0        (_egress_unit_5_to_10_io_credit_available_0),
    .io_channel_status_0_occupied (_egress_unit_5_to_10_io_channel_status_0_occupied),
    .io_out_valid                 (_egress_unit_5_to_10_io_out_valid),
    .io_out_bits_head             (auto_egress_nodes_out_4_flit_bits_head),
    .io_out_bits_tail             (auto_egress_nodes_out_4_flit_bits_tail)
  );
  Switch_3 switch (	// @[Router.scala:129:24]
    .clock                                    (clock),
    .reset                                    (reset),
    .io_in_5_0_valid                          (_ingress_unit_5_from_13_io_out_0_valid),	// @[Router.scala:116:13]
    .io_in_5_0_bits_flit_head                 (_ingress_unit_5_from_13_io_out_0_bits_flit_head),	// @[Router.scala:116:13]
    .io_in_5_0_bits_flit_tail                 (_ingress_unit_5_from_13_io_out_0_bits_flit_tail),	// @[Router.scala:116:13]
    .io_in_5_0_bits_flit_payload              (_ingress_unit_5_from_13_io_out_0_bits_flit_payload),	// @[Router.scala:116:13]
    .io_in_5_0_bits_flit_flow_vnet_id         (_ingress_unit_5_from_13_io_out_0_bits_flit_flow_vnet_id),	// @[Router.scala:116:13]
    .io_in_5_0_bits_flit_flow_ingress_node    (_ingress_unit_5_from_13_io_out_0_bits_flit_flow_ingress_node),	// @[Router.scala:116:13]
    .io_in_5_0_bits_flit_flow_ingress_node_id (_ingress_unit_5_from_13_io_out_0_bits_flit_flow_ingress_node_id),	// @[Router.scala:116:13]
    .io_in_5_0_bits_flit_flow_egress_node     (_ingress_unit_5_from_13_io_out_0_bits_flit_flow_egress_node),	// @[Router.scala:116:13]
    .io_in_5_0_bits_flit_flow_egress_node_id  (_ingress_unit_5_from_13_io_out_0_bits_flit_flow_egress_node_id),	// @[Router.scala:116:13]
    .io_in_5_0_bits_out_virt_channel          (_ingress_unit_5_from_13_io_out_0_bits_out_virt_channel),	// @[Router.scala:116:13]
    .io_in_1_0_valid                          (_ingress_unit_1_from_0_io_out_0_valid),	// @[Router.scala:116:13]
    .io_in_1_0_bits_flit_head                 (_ingress_unit_1_from_0_io_out_0_bits_flit_head),	// @[Router.scala:116:13]
    .io_in_1_0_bits_flit_tail                 (_ingress_unit_1_from_0_io_out_0_bits_flit_tail),	// @[Router.scala:116:13]
    .io_in_1_0_bits_flit_payload              (_ingress_unit_1_from_0_io_out_0_bits_flit_payload),	// @[Router.scala:116:13]
    .io_in_1_0_bits_flit_flow_vnet_id         (_ingress_unit_1_from_0_io_out_0_bits_flit_flow_vnet_id),	// @[Router.scala:116:13]
    .io_in_1_0_bits_flit_flow_ingress_node    (_ingress_unit_1_from_0_io_out_0_bits_flit_flow_ingress_node),	// @[Router.scala:116:13]
    .io_in_1_0_bits_flit_flow_ingress_node_id (_ingress_unit_1_from_0_io_out_0_bits_flit_flow_ingress_node_id),	// @[Router.scala:116:13]
    .io_in_1_0_bits_flit_flow_egress_node     (_ingress_unit_1_from_0_io_out_0_bits_flit_flow_egress_node),	// @[Router.scala:116:13]
    .io_in_1_0_bits_flit_flow_egress_node_id  (_ingress_unit_1_from_0_io_out_0_bits_flit_flow_egress_node_id),	// @[Router.scala:116:13]
    .io_in_1_0_bits_out_virt_channel          (_ingress_unit_1_from_0_io_out_0_bits_out_virt_channel),	// @[Router.scala:116:13]
    .io_in_0_0_valid                          (_input_unit_0_from_2_io_out_0_valid),	// @[Router.scala:112:13]
    .io_in_0_0_bits_flit_head                 (_input_unit_0_from_2_io_out_0_bits_flit_head),	// @[Router.scala:112:13]
    .io_in_0_0_bits_flit_tail                 (_input_unit_0_from_2_io_out_0_bits_flit_tail),	// @[Router.scala:112:13]
    .io_in_0_0_bits_flit_payload              (_input_unit_0_from_2_io_out_0_bits_flit_payload),	// @[Router.scala:112:13]
    .io_in_0_0_bits_flit_flow_vnet_id         (_input_unit_0_from_2_io_out_0_bits_flit_flow_vnet_id),	// @[Router.scala:112:13]
    .io_in_0_0_bits_flit_flow_ingress_node    (_input_unit_0_from_2_io_out_0_bits_flit_flow_ingress_node),	// @[Router.scala:112:13]
    .io_in_0_0_bits_flit_flow_ingress_node_id (_input_unit_0_from_2_io_out_0_bits_flit_flow_ingress_node_id),	// @[Router.scala:112:13]
    .io_in_0_0_bits_flit_flow_egress_node     (_input_unit_0_from_2_io_out_0_bits_flit_flow_egress_node),	// @[Router.scala:112:13]
    .io_in_0_0_bits_flit_flow_egress_node_id  (_input_unit_0_from_2_io_out_0_bits_flit_flow_egress_node_id),	// @[Router.scala:112:13]
    .io_in_0_0_bits_out_virt_channel          (_input_unit_0_from_2_io_out_0_bits_out_virt_channel),	// @[Router.scala:112:13]
    .io_sel_5_0_5_0                           (switch_io_sel_REG_5_0_5_0),	// @[Router.scala:176:14]
    .io_sel_5_0_1_0                           (switch_io_sel_REG_5_0_1_0),	// @[Router.scala:176:14]
    .io_sel_5_0_0_0                           (switch_io_sel_REG_5_0_0_0),	// @[Router.scala:176:14]
    .io_sel_4_0_5_0                           (switch_io_sel_REG_4_0_5_0),	// @[Router.scala:176:14]
    .io_sel_4_0_1_0                           (switch_io_sel_REG_4_0_1_0),	// @[Router.scala:176:14]
    .io_sel_4_0_0_0                           (switch_io_sel_REG_4_0_0_0),	// @[Router.scala:176:14]
    .io_sel_3_0_5_0                           (switch_io_sel_REG_3_0_5_0),	// @[Router.scala:176:14]
    .io_sel_3_0_1_0                           (switch_io_sel_REG_3_0_1_0),	// @[Router.scala:176:14]
    .io_sel_3_0_0_0                           (switch_io_sel_REG_3_0_0_0),	// @[Router.scala:176:14]
    .io_sel_2_0_5_0                           (switch_io_sel_REG_2_0_5_0),	// @[Router.scala:176:14]
    .io_sel_2_0_1_0                           (switch_io_sel_REG_2_0_1_0),	// @[Router.scala:176:14]
    .io_sel_2_0_0_0                           (switch_io_sel_REG_2_0_0_0),	// @[Router.scala:176:14]
    .io_sel_1_0_5_0                           (switch_io_sel_REG_1_0_5_0),	// @[Router.scala:176:14]
    .io_sel_1_0_1_0                           (switch_io_sel_REG_1_0_1_0),	// @[Router.scala:176:14]
    .io_sel_1_0_0_0                           (switch_io_sel_REG_1_0_0_0),	// @[Router.scala:176:14]
    .io_sel_0_0_5_0                           (switch_io_sel_REG_0_0_5_0),	// @[Router.scala:176:14]
    .io_sel_0_0_1_0                           (switch_io_sel_REG_0_0_1_0),	// @[Router.scala:176:14]
    .io_sel_0_0_0_0                           (switch_io_sel_REG_0_0_0_0),	// @[Router.scala:176:14]
    .io_out_5_0_valid                         (_switch_io_out_5_0_valid),
    .io_out_5_0_bits_head                     (_switch_io_out_5_0_bits_head),
    .io_out_5_0_bits_tail                     (_switch_io_out_5_0_bits_tail),
    .io_out_5_0_bits_payload                  (_switch_io_out_5_0_bits_payload),
    .io_out_4_0_valid                         (_switch_io_out_4_0_valid),
    .io_out_4_0_bits_head                     (_switch_io_out_4_0_bits_head),
    .io_out_4_0_bits_tail                     (_switch_io_out_4_0_bits_tail),
    .io_out_4_0_bits_payload                  (_switch_io_out_4_0_bits_payload),
    .io_out_3_0_valid                         (_switch_io_out_3_0_valid),
    .io_out_3_0_bits_head                     (_switch_io_out_3_0_bits_head),
    .io_out_3_0_bits_tail                     (_switch_io_out_3_0_bits_tail),
    .io_out_3_0_bits_payload                  (_switch_io_out_3_0_bits_payload),
    .io_out_3_0_bits_flow_ingress_node        (_switch_io_out_3_0_bits_flow_ingress_node),
    .io_out_3_0_bits_flow_ingress_node_id     (_switch_io_out_3_0_bits_flow_ingress_node_id),
    .io_out_2_0_valid                         (_switch_io_out_2_0_valid),
    .io_out_2_0_bits_head                     (_switch_io_out_2_0_bits_head),
    .io_out_2_0_bits_tail                     (_switch_io_out_2_0_bits_tail),
    .io_out_2_0_bits_payload                  (_switch_io_out_2_0_bits_payload),
    .io_out_2_0_bits_flow_ingress_node        (_switch_io_out_2_0_bits_flow_ingress_node),
    .io_out_2_0_bits_flow_ingress_node_id     (_switch_io_out_2_0_bits_flow_ingress_node_id),
    .io_out_1_0_valid                         (_switch_io_out_1_0_valid),
    .io_out_1_0_bits_head                     (_switch_io_out_1_0_bits_head),
    .io_out_1_0_bits_tail                     (_switch_io_out_1_0_bits_tail),
    .io_out_1_0_bits_payload                  (_switch_io_out_1_0_bits_payload),
    .io_out_0_0_valid                         (_switch_io_out_0_0_valid),
    .io_out_0_0_bits_head                     (_switch_io_out_0_0_bits_head),
    .io_out_0_0_bits_tail                     (_switch_io_out_0_0_bits_tail),
    .io_out_0_0_bits_payload                  (_switch_io_out_0_0_bits_payload),
    .io_out_0_0_bits_flow_vnet_id             (_switch_io_out_0_0_bits_flow_vnet_id),
    .io_out_0_0_bits_flow_ingress_node        (_switch_io_out_0_0_bits_flow_ingress_node),
    .io_out_0_0_bits_flow_ingress_node_id     (_switch_io_out_0_0_bits_flow_ingress_node_id),
    .io_out_0_0_bits_flow_egress_node         (_switch_io_out_0_0_bits_flow_egress_node),
    .io_out_0_0_bits_flow_egress_node_id      (_switch_io_out_0_0_bits_flow_egress_node_id),
    .io_out_0_0_bits_virt_channel_id          (_switch_io_out_0_0_bits_virt_channel_id)
  );
  SwitchAllocator_3 switch_allocator (	// @[Router.scala:130:34]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_5_0_valid           (_ingress_unit_5_from_13_io_salloc_req_0_valid),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_5_0 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_5_0),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_4_0 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_4_0),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_3_0 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_3_0),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_2_0 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_2_0),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_1_0 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_1_0),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_0_0 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_0),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_0_1 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_1),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_0_2 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_2),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_0_3 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_3),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_0_4 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_4),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_0_5 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_5),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_0_6 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_6),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_0_7 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_7),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_0_8 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_8),	// @[Router.scala:116:13]
    .io_req_5_0_bits_vc_sel_0_9 (_ingress_unit_5_from_13_io_salloc_req_0_bits_vc_sel_0_9),	// @[Router.scala:116:13]
    .io_req_5_0_bits_tail       (_ingress_unit_5_from_13_io_salloc_req_0_bits_tail),	// @[Router.scala:116:13]
    .io_req_1_0_valid           (_ingress_unit_1_from_0_io_salloc_req_0_valid),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_5_0 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_5_0),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_4_0 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_4_0),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_3_0 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_3_0),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_2_0 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_2_0),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_1_0 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_1_0),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_0_0 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_0),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_0_1 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_1),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_0_2 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_2),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_0_3 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_3),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_0_4 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_4),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_0_5 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_5),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_0_6 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_6),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_0_7 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_7),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_0_8 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_8),	// @[Router.scala:116:13]
    .io_req_1_0_bits_vc_sel_0_9 (_ingress_unit_1_from_0_io_salloc_req_0_bits_vc_sel_0_9),	// @[Router.scala:116:13]
    .io_req_1_0_bits_tail       (_ingress_unit_1_from_0_io_salloc_req_0_bits_tail),	// @[Router.scala:116:13]
    .io_req_0_0_valid           (_input_unit_0_from_2_io_salloc_req_0_valid),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_5_0 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_5_0),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_4_0 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_4_0),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_3_0 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_3_0),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_2_0 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_2_0),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_1_0 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_1_0),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_0_0 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_0),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_0_1 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_1),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_0_2 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_2),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_0_4 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_4),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_0_5 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_5),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_0_8 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_8),	// @[Router.scala:112:13]
    .io_req_0_0_bits_vc_sel_0_9 (_input_unit_0_from_2_io_salloc_req_0_bits_vc_sel_0_9),	// @[Router.scala:112:13]
    .io_req_0_0_bits_tail       (_input_unit_0_from_2_io_salloc_req_0_bits_tail),	// @[Router.scala:112:13]
    .io_req_5_0_ready           (_switch_allocator_io_req_5_0_ready),
    .io_req_1_0_ready           (_switch_allocator_io_req_1_0_ready),
    .io_req_0_0_ready           (_switch_allocator_io_req_0_0_ready),
    .io_credit_alloc_5_0_alloc  (_switch_allocator_io_credit_alloc_5_0_alloc),
    .io_credit_alloc_5_0_tail   (_switch_allocator_io_credit_alloc_5_0_tail),
    .io_credit_alloc_4_0_alloc  (_switch_allocator_io_credit_alloc_4_0_alloc),
    .io_credit_alloc_4_0_tail   (_switch_allocator_io_credit_alloc_4_0_tail),
    .io_credit_alloc_3_0_alloc  (_switch_allocator_io_credit_alloc_3_0_alloc),
    .io_credit_alloc_3_0_tail   (_switch_allocator_io_credit_alloc_3_0_tail),
    .io_credit_alloc_2_0_alloc  (_switch_allocator_io_credit_alloc_2_0_alloc),
    .io_credit_alloc_2_0_tail   (_switch_allocator_io_credit_alloc_2_0_tail),
    .io_credit_alloc_1_0_alloc  (_switch_allocator_io_credit_alloc_1_0_alloc),
    .io_credit_alloc_1_0_tail   (_switch_allocator_io_credit_alloc_1_0_tail),
    .io_credit_alloc_0_0_alloc  (_switch_allocator_io_credit_alloc_0_0_alloc),
    .io_credit_alloc_0_1_alloc  (_switch_allocator_io_credit_alloc_0_1_alloc),
    .io_credit_alloc_0_3_alloc  (_switch_allocator_io_credit_alloc_0_3_alloc),
    .io_credit_alloc_0_4_alloc  (_switch_allocator_io_credit_alloc_0_4_alloc),
    .io_credit_alloc_0_5_alloc  (_switch_allocator_io_credit_alloc_0_5_alloc),
    .io_credit_alloc_0_8_alloc  (_switch_allocator_io_credit_alloc_0_8_alloc),
    .io_credit_alloc_0_9_alloc  (_switch_allocator_io_credit_alloc_0_9_alloc),
    .io_switch_sel_5_0_5_0      (_switch_allocator_io_switch_sel_5_0_5_0),
    .io_switch_sel_5_0_1_0      (_switch_allocator_io_switch_sel_5_0_1_0),
    .io_switch_sel_5_0_0_0      (_switch_allocator_io_switch_sel_5_0_0_0),
    .io_switch_sel_4_0_5_0      (_switch_allocator_io_switch_sel_4_0_5_0),
    .io_switch_sel_4_0_1_0      (_switch_allocator_io_switch_sel_4_0_1_0),
    .io_switch_sel_4_0_0_0      (_switch_allocator_io_switch_sel_4_0_0_0),
    .io_switch_sel_3_0_5_0      (_switch_allocator_io_switch_sel_3_0_5_0),
    .io_switch_sel_3_0_1_0      (_switch_allocator_io_switch_sel_3_0_1_0),
    .io_switch_sel_3_0_0_0      (_switch_allocator_io_switch_sel_3_0_0_0),
    .io_switch_sel_2_0_5_0      (_switch_allocator_io_switch_sel_2_0_5_0),
    .io_switch_sel_2_0_1_0      (_switch_allocator_io_switch_sel_2_0_1_0),
    .io_switch_sel_2_0_0_0      (_switch_allocator_io_switch_sel_2_0_0_0),
    .io_switch_sel_1_0_5_0      (_switch_allocator_io_switch_sel_1_0_5_0),
    .io_switch_sel_1_0_1_0      (_switch_allocator_io_switch_sel_1_0_1_0),
    .io_switch_sel_1_0_0_0      (_switch_allocator_io_switch_sel_1_0_0_0),
    .io_switch_sel_0_0_5_0      (_switch_allocator_io_switch_sel_0_0_5_0),
    .io_switch_sel_0_0_1_0      (_switch_allocator_io_switch_sel_0_0_1_0),
    .io_switch_sel_0_0_0_0      (_switch_allocator_io_switch_sel_0_0_0_0)
  );
  RotatingSingleVCAllocator_3 vc_allocator (	// @[Router.scala:131:30]
    .clock                          (clock),
    .reset                          (reset),
    .io_req_5_valid                 (_ingress_unit_5_from_13_io_vcalloc_req_valid),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_5_0       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_5_0),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_4_0       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_4_0),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_3_0       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_3_0),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_2_0       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_2_0),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_1_0       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_1_0),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_0_0       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_0),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_0_1       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_1),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_0_2       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_2),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_0_3       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_3),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_0_4       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_4),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_0_5       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_5),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_0_6       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_6),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_0_7       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_7),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_0_8       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_8),	// @[Router.scala:116:13]
    .io_req_5_bits_vc_sel_0_9       (_ingress_unit_5_from_13_io_vcalloc_req_bits_vc_sel_0_9),	// @[Router.scala:116:13]
    .io_req_1_valid                 (_ingress_unit_1_from_0_io_vcalloc_req_valid),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_5_0       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_5_0),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_4_0       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_4_0),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_3_0       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_3_0),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_2_0       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_2_0),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_1_0       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_1_0),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_0_0       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_0),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_0_1       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_1),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_0_2       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_2),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_0_3       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_3),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_0_4       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_4),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_0_5       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_5),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_0_6       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_6),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_0_7       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_7),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_0_8       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_8),	// @[Router.scala:116:13]
    .io_req_1_bits_vc_sel_0_9       (_ingress_unit_1_from_0_io_vcalloc_req_bits_vc_sel_0_9),	// @[Router.scala:116:13]
    .io_req_0_valid                 (_input_unit_0_from_2_io_vcalloc_req_valid),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_5_0       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_5_0),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_4_0       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_4_0),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_3_0       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_3_0),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_2_0       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_2_0),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_1_0       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_1_0),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_0_0       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_0),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_0_1       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_1),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_0_2       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_2),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_0_4       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_4),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_0_5       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_5),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_0_8       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_8),	// @[Router.scala:112:13]
    .io_req_0_bits_vc_sel_0_9       (_input_unit_0_from_2_io_vcalloc_req_bits_vc_sel_0_9),	// @[Router.scala:112:13]
    .io_channel_status_5_0_occupied (_egress_unit_5_to_10_io_channel_status_0_occupied),	// @[Router.scala:125:13]
    .io_channel_status_4_0_occupied (_egress_unit_4_to_9_io_channel_status_0_occupied),	// @[Router.scala:125:13]
    .io_channel_status_3_0_occupied (_egress_unit_3_to_8_io_channel_status_0_occupied),	// @[Router.scala:125:13]
    .io_channel_status_2_0_occupied (_egress_unit_2_to_1_io_channel_status_0_occupied),	// @[Router.scala:125:13]
    .io_channel_status_1_0_occupied (_egress_unit_1_to_0_io_channel_status_0_occupied),	// @[Router.scala:125:13]
    .io_channel_status_0_0_occupied (_output_unit_0_to_4_io_channel_status_0_occupied),	// @[Router.scala:122:13]
    .io_channel_status_0_1_occupied (_output_unit_0_to_4_io_channel_status_1_occupied),	// @[Router.scala:122:13]
    .io_channel_status_0_3_occupied (_output_unit_0_to_4_io_channel_status_3_occupied),	// @[Router.scala:122:13]
    .io_channel_status_0_4_occupied (_output_unit_0_to_4_io_channel_status_4_occupied),	// @[Router.scala:122:13]
    .io_channel_status_0_5_occupied (_output_unit_0_to_4_io_channel_status_5_occupied),	// @[Router.scala:122:13]
    .io_channel_status_0_8_occupied (_output_unit_0_to_4_io_channel_status_8_occupied),	// @[Router.scala:122:13]
    .io_channel_status_0_9_occupied (_output_unit_0_to_4_io_channel_status_9_occupied),	// @[Router.scala:122:13]
    .io_req_5_ready                 (_vc_allocator_io_req_5_ready),
    .io_req_4_ready                 (_vc_allocator_io_req_4_ready),
    .io_req_3_ready                 (_vc_allocator_io_req_3_ready),
    .io_req_2_ready                 (_vc_allocator_io_req_2_ready),
    .io_req_1_ready                 (_vc_allocator_io_req_1_ready),
    .io_req_0_ready                 (_vc_allocator_io_req_0_ready),
    .io_resp_5_vc_sel_5_0           (_vc_allocator_io_resp_5_vc_sel_5_0),
    .io_resp_5_vc_sel_4_0           (_vc_allocator_io_resp_5_vc_sel_4_0),
    .io_resp_5_vc_sel_3_0           (_vc_allocator_io_resp_5_vc_sel_3_0),
    .io_resp_5_vc_sel_2_0           (_vc_allocator_io_resp_5_vc_sel_2_0),
    .io_resp_5_vc_sel_1_0           (_vc_allocator_io_resp_5_vc_sel_1_0),
    .io_resp_5_vc_sel_0_0           (_vc_allocator_io_resp_5_vc_sel_0_0),
    .io_resp_5_vc_sel_0_1           (_vc_allocator_io_resp_5_vc_sel_0_1),
    .io_resp_5_vc_sel_0_2           (_vc_allocator_io_resp_5_vc_sel_0_2),
    .io_resp_5_vc_sel_0_3           (_vc_allocator_io_resp_5_vc_sel_0_3),
    .io_resp_5_vc_sel_0_4           (_vc_allocator_io_resp_5_vc_sel_0_4),
    .io_resp_5_vc_sel_0_5           (_vc_allocator_io_resp_5_vc_sel_0_5),
    .io_resp_5_vc_sel_0_6           (_vc_allocator_io_resp_5_vc_sel_0_6),
    .io_resp_5_vc_sel_0_7           (_vc_allocator_io_resp_5_vc_sel_0_7),
    .io_resp_5_vc_sel_0_8           (_vc_allocator_io_resp_5_vc_sel_0_8),
    .io_resp_5_vc_sel_0_9           (_vc_allocator_io_resp_5_vc_sel_0_9),
    .io_resp_4_vc_sel_5_0           (_vc_allocator_io_resp_4_vc_sel_5_0),
    .io_resp_4_vc_sel_4_0           (_vc_allocator_io_resp_4_vc_sel_4_0),
    .io_resp_4_vc_sel_3_0           (_vc_allocator_io_resp_4_vc_sel_3_0),
    .io_resp_4_vc_sel_2_0           (_vc_allocator_io_resp_4_vc_sel_2_0),
    .io_resp_4_vc_sel_1_0           (_vc_allocator_io_resp_4_vc_sel_1_0),
    .io_resp_4_vc_sel_0_0           (_vc_allocator_io_resp_4_vc_sel_0_0),
    .io_resp_4_vc_sel_0_1           (_vc_allocator_io_resp_4_vc_sel_0_1),
    .io_resp_4_vc_sel_0_2           (_vc_allocator_io_resp_4_vc_sel_0_2),
    .io_resp_4_vc_sel_0_3           (_vc_allocator_io_resp_4_vc_sel_0_3),
    .io_resp_4_vc_sel_0_4           (_vc_allocator_io_resp_4_vc_sel_0_4),
    .io_resp_4_vc_sel_0_5           (_vc_allocator_io_resp_4_vc_sel_0_5),
    .io_resp_4_vc_sel_0_6           (_vc_allocator_io_resp_4_vc_sel_0_6),
    .io_resp_4_vc_sel_0_7           (_vc_allocator_io_resp_4_vc_sel_0_7),
    .io_resp_4_vc_sel_0_8           (_vc_allocator_io_resp_4_vc_sel_0_8),
    .io_resp_4_vc_sel_0_9           (_vc_allocator_io_resp_4_vc_sel_0_9),
    .io_resp_3_vc_sel_5_0           (_vc_allocator_io_resp_3_vc_sel_5_0),
    .io_resp_3_vc_sel_4_0           (_vc_allocator_io_resp_3_vc_sel_4_0),
    .io_resp_3_vc_sel_3_0           (_vc_allocator_io_resp_3_vc_sel_3_0),
    .io_resp_3_vc_sel_2_0           (_vc_allocator_io_resp_3_vc_sel_2_0),
    .io_resp_3_vc_sel_1_0           (_vc_allocator_io_resp_3_vc_sel_1_0),
    .io_resp_3_vc_sel_0_0           (_vc_allocator_io_resp_3_vc_sel_0_0),
    .io_resp_3_vc_sel_0_1           (_vc_allocator_io_resp_3_vc_sel_0_1),
    .io_resp_3_vc_sel_0_2           (_vc_allocator_io_resp_3_vc_sel_0_2),
    .io_resp_3_vc_sel_0_3           (_vc_allocator_io_resp_3_vc_sel_0_3),
    .io_resp_3_vc_sel_0_4           (_vc_allocator_io_resp_3_vc_sel_0_4),
    .io_resp_3_vc_sel_0_5           (_vc_allocator_io_resp_3_vc_sel_0_5),
    .io_resp_3_vc_sel_0_6           (_vc_allocator_io_resp_3_vc_sel_0_6),
    .io_resp_3_vc_sel_0_7           (_vc_allocator_io_resp_3_vc_sel_0_7),
    .io_resp_3_vc_sel_0_8           (_vc_allocator_io_resp_3_vc_sel_0_8),
    .io_resp_3_vc_sel_0_9           (_vc_allocator_io_resp_3_vc_sel_0_9),
    .io_resp_2_vc_sel_5_0           (_vc_allocator_io_resp_2_vc_sel_5_0),
    .io_resp_2_vc_sel_4_0           (_vc_allocator_io_resp_2_vc_sel_4_0),
    .io_resp_2_vc_sel_3_0           (_vc_allocator_io_resp_2_vc_sel_3_0),
    .io_resp_2_vc_sel_2_0           (_vc_allocator_io_resp_2_vc_sel_2_0),
    .io_resp_2_vc_sel_1_0           (_vc_allocator_io_resp_2_vc_sel_1_0),
    .io_resp_2_vc_sel_0_0           (_vc_allocator_io_resp_2_vc_sel_0_0),
    .io_resp_2_vc_sel_0_1           (_vc_allocator_io_resp_2_vc_sel_0_1),
    .io_resp_2_vc_sel_0_2           (_vc_allocator_io_resp_2_vc_sel_0_2),
    .io_resp_2_vc_sel_0_3           (_vc_allocator_io_resp_2_vc_sel_0_3),
    .io_resp_2_vc_sel_0_4           (_vc_allocator_io_resp_2_vc_sel_0_4),
    .io_resp_2_vc_sel_0_5           (_vc_allocator_io_resp_2_vc_sel_0_5),
    .io_resp_2_vc_sel_0_6           (_vc_allocator_io_resp_2_vc_sel_0_6),
    .io_resp_2_vc_sel_0_7           (_vc_allocator_io_resp_2_vc_sel_0_7),
    .io_resp_2_vc_sel_0_8           (_vc_allocator_io_resp_2_vc_sel_0_8),
    .io_resp_2_vc_sel_0_9           (_vc_allocator_io_resp_2_vc_sel_0_9),
    .io_resp_1_vc_sel_5_0           (_vc_allocator_io_resp_1_vc_sel_5_0),
    .io_resp_1_vc_sel_4_0           (_vc_allocator_io_resp_1_vc_sel_4_0),
    .io_resp_1_vc_sel_3_0           (_vc_allocator_io_resp_1_vc_sel_3_0),
    .io_resp_1_vc_sel_2_0           (_vc_allocator_io_resp_1_vc_sel_2_0),
    .io_resp_1_vc_sel_1_0           (_vc_allocator_io_resp_1_vc_sel_1_0),
    .io_resp_1_vc_sel_0_0           (_vc_allocator_io_resp_1_vc_sel_0_0),
    .io_resp_1_vc_sel_0_1           (_vc_allocator_io_resp_1_vc_sel_0_1),
    .io_resp_1_vc_sel_0_2           (_vc_allocator_io_resp_1_vc_sel_0_2),
    .io_resp_1_vc_sel_0_3           (_vc_allocator_io_resp_1_vc_sel_0_3),
    .io_resp_1_vc_sel_0_4           (_vc_allocator_io_resp_1_vc_sel_0_4),
    .io_resp_1_vc_sel_0_5           (_vc_allocator_io_resp_1_vc_sel_0_5),
    .io_resp_1_vc_sel_0_6           (_vc_allocator_io_resp_1_vc_sel_0_6),
    .io_resp_1_vc_sel_0_7           (_vc_allocator_io_resp_1_vc_sel_0_7),
    .io_resp_1_vc_sel_0_8           (_vc_allocator_io_resp_1_vc_sel_0_8),
    .io_resp_1_vc_sel_0_9           (_vc_allocator_io_resp_1_vc_sel_0_9),
    .io_resp_0_vc_sel_5_0           (_vc_allocator_io_resp_0_vc_sel_5_0),
    .io_resp_0_vc_sel_4_0           (_vc_allocator_io_resp_0_vc_sel_4_0),
    .io_resp_0_vc_sel_3_0           (_vc_allocator_io_resp_0_vc_sel_3_0),
    .io_resp_0_vc_sel_2_0           (_vc_allocator_io_resp_0_vc_sel_2_0),
    .io_resp_0_vc_sel_1_0           (_vc_allocator_io_resp_0_vc_sel_1_0),
    .io_resp_0_vc_sel_0_0           (_vc_allocator_io_resp_0_vc_sel_0_0),
    .io_resp_0_vc_sel_0_1           (_vc_allocator_io_resp_0_vc_sel_0_1),
    .io_resp_0_vc_sel_0_2           (_vc_allocator_io_resp_0_vc_sel_0_2),
    .io_resp_0_vc_sel_0_4           (_vc_allocator_io_resp_0_vc_sel_0_4),
    .io_resp_0_vc_sel_0_5           (_vc_allocator_io_resp_0_vc_sel_0_5),
    .io_resp_0_vc_sel_0_8           (_vc_allocator_io_resp_0_vc_sel_0_8),
    .io_resp_0_vc_sel_0_9           (_vc_allocator_io_resp_0_vc_sel_0_9),
    .io_out_allocs_5_0_alloc        (_vc_allocator_io_out_allocs_5_0_alloc),
    .io_out_allocs_4_0_alloc        (_vc_allocator_io_out_allocs_4_0_alloc),
    .io_out_allocs_3_0_alloc        (_vc_allocator_io_out_allocs_3_0_alloc),
    .io_out_allocs_2_0_alloc        (_vc_allocator_io_out_allocs_2_0_alloc),
    .io_out_allocs_1_0_alloc        (_vc_allocator_io_out_allocs_1_0_alloc),
    .io_out_allocs_0_0_alloc        (_vc_allocator_io_out_allocs_0_0_alloc),
    .io_out_allocs_0_1_alloc        (_vc_allocator_io_out_allocs_0_1_alloc),
    .io_out_allocs_0_3_alloc        (_vc_allocator_io_out_allocs_0_3_alloc),
    .io_out_allocs_0_4_alloc        (_vc_allocator_io_out_allocs_0_4_alloc),
    .io_out_allocs_0_5_alloc        (_vc_allocator_io_out_allocs_0_5_alloc),
    .io_out_allocs_0_8_alloc        (_vc_allocator_io_out_allocs_0_8_alloc),
    .io_out_allocs_0_9_alloc        (_vc_allocator_io_out_allocs_0_9_alloc)
  );
  RouteComputer_3 route_computer (	// @[Router.scala:134:32]
    .io_req_0_bits_src_virt_id          (_input_unit_0_from_2_io_router_req_bits_src_virt_id),	// @[Router.scala:112:13]
    .io_req_0_bits_flow_vnet_id         (_input_unit_0_from_2_io_router_req_bits_flow_vnet_id),	// @[Router.scala:112:13]
    .io_req_0_bits_flow_ingress_node    (_input_unit_0_from_2_io_router_req_bits_flow_ingress_node),	// @[Router.scala:112:13]
    .io_req_0_bits_flow_ingress_node_id (_input_unit_0_from_2_io_router_req_bits_flow_ingress_node_id),	// @[Router.scala:112:13]
    .io_req_0_bits_flow_egress_node     (_input_unit_0_from_2_io_router_req_bits_flow_egress_node),	// @[Router.scala:112:13]
    .io_req_0_bits_flow_egress_node_id  (_input_unit_0_from_2_io_router_req_bits_flow_egress_node_id),	// @[Router.scala:112:13]
    .io_resp_0_vc_sel_0_0               (_route_computer_io_resp_0_vc_sel_0_0),
    .io_resp_0_vc_sel_0_1               (_route_computer_io_resp_0_vc_sel_0_1),
    .io_resp_0_vc_sel_0_2               (_route_computer_io_resp_0_vc_sel_0_2),
    .io_resp_0_vc_sel_0_4               (_route_computer_io_resp_0_vc_sel_0_4),
    .io_resp_0_vc_sel_0_5               (_route_computer_io_resp_0_vc_sel_0_5),
    .io_resp_0_vc_sel_0_8               (_route_computer_io_resp_0_vc_sel_0_8),
    .io_resp_0_vc_sel_0_9               (_route_computer_io_resp_0_vc_sel_0_9)
  );
  plusarg_reader #(
    .FORMAT("noc_util_sample_rate=%d"),
    .DEFAULT(0),
    .WIDTH(20)
  ) plusarg_reader (	// @[PlusArg.scala:80:11]
    .out (_plusarg_reader_out)
  );
  assign auto_debug_out_va_stall_1 = 4'h0;	// @[Router.scala:190:92]
  assign auto_debug_out_va_stall_5 = 4'h0;	// @[Router.scala:190:92]
  assign auto_debug_out_sa_stall_1 = 4'h0;	// @[Router.scala:190:92]
  assign auto_debug_out_sa_stall_5 = 4'h0;	// @[Router.scala:190:92]
  assign auto_egress_nodes_out_4_flit_valid = _egress_unit_5_to_10_io_out_valid;	// @[Router.scala:125:13]
  assign auto_egress_nodes_out_3_flit_valid = _egress_unit_4_to_9_io_out_valid;	// @[Router.scala:125:13]
  assign auto_egress_nodes_out_2_flit_valid = _egress_unit_3_to_8_io_out_valid;	// @[Router.scala:125:13]
  assign auto_egress_nodes_out_1_flit_valid = _egress_unit_2_to_1_io_out_valid;	// @[Router.scala:125:13]
  assign auto_egress_nodes_out_0_flit_valid = _egress_unit_1_to_0_io_out_valid;	// @[Router.scala:125:13]
  assign auto_ingress_nodes_in_4_flit_ready = _ingress_unit_5_from_13_io_in_ready;	// @[Router.scala:116:13]
  assign auto_ingress_nodes_in_0_flit_ready = _ingress_unit_1_from_0_io_in_ready;	// @[Router.scala:116:13]
endmodule

