`timescale 1ns / 1ps

module simulation_decoder();
    
    reg [7:0] bin;
    wire [7:0] ans;

    decoder utt(bin,ans);

    initial begin
        $display("start");                  // æ‰“å°å¼?å§‹æ ‡è®?
        $dumpfile("decoder_wave.vcd");              // æŒ‡å®šè®°å½•æ¨¡æ‹Ÿæ³¢å½¢çš„æ–‡ä»?
        $dumpvars(0, simulation_decoder);
        bin = 0;
        #6000 $finish;                      // 6000ä¸ªå•ä½æ—¶é—´åç»“æŸæ¨¡æ‹Ÿ
    end

    always @(*)begin
        #20
        bin <= bin + 1;
    end
endmodule
