// Seed: 911317597
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_4 = 1;
  wire  id_5;
  logic id_6;
  ;
  assign module_1.id_5 = 0;
  assign id_2 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri id_8
);
  wire [1 'b0 -  1 : 1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
