{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521690750327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521690750342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 23:52:29 2018 " "Processing started: Wed Mar 21 23:52:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521690750342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1521690750342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off go4_lab2 -c go4_lab2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off go4_lab2 -c go4_lab2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1521690750342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1521690751630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1521690751630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_MAC_tb-test " "Found design unit 1: g04_MAC_tb-test" {  } { { "testbench.vhd" "" { Text "C:/Users/Alex/Documents/McGill/ECSE 325/Lab Assignments/src/Lab2/testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521690782561 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_MAC_tb " "Found entity 1: g04_MAC_tb" {  } { { "testbench.vhd" "" { Text "C:/Users/Alex/Documents/McGill/ECSE 325/Lab Assignments/src/Lab2/testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521690782561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521690782561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_lab2-mac_Implementation " "Found design unit 1: g04_lab2-mac_Implementation" {  } { { "g04_lab2.vhd" "" { Text "C:/Users/Alex/Documents/McGill/ECSE 325/Lab Assignments/src/Lab2/g04_lab2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521690782577 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_lab2 " "Found entity 1: g04_lab2" {  } { { "g04_lab2.vhd" "" { Text "C:/Users/Alex/Documents/McGill/ECSE 325/Lab Assignments/src/Lab2/g04_lab2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521690782577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521690782577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g04_lab2 " "Elaborating entity \"g04_lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1521690782671 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "g04_lab2.vhd(24) " "HDL error at g04_lab2.vhd(24): couldn't implement registers for assignments on this clock edge" {  } { { "g04_lab2.vhd" "" { Text "C:/Users/Alex/Documents/McGill/ECSE 325/Lab Assignments/src/Lab2/g04_lab2.vhd" 24 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Design Software" 0 -1 1521690782858 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1521690782874 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521690783109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 21 23:53:03 2018 " "Processing ended: Wed Mar 21 23:53:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521690783109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521690783109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521690783109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1521690783109 ""}
