Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Academic/VHDL projects/basic_CPU/Test_AddingCPU_isim_beh.exe -prj E:/Academic/VHDL projects/basic_CPU/Test_AddingCPU_beh.prj work.Test_AddingCPU 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/Academic/VHDL projects/basic_CPU/utilities1.vhd" into library work
Parsing VHDL file "E:/Academic/VHDL projects/basic_CPU/PC.vhd" into library work
Parsing VHDL file "E:/Academic/VHDL projects/basic_CPU/IR.vhd" into library work
Parsing VHDL file "E:/Academic/VHDL projects/basic_CPU/ALU.vhd" into library work
Parsing VHDL file "E:/Academic/VHDL projects/basic_CPU/AC.vhd" into library work
Parsing VHDL file "E:/Academic/VHDL projects/basic_CPU/datapath.vhd" into library work
Parsing VHDL file "E:/Academic/VHDL projects/basic_CPU/controller.vhd" into library work
Parsing VHDL file "E:/Academic/VHDL projects/basic_CPU/addingCPU.vhd" into library work
Parsing VHDL file "E:/Academic/VHDL projects/basic_CPU/Test_AddingCPU.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package textio
Compiling package std_logic_1164
Compiling package std_logic_textio
Compiling package utilities1
Compiling architecture procedural of entity controller [controller_default]
Compiling architecture procedural of entity IR [ir_default]
Compiling architecture procedural of entity PC [pc_default]
Compiling architecture procedural of entity AC [ac_default]
Compiling architecture functional of entity ALU [alu_default]
Compiling architecture structural of entity datapath [datapath_default]
Compiling architecture structural of entity addingCPU [addingcpu_default]
Compiling architecture file_oriented of entity test_addingcpu
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable E:/Academic/VHDL projects/basic_CPU/Test_AddingCPU_isim_beh.exe
Fuse Memory Usage: 30932 KB
Fuse CPU Usage: 593 ms
