{"title_page": "90 nm process", "text_new": "{{short description|Semiconductor device fabrication technology node}}\n{{About|semiconductor manufacturing|the spaceport with FAA LID code of 90NM|Spaceport America}}\n{{refimprove|date=September 2015}}\n{{Semiconductor manufacturing processes}}\n\nThe '''90&nbsp;[[Nanometre|nm]] process''' refers to the level of [[MOSFET]] ([[CMOS]]) [[fabrication process]] technology that was commercialized by the 2003\u20132005 timeframe, by leading semiconductor companies like [[Toshiba]], [[Sony]], [[Samsung]], [[IBM]], [[Intel]], [[Fujitsu]], [[TSMC]], [[Elpida Memory|Elpida]], [[AMD]], [[Infineon]], [[Texas Instruments]] and [[Micron Technology]].\n\nThe origin of the 90&nbsp;nm value is historical, as it reflects a trend of 70% scaling every 2\u20133 years. The naming is formally determined by the [[International Technology Roadmap for Semiconductors]] (ITRS).\n\nThe 193&nbsp;nm wavelength was introduced by many (but not all) companies for [[photolithography|lithography]] of critical layers mainly during the 90&nbsp;nm node. Yield issues associated with this transition (due to the use of new [[photoresist]]s) were reflected in the high costs associated with this transition.\n\nEven more significantly, the 300&nbsp;mm wafer size became mainstream at the 90&nbsp;nm node. The previous wafer size was 200&nbsp;mm diameter.go die in a hole\n\n==History==\nA 90{{nbsp}}nm [[silicon]] [[MOSFET]] was [[semiconductor device fabrication|fabricated]] by Iranian engineer [[Ghavam Shahidi]] (later [[IBM]] director) with D.A. Antoniadis and H.I. Smith at [[MIT]] in 1988. The device was fabricated using [[X-ray lithography]].<ref>{{cite journal |last1=Shahidi |first1=Ghavam G. |last2=Antoniadis |first2=D. A. |last3=Smith |first3=H. I. |title=Reduction of hot-electron-generated substrate current in sub-100-nm channel length Si MOSFET's |journal=IEEE Transactions on Electron Devices |date=December 1988 |volume=35 |issue=12 |pages=2430\u2013 |doi=10.1109/16.8835}}</ref>\n\nToshiba, Sony and Samsung developed a 90{{nbsp}}nm process during 2001{{ndash}}2002, before being introduced in 2002 for Toshiba's [[eDRAM]] and Samsung's 2{{nbsp}}[[Gibibit|Gb]] [[NAND flash]] memory.<ref>{{cite news |title=Toshiba and Sony Make Major Advances in Semiconductor Process Technologies |url=https://www.toshiba.co.jp/about/press/2002_12/pr0301.htm |accessdate=26 June 2019 |work=[[Toshiba]] |date=3 December 2002}}</ref><ref name=\"samsung2000s\">{{cite web |title=Our Proud Heritage from 2000 to 2009 |url=https://www.samsung.com/semiconductor/about-us/history-03/ |website=[[Samsung Semiconductor]] |publisher=[[Samsung]] |accessdate=25 June 2019}}</ref> IBM demonstrated a 90{{nbsp}}nm [[silicon-on-insulator]] (SOI) [[CMOS]] process, with development led by [[Ghavam Shahidi]], in 2002. The same year, Intel demonstrated a 90{{nbsp}}nm [[strained-silicon]] process.<ref>{{cite news |title=IBM, Intel wrangle at 90 nm |url=https://www.eetimes.com/document.asp?doc_id=1145379 |accessdate=17 September 2019 |work=[[EE Times]] |date=13 December 2002}}</ref> Fujitsu commercially introduced its 90{{nbsp}}nm process in 2003<ref name=\"fujitsu\">[http://www.fujitsu.com/downloads/MICRO/fma/pr/PressKit/65nmProcessTechnology.pdf 65nm CMOS Process Technology]</ref> followed by TSMC in 2004.<ref>{{cite web |title=90nm Technology |url=https://www.tsmc.com/english/dedicatedFoundry/technology/90nm.htm |publisher=[[TSMC]] |accessdate=30 June 2019}}</ref>\n\n[[Gurtej Sandhu|Gurtej Singh Sandhu]] of Micron Technology initiated the development of [[atomic layer deposition]] high-k [[Thin film|films]] for [[Dynamic random-access memory|DRAM]] memory devices. This helped drive cost-effective implementation of [[semiconductor memory]], starting with 90{{nbsp}}nm [[Semiconductor node|node]] DRAM.<ref name=\"ieee\">{{cite web |title=IEEE Andrew S. Grove Award Recipients |url=https://www.ieee.org/about/awards/bios/grove-recipients.html |website=[[IEEE Andrew S. Grove Award]] |publisher=[[Institute of Electrical and Electronics Engineers]] |accessdate=4 July 2019}}</ref>\n\n==Example: Elpida 90&nbsp;nm DDR2 SDRAM process==\n[[Elpida Memory]]'s 90&nbsp;nm [[DDR2 SDRAM]] process.<ref>Elpida's presentation at Via Technology Forum 2005 and Elpida 2005 Annual Report</ref>\n\n* Use of 300&nbsp;mm wafer size\n* Use of KrF (248&nbsp;nm) lithography with [[optical proximity correction]]\n* 512&nbsp;Mbit\n* 1.8&nbsp;V operation\n* Derivative of earlier 110&nbsp;nm and 100&nbsp;nm processes\n\n==Processors using 90&nbsp;nm process technology==\n* Sony/Toshiba [[Emotion Engine|EE]]+[[PlayStation 2 technical specifications|GS]] ([[PlayStation 2]]) - 2003<ref>{{cite news |title=EMOTION ENGINE\u00ae AND GRAPHICS SYNTHESIZER USED IN THE CORE OF PLAYSTATION\u00ae BECOME ONE CHIP |url=https://www.sie.com/content/dam/corporate/en/corporate/release/pdf/030421be.pdf |accessdate=26 June 2019 |publisher=[[Sony]] |date=April 21, 2003}}</ref>\n* Sony/Toshiba/IBM [[Cell (microprocessor)|Cell Processor]] - 2005\n* IBM [[PowerPC G5#PowerPC 970FX|PowerPC G5 970FX]] - 2004\n* IBM [[PowerPC G5#PowerPC 970MP|PowerPC G5 970MP]] - 2005\n* IBM [[PowerPC G5#PowerPC 970GX|PowerPC G5 970GX]] - 2005\n* IBM [[Xenon (processor)|\"Waternoose\"]] Xbox 360 Processor - 2005\n* Intel [[Pentium 4]] Prescott - 2004-02\n* Intel [[Celeron]] D Prescott-256 - 2004-05\n* Intel [[Pentium M]] [[Dothan (microprocessor)|Dothan]] - 2004-05\n* Intel [[Celeron]] M [[Dothan (microprocessor)|Dothan]]-1024 - 2004-08\n* Intel [[Xeon]] Nocona, Irwindale, Cranford, Potomac, Paxville - 2004-06\n* Intel [[Pentium D]] Smithfield - 2005-05\n* AMD [[Athlon 64]] Winchester, Venice, San Diego, Orleans - 2004-10\n* AMD [[Athlon 64 X2]] Manchester, Toledo, Windsor - 2005-05\n* AMD [[Sempron]] Palermo and Manila - 2004-08\n* AMD [[Turion 64]] Lancaster and Richmond - 2005-03\n* [[NVIDIA]] [[GeForce]] 8800 GTS (G80) - 2006\n* AMD [[Turion 64 X2]] Taylor and Trinidad - 2006-05\n* AMD [[Opteron]] Venus, Troy, and Athens - 2005-08\n* AMD Dual-core [[Opteron]] Denmark, Italy, Egypt, Santa Ana, and Santa Rosa\n* [[VIA C7]] - 2005-05\n* Loongson (Godson) [[Loongson#Godson microprocessor specifications|2\u0415]] STLS2E02 - 2007-04\n* Loongson (Godson) [[Loongson#Godson microprocessor specifications|2F]] STLS2F02 - 2008-07\n* [[MCST-4R]] - 2010-12\n* [[Elbrus-2S+]] - 2011-11\n\n==See also==\n{{Portal|Companies}}\n*[[Photolithography]]\n\n==References==\n{{reflist}}\n\n==External links==\n*[https://web.archive.org/web/20060529035720/http://www.pcworld.com/reviews/article/0,aid,104975,src,ov,00.asp PC World Review]\n*[https://web.archive.org/web/20080531133521/http://www.itworld.com/Comp/1982/030924nano/ Review] [[ITworld]]\n*[https://archive.is/20130102094011/http://investor.com.com/AMD+enters+the+90-nanometer+zone/2100-1006_3-5313410.html AMD]\n*[http://www.keepmedia.com/pubs/ECN/2002/08/01/239576?extID=10032&oliID=213 Fujitsu]{{Dead link|date=September 2018 |bot=InternetArchiveBot |fix-attempted=yes }}\n*[http://www.intel.com/technology/silicon/nanotechnology.htm Intel]\n*[http://www.intel.com/pressroom/archive/releases/20020813tech.htm August, 2002 release by Intel]\n\n{{sequence|\nprev=[[130 nm process|130 nm]]|\nnext=[[65 nm process|65 nm]]|\nlist=[[MOSFET]] [[semiconductor device fabrication|manufacturing processes]]\n}}\n\n{{DEFAULTSORT:90 Nanometre}}\n[[Category:2004 introductions]]\n[[Category:International Technology Roadmap for Semiconductors lithography nodes|*00090]]\n[[Category:American inventions]]\n[[Category:Iranian inventions]]\n\n{{nano-tech-stub}}\n", "text_old": "{{short description|Semiconductor device fabrication technology node}}\n{{About|semiconductor manufacturing|the spaceport with FAA LID code of 90NM|Spaceport America}}\n{{refimprove|date=September 2015}}\n{{Semiconductor manufacturing processes}}\n\nThe '''90&nbsp;[[Nanometre|nm]] process''' refers to the level of [[MOSFET]] ([[CMOS]]) [[fabrication process]] technology that was commercialized by the 2003\u20132005 timeframe, by leading semiconductor companies like [[Toshiba]], [[Sony]], [[Samsung]], [[IBM]], [[Intel]], [[Fujitsu]], [[TSMC]], [[Elpida Memory|Elpida]], [[AMD]], [[Infineon]], [[Texas Instruments]] and [[Micron Technology]].\n\nThe origin of the 90&nbsp;nm value is historical, as it reflects a trend of 70% scaling every 2\u20133 years. The naming is formally determined by the [[International Technology Roadmap for Semiconductors]] (ITRS).\n\nThe 193&nbsp;nm wavelength was introduced by many (but not all) companies for [[photolithography|lithography]] of critical layers mainly during the 90&nbsp;nm node. Yield issues associated with this transition (due to the use of new [[photoresist]]s) were reflected in the high costs associated with this transition.\n\nEven more significantly, the 300&nbsp;mm wafer size became mainstream at the 90&nbsp;nm node. The previous wafer size was 200&nbsp;mm diameter.\n\n==History==\nA 90{{nbsp}}nm [[silicon]] [[MOSFET]] was [[semiconductor device fabrication|fabricated]] by Iranian engineer [[Ghavam Shahidi]] (later [[IBM]] director) with D.A. Antoniadis and H.I. Smith at [[MIT]] in 1988. The device was fabricated using [[X-ray lithography]].<ref>{{cite journal |last1=Shahidi |first1=Ghavam G. |last2=Antoniadis |first2=D. A. |last3=Smith |first3=H. I. |title=Reduction of hot-electron-generated substrate current in sub-100-nm channel length Si MOSFET's |journal=IEEE Transactions on Electron Devices |date=December 1988 |volume=35 |issue=12 |pages=2430\u2013 |doi=10.1109/16.8835}}</ref>\n\nToshiba, Sony and Samsung developed a 90{{nbsp}}nm process during 2001{{ndash}}2002, before being introduced in 2002 for Toshiba's [[eDRAM]] and Samsung's 2{{nbsp}}[[Gibibit|Gb]] [[NAND flash]] memory.<ref>{{cite news |title=Toshiba and Sony Make Major Advances in Semiconductor Process Technologies |url=https://www.toshiba.co.jp/about/press/2002_12/pr0301.htm |accessdate=26 June 2019 |work=[[Toshiba]] |date=3 December 2002}}</ref><ref name=\"samsung2000s\">{{cite web |title=Our Proud Heritage from 2000 to 2009 |url=https://www.samsung.com/semiconductor/about-us/history-03/ |website=[[Samsung Semiconductor]] |publisher=[[Samsung]] |accessdate=25 June 2019}}</ref> IBM demonstrated a 90{{nbsp}}nm [[silicon-on-insulator]] (SOI) [[CMOS]] process, with development led by [[Ghavam Shahidi]], in 2002. The same year, Intel demonstrated a 90{{nbsp}}nm [[strained-silicon]] process.<ref>{{cite news |title=IBM, Intel wrangle at 90 nm |url=https://www.eetimes.com/document.asp?doc_id=1145379 |accessdate=17 September 2019 |work=[[EE Times]] |date=13 December 2002}}</ref> Fujitsu commercially introduced its 90{{nbsp}}nm process in 2003<ref name=\"fujitsu\">[http://www.fujitsu.com/downloads/MICRO/fma/pr/PressKit/65nmProcessTechnology.pdf 65nm CMOS Process Technology]</ref> followed by TSMC in 2004.<ref>{{cite web |title=90nm Technology |url=https://www.tsmc.com/english/dedicatedFoundry/technology/90nm.htm |publisher=[[TSMC]] |accessdate=30 June 2019}}</ref>\n\n[[Gurtej Sandhu|Gurtej Singh Sandhu]] of Micron Technology initiated the development of [[atomic layer deposition]] high-k [[Thin film|films]] for [[Dynamic random-access memory|DRAM]] memory devices. This helped drive cost-effective implementation of [[semiconductor memory]], starting with 90{{nbsp}}nm [[Semiconductor node|node]] DRAM.<ref name=\"ieee\">{{cite web |title=IEEE Andrew S. Grove Award Recipients |url=https://www.ieee.org/about/awards/bios/grove-recipients.html |website=[[IEEE Andrew S. Grove Award]] |publisher=[[Institute of Electrical and Electronics Engineers]] |accessdate=4 July 2019}}</ref>\n\n==Example: Elpida 90&nbsp;nm DDR2 SDRAM process==\n[[Elpida Memory]]'s 90&nbsp;nm [[DDR2 SDRAM]] process.<ref>Elpida's presentation at Via Technology Forum 2005 and Elpida 2005 Annual Report</ref>\n\n* Use of 300&nbsp;mm wafer size\n* Use of KrF (248&nbsp;nm) lithography with [[optical proximity correction]]\n* 512&nbsp;Mbit\n* 1.8&nbsp;V operation\n* Derivative of earlier 110&nbsp;nm and 100&nbsp;nm processes\n\n==Processors using 90&nbsp;nm process technology==\n* Sony/Toshiba [[Emotion Engine|EE]]+[[PlayStation 2 technical specifications|GS]] ([[PlayStation 2]]) - 2003<ref>{{cite news |title=EMOTION ENGINE\u00ae AND GRAPHICS SYNTHESIZER USED IN THE CORE OF PLAYSTATION\u00ae BECOME ONE CHIP |url=https://www.sie.com/content/dam/corporate/en/corporate/release/pdf/030421be.pdf |accessdate=26 June 2019 |publisher=[[Sony]] |date=April 21, 2003}}</ref>\n* Sony/Toshiba/IBM [[Cell (microprocessor)|Cell Processor]] - 2005\n* IBM [[PowerPC G5#PowerPC 970FX|PowerPC G5 970FX]] - 2004\n* IBM [[PowerPC G5#PowerPC 970MP|PowerPC G5 970MP]] - 2005\n* IBM [[PowerPC G5#PowerPC 970GX|PowerPC G5 970GX]] - 2005\n* IBM [[Xenon (processor)|\"Waternoose\"]] Xbox 360 Processor - 2005\n* Intel [[Pentium 4]] Prescott - 2004-02\n* Intel [[Celeron]] D Prescott-256 - 2004-05\n* Intel [[Pentium M]] [[Dothan (microprocessor)|Dothan]] - 2004-05\n* Intel [[Celeron]] M [[Dothan (microprocessor)|Dothan]]-1024 - 2004-08\n* Intel [[Xeon]] Nocona, Irwindale, Cranford, Potomac, Paxville - 2004-06\n* Intel [[Pentium D]] Smithfield - 2005-05\n* AMD [[Athlon 64]] Winchester, Venice, San Diego, Orleans - 2004-10\n* AMD [[Athlon 64 X2]] Manchester, Toledo, Windsor - 2005-05\n* AMD [[Sempron]] Palermo and Manila - 2004-08\n* AMD [[Turion 64]] Lancaster and Richmond - 2005-03\n* [[NVIDIA]] [[GeForce]] 8800 GTS (G80) - 2006\n* AMD [[Turion 64 X2]] Taylor and Trinidad - 2006-05\n* AMD [[Opteron]] Venus, Troy, and Athens - 2005-08\n* AMD Dual-core [[Opteron]] Denmark, Italy, Egypt, Santa Ana, and Santa Rosa\n* [[VIA C7]] - 2005-05\n* Loongson (Godson) [[Loongson#Godson microprocessor specifications|2\u0415]] STLS2E02 - 2007-04\n* Loongson (Godson) [[Loongson#Godson microprocessor specifications|2F]] STLS2F02 - 2008-07\n* [[MCST-4R]] - 2010-12\n* [[Elbrus-2S+]] - 2011-11\n\n==See also==\n{{Portal|Companies}}\n*[[Photolithography]]\n\n==References==\n{{reflist}}\n\n==External links==\n*[https://web.archive.org/web/20060529035720/http://www.pcworld.com/reviews/article/0,aid,104975,src,ov,00.asp PC World Review]\n*[https://web.archive.org/web/20080531133521/http://www.itworld.com/Comp/1982/030924nano/ Review] [[ITworld]]\n*[https://archive.is/20130102094011/http://investor.com.com/AMD+enters+the+90-nanometer+zone/2100-1006_3-5313410.html AMD]\n*[http://www.keepmedia.com/pubs/ECN/2002/08/01/239576?extID=10032&oliID=213 Fujitsu]{{Dead link|date=September 2018 |bot=InternetArchiveBot |fix-attempted=yes }}\n*[http://www.intel.com/technology/silicon/nanotechnology.htm Intel]\n*[http://www.intel.com/pressroom/archive/releases/20020813tech.htm August, 2002 release by Intel]\n\n{{sequence|\nprev=[[130 nm process|130 nm]]|\nnext=[[65 nm process|65 nm]]|\nlist=[[MOSFET]] [[semiconductor device fabrication|manufacturing processes]]\n}}\n\n{{DEFAULTSORT:90 Nanometre}}\n[[Category:2004 introductions]]\n[[Category:International Technology Roadmap for Semiconductors lithography nodes|*00090]]\n[[Category:American inventions]]\n[[Category:Iranian inventions]]\n\n{{nano-tech-stub}}\n", "name_user": "2607:fcc8:630c:8e00:701a:6bc7:2715:8808", "label": "unsafe", "comment": "(die)", "url_page": "//en.wikipedia.org/wiki/90_nm_process"}
