<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC472_NUC442_BSP: StdDriver/inc/i2s.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NUC472_NUC442_BSP<span id="projectnumber">&#160;V3.03.004</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC472/NUC442</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="../../dir_727df3ff8d6c08f79694ae8f401a0b8b.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">i2s.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../da/d08/_n_u_c472__442_8h_source.html">NUC472_442.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for i2s.h:</div>
<div class="dyncontent">
<div class="center"><img src="../../d6/dfa/i2s_8h__incl.png" border="0" usemap="#a_std_driver_2inc_2i2s_8h" alt=""/></div>
<map name="a_std_driver_2inc_2i2s_8h" id="a_std_driver_2inc_2i2s_8h">
<area shape="rect" title=" " alt="" coords="1355,5,1482,32"/>
<area shape="rect" href="../../da/d08/_n_u_c472__442_8h.html" title="NUC472/NUC442 peripheral access layer header file. This file contains all the peripheral register&#39;s d..." alt="" coords="1364,80,1473,107"/>
<area shape="rect" title=" " alt="" coords="5,155,96,181"/>
<area shape="rect" href="../../d1/d5e/system___n_u_c472__442_8h.html" title="NUC472/NUC442 system clock definition file." alt="" coords="121,155,279,181"/>
<area shape="rect" title=" " alt="" coords="226,229,291,256"/>
<area shape="rect" href="../../d9/d87/sys_8h.html" title="NUC472/NUC442 SYS Header File." alt="" coords="355,155,410,181"/>
<area shape="rect" href="../../d3/d89/clk_8h.html" title="NUC472/NUC442 CLK Header File." alt="" coords="435,155,485,181"/>
<area shape="rect" href="../../dc/d2f/acmp_8h.html" title="NUC472/NUC442 Analog Comparator(ACMP) driver header file." alt="" coords="510,155,575,181"/>
<area shape="rect" href="../../d7/d19/adc_8h.html" title="NUC472/NUC442 ADC driver header file." alt="" coords="599,155,654,181"/>
<area shape="rect" href="../../da/da5/eadc_8h.html" title="NUC472/NUC442 EADC driver header file." alt="" coords="679,155,740,181"/>
<area shape="rect" href="../../d0/dda/cap_8h.html" title="NUC470 series Image Capture Driver Header File." alt="" coords="765,155,819,181"/>
<area shape="rect" href="../../da/da0/crypto_8h.html" title="Cryptographic Accelerator driver header file." alt="" coords="844,155,913,181"/>
<area shape="rect" href="../../d1/d47/pdma_8h.html" title="NUC472/NUC442 PDMA driver header file." alt="" coords="938,155,1003,181"/>
<area shape="rect" href="../../da/d96/ebi_8h.html" title="NUC472/NUC442 EBI driver header file." alt="" coords="1028,155,1079,181"/>
<area shape="rect" href="../../d6/d55/emac_8h.html" title="NUC472/NUC442 EMAC driver header file." alt="" coords="1103,155,1169,181"/>
<area shape="rect" href="../../dc/d00/fmc_8h.html" title="NUC472/NUC442 Flash Memory Controller Driver Header File." alt="" coords="1193,155,1247,181"/>
<area shape="rect" href="../../d6/d7c/gpio_8h.html" title="NUC472/NUC442 GPIO driver header file." alt="" coords="1271,155,1329,181"/>
<area shape="rect" href="../../d5/daf/i2c_8h.html" title="NUC472/NUC442 I2C driver header file." alt="" coords="1353,155,1404,181"/>
<area shape="rect" href="../../d6/db9/pwm_8h.html" title="NUC472/NUC442 PWM driver header file." alt="" coords="1429,155,1489,181"/>
<area shape="rect" href="../../dc/d9b/epwm_8h.html" title="NUC472/NUC442 EPWM driver header file." alt="" coords="1513,155,1580,181"/>
<area shape="rect" href="../../dc/d1b/rtc_8h.html" title="NUC472/NUC442 RTC driver header file." alt="" coords="1604,155,1652,181"/>
<area shape="rect" href="../../d9/d50/sc_8h.html" title="NUC472/NUC442 Smartcard (SC) driver header file." alt="" coords="1677,155,1723,181"/>
<area shape="rect" href="../../dc/d0b/scuart_8h.html" title=" " alt="" coords="1748,155,1817,181"/>
<area shape="rect" href="../../da/d87/spi_8h.html" title="NUC472/NUC442 SPI driver header file." alt="" coords="1841,155,1892,181"/>
<area shape="rect" href="../../d5/dd0/timer_8h.html" title="NUC472/NUC442 TIMER driver header file." alt="" coords="1917,155,1979,181"/>
<area shape="rect" href="../../d2/d86/uart_8h.html" title="NUC472/NUC442 UART driver header file." alt="" coords="2003,155,2058,181"/>
<area shape="rect" href="../../da/ddf/usbd_8h.html" title="NUC472/NUC442 USBD driver header file." alt="" coords="2083,155,2144,181"/>
<area shape="rect" href="../../d0/de2/wdt_8h.html" title="NUC472/NUC442 WDT driver header file." alt="" coords="2168,155,2221,181"/>
<area shape="rect" href="../../dd/d09/wwdt_8h.html" title="NUC472/NUC442 WWDT driver header file." alt="" coords="2246,155,2309,181"/>
<area shape="rect" href="../../d7/da8/can_8h.html" title="NUC472/NUC442 CAN driver header file." alt="" coords="2333,155,2387,181"/>
<area shape="rect" href="../../d6/d23/sd_8h.html" title="NUC472/NUC442 SD driver header file." alt="" coords="2411,155,2458,181"/>
<area shape="rect" href="../../d8/d29/ps2_8h.html" title="NUC472/NUC442 PS2 Driver Header File." alt="" coords="2482,155,2537,181"/>
<area shape="rect" href="../../dc/de6/crc_8h.html" title="NUC472/NUC442 series CRC driver header file." alt="" coords="2561,155,2612,181"/>
<area shape="rect" title=" " alt="" coords="2404,229,2465,256"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/d7b/i2s_8h__dep__incl.png" border="0" usemap="#a_std_driver_2inc_2i2s_8hdep" alt=""/></div>
<map name="a_std_driver_2inc_2i2s_8hdep" id="a_std_driver_2inc_2i2s_8hdep">
<area shape="rect" title=" " alt="" coords="3684,5,3811,32"/>
<area shape="rect" href="../../da/d08/_n_u_c472__442_8h.html" title="NUC472/NUC442 peripheral access layer header file. This file contains all the peripheral register&#39;s d..." alt="" coords="3654,80,3841,121"/>
<area shape="rect" href="../../d6/d83/system___n_u_c472__442_8c.html" title="NUC472/NUC442 system clock init code and assert handler." alt="" coords="5,169,241,211"/>
<area shape="rect" href="../../d8/de4/sclib_8h.html" title="Smartcard library header file." alt="" coords="266,169,410,211"/>
<area shape="rect" href="../../d8/d29/ps2_8h.html" title="NUC472/NUC442 PS2 Driver Header File." alt="" coords="434,177,565,203"/>
<area shape="rect" href="../../d8/db0/ps2_8c.html" title=" " alt="" coords="484,259,616,285"/>
<area shape="rect" href="../../d3/df1/acmp_8c.html" title="NUC472/NUC442 Analog Comparator(ACMP) driver source file." alt="" coords="640,177,783,203"/>
<area shape="rect" href="../../de/d01/adc_8c.html" title="NUC472/NUC442 ADC driver source file." alt="" coords="807,177,939,203"/>
<area shape="rect" href="../../d0/dd7/can_8c.html" title="NUC472/NUC442 CAN driver source file." alt="" coords="963,177,1095,203"/>
<area shape="rect" href="../../da/d9b/cap_8c.html" title="NUC472/NUC442 CAP driver source file." alt="" coords="1119,177,1251,203"/>
<area shape="rect" href="../../de/da0/clk_8c.html" title="NUC472/NUC442 CLK driver source file." alt="" coords="1275,177,1403,203"/>
<area shape="rect" href="../../d8/d13/crc_8c.html" title="NUC472/NUC442 CRC driver source file." alt="" coords="1428,177,1557,203"/>
<area shape="rect" href="../../df/dee/crypto_8c.html" title="Cryptographic Accelerator driver source file." alt="" coords="1582,177,1729,203"/>
<area shape="rect" href="../../d2/d01/eadc_8c.html" title="NUC472/NUC442 EADC driver source file." alt="" coords="1753,177,1891,203"/>
<area shape="rect" href="../../d1/d7e/ebi_8c.html" title="NUC472/NUC442 EBI driver source file." alt="" coords="1915,177,2043,203"/>
<area shape="rect" href="../../dc/def/emac_8c.html" title="NUC472/NUC442 EMAC driver source file." alt="" coords="2068,177,2211,203"/>
<area shape="rect" href="../../de/d46/epwm_8c.html" title="NUC472/NUC442 EPWM driver source file." alt="" coords="2235,177,2380,203"/>
<area shape="rect" href="../../d0/dbc/fmc_8c.html" title="NUC472/NUC442 FMC driver source file." alt="" coords="2404,177,2536,203"/>
<area shape="rect" href="../../d8/da0/gpio_8c.html" title="NUC472/NUC442 GPIO driver source file." alt="" coords="2560,177,2695,203"/>
<area shape="rect" href="../../d9/dcb/i2c_8c.html" title="NUC472/NUC442 I2C driver source file." alt="" coords="2719,177,2847,203"/>
<area shape="rect" href="../../d8/d6d/i2s_8c.html" title=" " alt="" coords="2871,177,2999,203"/>
<area shape="rect" href="../../d2/d14/pdma_8c.html" title="NUC472/NUC442 PDMA driver source file." alt="" coords="3024,177,3167,203"/>
<area shape="rect" href="../../de/d5c/pwm_8c.html" title="NUC472/NUC442 PWM driver source file." alt="" coords="3191,177,3330,203"/>
<area shape="rect" href="../../d3/d3d/retarget_8c.html" title="NUC472/NUC442 Debug Port and Semihost Setting Source File." alt="" coords="3354,177,3509,203"/>
<area shape="rect" href="../../d4/dcc/rtc_8c.html" title="NUC472/NUC442 RTC driver source file." alt="" coords="3533,177,3660,203"/>
<area shape="rect" href="../../df/d60/sc_8c.html" title="NUC472/NUC442 Smartcard(SC) driver source file." alt="" coords="3685,177,3810,203"/>
<area shape="rect" href="../../df/d4a/scuart_8c.html" title="NUC472/NUC442 Smartcard UART mode (SCUART) driver source file." alt="" coords="3834,177,3981,203"/>
<area shape="rect" href="../../df/d7c/sd_8c.html" title="NUC472/NUC442 SD driver source file." alt="" coords="4005,177,4130,203"/>
<area shape="rect" href="../../da/d00/spi_8c.html" title="NUC472/NUC442 SPI driver source file." alt="" coords="4154,177,4282,203"/>
<area shape="rect" href="../../d8/d91/sys_8c.html" title="NUC472/NUC442 SYS driver source file." alt="" coords="4307,177,4439,203"/>
<area shape="rect" href="../../df/d41/timer_8c.html" title="NUC472/NUC442 TIMER driver source file." alt="" coords="4463,177,4603,203"/>
<area shape="rect" href="../../d1/d87/uart_8c.html" title="NUC472/NUC442 UART driver source file." alt="" coords="4627,177,4761,203"/>
<area shape="rect" href="../../dc/dd9/usbd_8c.html" title="NUC472/NUC442 USBD driver source file." alt="" coords="4785,177,4923,203"/>
<area shape="rect" href="../../db/d1a/wdt_8c.html" title="NUC472/NUC442 WDT driver source file." alt="" coords="4947,177,5078,203"/>
<area shape="rect" href="../../d9/d90/wwdt_8c.html" title="NUC472/NUC442 WWDT driver source file." alt="" coords="5103,177,5243,203"/>
<area shape="rect" href="../../da/dca/uac__core_8c.html" title=" " alt="" coords="5267,169,5502,211"/>
<area shape="rect" href="../../da/dd9/uac__driver_8c.html" title="NUC472/NUC442 MCU USB Host Audio Class driver." alt="" coords="5526,169,5761,211"/>
<area shape="rect" href="../../dc/dea/uac__parser_8c.html" title="NUC472/NUC442 MCU USB Host Audio Class driver." alt="" coords="5785,169,6019,211"/>
<area shape="rect" href="../../de/d48/usbh__core_8c.html" title="NUC472/NUC442 MCU USB Host Library core." alt="" coords="6043,169,6222,211"/>
<area shape="rect" href="../../da/df8/usbh__debug_8c.html" title="NUC472/NUC442 MCU USB Host library." alt="" coords="6246,169,6425,211"/>
<area shape="rect" href="../../db/dee/usbh__hub_8c.html" title="NUC472/NUC442 MCU USB Host Library Hub class driver." alt="" coords="6449,169,6627,211"/>
<area shape="rect" href="../../d2/d1c/usbh__ohci_8c.html" title="NUC472/NUC442 MCU USB Host OHCI driver." alt="" coords="6651,169,6830,211"/>
<area shape="rect" href="../../d5/d7e/usbh__support_8c.html" title=" " alt="" coords="6854,169,7033,211"/>
<area shape="rect" href="../../d0/d8a/hid__core_8c.html" title="NUC472/NUC442 MCU USB Host HID library core." alt="" coords="7057,169,7227,211"/>
<area shape="rect" href="../../d3/d98/hid__driver_8c.html" title="NUC472/NUC442 MCU USB Host HID driver." alt="" coords="7251,169,7422,211"/>
<area shape="rect" href="../../d8/d4b/lw__umass_8c.html" title="Light&#45;weight USB mass storage class driver." alt="" coords="7447,169,7619,211"/>
<area shape="rect" href="../../d8/d25/lw__usbh_8c.html" title="Light&#45;Weight USB Host driver." alt="" coords="7643,169,7815,211"/>
<area shape="rect" href="../../d0/d4c/_umas_debug_8c.html" title="NUC472/NUC442 MCU USB Host Mass Storage Library." alt="" coords="7839,169,8047,211"/>
<area shape="rect" href="../../d8/d9e/_umas_driver_8c.html" title="NUC472/NUC442 MCU USB Host Mass Storage Library." alt="" coords="8071,169,8279,211"/>
<area shape="rect" href="../../d7/d66/_umas_protocol_8c.html" title="NUC472/NUC442 MCU USB Host Mass Storage Library." alt="" coords="8303,169,8511,211"/>
</map>
</div>
</div>
<p><a href="../../d1/da9/i2s_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga16a3b0b93108bdb28622ee1fde406e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16a3b0b93108bdb28622ee1fde406e74">I2S_DATABIT_8</a></td></tr>
<tr class="separator:ga16a3b0b93108bdb28622ee1fde406e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2e8e7bb14ae7fc7d54f2ac07bf77c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaef2e8e7bb14ae7fc7d54f2ac07bf77c0">I2S_DATABIT_16</a></td></tr>
<tr class="separator:gaef2e8e7bb14ae7fc7d54f2ac07bf77c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0957bf6df26d41575d56e746a2ea796c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0957bf6df26d41575d56e746a2ea796c">I2S_DATABIT_24</a></td></tr>
<tr class="separator:ga0957bf6df26d41575d56e746a2ea796c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c322dcbc158cc7164c07e9f2c40c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40c322dcbc158cc7164c07e9f2c40c80">I2S_DATABIT_32</a></td></tr>
<tr class="separator:ga40c322dcbc158cc7164c07e9f2c40c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c732d1467300d87c582a1497e8dbadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3c732d1467300d87c582a1497e8dbadf">I2S_MONO</a></td></tr>
<tr class="separator:ga3c732d1467300d87c582a1497e8dbadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e34ebc83183644aa54cc124b769a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga07e34ebc83183644aa54cc124b769a43">I2S_STEREO</a></td></tr>
<tr class="separator:ga07e34ebc83183644aa54cc124b769a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bd7a06f57d0d9d378c8dce4341123c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3bd7a06f57d0d9d378c8dce4341123c">I2S_FORMAT_MSB</a></td></tr>
<tr class="separator:gac3bd7a06f57d0d9d378c8dce4341123c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90345ca5444dd0dbed2eccb431a3842b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90345ca5444dd0dbed2eccb431a3842b">I2S_FORMAT_I2S</a></td></tr>
<tr class="separator:ga90345ca5444dd0dbed2eccb431a3842b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00368aa8afaa63df1f2a7e95dd2e57e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga00368aa8afaa63df1f2a7e95dd2e57e1">I2S_FORMAT_PCMB</a></td></tr>
<tr class="separator:ga00368aa8afaa63df1f2a7e95dd2e57e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cd35edde095b4f8949ba5f513b53e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad1cd35edde095b4f8949ba5f513b53e8">I2S_FORMAT_PCMA</a></td></tr>
<tr class="separator:gad1cd35edde095b4f8949ba5f513b53e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad03d0520c523bba432dfbad386a66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadad03d0520c523bba432dfbad386a66a">I2S_PCM</a></td></tr>
<tr class="separator:gadad03d0520c523bba432dfbad386a66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e53e1cb303eb80ee5483c435a35eabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2e53e1cb303eb80ee5483c435a35eabb">I2S_I2S</a></td></tr>
<tr class="separator:ga2e53e1cb303eb80ee5483c435a35eabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e5624a40dc8eda3599288c8cff2f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf9e5624a40dc8eda3599288c8cff2f22">I2S_MODE_SLAVE</a></td></tr>
<tr class="separator:gaf9e5624a40dc8eda3599288c8cff2f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8327f554a7500ea441a48b9eb05b7411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8327f554a7500ea441a48b9eb05b7411">I2S_MODE_MASTER</a></td></tr>
<tr class="separator:ga8327f554a7500ea441a48b9eb05b7411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae690402b0ccf08e5061ac7c70713b02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae690402b0ccf08e5061ac7c70713b02e">I2S_FIFO_TX_LEVEL_WORD_0</a></td></tr>
<tr class="separator:gae690402b0ccf08e5061ac7c70713b02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3d3546c16ffc55143f50a7d0bac1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabc3d3546c16ffc55143f50a7d0bac1b1">I2S_FIFO_TX_LEVEL_WORD_1</a></td></tr>
<tr class="separator:gabc3d3546c16ffc55143f50a7d0bac1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e11a5a6f00ff1d1f5e7d2200398ae95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5e11a5a6f00ff1d1f5e7d2200398ae95">I2S_FIFO_TX_LEVEL_WORD_2</a></td></tr>
<tr class="separator:ga5e11a5a6f00ff1d1f5e7d2200398ae95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de9d5e6b4dce97f258b2e2078588494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8de9d5e6b4dce97f258b2e2078588494">I2S_FIFO_TX_LEVEL_WORD_3</a></td></tr>
<tr class="separator:ga8de9d5e6b4dce97f258b2e2078588494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6863a0ff29cc94481751f598dee85b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6863a0ff29cc94481751f598dee85b6e">I2S_FIFO_TX_LEVEL_WORD_4</a></td></tr>
<tr class="separator:ga6863a0ff29cc94481751f598dee85b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d5e5a49dae1f7e894f15391d27be07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf3d5e5a49dae1f7e894f15391d27be07">I2S_FIFO_TX_LEVEL_WORD_5</a></td></tr>
<tr class="separator:gaf3d5e5a49dae1f7e894f15391d27be07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb4e7160ab1f40914cd0b9627f6b3fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaebb4e7160ab1f40914cd0b9627f6b3fa">I2S_FIFO_TX_LEVEL_WORD_6</a></td></tr>
<tr class="separator:gaebb4e7160ab1f40914cd0b9627f6b3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa706e268aaf4480d598abfb276117753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa706e268aaf4480d598abfb276117753">I2S_FIFO_TX_LEVEL_WORD_7</a></td></tr>
<tr class="separator:gaa706e268aaf4480d598abfb276117753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8bce7fee3a62d2713b8c47934a8e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1f8bce7fee3a62d2713b8c47934a8e1e">I2S_FIFO_RX_LEVEL_WORD_1</a></td></tr>
<tr class="separator:ga1f8bce7fee3a62d2713b8c47934a8e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679b7193dcfe9b8d5bd0a5ea43136a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga679b7193dcfe9b8d5bd0a5ea43136a8c">I2S_FIFO_RX_LEVEL_WORD_2</a></td></tr>
<tr class="separator:ga679b7193dcfe9b8d5bd0a5ea43136a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5790bce060f7ae4ffdc17f3198d38929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5790bce060f7ae4ffdc17f3198d38929">I2S_FIFO_RX_LEVEL_WORD_3</a></td></tr>
<tr class="separator:ga5790bce060f7ae4ffdc17f3198d38929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48977a3b31ec580b64405b662643473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac48977a3b31ec580b64405b662643473">I2S_FIFO_RX_LEVEL_WORD_4</a></td></tr>
<tr class="separator:gac48977a3b31ec580b64405b662643473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf394d2cd666d3aeb99dd5eeddebd68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaddf394d2cd666d3aeb99dd5eeddebd68">I2S_FIFO_RX_LEVEL_WORD_5</a></td></tr>
<tr class="separator:gaddf394d2cd666d3aeb99dd5eeddebd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf34eacd8bbe6d58f58254c30df0b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadcf34eacd8bbe6d58f58254c30df0b4b">I2S_FIFO_RX_LEVEL_WORD_6</a></td></tr>
<tr class="separator:gadcf34eacd8bbe6d58f58254c30df0b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7988bdaa945b384d4fe7142643e47b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7988bdaa945b384d4fe7142643e47b61">I2S_FIFO_RX_LEVEL_WORD_7</a></td></tr>
<tr class="separator:ga7988bdaa945b384d4fe7142643e47b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbad84abe81f152487d8b62f73ff2e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadbad84abe81f152487d8b62f73ff2e4b">I2S_FIFO_RX_LEVEL_WORD_8</a></td></tr>
<tr class="separator:gadbad84abe81f152487d8b62f73ff2e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467f1018ffb78a394313b9ec17a8f3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga467f1018ffb78a394313b9ec17a8f3d5">I2S_MONO_RIGHT</a></td></tr>
<tr class="separator:ga467f1018ffb78a394313b9ec17a8f3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc83a3e0c699e5b04c5f1a73235bc8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafc83a3e0c699e5b04c5f1a73235bc8f9">I2S_MONO_LEFT</a></td></tr>
<tr class="separator:gafc83a3e0c699e5b04c5f1a73235bc8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bad1d3eaf5f184bc422679b4734dd21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bad1d3eaf5f184bc422679b4734dd21">I2S_RIGHT</a></td></tr>
<tr class="separator:ga7bad1d3eaf5f184bc422679b4734dd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3022a51ef09ad1a4f1b383a6f972a784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d8a/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3022a51ef09ad1a4f1b383a6f972a784">I2S_LEFT</a></td></tr>
<tr class="separator:ga3022a51ef09ad1a4f1b383a6f972a784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccd2d656def2fb743d8863b9f82334a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabccd2d656def2fb743d8863b9f82334a">I2S_ENABLE_TXDMA</a>(i2s)</td></tr>
<tr class="memdesc:gabccd2d656def2fb743d8863b9f82334a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S Tx DMA function. I2S requests DMA to transfer data to Tx FIFO.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabccd2d656def2fb743d8863b9f82334a">More...</a><br /></td></tr>
<tr class="separator:gabccd2d656def2fb743d8863b9f82334a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63a5cf01e2331943aff250913dd1e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf63a5cf01e2331943aff250913dd1e02">I2S_DISABLE_TXDMA</a>(i2s)</td></tr>
<tr class="memdesc:gaf63a5cf01e2331943aff250913dd1e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S Tx DMA function. I2S requests DMA to transfer data to Tx FIFO.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf63a5cf01e2331943aff250913dd1e02">More...</a><br /></td></tr>
<tr class="separator:gaf63a5cf01e2331943aff250913dd1e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed89559595e4e43a54937858f0173614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaed89559595e4e43a54937858f0173614">I2S_ENABLE_RXDMA</a>(i2s)</td></tr>
<tr class="memdesc:gaed89559595e4e43a54937858f0173614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S Rx DMA function. I2S requests DMA to transfer data from Rx FIFO.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaed89559595e4e43a54937858f0173614">More...</a><br /></td></tr>
<tr class="separator:gaed89559595e4e43a54937858f0173614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253cf82861d46a67f134646e7ecd1154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga253cf82861d46a67f134646e7ecd1154">I2S_DISABLE_RXDMA</a>(i2s)</td></tr>
<tr class="memdesc:ga253cf82861d46a67f134646e7ecd1154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S Rx DMA function. I2S requests DMA to transfer data from Rx FIFO.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga253cf82861d46a67f134646e7ecd1154">More...</a><br /></td></tr>
<tr class="separator:ga253cf82861d46a67f134646e7ecd1154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4297a7a28cf99338b059a80505eedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e4297a7a28cf99338b059a80505eedb">I2S_ENABLE_TX</a>(i2s)</td></tr>
<tr class="memdesc:ga3e4297a7a28cf99338b059a80505eedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S Tx function .  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e4297a7a28cf99338b059a80505eedb">More...</a><br /></td></tr>
<tr class="separator:ga3e4297a7a28cf99338b059a80505eedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a15d394f32b78845e8f1b0fa653722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga88a15d394f32b78845e8f1b0fa653722">I2S_DISABLE_TX</a>(i2s)</td></tr>
<tr class="memdesc:ga88a15d394f32b78845e8f1b0fa653722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S Tx function .  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga88a15d394f32b78845e8f1b0fa653722">More...</a><br /></td></tr>
<tr class="separator:ga88a15d394f32b78845e8f1b0fa653722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fa631bb1e38e07e0ed93ac0fdaa656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12fa631bb1e38e07e0ed93ac0fdaa656">I2S_ENABLE_RX</a>(i2s)</td></tr>
<tr class="memdesc:ga12fa631bb1e38e07e0ed93ac0fdaa656"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S Rx function .  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12fa631bb1e38e07e0ed93ac0fdaa656">More...</a><br /></td></tr>
<tr class="separator:ga12fa631bb1e38e07e0ed93ac0fdaa656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b22ec50416a496059ca44a371c27d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0b22ec50416a496059ca44a371c27d0">I2S_DISABLE_RX</a>(i2s)</td></tr>
<tr class="memdesc:gaa0b22ec50416a496059ca44a371c27d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S Rx function .  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0b22ec50416a496059ca44a371c27d0">More...</a><br /></td></tr>
<tr class="separator:gaa0b22ec50416a496059ca44a371c27d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf3dec7fe35e63ec0afd5de0141dc60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabdf3dec7fe35e63ec0afd5de0141dc60">I2S_ENABLE_TX_MUTE</a>(i2s)</td></tr>
<tr class="memdesc:gabdf3dec7fe35e63ec0afd5de0141dc60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Tx Mute function .  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabdf3dec7fe35e63ec0afd5de0141dc60">More...</a><br /></td></tr>
<tr class="separator:gabdf3dec7fe35e63ec0afd5de0141dc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae4de37b7d31158703d4c709a017da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7bae4de37b7d31158703d4c709a017da">I2S_DISABLE_TX_MUTE</a>(i2s)</td></tr>
<tr class="memdesc:ga7bae4de37b7d31158703d4c709a017da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Tx Mute function .  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7bae4de37b7d31158703d4c709a017da">More...</a><br /></td></tr>
<tr class="separator:ga7bae4de37b7d31158703d4c709a017da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fa906a864b3da32b2276b54d25cf62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga96fa906a864b3da32b2276b54d25cf62">I2S_CLR_TX_FIFO</a>(i2s)</td></tr>
<tr class="memdesc:ga96fa906a864b3da32b2276b54d25cf62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Tx FIFO. Internal pointer is reset to FIFO start point.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga96fa906a864b3da32b2276b54d25cf62">More...</a><br /></td></tr>
<tr class="separator:ga96fa906a864b3da32b2276b54d25cf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1675657efdbbdeb7a0e9331f04db4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae1675657efdbbdeb7a0e9331f04db4e9">I2S_CLR_RX_FIFO</a>(i2s)</td></tr>
<tr class="memdesc:gae1675657efdbbdeb7a0e9331f04db4e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Rx FIFO. Internal pointer is reset to FIFO start point.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae1675657efdbbdeb7a0e9331f04db4e9">More...</a><br /></td></tr>
<tr class="separator:gae1675657efdbbdeb7a0e9331f04db4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e977d69967307b8e93e382128ad635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga07e977d69967307b8e93e382128ad635">I2S_WRITE_TX_FIFO</a>(i2s,  u32Data)</td></tr>
<tr class="memdesc:ga07e977d69967307b8e93e382128ad635"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to I2S Tx FIFO.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga07e977d69967307b8e93e382128ad635">More...</a><br /></td></tr>
<tr class="separator:ga07e977d69967307b8e93e382128ad635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ef8a810ac579536e013b0b58fb97c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa1ef8a810ac579536e013b0b58fb97c8">I2S_READ_RX_FIFO</a>(i2s)</td></tr>
<tr class="memdesc:gaa1ef8a810ac579536e013b0b58fb97c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Rx FIFO.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa1ef8a810ac579536e013b0b58fb97c8">More...</a><br /></td></tr>
<tr class="separator:gaa1ef8a810ac579536e013b0b58fb97c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cff37a34192b7b63c191d3be449dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10cff37a34192b7b63c191d3be449dcd">I2S_GET_INT_FLAG</a>(i2s,  u32Mask)</td></tr>
<tr class="memdesc:ga10cff37a34192b7b63c191d3be449dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the interrupt flag according to the mask parameter.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10cff37a34192b7b63c191d3be449dcd">More...</a><br /></td></tr>
<tr class="separator:ga10cff37a34192b7b63c191d3be449dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f01e32b37fe0de7401f543545a7f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10f01e32b37fe0de7401f543545a7f38">I2S_CLR_INT_FLAG</a>(i2s,  u32Mask)</td></tr>
<tr class="memdesc:ga10f01e32b37fe0de7401f543545a7f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function clears the interrupt flag according to the mask parameter.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10f01e32b37fe0de7401f543545a7f38">More...</a><br /></td></tr>
<tr class="separator:ga10f01e32b37fe0de7401f543545a7f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc426b52909ae78777b737aa334a5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3dc426b52909ae78777b737aa334a5fd">I2S_GET_TX_FIFO_LEVEL</a>(i2s)</td></tr>
<tr class="memdesc:ga3dc426b52909ae78777b737aa334a5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transmit FIFO level.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3dc426b52909ae78777b737aa334a5fd">More...</a><br /></td></tr>
<tr class="separator:ga3dc426b52909ae78777b737aa334a5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7185b914261b1b34067aa6ad7499d300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7185b914261b1b34067aa6ad7499d300">I2S_GET_RX_FIFO_LEVEL</a>(i2s)</td></tr>
<tr class="memdesc:ga7185b914261b1b34067aa6ad7499d300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get receive FIFO level.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7185b914261b1b34067aa6ad7499d300">More...</a><br /></td></tr>
<tr class="separator:ga7185b914261b1b34067aa6ad7499d300"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga4a998e299348d2890d3f78a2844d1fc7"><td class="memItemLeft" align="right" valign="top">static __INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4a998e299348d2890d3f78a2844d1fc7">I2S_ENABLE_TX_ZCD</a> (<a class="el" href="../../de/d2c/struct_i2_s___t.html">I2S_T</a> *i2s, uint32_t u32ChMask)</td></tr>
<tr class="memdesc:ga4a998e299348d2890d3f78a2844d1fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable zero cross detect function.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4a998e299348d2890d3f78a2844d1fc7">More...</a><br /></td></tr>
<tr class="separator:ga4a998e299348d2890d3f78a2844d1fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a363f7a1b0064773f7120157a711ff8"><td class="memItemLeft" align="right" valign="top">static __INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a363f7a1b0064773f7120157a711ff8">I2S_DISABLE_TX_ZCD</a> (<a class="el" href="../../de/d2c/struct_i2_s___t.html">I2S_T</a> *i2s, uint32_t u32ChMask)</td></tr>
<tr class="memdesc:ga8a363f7a1b0064773f7120157a711ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable zero cross detect function.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a363f7a1b0064773f7120157a711ff8">More...</a><br /></td></tr>
<tr class="separator:ga8a363f7a1b0064773f7120157a711ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4175ba04978e9ded5a971d842a5ca9"><td class="memItemLeft" align="right" valign="top">static __INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3f4175ba04978e9ded5a971d842a5ca9">I2S_SET_MONO_RX_CHANNEL</a> (<a class="el" href="../../de/d2c/struct_i2_s___t.html">I2S_T</a> *i2s, uint32_t u32Ch)</td></tr>
<tr class="memdesc:ga3f4175ba04978e9ded5a971d842a5ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the recording source channel when mono mode is used.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3f4175ba04978e9ded5a971d842a5ca9">More...</a><br /></td></tr>
<tr class="separator:ga3f4175ba04978e9ded5a971d842a5ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567ef5ef468872c202072b9d804c39b8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga567ef5ef468872c202072b9d804c39b8">I2S_Open</a> (<a class="el" href="../../de/d2c/struct_i2_s___t.html">I2S_T</a> *i2s, uint32_t u32MasterSlave, uint32_t u32SampleRate, uint32_t u32WordWidth, uint32_t u32Channels, uint32_t u32DataFormat, uint32_t u32AudioInterface)</td></tr>
<tr class="memdesc:ga567ef5ef468872c202072b9d804c39b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures some parameters of I2S interface for general purpose use. The sample rate may not be used from the parameter, it depends on system's clock settings, but real sample rate used by system will be returned for reference.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga567ef5ef468872c202072b9d804c39b8">More...</a><br /></td></tr>
<tr class="separator:ga567ef5ef468872c202072b9d804c39b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84ff96acd5f1438a0cc729c417bc34f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad84ff96acd5f1438a0cc729c417bc34f">I2S_Close</a> (<a class="el" href="../../de/d2c/struct_i2_s___t.html">I2S_T</a> *i2s)</td></tr>
<tr class="memdesc:gad84ff96acd5f1438a0cc729c417bc34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S function and I2S clock.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad84ff96acd5f1438a0cc729c417bc34f">More...</a><br /></td></tr>
<tr class="separator:gad84ff96acd5f1438a0cc729c417bc34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e00390427b02a36b32ed7502916b1f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab5e00390427b02a36b32ed7502916b1f">I2S_EnableInt</a> (<a class="el" href="../../de/d2c/struct_i2_s___t.html">I2S_T</a> *i2s, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gab5e00390427b02a36b32ed7502916b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables the interrupt according to the mask parameter.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab5e00390427b02a36b32ed7502916b1f">More...</a><br /></td></tr>
<tr class="separator:gab5e00390427b02a36b32ed7502916b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e3090c693643f79a825207d4a9c373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga73e3090c693643f79a825207d4a9c373">I2S_DisableInt</a> (<a class="el" href="../../de/d2c/struct_i2_s___t.html">I2S_T</a> *i2s, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga73e3090c693643f79a825207d4a9c373"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables the interrupt according to the mask parameter.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga73e3090c693643f79a825207d4a9c373">More...</a><br /></td></tr>
<tr class="separator:ga73e3090c693643f79a825207d4a9c373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab357fc39ab3aca96ae0e74b7a60373a0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab357fc39ab3aca96ae0e74b7a60373a0">I2S_EnableMCLK</a> (<a class="el" href="../../de/d2c/struct_i2_s___t.html">I2S_T</a> *i2s, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gab357fc39ab3aca96ae0e74b7a60373a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCLK .  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab357fc39ab3aca96ae0e74b7a60373a0">More...</a><br /></td></tr>
<tr class="separator:gab357fc39ab3aca96ae0e74b7a60373a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac2a05b2ddbd46803ddcab2f557058c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaac2a05b2ddbd46803ddcab2f557058c">I2S_DisableMCLK</a> (<a class="el" href="../../de/d2c/struct_i2_s___t.html">I2S_T</a> *i2s)</td></tr>
<tr class="memdesc:gaaac2a05b2ddbd46803ddcab2f557058c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCLK .  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaac2a05b2ddbd46803ddcab2f557058c">More...</a><br /></td></tr>
<tr class="separator:gaaac2a05b2ddbd46803ddcab2f557058c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb1acaf8e6fb54cecd6420756e99c00"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3bb1acaf8e6fb54cecd6420756e99c00">I2S_SetFIFO</a> (<a class="el" href="../../de/d2c/struct_i2_s___t.html">I2S_T</a> *i2s, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:ga3bb1acaf8e6fb54cecd6420756e99c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="../../d4/d73/group___n_u_c472__442___i2_s___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3bb1acaf8e6fb54cecd6420756e99c00">More...</a><br /></td></tr>
<tr class="separator:ga3bb1acaf8e6fb54cecd6420756e99c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Mar 6 2023 17:01:57 for NUC472_NUC442_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
