{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539281762039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539281762040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 15:16:01 2018 " "Processing started: Thu Oct 11 15:16:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539281762040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539281762040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_project_wrapper_de2 -c nios2_project_wrapper_de2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_project_wrapper_de2 -c nios2_project_wrapper_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539281762040 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539281762421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_project_wrapper_de2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_project_wrapper_de2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_project_wrapper_de2-behavioral " "Found design unit 1: nios2_project_wrapper_de2-behavioral" {  } { { "nios2_project_wrapper_de2.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/nios2_project_wrapper_de2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281762968 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_project_wrapper_de2 " "Found entity 1: nios2_project_wrapper_de2" {  } { { "nios2_project_wrapper_de2.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/nios2_project_wrapper_de2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281762968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281762968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/first_nios2_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/first_nios2_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system-rtl " "Found design unit 1: first_nios2_system-rtl" {  } { { "synthesis/first_nios2_system.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281762980 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system " "Found entity 1: first_nios2_system" {  } { { "synthesis/first_nios2_system.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281762980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281762980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/first_nios2_system_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/first_nios2_system_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_data_master_translator-rtl " "Found design unit 1: first_nios2_system_cpu_data_master_translator-rtl" {  } { { "synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281762985 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_data_master_translator " "Found entity 1: first_nios2_system_cpu_data_master_translator" {  } { { "synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281762985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281762985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/first_nios2_system_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_instruction_master_translator-rtl " "Found design unit 1: first_nios2_system_cpu_instruction_master_translator-rtl" {  } { { "synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281762990 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_instruction_master_translator " "Found entity 1: first_nios2_system_cpu_instruction_master_translator" {  } { { "synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281762990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281762990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_onchip_mem_s1_translator-rtl " "Found design unit 1: first_nios2_system_onchip_mem_s1_translator-rtl" {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281762997 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem_s1_translator " "Found entity 1: first_nios2_system_onchip_mem_s1_translator" {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281762997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281762997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: first_nios2_system_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763001 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: first_nios2_system_jtag_uart_avalon_jtag_slave_translator" {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_sys_clk_timer_s1_translator-rtl " "Found design unit 1: first_nios2_system_sys_clk_timer_s1_translator-rtl" {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763005 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer_s1_translator " "Found entity 1: first_nios2_system_sys_clk_timer_s1_translator" {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/first_nios2_system_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/first_nios2_system_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_sysid_control_slave_translator-rtl " "Found design unit 1: first_nios2_system_sysid_control_slave_translator-rtl" {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763010 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid_control_slave_translator " "Found entity 1: first_nios2_system_sysid_control_slave_translator" {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/first_nios2_system_led_pio_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/first_nios2_system_led_pio_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_led_pio_s1_translator-rtl " "Found design unit 1: first_nios2_system_led_pio_s1_translator-rtl" {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763014 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_led_pio_s1_translator " "Found entity 1: first_nios2_system_led_pio_s1_translator" {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator-rtl" {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763018 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator" {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_irq_mapper " "Found entity 1: first_nios2_system_irq_mapper" {  } { { "synthesis/submodules/first_nios2_system_irq_mapper.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763029 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_mux_001 " "Found entity 1: first_nios2_system_rsp_xbar_mux_001" {  } { { "synthesis/submodules/first_nios2_system_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_mux " "Found entity 1: first_nios2_system_rsp_xbar_mux" {  } { { "synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux_001 " "Found entity 1: first_nios2_system_rsp_xbar_demux_001" {  } { { "synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux " "Found entity 1: first_nios2_system_rsp_xbar_demux" {  } { { "synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_mux " "Found entity 1: first_nios2_system_cmd_xbar_mux" {  } { { "synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux_001 " "Found entity 1: first_nios2_system_cmd_xbar_demux_001" {  } { { "synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux " "Found entity 1: first_nios2_system_cmd_xbar_demux" {  } { { "synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router_001.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539281763079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router_001.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539281763080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/first_nios2_system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_001_default_decode " "Found entity 1: first_nios2_system_id_router_001_default_decode" {  } { { "synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763080 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router_001 " "Found entity 2: first_nios2_system_id_router_001" {  } { { "synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539281763084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539281763084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/first_nios2_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_default_decode " "Found entity 1: first_nios2_system_id_router_default_decode" {  } { { "synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763085 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router " "Found entity 2: first_nios2_system_id_router" {  } { { "synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at first_nios2_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/first_nios2_system_addr_router_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539281763088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at first_nios2_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/first_nios2_system_addr_router_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539281763088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/first_nios2_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_addr_router_001_default_decode " "Found entity 1: first_nios2_system_addr_router_001_default_decode" {  } { { "synthesis/submodules/first_nios2_system_addr_router_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763089 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_addr_router_001 " "Found entity 2: first_nios2_system_addr_router_001" {  } { { "synthesis/submodules/first_nios2_system_addr_router_001.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_addr_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539281763093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_addr_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1539281763093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/first_nios2_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_addr_router_default_decode " "Found entity 1: first_nios2_system_addr_router_default_decode" {  } { { "synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763094 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_addr_router " "Found entity 2: first_nios2_system_addr_router" {  } { { "synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_led_pio " "Found entity 1: first_nios2_system_led_pio" {  } { { "synthesis/submodules/first_nios2_system_led_pio.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid " "Found entity 1: first_nios2_system_sysid" {  } { { "synthesis/submodules/first_nios2_system_sysid.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer " "Found entity 1: first_nios2_system_sys_clk_timer" {  } { { "synthesis/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/first_nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: first_nios2_system_jtag_uart_sim_scfifo_w" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763140 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_jtag_uart_scfifo_w " "Found entity 2: first_nios2_system_jtag_uart_scfifo_w" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763140 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: first_nios2_system_jtag_uart_sim_scfifo_r" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763140 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_jtag_uart_scfifo_r " "Found entity 4: first_nios2_system_jtag_uart_scfifo_r" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763140 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_jtag_uart " "Found entity 5: first_nios2_system_jtag_uart" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file synthesis/submodules/first_nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_ic_data_module " "Found entity 1: first_nios2_system_cpu_ic_data_module" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_cpu_ic_tag_module " "Found entity 2: first_nios2_system_cpu_ic_tag_module" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_cpu_register_bank_a_module " "Found entity 3: first_nios2_system_cpu_register_bank_a_module" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_cpu_register_bank_b_module " "Found entity 4: first_nios2_system_cpu_register_bank_b_module" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_cpu_nios2_oci_debug " "Found entity 5: first_nios2_system_cpu_nios2_oci_debug" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "6 first_nios2_system_cpu_ociram_sp_ram_module " "Found entity 6: first_nios2_system_cpu_ociram_sp_ram_module" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "7 first_nios2_system_cpu_nios2_ocimem " "Found entity 7: first_nios2_system_cpu_nios2_ocimem" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "8 first_nios2_system_cpu_nios2_avalon_reg " "Found entity 8: first_nios2_system_cpu_nios2_avalon_reg" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "9 first_nios2_system_cpu_nios2_oci_break " "Found entity 9: first_nios2_system_cpu_nios2_oci_break" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "10 first_nios2_system_cpu_nios2_oci_xbrk " "Found entity 10: first_nios2_system_cpu_nios2_oci_xbrk" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "11 first_nios2_system_cpu_nios2_oci_dbrk " "Found entity 11: first_nios2_system_cpu_nios2_oci_dbrk" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "12 first_nios2_system_cpu_nios2_oci_itrace " "Found entity 12: first_nios2_system_cpu_nios2_oci_itrace" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 1443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "13 first_nios2_system_cpu_nios2_oci_td_mode " "Found entity 13: first_nios2_system_cpu_nios2_oci_td_mode" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "14 first_nios2_system_cpu_nios2_oci_dtrace " "Found entity 14: first_nios2_system_cpu_nios2_oci_dtrace" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "15 first_nios2_system_cpu_nios2_oci_compute_tm_count " "Found entity 15: first_nios2_system_cpu_nios2_oci_compute_tm_count" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "16 first_nios2_system_cpu_nios2_oci_fifowp_inc " "Found entity 16: first_nios2_system_cpu_nios2_oci_fifowp_inc" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "17 first_nios2_system_cpu_nios2_oci_fifocount_inc " "Found entity 17: first_nios2_system_cpu_nios2_oci_fifocount_inc" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "18 first_nios2_system_cpu_nios2_oci_fifo " "Found entity 18: first_nios2_system_cpu_nios2_oci_fifo" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "19 first_nios2_system_cpu_nios2_oci_pib " "Found entity 19: first_nios2_system_cpu_nios2_oci_pib" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "20 first_nios2_system_cpu_nios2_oci_im " "Found entity 20: first_nios2_system_cpu_nios2_oci_im" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "21 first_nios2_system_cpu_nios2_performance_monitors " "Found entity 21: first_nios2_system_cpu_nios2_performance_monitors" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "22 first_nios2_system_cpu_nios2_oci " "Found entity 22: first_nios2_system_cpu_nios2_oci" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""} { "Info" "ISGN_ENTITY_NAME" "23 first_nios2_system_cpu " "Found entity 23: first_nios2_system_cpu" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_sysclk " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_sysclk" {  } { { "synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_tck " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_tck" {  } { { "synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_wrapper " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_wrapper" {  } { { "synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_oci_test_bench " "Found entity 1: first_nios2_system_cpu_oci_test_bench" {  } { { "synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_test_bench " "Found entity 1: first_nios2_system_cpu_test_bench" {  } { { "synthesis/submodules/first_nios2_system_cpu_test_bench.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/first_nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/first_nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem " "Found entity 1: first_nios2_system_onchip_mem" {  } { { "synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281763639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281763639 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1756) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1756): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 1756 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1539281763665 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1758) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1758): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 1758 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1539281763665 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1914) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1914): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 1914 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1539281763666 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(2742) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(2742): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2742 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1539281763669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_project_wrapper_de2 " "Elaborating entity \"nios2_project_wrapper_de2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539281763720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system first_nios2_system:u0 " "Elaborating entity \"first_nios2_system\" for hierarchy \"first_nios2_system:u0\"" {  } { { "nios2_project_wrapper_de2.vhd" "u0" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/nios2_project_wrapper_de2.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281763744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_onchip_mem first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem " "Elaborating entity \"first_nios2_system_onchip_mem\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\"" {  } { { "synthesis/first_nios2_system.vhd" "onchip_mem" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/first_nios2_system_onchip_mem.v" "the_altsyncram" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539281764315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_onchip_mem.hex " "Parameter \"init_file\" = \"first_nios2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764316 ""}  } { { "synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539281764316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehd1 " "Found entity 1: altsyncram_ehd1" {  } { { "db/altsyncram_ehd1.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/altsyncram_ehd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281764404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281764404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehd1 first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated " "Elaborating entity \"altsyncram_ehd1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281764815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281764815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_ehd1.tdf" "decode3" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/altsyncram_ehd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281764945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281764945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_ehd1.tdf" "mux2" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/altsyncram_ehd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281764946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu first_nios2_system:u0\|first_nios2_system_cpu:cpu " "Elaborating entity \"first_nios2_system_cpu\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\"" {  } { { "synthesis/first_nios2_system.vhd" "cpu" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_test_bench first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench " "Elaborating entity \"first_nios2_system_cpu_test_bench\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_test_bench" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 4805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ic_data_module first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data " "Elaborating entity \"first_nios2_system_cpu_ic_data_module\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ic_data" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 5663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281765433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281765433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9d1 first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated " "Elaborating entity \"altsyncram_c9d1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ic_tag_module first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag " "Elaborating entity \"first_nios2_system_cpu_ic_tag_module\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ic_tag" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 5729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jsh1 " "Found entity 1: altsyncram_jsh1" {  } { { "db/altsyncram_jsh1.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/altsyncram_jsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281765612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281765612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jsh1 first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_jsh1:auto_generated " "Elaborating entity \"altsyncram_jsh1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_jsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_register_bank_a_module first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a " "Elaborating entity \"first_nios2_system_cpu_register_bank_a_module\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_register_bank_a" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 6271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_olh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_olh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_olh1 " "Found entity 1: altsyncram_olh1" {  } { { "db/altsyncram_olh1.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/altsyncram_olh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281765836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281765836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_olh1 first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_olh1:auto_generated " "Elaborating entity \"altsyncram_olh1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_olh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_register_bank_b_module first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b " "Elaborating entity \"first_nios2_system_cpu_register_bank_b_module\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_register_bank_b" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 6293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281765979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_plh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plh1 " "Found entity 1: altsyncram_plh1" {  } { { "db/altsyncram_plh1.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/altsyncram_plh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281766125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281766125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_plh1 first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_plh1:auto_generated " "Elaborating entity \"altsyncram_plh1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_plh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci " "Elaborating entity \"first_nios2_system_cpu_nios2_oci\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 6812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_debug first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_debug\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_debug" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_ocimem first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem " "Elaborating entity \"first_nios2_system_cpu_nios2_ocimem\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_ocimem" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ociram_sp_ram_module first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram " "Elaborating entity \"first_nios2_system_cpu_ociram_sp_ram_module\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ociram_sp_ram" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i81 " "Found entity 1: altsyncram_9i81" {  } { { "db/altsyncram_9i81.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/altsyncram_9i81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281766555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281766555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i81 first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9i81:auto_generated " "Elaborating entity \"altsyncram_9i81\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9i81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_avalon_reg first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg " "Elaborating entity \"first_nios2_system_cpu_nios2_avalon_reg\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_avalon_reg" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_break first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_break\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_break" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_xbrk first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_xbrk\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_xbrk" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_dbrk first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_dbrk\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_dbrk" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_itrace first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_itrace\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_itrace" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_dtrace first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_dtrace\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_dtrace" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_td_mode first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_td_mode\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifo first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifo\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_fifo" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_compute_tm_count first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_compute_tm_count:first_nios2_system_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_compute_tm_count\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_compute_tm_count:first_nios2_system_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifowp_inc first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifowp_inc:first_nios2_system_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifowp_inc\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifowp_inc:first_nios2_system_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifocount_inc first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifocount_inc:first_nios2_system_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifocount_inc\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifocount_inc:first_nios2_system_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_oci_test_bench first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench " "Elaborating entity \"first_nios2_system_cpu_oci_test_bench\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_oci_test_bench" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766977 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "first_nios2_system_cpu_oci_test_bench " "Entity \"first_nios2_system_cpu_oci_test_bench\" contains only dangling pins" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_oci_test_bench" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 2264 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1539281766978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_pib first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_pib\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_pib" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281766996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_im first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_im\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_im" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_wrapper first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_tck first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_tck\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\"" {  } { { "synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "the_first_nios2_system_cpu_jtag_debug_module_tck" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_sysclk first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk\"" {  } { { "synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "the_first_nios2_system_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "first_nios2_system_cpu_jtag_debug_module_phy" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"first_nios2_system_jtag_uart\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\"" {  } { { "synthesis/first_nios2_system.vhd" "jtag_uart" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_scfifo_w first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"first_nios2_system_jtag_uart_scfifo_w\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\"" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "the_first_nios2_system_jtag_uart_scfifo_w" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "wfifo" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539281767679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767679 ""}  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539281767679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281767748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281767748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281767781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281767781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281767812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281767812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281767893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281767893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281767979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281767979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281767981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281768060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281768060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281768144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281768144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_scfifo_r first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"first_nios2_system_jtag_uart_scfifo_r\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\"" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "the_first_nios2_system_jtag_uart_scfifo_r" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "first_nios2_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539281768343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768343 ""}  } { { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539281768343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sys_clk_timer first_nios2_system:u0\|first_nios2_system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"first_nios2_system_sys_clk_timer\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_sys_clk_timer:sys_clk_timer\"" {  } { { "synthesis/first_nios2_system.vhd" "sys_clk_timer" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sysid first_nios2_system:u0\|first_nios2_system_sysid:sysid " "Elaborating entity \"first_nios2_system_sysid\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_sysid:sysid\"" {  } { { "synthesis/first_nios2_system.vhd" "sysid" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_led_pio first_nios2_system:u0\|first_nios2_system_led_pio:led_pio " "Elaborating entity \"first_nios2_system_led_pio\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_led_pio:led_pio\"" {  } { { "synthesis/first_nios2_system.vhd" "led_pio" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_data_master_translator first_nios2_system:u0\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"first_nios2_system_cpu_data_master_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "synthesis/first_nios2_system.vhd" "cpu_data_master_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768429 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid first_nios2_system_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768431 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response first_nios2_system_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768431 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid first_nios2_system_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768431 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken first_nios2_system_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768431 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest first_nios2_system_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768431 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:u0\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "synthesis/first_nios2_system_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_instruction_master_translator first_nios2_system:u0\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"first_nios2_system_cpu_instruction_master_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "synthesis/first_nios2_system.vhd" "cpu_instruction_master_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768478 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response first_nios2_system_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768480 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid first_nios2_system_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768480 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken first_nios2_system_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768480 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest first_nios2_system_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768480 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:u0\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_onchip_mem_s1_translator first_nios2_system:u0\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator " "Elaborating entity \"first_nios2_system_onchip_mem_s1_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator\"" {  } { { "synthesis/first_nios2_system.vhd" "onchip_mem_s1_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768532 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_onchip_mem_s1_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768533 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_onchip_mem_s1_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768533 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_onchip_mem_s1_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768533 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_onchip_mem_s1_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768534 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_onchip_mem_s1_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768534 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_onchip_mem_s1_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768534 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read first_nios2_system_onchip_mem_s1_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768534 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_onchip_mem_s1_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768534 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_onchip_mem_s1_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768534 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_onchip_mem_s1_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768534 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_onchip_mem_s1_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768534 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "onchip_mem_s1_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_avalon_jtag_slave_translator first_nios2_system:u0\|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"first_nios2_system_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "synthesis/first_nios2_system.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768587 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768589 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768589 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768589 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768590 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768590 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768590 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768590 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768590 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768591 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768592 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768592 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768592 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sys_clk_timer_s1_translator first_nios2_system:u0\|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator " "Elaborating entity \"first_nios2_system_sys_clk_timer_s1_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator\"" {  } { { "synthesis/first_nios2_system.vhd" "sys_clk_timer_s1_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768663 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_sys_clk_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768665 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_sys_clk_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768665 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_sys_clk_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768665 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable first_nios2_system_sys_clk_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768665 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_sys_clk_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768665 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_sys_clk_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768665 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_sys_clk_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768665 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_sys_clk_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768665 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read first_nios2_system_sys_clk_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768666 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_sys_clk_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768666 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_sys_clk_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768666 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_sys_clk_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768666 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_sys_clk_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768666 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "sys_clk_timer_s1_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sysid_control_slave_translator first_nios2_system:u0\|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"first_nios2_system_sysid_control_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "synthesis/first_nios2_system.vhd" "sysid_control_slave_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768715 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768716 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768716 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768716 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable first_nios2_system_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768717 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect first_nios2_system_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768717 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768717 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768717 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768717 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768717 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read first_nios2_system_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768717 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write first_nios2_system_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768718 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768718 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata first_nios2_system_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768718 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768718 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768718 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768719 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_led_pio_s1_translator first_nios2_system:u0\|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator " "Elaborating entity \"first_nios2_system_led_pio_s1_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator\"" {  } { { "synthesis/first_nios2_system.vhd" "led_pio_s1_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768775 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_led_pio_s1_translator.vhd(56) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768776 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_led_pio_s1_translator.vhd(57) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768776 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_led_pio_s1_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768776 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable first_nios2_system_led_pio_s1_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768776 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_led_pio_s1_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768776 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_led_pio_s1_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768776 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_led_pio_s1_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768776 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_led_pio_s1_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768777 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read first_nios2_system_led_pio_s1_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768777 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_led_pio_s1_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768777 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_led_pio_s1_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768777 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_led_pio_s1_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768777 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_led_pio_s1_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768777 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "synthesis/first_nios2_system_led_pio_s1_translator.vhd" "led_pio_s1_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_translator first_nios2_system:u0\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "synthesis/first_nios2_system.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 2251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768830 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768832 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768832 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768832 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect first_nios2_system_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768832 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768832 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768832 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768832 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768833 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768833 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768833 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539281768833 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:u0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:u0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "synthesis/first_nios2_system.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:u0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:u0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "synthesis/first_nios2_system.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent first_nios2_system:u0\|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"first_nios2_system:u0\|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "synthesis/first_nios2_system.vhd" "onchip_mem_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor first_nios2_system:u0\|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"first_nios2_system:u0\|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281768976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_nios2_system:u0\|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_nios2_system:u0\|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "synthesis/first_nios2_system.vhd" "onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_addr_router first_nios2_system:u0\|first_nios2_system_addr_router:addr_router " "Elaborating entity \"first_nios2_system_addr_router\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_addr_router:addr_router\"" {  } { { "synthesis/first_nios2_system.vhd" "addr_router" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_addr_router_default_decode first_nios2_system:u0\|first_nios2_system_addr_router:addr_router\|first_nios2_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_addr_router_default_decode\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_addr_router:addr_router\|first_nios2_system_addr_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/first_nios2_system_addr_router.sv" "the_default_decode" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_addr_router_001 first_nios2_system:u0\|first_nios2_system_addr_router_001:addr_router_001 " "Elaborating entity \"first_nios2_system_addr_router_001\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_addr_router_001:addr_router_001\"" {  } { { "synthesis/first_nios2_system.vhd" "addr_router_001" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_addr_router_001_default_decode first_nios2_system:u0\|first_nios2_system_addr_router_001:addr_router_001\|first_nios2_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_addr_router_001_default_decode\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_addr_router_001:addr_router_001\|first_nios2_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/first_nios2_system_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_addr_router_001.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router first_nios2_system:u0\|first_nios2_system_id_router:id_router " "Elaborating entity \"first_nios2_system_id_router\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_id_router:id_router\"" {  } { { "synthesis/first_nios2_system.vhd" "id_router" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router_default_decode first_nios2_system:u0\|first_nios2_system_id_router:id_router\|first_nios2_system_id_router_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_id_router_default_decode\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_id_router:id_router\|first_nios2_system_id_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/first_nios2_system_id_router.sv" "the_default_decode" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router_001 first_nios2_system:u0\|first_nios2_system_id_router_001:id_router_001 " "Elaborating entity \"first_nios2_system_id_router_001\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_id_router_001:id_router_001\"" {  } { { "synthesis/first_nios2_system.vhd" "id_router_001" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router_001_default_decode first_nios2_system:u0\|first_nios2_system_id_router_001:id_router_001\|first_nios2_system_id_router_001_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_id_router_001_default_decode\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_id_router_001:id_router_001\|first_nios2_system_id_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/first_nios2_system_id_router_001.sv" "the_default_decode" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter first_nios2_system:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"first_nios2_system:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "synthesis/first_nios2_system.vhd" "limiter" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller first_nios2_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"first_nios2_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/first_nios2_system.vhd" "rst_controller" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_demux first_nios2_system:u0\|first_nios2_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"first_nios2_system_cmd_xbar_demux\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "synthesis/first_nios2_system.vhd" "cmd_xbar_demux" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_demux_001 first_nios2_system:u0\|first_nios2_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"first_nios2_system_cmd_xbar_demux_001\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "synthesis/first_nios2_system.vhd" "cmd_xbar_demux_001" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_mux first_nios2_system:u0\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"first_nios2_system_cmd_xbar_mux\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "synthesis/first_nios2_system.vhd" "cmd_xbar_mux" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:u0\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:u0\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_demux first_nios2_system:u0\|first_nios2_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"first_nios2_system_rsp_xbar_demux\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "synthesis/first_nios2_system.vhd" "rsp_xbar_demux" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_demux_001 first_nios2_system:u0\|first_nios2_system_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"first_nios2_system_rsp_xbar_demux_001\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "synthesis/first_nios2_system.vhd" "rsp_xbar_demux_001" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_mux first_nios2_system:u0\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"first_nios2_system_rsp_xbar_mux\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "synthesis/first_nios2_system.vhd" "rsp_xbar_mux" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:u0\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:u0\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_mux_001 first_nios2_system:u0\|first_nios2_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"first_nios2_system_rsp_xbar_mux_001\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "synthesis/first_nios2_system.vhd" "rsp_xbar_mux_001" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:u0\|first_nios2_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/first_nios2_system_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_rsp_xbar_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_irq_mapper first_nios2_system:u0\|first_nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"first_nios2_system_irq_mapper\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_irq_mapper:irq_mapper\"" {  } { { "synthesis/first_nios2_system.vhd" "irq_mapper" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/first_nios2_system.vhd" 3763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281769661 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_first_nios2_system_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_first_nios2_system_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_itrace" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 3187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1539281770367 "|nios2_project_wrapper_de2|first_nios2_system:u0|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|Add8\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "Add8" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 6419 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539281774187 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1539281774187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 6419 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539281774278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281774278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281774278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281774278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539281774278 ""}  } { { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 6419 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539281774278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539281774345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539281774345 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1539281775287 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1539281775287 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1539281775389 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1539281775389 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1539281775389 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1539281775389 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1539281775390 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1539281775398 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 348 -1 0 } } { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 4430 -1 0 } } { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 4717 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 4457 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_jtag_uart.v" 393 -1 0 } } { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 736 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 4749 -1 0 } } { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 6176 -1 0 } } { "synthesis/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_sys_clk_timer.v" 166 -1 0 } } { "synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/synthesis/submodules/first_nios2_system_cpu.v" 4708 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1539281775573 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1539281775573 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1539281778024 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1539281778225 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1539281778225 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539281778312 "|nios2_project_wrapper_de2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1539281778312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/output_files/nios2_project_wrapper_de2.map.smsg " "Generated suppressed messages file C:/Users/Victor Santos/Documents/FPGA/library/nios2_project_wrapper_de2/output_files/nios2_project_wrapper_de2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1539281778774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539281779690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539281779690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3032 " "Implemented 3032 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539281780163 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539281780163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2796 " "Implemented 2796 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539281780163 ""} { "Info" "ICUT_CUT_TM_RAMS" "222 " "Implemented 222 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1539281780163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539281780163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539281780243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 15:16:20 2018 " "Processing ended: Thu Oct 11 15:16:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539281780243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539281780243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539281780243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539281780243 ""}
