module test (
q,
d,
ck,
rst,
);
wire  _LOGIC0;
wire  _LOGIC1;
input  ck;
input  d;
output  q;
input  rst;
pullup (_LOGIC1);
pulldown (_LOGIC0);
ivl_dffner dff0 (q, d, ck, _LOGIC1, rst)); // line no 5
endmodule
module ivl_dffner (out, in, clock, enable, reset);
  output out;
  reg out;
  input in, clock, enable, reset;
  always @ (negedge clock or posedge reset)
    if (reset)
      out <= 0;
    else if (enable)
      out <= in;
endmodule
