

================================================================
== Vitis HLS Report for 'txEventMerger'
================================================================
* Date:           Sat Mar 18 14:39:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.919 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       40|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       59|    -|
|Register             |        -|     -|      263|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      263|       99|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_165_nbreadreq_fu_40_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_26_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln54_fu_72_p2                |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  40|          42|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done                             |   9|          2|    1|          2|
    |txApp2eventEng_mergeEvent_blk_n     |   9|          2|    1|          2|
    |txApp2eventEng_setEvent_blk_n       |   9|          2|    1|          2|
    |txApp2eventEng_setEvent_din         |  14|          3|   85|        255|
    |txAppStream2event_mergeEvent_blk_n  |   9|          2|    1|          2|
    |txApp_txEventCache_blk_n            |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  59|         13|   90|        265|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   1|   0|    1|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |icmp_ln54_reg_97                                     |   1|   0|    1|          0|
    |tmp_i_165_reg_87                                     |   1|   0|    1|          0|
    |tmp_i_reg_78                                         |   1|   0|    1|          0|
    |tmp_i_reg_78_pp0_iter1_reg                           |   1|   0|    1|          0|
    |txApp2eventEng_mergeEvent_read_reg_82                |  85|   0|   85|          0|
    |txApp2eventEng_mergeEvent_read_reg_82_pp0_iter1_reg  |  85|   0|   85|          0|
    |txAppStream2event_mergeEvent_read_reg_91             |  85|   0|   85|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 263|   0|  263|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|                 txEventMerger|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|                 txEventMerger|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|                 txEventMerger|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|                 txEventMerger|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|                 txEventMerger|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|                 txEventMerger|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|                 txEventMerger|  return value|
|txApp2eventEng_mergeEvent_dout        |   in|   85|     ap_fifo|     txApp2eventEng_mergeEvent|       pointer|
|txApp2eventEng_mergeEvent_empty_n     |   in|    1|     ap_fifo|     txApp2eventEng_mergeEvent|       pointer|
|txApp2eventEng_mergeEvent_read        |  out|    1|     ap_fifo|     txApp2eventEng_mergeEvent|       pointer|
|txAppStream2event_mergeEvent_dout     |   in|   85|     ap_fifo|  txAppStream2event_mergeEvent|       pointer|
|txAppStream2event_mergeEvent_empty_n  |   in|    1|     ap_fifo|  txAppStream2event_mergeEvent|       pointer|
|txAppStream2event_mergeEvent_read     |  out|    1|     ap_fifo|  txAppStream2event_mergeEvent|       pointer|
|txApp2eventEng_setEvent_din           |  out|   85|     ap_fifo|       txApp2eventEng_setEvent|       pointer|
|txApp2eventEng_setEvent_full_n        |   in|    1|     ap_fifo|       txApp2eventEng_setEvent|       pointer|
|txApp2eventEng_setEvent_write         |  out|    1|     ap_fifo|       txApp2eventEng_setEvent|       pointer|
|txApp_txEventCache_din                |  out|   85|     ap_fifo|            txApp_txEventCache|       pointer|
|txApp_txEventCache_full_n             |   in|    1|     ap_fifo|            txApp_txEventCache|       pointer|
|txApp_txEventCache_write              |  out|    1|     ap_fifo|            txApp_txEventCache|       pointer|
+--------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 20 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i85P0A, i85 %txApp2eventEng_mergeEvent, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 21 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:45]   --->   Operation 22 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %txEventMerger.exit"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.06ns)   --->   "%txApp2eventEng_mergeEvent_read = read i85 @_ssdm_op_Read.ap_fifo.volatile.i85P0A, i85 %txApp2eventEng_mergeEvent" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'read' 'txApp2eventEng_mergeEvent_read' <Predicate = (tmp_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_165 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i85P0A, i85 %txAppStream2event_mergeEvent, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 25 'nbreadreq' 'tmp_i_165' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %tmp_i_165, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:49]   --->   Operation 26 'br' 'br_ln49' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.06ns)   --->   "%txAppStream2event_mergeEvent_read = read i85 @_ssdm_op_Read.ap_fifo.volatile.i85P0A, i85 %txAppStream2event_mergeEvent" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'read' 'txAppStream2event_mergeEvent_read' <Predicate = (!tmp_i & tmp_i_165)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ev_type = trunc i85 %txAppStream2event_mergeEvent_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'trunc' 'ev_type' <Predicate = (!tmp_i & tmp_i_165)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp_eq  i32 %ev_type, i32 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:54]   --->   Operation 29 'icmp' 'icmp_ln54' <Predicate = (!tmp_i & tmp_i_165)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:54]   --->   Operation 30 'br' 'br_ln54' <Predicate = (!tmp_i & tmp_i_165)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln59 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:59]   --->   Operation 31 'br' 'br_ln59' <Predicate = (!tmp_i & tmp_i_165)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 32 [1/1] (1.06ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i85P0A, i85 %txApp2eventEng_setEvent, i85 %txAppStream2event_mergeEvent_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 32 'write' 'write_ln173' <Predicate = (!tmp_i & tmp_i_165)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_3 : Operation 33 [1/1] (1.06ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i85P0A, i85 %txApp_txEventCache, i85 %txAppStream2event_mergeEvent_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 33 'write' 'write_ln173' <Predicate = (!tmp_i & tmp_i_165 & icmp_ln54)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln57 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:57]   --->   Operation 34 'br' 'br_ln57' <Predicate = (!tmp_i & tmp_i_165 & icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.06ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i85P0A, i85 %txApp2eventEng_setEvent, i85 %txApp2eventEng_mergeEvent_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 35 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln48 = br void %txEventMerger.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:48]   --->   Operation 36 'br' 'br_ln48' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ txApp2eventEng_mergeEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txApp2eventEng_setEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txAppStream2event_mergeEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txApp_txEventCache]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specpipeline_ln135                (specpipeline ) [ 0000]
tmp_i                             (nbreadreq    ) [ 0111]
br_ln45                           (br           ) [ 0000]
br_ln0                            (br           ) [ 0000]
txApp2eventEng_mergeEvent_read    (read         ) [ 0111]
tmp_i_165                         (nbreadreq    ) [ 0111]
br_ln49                           (br           ) [ 0000]
txAppStream2event_mergeEvent_read (read         ) [ 0101]
ev_type                           (trunc        ) [ 0000]
icmp_ln54                         (icmp         ) [ 0101]
br_ln54                           (br           ) [ 0000]
br_ln59                           (br           ) [ 0000]
write_ln173                       (write        ) [ 0000]
write_ln173                       (write        ) [ 0000]
br_ln57                           (br           ) [ 0000]
write_ln173                       (write        ) [ 0000]
br_ln48                           (br           ) [ 0000]
ret_ln0                           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="txApp2eventEng_mergeEvent">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2eventEng_mergeEvent"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="txApp2eventEng_setEvent">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2eventEng_setEvent"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="txAppStream2event_mergeEvent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txAppStream2event_mergeEvent"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txApp_txEventCache">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp_txEventCache"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="tmp_i_nbreadreq_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="0" index="1" bw="85" slack="0"/>
<pin id="29" dir="0" index="2" bw="1" slack="0"/>
<pin id="30" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="txApp2eventEng_mergeEvent_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="85" slack="0"/>
<pin id="36" dir="0" index="1" bw="85" slack="0"/>
<pin id="37" dir="1" index="2" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txApp2eventEng_mergeEvent_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="tmp_i_165_nbreadreq_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="85" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_165/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="txAppStream2event_mergeEvent_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="85" slack="0"/>
<pin id="50" dir="0" index="1" bw="85" slack="0"/>
<pin id="51" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txAppStream2event_mergeEvent_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="85" slack="0"/>
<pin id="57" dir="0" index="2" bw="85" slack="1"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 write_ln173/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="write_ln173_write_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="85" slack="0"/>
<pin id="64" dir="0" index="2" bw="85" slack="1"/>
<pin id="65" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ev_type_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="85" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ev_type/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="icmp_ln54_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="tmp_i_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="82" class="1005" name="txApp2eventEng_mergeEvent_read_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="85" slack="2"/>
<pin id="84" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="txApp2eventEng_mergeEvent_read "/>
</bind>
</comp>

<comp id="87" class="1005" name="tmp_i_165_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_165 "/>
</bind>
</comp>

<comp id="91" class="1005" name="txAppStream2event_mergeEvent_read_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="85" slack="1"/>
<pin id="93" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="txAppStream2event_mergeEvent_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="icmp_ln54_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="20" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="18" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="38"><net_src comp="22" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="18" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="48" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="26" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="34" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="90"><net_src comp="40" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="48" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="96"><net_src comp="91" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="100"><net_src comp="72" pin="2"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: txApp2eventEng_mergeEvent | {}
	Port: txApp2eventEng_setEvent | {3 }
	Port: txAppStream2event_mergeEvent | {}
	Port: txApp_txEventCache | {3 }
 - Input state : 
	Port: txEventMerger : txApp2eventEng_mergeEvent | {1 }
	Port: txEventMerger : txApp2eventEng_setEvent | {}
	Port: txEventMerger : txAppStream2event_mergeEvent | {2 }
	Port: txEventMerger : txApp_txEventCache | {}
  - Chain level:
	State 1
	State 2
		icmp_ln54 : 1
		br_ln54 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|
| Operation|                Functional Unit               |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|
|   icmp   |                icmp_ln54_fu_72               |    0    |    20   |
|----------|----------------------------------------------|---------|---------|
| nbreadreq|             tmp_i_nbreadreq_fu_26            |    0    |    0    |
|          |           tmp_i_165_nbreadreq_fu_40          |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   read   |   txApp2eventEng_mergeEvent_read_read_fu_34  |    0    |    0    |
|          | txAppStream2event_mergeEvent_read_read_fu_48 |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   write  |                grp_write_fu_54               |    0    |    0    |
|          |            write_ln173_write_fu_61           |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   trunc  |                 ev_type_fu_68                |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   Total  |                                              |    0    |    20   |
|----------|----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|            icmp_ln54_reg_97            |    1   |
|            tmp_i_165_reg_87            |    1   |
|              tmp_i_reg_78              |    1   |
|  txApp2eventEng_mergeEvent_read_reg_82 |   85   |
|txAppStream2event_mergeEvent_read_reg_91|   85   |
+----------------------------------------+--------+
|                  Total                 |   173  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_54 |  p2  |   2  |  85  |   170  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   170  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   173  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   173  |   29   |
+-----------+--------+--------+--------+
