;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-134
	MOV -1, <-20
	MOV -6, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 106
	MOV -1, <-24
	MOV -7, <-20
	MOV -1, <-24
	SUB 100, 30
	SLT -6, <-20
	MOV -1, <-24
	MOV -7, <-20
	MOV -1, <-24
	JMZ <121, 106
	SUB @121, 103
	ADD 210, 30
	MOV -6, <-20
	MOV -6, <-20
	MOV -7, <-20
	SUB @-127, 100
	ADD 270, 60
	MOV -7, <-20
	SUB @126, 106
	ADD 270, 60
	JMZ <121, 106
	SUB @126, 106
	SUB @126, 106
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	MOV -1, <-20
	JMZ <121, 106
	CMP -7, <-20
	MOV -1, <-20
	ADD 270, 60
	SUB <-74, 9
	ADD 210, 30
	ADD 270, 60
	MOV -1, <-24
	ADD 210, 30
	SUB 812, @10
	MOV -7, <-20
	ADD 210, 30
	CMP -207, <-134
	ADD 10, 20
	JMP @12, #200
	ADD 10, 20
	SPL 0, <402
