<stg><name>pynq_dsp_hls</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="10" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln101" val="1"/>
</and_exp><and_exp><literal name="icmp_ln761" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)

]]></Node>
<StgValue><ssdm name="basePhysAddr_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)

]]></Node>
<StgValue><ssdm name="lrclk_V_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:13  %r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="30">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:14  %zext_ln215 = zext i30 %r_V to i31

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:15  %ret_V = add i31 %zext_ln215, 4

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)

]]></Node>
<StgValue><ssdm name="lrclk_V_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="31">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:16  %zext_ln544 = zext i31 %ret_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:17  %physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="37" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="39" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="40" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:19  %status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)

]]></Node>
<StgValue><ssdm name="status_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk_V), !map !101

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  call void (...)* @_ssdm_op_SpecBitsMap([48 x i8]* %configReg), !map !117

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln80"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk_V, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln81"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln82"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln83"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:11  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([48 x i8]* %configReg, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:12  call void (...)* @_ssdm_op_SpecInterface([48 x i8]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln84"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:20  %icmp_ln761 = icmp eq i32 %status_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln761"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:21  br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1">
<![CDATA[
:0  %readyRch_load = load i1* @readyRch, align 1

]]></Node>
<StgValue><ssdm name="readyRch_load"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1">
<![CDATA[
:1  %readyLch_load = load i1* @readyLch, align 1

]]></Node>
<StgValue><ssdm name="readyLch_load"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln96 = or i1 %readyRch_load, %lrclk_V_read

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %xor_ln96 = xor i1 %lrclk_V_read, true

]]></Node>
<StgValue><ssdm name="xor_ln96"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %xor_ln101 = xor i1 %readyLch_load, true

]]></Node>
<StgValue><ssdm name="xor_ln101"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %and_ln101 = and i1 %lrclk_V_read, %xor_ln101

]]></Node>
<StgValue><ssdm name="and_ln101"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %xor_ln101_1 = xor i1 %or_ln96, true

]]></Node>
<StgValue><ssdm name="xor_ln101_1"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_ln101 = or i1 %and_ln101, %xor_ln101_1

]]></Node>
<StgValue><ssdm name="or_ln101"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %or_ln101, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %1

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="30">
<![CDATA[
:0  %zext_ln544_1 = zext i30 %r_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="67" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="69" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="70" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="71" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %ret_V_1 = add i31 %zext_ln215, 2

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="73" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32">
<![CDATA[
:3  %lsrc_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="lsrc_V"/></StgValue>
</operation>

<operation id="74" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="31">
<![CDATA[
:6  %zext_ln544_2 = zext i31 %ret_V_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="75" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="77" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32">
<![CDATA[
:4  %rsrc_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="rsrc_V"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1" op_9_bw="32">
<![CDATA[
:9  call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %lsrc_V, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln119"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="79" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="1" op_6_bw="32">
<![CDATA[
:10  call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %rsrc_V, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="80" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:11  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="81" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:11  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="82" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:11  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="83" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:11  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="84" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:11  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>

<operation id="85" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="86" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:0  %readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %1 ], [ %lrclk_V_read, %0 ]

]]></Node>
<StgValue><ssdm name="readyRch_flag_1"/></StgValue>
</operation>

<operation id="87" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:1  %readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %1 ], [ true, %0 ]

]]></Node>
<StgValue><ssdm name="readyRch_new_1"/></StgValue>
</operation>

<operation id="88" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:2  %readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %1 ], [ %xor_ln96, %0 ]

]]></Node>
<StgValue><ssdm name="readyLch_flag_1"/></StgValue>
</operation>

<operation id="89" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:3  br i1 %readyLch_flag_1, label %mergeST1, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new2

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="90" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyLch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST1:0  store i1 %readyRch_new_1, i1* @readyLch, align 1

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="91" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyLch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:1  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="92" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new2:0  br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="93" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyRch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST:0  store i1 %readyRch_new_1, i1* @readyRch, align 1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="94" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyRch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="95" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="122" name="lrclk_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lrclk_V"/></StgValue>
</port>
<port id="123" name="physMemPtr_V" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="physMemPtr_V"/></StgValue>
</port>
<port id="124" name="basePhysAddr_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="basePhysAddr_V"/></StgValue>
</port>
<port id="125" name="configReg" dir="3" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="configReg"/></StgValue>
</port>
<port id="126" name="readyRch" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="readyRch"/></StgValue>
</port>
<port id="127" name="readyLch" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="readyLch"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="129" from="_ssdm_op_Read.s_axilite.i32" to="basePhysAddr_V_read" fromId="128" toId="25">
</dataflow>
<dataflow id="130" from="basePhysAddr_V" to="basePhysAddr_V_read" fromId="124" toId="25">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.ap_none.i1" to="lrclk_V_read" fromId="131" toId="26">
</dataflow>
<dataflow id="133" from="lrclk_V" to="lrclk_V_read" fromId="122" toId="26">
</dataflow>
<dataflow id="135" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="r_V" fromId="134" toId="27">
</dataflow>
<dataflow id="136" from="basePhysAddr_V_read" to="r_V" fromId="25" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_137" to="r_V" fromId="137" toId="27">
</dataflow>
<dataflow id="140" from="StgValue_139" to="r_V" fromId="139" toId="27">
</dataflow>
<dataflow id="141" from="r_V" to="zext_ln215" fromId="27" toId="28">
</dataflow>
<dataflow id="142" from="zext_ln215" to="ret_V" fromId="28" toId="29">
</dataflow>
<dataflow id="144" from="StgValue_143" to="ret_V" fromId="143" toId="29">
</dataflow>
<dataflow id="145" from="_ssdm_op_Read.ap_none.i1" to="lrclk_V_read" fromId="131" toId="30">
</dataflow>
<dataflow id="146" from="lrclk_V" to="lrclk_V_read" fromId="122" toId="30">
</dataflow>
<dataflow id="147" from="ret_V" to="zext_ln544" fromId="29" toId="31">
</dataflow>
<dataflow id="148" from="physMemPtr_V" to="physMemPtr_V_addr" fromId="123" toId="32">
</dataflow>
<dataflow id="149" from="zext_ln544" to="physMemPtr_V_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="151" from="_ssdm_op_ReadReq.m_axi.i32P" to="status_V_req" fromId="150" toId="33">
</dataflow>
<dataflow id="152" from="physMemPtr_V_addr" to="status_V_req" fromId="32" toId="33">
</dataflow>
<dataflow id="154" from="StgValue_153" to="status_V_req" fromId="153" toId="33">
</dataflow>
<dataflow id="155" from="_ssdm_op_ReadReq.m_axi.i32P" to="status_V_req" fromId="150" toId="34">
</dataflow>
<dataflow id="156" from="physMemPtr_V_addr" to="status_V_req" fromId="32" toId="34">
</dataflow>
<dataflow id="157" from="StgValue_153" to="status_V_req" fromId="153" toId="34">
</dataflow>
<dataflow id="158" from="_ssdm_op_ReadReq.m_axi.i32P" to="status_V_req" fromId="150" toId="35">
</dataflow>
<dataflow id="159" from="physMemPtr_V_addr" to="status_V_req" fromId="32" toId="35">
</dataflow>
<dataflow id="160" from="StgValue_153" to="status_V_req" fromId="153" toId="35">
</dataflow>
<dataflow id="161" from="_ssdm_op_ReadReq.m_axi.i32P" to="status_V_req" fromId="150" toId="36">
</dataflow>
<dataflow id="162" from="physMemPtr_V_addr" to="status_V_req" fromId="32" toId="36">
</dataflow>
<dataflow id="163" from="StgValue_153" to="status_V_req" fromId="153" toId="36">
</dataflow>
<dataflow id="164" from="_ssdm_op_ReadReq.m_axi.i32P" to="status_V_req" fromId="150" toId="37">
</dataflow>
<dataflow id="165" from="physMemPtr_V_addr" to="status_V_req" fromId="32" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_153" to="status_V_req" fromId="153" toId="37">
</dataflow>
<dataflow id="167" from="_ssdm_op_ReadReq.m_axi.i32P" to="status_V_req" fromId="150" toId="38">
</dataflow>
<dataflow id="168" from="physMemPtr_V_addr" to="status_V_req" fromId="32" toId="38">
</dataflow>
<dataflow id="169" from="StgValue_153" to="status_V_req" fromId="153" toId="38">
</dataflow>
<dataflow id="170" from="_ssdm_op_ReadReq.m_axi.i32P" to="status_V_req" fromId="150" toId="39">
</dataflow>
<dataflow id="171" from="physMemPtr_V_addr" to="status_V_req" fromId="32" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_153" to="status_V_req" fromId="153" toId="39">
</dataflow>
<dataflow id="174" from="_ssdm_op_Read.m_axi.volatile.i32P" to="status_V" fromId="173" toId="40">
</dataflow>
<dataflow id="175" from="physMemPtr_V_addr" to="status_V" fromId="32" toId="40">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="41">
</dataflow>
<dataflow id="178" from="lrclk_V" to="specbitsmap_ln0" fromId="122" toId="41">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="42">
</dataflow>
<dataflow id="180" from="physMemPtr_V" to="specbitsmap_ln0" fromId="123" toId="42">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="43">
</dataflow>
<dataflow id="182" from="basePhysAddr_V" to="specbitsmap_ln0" fromId="124" toId="43">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="44">
</dataflow>
<dataflow id="184" from="configReg" to="specbitsmap_ln0" fromId="125" toId="44">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="185" toId="45">
</dataflow>
<dataflow id="188" from="pynq_dsp_hls_str" to="spectopmodule_ln0" fromId="187" toId="45">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecInterface" to="specinterface_ln80" fromId="189" toId="46">
</dataflow>
<dataflow id="192" from="StgValue_191" to="specinterface_ln80" fromId="191" toId="46">
</dataflow>
<dataflow id="194" from="p_str" to="specinterface_ln80" fromId="193" toId="46">
</dataflow>
<dataflow id="195" from="StgValue_191" to="specinterface_ln80" fromId="191" toId="46">
</dataflow>
<dataflow id="196" from="StgValue_191" to="specinterface_ln80" fromId="191" toId="46">
</dataflow>
<dataflow id="198" from="p_str5" to="specinterface_ln80" fromId="197" toId="46">
</dataflow>
<dataflow id="199" from="StgValue_191" to="specinterface_ln80" fromId="191" toId="46">
</dataflow>
<dataflow id="200" from="StgValue_191" to="specinterface_ln80" fromId="191" toId="46">
</dataflow>
<dataflow id="201" from="p_str5" to="specinterface_ln80" fromId="197" toId="46">
</dataflow>
<dataflow id="202" from="p_str5" to="specinterface_ln80" fromId="197" toId="46">
</dataflow>
<dataflow id="203" from="p_str5" to="specinterface_ln80" fromId="197" toId="46">
</dataflow>
<dataflow id="204" from="StgValue_191" to="specinterface_ln80" fromId="191" toId="46">
</dataflow>
<dataflow id="205" from="StgValue_191" to="specinterface_ln80" fromId="191" toId="46">
</dataflow>
<dataflow id="206" from="StgValue_191" to="specinterface_ln80" fromId="191" toId="46">
</dataflow>
<dataflow id="207" from="StgValue_191" to="specinterface_ln80" fromId="191" toId="46">
</dataflow>
<dataflow id="208" from="p_str5" to="specinterface_ln80" fromId="197" toId="46">
</dataflow>
<dataflow id="209" from="p_str5" to="specinterface_ln80" fromId="197" toId="46">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecInterface" to="specinterface_ln81" fromId="189" toId="47">
</dataflow>
<dataflow id="211" from="lrclk_V" to="specinterface_ln81" fromId="122" toId="47">
</dataflow>
<dataflow id="213" from="p_str6" to="specinterface_ln81" fromId="212" toId="47">
</dataflow>
<dataflow id="214" from="StgValue_153" to="specinterface_ln81" fromId="153" toId="47">
</dataflow>
<dataflow id="215" from="StgValue_153" to="specinterface_ln81" fromId="153" toId="47">
</dataflow>
<dataflow id="216" from="p_str5" to="specinterface_ln81" fromId="197" toId="47">
</dataflow>
<dataflow id="217" from="StgValue_191" to="specinterface_ln81" fromId="191" toId="47">
</dataflow>
<dataflow id="218" from="StgValue_191" to="specinterface_ln81" fromId="191" toId="47">
</dataflow>
<dataflow id="219" from="p_str5" to="specinterface_ln81" fromId="197" toId="47">
</dataflow>
<dataflow id="220" from="p_str5" to="specinterface_ln81" fromId="197" toId="47">
</dataflow>
<dataflow id="221" from="p_str5" to="specinterface_ln81" fromId="197" toId="47">
</dataflow>
<dataflow id="222" from="StgValue_191" to="specinterface_ln81" fromId="191" toId="47">
</dataflow>
<dataflow id="223" from="StgValue_191" to="specinterface_ln81" fromId="191" toId="47">
</dataflow>
<dataflow id="224" from="StgValue_191" to="specinterface_ln81" fromId="191" toId="47">
</dataflow>
<dataflow id="225" from="StgValue_191" to="specinterface_ln81" fromId="191" toId="47">
</dataflow>
<dataflow id="226" from="p_str5" to="specinterface_ln81" fromId="197" toId="47">
</dataflow>
<dataflow id="227" from="p_str5" to="specinterface_ln81" fromId="197" toId="47">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecInterface" to="specinterface_ln82" fromId="189" toId="48">
</dataflow>
<dataflow id="229" from="physMemPtr_V" to="specinterface_ln82" fromId="123" toId="48">
</dataflow>
<dataflow id="231" from="p_str7" to="specinterface_ln82" fromId="230" toId="48">
</dataflow>
<dataflow id="232" from="StgValue_191" to="specinterface_ln82" fromId="191" toId="48">
</dataflow>
<dataflow id="233" from="StgValue_191" to="specinterface_ln82" fromId="191" toId="48">
</dataflow>
<dataflow id="234" from="p_str5" to="specinterface_ln82" fromId="197" toId="48">
</dataflow>
<dataflow id="235" from="StgValue_191" to="specinterface_ln82" fromId="191" toId="48">
</dataflow>
<dataflow id="237" from="StgValue_236" to="specinterface_ln82" fromId="236" toId="48">
</dataflow>
<dataflow id="238" from="p_str5" to="specinterface_ln82" fromId="197" toId="48">
</dataflow>
<dataflow id="239" from="p_str5" to="specinterface_ln82" fromId="197" toId="48">
</dataflow>
<dataflow id="240" from="p_str5" to="specinterface_ln82" fromId="197" toId="48">
</dataflow>
<dataflow id="242" from="StgValue_241" to="specinterface_ln82" fromId="241" toId="48">
</dataflow>
<dataflow id="243" from="StgValue_241" to="specinterface_ln82" fromId="241" toId="48">
</dataflow>
<dataflow id="244" from="StgValue_241" to="specinterface_ln82" fromId="241" toId="48">
</dataflow>
<dataflow id="245" from="StgValue_241" to="specinterface_ln82" fromId="241" toId="48">
</dataflow>
<dataflow id="246" from="p_str5" to="specinterface_ln82" fromId="197" toId="48">
</dataflow>
<dataflow id="247" from="p_str5" to="specinterface_ln82" fromId="197" toId="48">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecInterface" to="specinterface_ln83" fromId="189" toId="49">
</dataflow>
<dataflow id="249" from="basePhysAddr_V" to="specinterface_ln83" fromId="124" toId="49">
</dataflow>
<dataflow id="250" from="p_str" to="specinterface_ln83" fromId="193" toId="49">
</dataflow>
<dataflow id="251" from="StgValue_191" to="specinterface_ln83" fromId="191" toId="49">
</dataflow>
<dataflow id="252" from="StgValue_191" to="specinterface_ln83" fromId="191" toId="49">
</dataflow>
<dataflow id="253" from="p_str5" to="specinterface_ln83" fromId="197" toId="49">
</dataflow>
<dataflow id="254" from="StgValue_191" to="specinterface_ln83" fromId="191" toId="49">
</dataflow>
<dataflow id="255" from="StgValue_191" to="specinterface_ln83" fromId="191" toId="49">
</dataflow>
<dataflow id="256" from="p_str5" to="specinterface_ln83" fromId="197" toId="49">
</dataflow>
<dataflow id="257" from="p_str5" to="specinterface_ln83" fromId="197" toId="49">
</dataflow>
<dataflow id="258" from="p_str5" to="specinterface_ln83" fromId="197" toId="49">
</dataflow>
<dataflow id="259" from="StgValue_191" to="specinterface_ln83" fromId="191" toId="49">
</dataflow>
<dataflow id="260" from="StgValue_191" to="specinterface_ln83" fromId="191" toId="49">
</dataflow>
<dataflow id="261" from="StgValue_191" to="specinterface_ln83" fromId="191" toId="49">
</dataflow>
<dataflow id="262" from="StgValue_191" to="specinterface_ln83" fromId="191" toId="49">
</dataflow>
<dataflow id="263" from="p_str5" to="specinterface_ln83" fromId="197" toId="49">
</dataflow>
<dataflow id="264" from="p_str5" to="specinterface_ln83" fromId="197" toId="49">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecMemCore" to="empty" fromId="265" toId="50">
</dataflow>
<dataflow id="267" from="configReg" to="empty" fromId="125" toId="50">
</dataflow>
<dataflow id="269" from="p_str3" to="empty" fromId="268" toId="50">
</dataflow>
<dataflow id="271" from="RAM_1P_str" to="empty" fromId="270" toId="50">
</dataflow>
<dataflow id="272" from="p_str3" to="empty" fromId="268" toId="50">
</dataflow>
<dataflow id="274" from="StgValue_273" to="empty" fromId="273" toId="50">
</dataflow>
<dataflow id="275" from="p_str3" to="empty" fromId="268" toId="50">
</dataflow>
<dataflow id="276" from="p_str3" to="empty" fromId="268" toId="50">
</dataflow>
<dataflow id="277" from="p_str3" to="empty" fromId="268" toId="50">
</dataflow>
<dataflow id="278" from="p_str3" to="empty" fromId="268" toId="50">
</dataflow>
<dataflow id="279" from="p_str3" to="empty" fromId="268" toId="50">
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecInterface" to="specinterface_ln84" fromId="189" toId="51">
</dataflow>
<dataflow id="281" from="configReg" to="specinterface_ln84" fromId="125" toId="51">
</dataflow>
<dataflow id="282" from="p_str" to="specinterface_ln84" fromId="193" toId="51">
</dataflow>
<dataflow id="283" from="StgValue_191" to="specinterface_ln84" fromId="191" toId="51">
</dataflow>
<dataflow id="284" from="StgValue_191" to="specinterface_ln84" fromId="191" toId="51">
</dataflow>
<dataflow id="285" from="p_str5" to="specinterface_ln84" fromId="197" toId="51">
</dataflow>
<dataflow id="286" from="StgValue_191" to="specinterface_ln84" fromId="191" toId="51">
</dataflow>
<dataflow id="287" from="StgValue_191" to="specinterface_ln84" fromId="191" toId="51">
</dataflow>
<dataflow id="288" from="p_str5" to="specinterface_ln84" fromId="197" toId="51">
</dataflow>
<dataflow id="289" from="p_str5" to="specinterface_ln84" fromId="197" toId="51">
</dataflow>
<dataflow id="290" from="p_str5" to="specinterface_ln84" fromId="197" toId="51">
</dataflow>
<dataflow id="291" from="StgValue_191" to="specinterface_ln84" fromId="191" toId="51">
</dataflow>
<dataflow id="292" from="StgValue_191" to="specinterface_ln84" fromId="191" toId="51">
</dataflow>
<dataflow id="293" from="StgValue_191" to="specinterface_ln84" fromId="191" toId="51">
</dataflow>
<dataflow id="294" from="StgValue_191" to="specinterface_ln84" fromId="191" toId="51">
</dataflow>
<dataflow id="295" from="p_str5" to="specinterface_ln84" fromId="197" toId="51">
</dataflow>
<dataflow id="296" from="p_str5" to="specinterface_ln84" fromId="197" toId="51">
</dataflow>
<dataflow id="297" from="status_V" to="icmp_ln761" fromId="40" toId="52">
</dataflow>
<dataflow id="298" from="StgValue_191" to="icmp_ln761" fromId="191" toId="52">
</dataflow>
<dataflow id="299" from="icmp_ln761" to="br_ln89" fromId="52" toId="53">
</dataflow>
<dataflow id="300" from="readyRch" to="readyRch_load" fromId="126" toId="54">
</dataflow>
<dataflow id="301" from="readyLch" to="readyLch_load" fromId="127" toId="55">
</dataflow>
<dataflow id="302" from="readyRch_load" to="or_ln96" fromId="54" toId="56">
</dataflow>
<dataflow id="303" from="lrclk_V_read" to="or_ln96" fromId="30" toId="56">
</dataflow>
<dataflow id="304" from="lrclk_V_read" to="xor_ln96" fromId="30" toId="57">
</dataflow>
<dataflow id="306" from="StgValue_305" to="xor_ln96" fromId="305" toId="57">
</dataflow>
<dataflow id="307" from="readyLch_load" to="xor_ln101" fromId="55" toId="58">
</dataflow>
<dataflow id="308" from="StgValue_305" to="xor_ln101" fromId="305" toId="58">
</dataflow>
<dataflow id="309" from="lrclk_V_read" to="and_ln101" fromId="30" toId="59">
</dataflow>
<dataflow id="310" from="xor_ln101" to="and_ln101" fromId="58" toId="59">
</dataflow>
<dataflow id="311" from="or_ln96" to="xor_ln101_1" fromId="56" toId="60">
</dataflow>
<dataflow id="312" from="StgValue_305" to="xor_ln101_1" fromId="305" toId="60">
</dataflow>
<dataflow id="313" from="and_ln101" to="or_ln101" fromId="59" toId="61">
</dataflow>
<dataflow id="314" from="xor_ln101_1" to="or_ln101" fromId="60" toId="61">
</dataflow>
<dataflow id="315" from="or_ln101" to="br_ln101" fromId="61" toId="62">
</dataflow>
<dataflow id="316" from="r_V" to="zext_ln544_1" fromId="27" toId="63">
</dataflow>
<dataflow id="317" from="physMemPtr_V" to="physMemPtr_V_addr_1" fromId="123" toId="64">
</dataflow>
<dataflow id="318" from="zext_ln544_1" to="physMemPtr_V_addr_1" fromId="63" toId="64">
</dataflow>
<dataflow id="319" from="_ssdm_op_ReadReq.m_axi.i32P" to="physMemPtr_V_addr_1_s" fromId="150" toId="65">
</dataflow>
<dataflow id="320" from="physMemPtr_V_addr_1" to="physMemPtr_V_addr_1_s" fromId="64" toId="65">
</dataflow>
<dataflow id="321" from="StgValue_137" to="physMemPtr_V_addr_1_s" fromId="137" toId="65">
</dataflow>
<dataflow id="322" from="_ssdm_op_ReadReq.m_axi.i32P" to="physMemPtr_V_addr_1_s" fromId="150" toId="66">
</dataflow>
<dataflow id="323" from="physMemPtr_V_addr_1" to="physMemPtr_V_addr_1_s" fromId="64" toId="66">
</dataflow>
<dataflow id="324" from="StgValue_137" to="physMemPtr_V_addr_1_s" fromId="137" toId="66">
</dataflow>
<dataflow id="325" from="_ssdm_op_ReadReq.m_axi.i32P" to="physMemPtr_V_addr_1_s" fromId="150" toId="67">
</dataflow>
<dataflow id="326" from="physMemPtr_V_addr_1" to="physMemPtr_V_addr_1_s" fromId="64" toId="67">
</dataflow>
<dataflow id="327" from="StgValue_137" to="physMemPtr_V_addr_1_s" fromId="137" toId="67">
</dataflow>
<dataflow id="328" from="_ssdm_op_ReadReq.m_axi.i32P" to="physMemPtr_V_addr_1_s" fromId="150" toId="68">
</dataflow>
<dataflow id="329" from="physMemPtr_V_addr_1" to="physMemPtr_V_addr_1_s" fromId="64" toId="68">
</dataflow>
<dataflow id="330" from="StgValue_137" to="physMemPtr_V_addr_1_s" fromId="137" toId="68">
</dataflow>
<dataflow id="331" from="_ssdm_op_ReadReq.m_axi.i32P" to="physMemPtr_V_addr_1_s" fromId="150" toId="69">
</dataflow>
<dataflow id="332" from="physMemPtr_V_addr_1" to="physMemPtr_V_addr_1_s" fromId="64" toId="69">
</dataflow>
<dataflow id="333" from="StgValue_137" to="physMemPtr_V_addr_1_s" fromId="137" toId="69">
</dataflow>
<dataflow id="334" from="_ssdm_op_ReadReq.m_axi.i32P" to="physMemPtr_V_addr_1_s" fromId="150" toId="70">
</dataflow>
<dataflow id="335" from="physMemPtr_V_addr_1" to="physMemPtr_V_addr_1_s" fromId="64" toId="70">
</dataflow>
<dataflow id="336" from="StgValue_137" to="physMemPtr_V_addr_1_s" fromId="137" toId="70">
</dataflow>
<dataflow id="337" from="_ssdm_op_ReadReq.m_axi.i32P" to="physMemPtr_V_addr_1_s" fromId="150" toId="71">
</dataflow>
<dataflow id="338" from="physMemPtr_V_addr_1" to="physMemPtr_V_addr_1_s" fromId="64" toId="71">
</dataflow>
<dataflow id="339" from="StgValue_137" to="physMemPtr_V_addr_1_s" fromId="137" toId="71">
</dataflow>
<dataflow id="340" from="zext_ln215" to="ret_V_1" fromId="28" toId="72">
</dataflow>
<dataflow id="342" from="StgValue_341" to="ret_V_1" fromId="341" toId="72">
</dataflow>
<dataflow id="344" from="_ssdm_op_Read.m_axi.i32P" to="lsrc_V" fromId="343" toId="73">
</dataflow>
<dataflow id="345" from="physMemPtr_V_addr_1" to="lsrc_V" fromId="64" toId="73">
</dataflow>
<dataflow id="346" from="ret_V_1" to="zext_ln544_2" fromId="72" toId="74">
</dataflow>
<dataflow id="347" from="physMemPtr_V" to="physMemPtr_V_addr_2" fromId="123" toId="75">
</dataflow>
<dataflow id="348" from="zext_ln544_2" to="physMemPtr_V_addr_2" fromId="74" toId="75">
</dataflow>
<dataflow id="350" from="_ssdm_op_WriteReq.m_axi.i32P" to="physMemPtr_V_addr_3_s" fromId="349" toId="76">
</dataflow>
<dataflow id="351" from="physMemPtr_V_addr_2" to="physMemPtr_V_addr_3_s" fromId="75" toId="76">
</dataflow>
<dataflow id="352" from="StgValue_137" to="physMemPtr_V_addr_3_s" fromId="137" toId="76">
</dataflow>
<dataflow id="353" from="_ssdm_op_Read.m_axi.i32P" to="rsrc_V" fromId="343" toId="77">
</dataflow>
<dataflow id="354" from="physMemPtr_V_addr_1" to="rsrc_V" fromId="64" toId="77">
</dataflow>
<dataflow id="356" from="_ssdm_op_Write.m_axi.i32P" to="write_ln119" fromId="355" toId="78">
</dataflow>
<dataflow id="357" from="physMemPtr_V_addr_2" to="write_ln119" fromId="75" toId="78">
</dataflow>
<dataflow id="358" from="lsrc_V" to="write_ln119" fromId="73" toId="78">
</dataflow>
<dataflow id="360" from="StgValue_359" to="write_ln119" fromId="359" toId="78">
</dataflow>
<dataflow id="361" from="_ssdm_op_Write.m_axi.i32P" to="write_ln120" fromId="355" toId="79">
</dataflow>
<dataflow id="362" from="physMemPtr_V_addr_2" to="write_ln120" fromId="75" toId="79">
</dataflow>
<dataflow id="363" from="rsrc_V" to="write_ln120" fromId="77" toId="79">
</dataflow>
<dataflow id="364" from="StgValue_359" to="write_ln120" fromId="359" toId="79">
</dataflow>
<dataflow id="366" from="_ssdm_op_WriteResp.m_axi.i32P" to="physMemPtr_V_addr_3_1" fromId="365" toId="80">
</dataflow>
<dataflow id="367" from="physMemPtr_V_addr_2" to="physMemPtr_V_addr_3_1" fromId="75" toId="80">
</dataflow>
<dataflow id="368" from="_ssdm_op_WriteResp.m_axi.i32P" to="physMemPtr_V_addr_3_1" fromId="365" toId="81">
</dataflow>
<dataflow id="369" from="physMemPtr_V_addr_2" to="physMemPtr_V_addr_3_1" fromId="75" toId="81">
</dataflow>
<dataflow id="370" from="_ssdm_op_WriteResp.m_axi.i32P" to="physMemPtr_V_addr_3_1" fromId="365" toId="82">
</dataflow>
<dataflow id="371" from="physMemPtr_V_addr_2" to="physMemPtr_V_addr_3_1" fromId="75" toId="82">
</dataflow>
<dataflow id="372" from="_ssdm_op_WriteResp.m_axi.i32P" to="physMemPtr_V_addr_3_1" fromId="365" toId="83">
</dataflow>
<dataflow id="373" from="physMemPtr_V_addr_2" to="physMemPtr_V_addr_3_1" fromId="75" toId="83">
</dataflow>
<dataflow id="374" from="_ssdm_op_WriteResp.m_axi.i32P" to="physMemPtr_V_addr_3_1" fromId="365" toId="84">
</dataflow>
<dataflow id="375" from="physMemPtr_V_addr_2" to="physMemPtr_V_addr_3_1" fromId="75" toId="84">
</dataflow>
<dataflow id="377" from="StgValue_376" to="readyRch_flag_1" fromId="376" toId="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="378" from="br_ln89" to="readyRch_flag_1" fromId="53" toId="86">
</dataflow>
<dataflow id="379" from="StgValue_305" to="readyRch_flag_1" fromId="305" toId="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="380" from="br_ln121" to="readyRch_flag_1" fromId="85" toId="86">
</dataflow>
<dataflow id="381" from="lrclk_V_read" to="readyRch_flag_1" fromId="30" toId="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="382" from="br_ln101" to="readyRch_flag_1" fromId="62" toId="86">
</dataflow>
<dataflow id="384" from="StgValue_383" to="readyRch_new_1" fromId="383" toId="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="385" from="br_ln89" to="readyRch_new_1" fromId="53" toId="87">
</dataflow>
<dataflow id="386" from="StgValue_376" to="readyRch_new_1" fromId="376" toId="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="387" from="br_ln121" to="readyRch_new_1" fromId="85" toId="87">
</dataflow>
<dataflow id="388" from="StgValue_305" to="readyRch_new_1" fromId="305" toId="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="389" from="br_ln101" to="readyRch_new_1" fromId="62" toId="87">
</dataflow>
<dataflow id="390" from="StgValue_376" to="readyLch_flag_1" fromId="376" toId="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="391" from="br_ln89" to="readyLch_flag_1" fromId="53" toId="88">
</dataflow>
<dataflow id="392" from="StgValue_305" to="readyLch_flag_1" fromId="305" toId="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="393" from="br_ln121" to="readyLch_flag_1" fromId="85" toId="88">
</dataflow>
<dataflow id="394" from="xor_ln96" to="readyLch_flag_1" fromId="57" toId="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="395" from="br_ln101" to="readyLch_flag_1" fromId="62" toId="88">
</dataflow>
<dataflow id="396" from="readyLch_flag_1" to="br_ln96" fromId="88" toId="89">
</dataflow>
<dataflow id="397" from="readyRch_new_1" to="store_ln99" fromId="87" toId="90">
</dataflow>
<dataflow id="398" from="readyLch" to="store_ln99" fromId="127" toId="90">
</dataflow>
<dataflow id="399" from="readyRch_flag_1" to="br_ln76" fromId="86" toId="92">
</dataflow>
<dataflow id="400" from="readyRch_new_1" to="store_ln97" fromId="87" toId="93">
</dataflow>
<dataflow id="401" from="readyRch" to="store_ln97" fromId="126" toId="93">
</dataflow>
<dataflow id="402" from="icmp_ln761" to="StgValue_10" fromId="52" toId="10">
</dataflow>
<dataflow id="403" from="or_ln101" to="StgValue_10" fromId="61" toId="10">
</dataflow>
<dataflow id="404" from="icmp_ln761" to="StgValue_24" fromId="52" toId="24">
</dataflow>
<dataflow id="405" from="or_ln101" to="StgValue_24" fromId="61" toId="24">
</dataflow>
<dataflow id="406" from="readyLch_flag_1" to="StgValue_24" fromId="88" toId="24">
</dataflow>
<dataflow id="407" from="readyRch_flag_1" to="StgValue_24" fromId="86" toId="24">
</dataflow>
</dataflows>


</stg>
