read -sv run_verilog_mid/adder_32b_9_88_f864a73063a87e450a807167d5df4df6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_f864a73063a87e450a807167d5df4df6_yosys.v
