Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 11:38:23 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MASTER_FILE_timing_summary_routed.rpt -pb MASTER_FILE_timing_summary_routed.pb -rpx MASTER_FILE_timing_summary_routed.rpx -warn_on_violation
| Design       : MASTER_FILE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        2           
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (22)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: Ext_ADC_RDY (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Ext_CLK_FROM_INT_MEM (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Ext_DnB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.254        0.000                      0                  170        0.185        0.000                      0                  170        1.100        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
Ext_CLK_IN            {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 41.667}       83.333          12.000          
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Ext_CLK_IN                                                                                                                                                              1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       39.451        0.000                      0                  169        0.185        0.000                      0                  169       41.167        0.000                       0                    92  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       39.254        0.000                      0                    1       42.193        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Ext_CLK_IN
  To Clock:  Ext_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Ext_CLK_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Ext_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.451ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.456ns (31.628%)  route 0.986ns (68.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.028ns = ( 42.694 - 41.667 ) 
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.019    -0.474    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.350 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.566     2.032    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     2.488 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/Q
                         net (fo=2, routed)           0.986     3.474    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[1]
    SLICE_X44Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.448    42.694    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X44Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                         clock pessimism              0.483    43.177    
                         clock uncertainty           -0.171    43.006    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)       -0.081    42.925    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]
  -------------------------------------------------------------------
                         required time                         42.925    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                 39.451    

Slack (MET) :             39.656ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.466%)  route 0.794ns (63.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.028ns = ( 42.694 - 41.667 ) 
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.019    -0.474    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.350 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.566     2.032    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     2.488 r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/Q
                         net (fo=2, routed)           0.794     3.283    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[0]
    SLICE_X44Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.448    42.694    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X44Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
                         clock pessimism              0.483    43.177    
                         clock uncertainty           -0.171    43.006    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)       -0.067    42.939    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]
  -------------------------------------------------------------------
                         required time                         42.939    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 39.656    

Slack (MET) :             39.753ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.456ns (40.036%)  route 0.683ns (59.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.027ns = ( 42.693 - 41.667 ) 
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.019    -0.474    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.350 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.566     2.032    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     2.488 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/Q
                         net (fo=2, routed)           0.683     3.171    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[1]
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.447    42.693    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                         clock pessimism              0.483    43.176    
                         clock uncertainty           -0.171    43.005    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)       -0.081    42.924    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]
  -------------------------------------------------------------------
                         required time                         42.924    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 39.753    

Slack (MET) :             39.799ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.102ns  (logic 0.419ns (38.019%)  route 0.683ns (61.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 84.444 - 83.333 ) 
    Source Clock Delay      (SCD):    1.932ns = ( 43.598 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X36Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDSE (Prop_fdse_C_Q)         0.419    44.017 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/Q
                         net (fo=1, routed)           0.683    44.700    EXT_MEM_RW1/D[13]
    SLICE_X37Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    83.333    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.901    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    78.679 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    80.266    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.357 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    82.170    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    82.270 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    82.908    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    82.999 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    84.444    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
                         clock pessimism              0.483    84.927    
                         clock uncertainty           -0.171    84.756    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)       -0.256    84.500    EXT_MEM_RW1/ExtMemAdrToRam_reg[13]
  -------------------------------------------------------------------
                         required time                         84.500    
                         arrival time                         -44.700    
  -------------------------------------------------------------------
                         slack                                 39.799    

Slack (MET) :             39.831ns  (required time - arrival time)
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.257ns  (logic 0.518ns (41.202%)  route 0.739ns (58.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 84.444 - 83.333 ) 
    Source Clock Delay      (SCD):    1.934ns = ( 43.600 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.567    43.600    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X42Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    44.118 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/Q
                         net (fo=1, routed)           0.739    44.857    EXT_MEM_RW1/ExtMemDataToRam_reg[3]_0[0]
    SLICE_X39Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    83.333    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.901    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    78.679 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    80.266    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.357 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    82.170    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    82.270 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    82.908    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    82.999 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    84.444    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[0]/C
                         clock pessimism              0.483    84.927    
                         clock uncertainty           -0.171    84.756    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)       -0.067    84.689    EXT_MEM_RW1/ExtMemDataToRam_reg[0]
  -------------------------------------------------------------------
                         required time                         84.689    
                         arrival time                         -44.857    
  -------------------------------------------------------------------
                         slack                                 39.831    

Slack (MET) :             39.840ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.426%)  route 0.619ns (57.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.027ns = ( 42.693 - 41.667 ) 
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.019    -0.474    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.350 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.566     2.032    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     2.488 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/Q
                         net (fo=2, routed)           0.619     3.107    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[3]
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.447    42.693    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                         clock pessimism              0.483    43.176    
                         clock uncertainty           -0.171    43.005    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)       -0.058    42.947    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]
  -------------------------------------------------------------------
                         required time                         42.947    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 39.840    

Slack (MET) :             39.841ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.592%)  route 0.615ns (57.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.027ns = ( 42.693 - 41.667 ) 
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.019    -0.474    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.350 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.566     2.032    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     2.488 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/Q
                         net (fo=2, routed)           0.615     3.103    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[2]
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.447    42.693    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
                         clock pessimism              0.483    43.176    
                         clock uncertainty           -0.171    43.005    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)       -0.061    42.944    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]
  -------------------------------------------------------------------
                         required time                         42.944    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 39.841    

Slack (MET) :             39.850ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.817%)  route 0.633ns (60.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 84.444 - 83.333 ) 
    Source Clock Delay      (SCD):    1.930ns = ( 43.597 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.564    43.597    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X37Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDSE (Prop_fdse_C_Q)         0.419    44.016 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/Q
                         net (fo=1, routed)           0.633    44.649    EXT_MEM_RW1/D[1]
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    83.333    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.901    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    78.679 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    80.266    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.357 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    82.170    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    82.270 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    82.908    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    82.999 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    84.444    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C
                         clock pessimism              0.483    84.927    
                         clock uncertainty           -0.171    84.756    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)       -0.256    84.500    EXT_MEM_RW1/ExtMemAdrToRam_reg[1]
  -------------------------------------------------------------------
                         required time                         84.500    
                         arrival time                         -44.649    
  -------------------------------------------------------------------
                         slack                                 39.850    

Slack (MET) :             39.871ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.054ns  (logic 0.419ns (39.735%)  route 0.635ns (60.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 84.444 - 83.333 ) 
    Source Clock Delay      (SCD):    1.930ns = ( 43.597 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.564    43.597    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X37Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDSE (Prop_fdse_C_Q)         0.419    44.016 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/Q
                         net (fo=1, routed)           0.635    44.652    EXT_MEM_RW1/D[3]
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    83.333    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.901    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    78.679 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    80.266    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.357 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    82.170    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    82.270 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    82.908    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    82.999 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    84.444    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/C
                         clock pessimism              0.483    84.927    
                         clock uncertainty           -0.171    84.756    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)       -0.233    84.523    EXT_MEM_RW1/ExtMemAdrToRam_reg[3]
  -------------------------------------------------------------------
                         required time                         84.523    
                         arrival time                         -44.652    
  -------------------------------------------------------------------
                         slack                                 39.871    

Slack (MET) :             39.923ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.518ns (52.212%)  route 0.474ns (47.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.027ns = ( 42.693 - 41.667 ) 
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.019    -0.474    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.350 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.566     2.032    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     2.550 r  EXT_MEM_RW1/SampleByteFromRam_reg[5]/Q
                         net (fo=1, routed)           0.474     3.024    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[5]
    SLICE_X43Y45         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.447    42.693    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y45         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                         clock pessimism              0.483    43.176    
                         clock uncertainty           -0.171    43.005    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)       -0.058    42.947    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]
  -------------------------------------------------------------------
                         required time                         42.947    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                 39.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/nOE_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.664%)  route 0.127ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.459    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=4, routed)           0.127     0.727    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X40Y42         FDSE                                         r  EXT_MEM_RW1/nOE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.023    -0.648    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056    -0.592 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.292    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.263 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     0.568    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y42         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C
                         clock pessimism             -0.096     0.472    
    SLICE_X40Y42         FDSE (Hold_fdse_C_D)         0.070     0.542    EXT_MEM_RW1/nOE_reg
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.635%)  route 0.132ns (48.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns = ( 42.191 - 41.667 ) 
    Source Clock Delay      (SCD):    0.421ns = ( 42.087 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.564    42.087    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    42.228 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.132    42.360    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                         clock pessimism             -0.089    42.102    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070    42.172    MEM_DIST1/FSM_onehot_s_byte_reg[1]
  -------------------------------------------------------------------
                         required time                        -42.172    
                         arrival time                          42.360    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/STATE_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.714%)  route 0.136ns (42.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.526ns = ( 42.193 - 41.667 ) 
    Source Clock Delay      (SCD):    0.421ns = ( 42.087 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.564    42.087    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    42.228 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=5, routed)           0.136    42.365    MEM_DIST1/trig_pulse_byte2
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.045    42.410 r  MEM_DIST1/STATE_OUT[2]_i_2/O
                         net (fo=1, routed)           0.000    42.410    MEM_DIST1/STATE_OUT[2]_i_2_n_0
    SLICE_X41Y47         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.834    42.193    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X41Y47         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/C
                         clock pessimism             -0.070    42.123    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091    42.214    MEM_DIST1/STATE_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                        -42.214    
                         arrival time                          42.410    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.094%)  route 0.146ns (50.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns = ( 42.192 - 41.667 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 42.086 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.563    42.086    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    42.227 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=30, routed)          0.146    42.374    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_0
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.833    42.192    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                         clock pessimism             -0.089    42.103    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.066    42.169    MEM_DIST1/FSM_onehot_s_byte_reg[3]
  -------------------------------------------------------------------
                         required time                        -42.169    
                         arrival time                          42.374    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.700%)  route 0.143ns (50.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     0.460    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     0.601 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=3, routed)           0.143     0.744    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X40Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.023    -0.648    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056    -0.592 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.292    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.263 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.833     0.569    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
                         clock pessimism             -0.109     0.460    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.070     0.530    EXT_MEM_RW1/FSM_onehot_s_write_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.749%)  route 0.167ns (54.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns = ( 42.191 - 41.667 ) 
    Source Clock Delay      (SCD):    0.421ns = ( 42.087 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.564    42.087    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    42.228 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=5, routed)           0.167    42.396    MEM_DIST1/trig_pulse_byte2
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                         clock pessimism             -0.089    42.102    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070    42.172    MEM_DIST1/FSM_onehot_s_byte_reg[4]
  -------------------------------------------------------------------
                         required time                        -42.172    
                         arrival time                          42.396    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns = ( 42.192 - 41.667 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 42.086 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.563    42.086    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    42.227 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=17, routed)          0.182    42.410    MEM_DIST1/Q[0]
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.833    42.192    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                         clock pessimism             -0.089    42.103    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.070    42.173    MEM_DIST1/FSM_onehot_s_byte_reg[0]
  -------------------------------------------------------------------
                         required time                        -42.173    
                         arrival time                          42.410    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.459    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/Q
                         net (fo=2, routed)           0.182     0.782    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[1]
    SLICE_X41Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.023    -0.648    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056    -0.592 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.292    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.263 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     0.568    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/C
                         clock pessimism             -0.109     0.459    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.070     0.529    EXT_MEM_RW1/FSM_onehot_s_read_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.519%)  route 0.183ns (56.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     0.460    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     0.601 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/Q
                         net (fo=2, routed)           0.183     0.784    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[1]
    SLICE_X40Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.023    -0.648    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056    -0.592 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.292    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.263 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.833     0.569    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C
                         clock pessimism             -0.109     0.460    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.070     0.530    EXT_MEM_RW1/FSM_onehot_s_write_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.285%)  route 0.185ns (56.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     0.460    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     0.601 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/Q
                         net (fo=4, routed)           0.185     0.786    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[0]
    SLICE_X40Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.023    -0.648    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056    -0.592 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.292    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.263 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.833     0.569    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
                         clock pessimism             -0.109     0.460    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.066     0.526    EXT_MEM_RW1/FSM_onehot_s_write_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0    Ext_PULSE_OUT_OBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    sig_MEM_CLK_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X36Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X38Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X38Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X37Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X37Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X35Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X36Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X36Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X38Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X38Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X38Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X38Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X37Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X37Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X37Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X37Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X36Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X36Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X38Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X38Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X38Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X38Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X37Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X37Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X37Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X37Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       42.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.254ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PulseGen1/stop_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.574ns (35.588%)  route 1.039ns (64.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 40.136 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.565    -0.928    PulseGen1/CLK
    SLICE_X36Y45         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  PulseGen1/active_reg/Q
                         net (fo=10, routed)          0.455    -0.017    PulseGen1/active
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.118     0.101 f  PulseGen1/stop_i_1/O
                         net (fo=1, routed)           0.584     0.685    PulseGen1/stop_i_1_n_0
    SLICE_X36Y46         FDCE                                         f  PulseGen1/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.445    40.136    PulseGen1/CLK
    SLICE_X36Y46         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.578    40.714    
                         clock uncertainty           -0.171    40.543    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.604    39.939    PulseGen1/stop_reg
  -------------------------------------------------------------------
                         required time                         39.939    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                 39.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.193ns  (arrival time - required time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PulseGen1/stop_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.566ns  (logic 0.189ns (33.397%)  route 0.377ns (66.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 40.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 82.732 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    83.333    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    83.577 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    84.017    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    81.655 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    82.144    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.170 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.563    82.732    PulseGen1/CLK
    SLICE_X36Y45         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    82.873 r  PulseGen1/active_reg/Q
                         net (fo=10, routed)          0.190    83.063    PulseGen1/active
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.048    83.111 f  PulseGen1/stop_i_1/O
                         net (fo=1, routed)           0.187    83.298    PulseGen1/stop_i_1_n_0
    SLICE_X36Y46         FDCE                                         f  PulseGen1/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.832    40.828    PulseGen1/CLK
    SLICE_X36Y46         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.254    41.082    
                         clock uncertainty            0.171    41.253    
    SLICE_X36Y46         FDCE (Remov_fdce_C_CLR)     -0.147    41.106    PulseGen1/stop_reg
  -------------------------------------------------------------------
                         required time                        -41.106    
                         arrival time                          83.298    
  -------------------------------------------------------------------
                         slack                                 42.193    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.417ns  (logic 4.971ns (37.051%)  route 8.446ns (62.949%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          8.446     9.896    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    13.417 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.417    Ext_Mem_IO_ext[7]
    U14                                                               r  Ext_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.272ns  (logic 4.966ns (37.415%)  route 8.306ns (62.585%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          8.306     9.756    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    13.272 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.272    Ext_Mem_IO_ext[6]
    V14                                                               r  Ext_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.125ns  (logic 4.969ns (37.859%)  route 8.156ns (62.141%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          8.156     9.606    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519    13.125 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.125    Ext_Mem_IO_ext[5]
    V13                                                               r  Ext_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.976ns  (logic 4.970ns (38.300%)  route 8.006ns (61.700%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          8.006     9.456    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    12.976 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.976    Ext_Mem_IO_ext[4]
    U16                                                               r  Ext_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.836ns  (logic 4.980ns (38.794%)  route 7.856ns (61.206%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          7.856     9.306    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    12.836 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.836    Ext_Mem_IO_ext[3]
    U15                                                               r  Ext_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.676ns  (logic 4.970ns (39.205%)  route 7.706ns (60.795%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          7.706     9.156    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    12.676 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.676    Ext_Mem_IO_ext[2]
    W14                                                               r  Ext_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.599ns  (logic 5.314ns (42.180%)  route 7.285ns (57.820%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.009     5.459    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.152     5.611 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.275     8.886    Ext_DATA_TO_INT_MEM_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    12.599 r  Ext_DATA_TO_INT_MEM_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.599    Ext_DATA_TO_INT_MEM[5]
    V5                                                                r  Ext_DATA_TO_INT_MEM[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.595ns  (logic 5.327ns (42.291%)  route 7.268ns (57.709%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.006     5.456    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.154     5.610 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.263     8.872    Ext_DATA_TO_INT_MEM_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         3.723    12.595 r  Ext_DATA_TO_INT_MEM_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.595    Ext_DATA_TO_INT_MEM[7]
    U5                                                                r  Ext_DATA_TO_INT_MEM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.535ns  (logic 4.979ns (39.718%)  route 7.557ns (60.282%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          7.557     9.006    gen_io_port_extRam[1].IOBUF_inst/T
    W13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.529    12.535 r  gen_io_port_extRam[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.535    Ext_Mem_IO_ext[1]
    W13                                                               r  Ext_Mem_IO_ext[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.368ns  (logic 4.971ns (40.188%)  route 7.398ns (59.812%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          7.398     8.847    gen_io_port_extRam[0].IOBUF_inst/T
    W15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    12.368 r  gen_io_port_extRam[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.368    Ext_Mem_IO_ext[0]
    W15                                                               r  Ext_Mem_IO_ext[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[15]/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[15]/Q
                         net (fo=2, routed)           0.110     0.277    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[10]
    SLICE_X39Y45         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.167ns (60.093%)  route 0.111ns (39.907%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[6]/C
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[6]/Q
                         net (fo=2, routed)           0.111     0.278    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[1]
    SLICE_X37Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.167ns (57.811%)  route 0.122ns (42.189%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[10]/C
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[10]/Q
                         net (fo=2, routed)           0.122     0.289    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[5]
    SLICE_X39Y45         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.167ns (56.936%)  route 0.126ns (43.064%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[13]/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[13]/Q
                         net (fo=2, routed)           0.126     0.293    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[8]
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.167ns (56.538%)  route 0.128ns (43.462%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[12]/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[12]/Q
                         net (fo=2, routed)           0.128     0.295    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[7]
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.167ns (49.125%)  route 0.173ns (50.875%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[14]/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[14]/Q
                         net (fo=2, routed)           0.173     0.340    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[9]
    SLICE_X39Y45         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.167ns (47.885%)  route 0.182ns (52.115%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[9]/C
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[9]/Q
                         net (fo=2, routed)           0.182     0.349    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[4]
    SLICE_X39Y45         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.167ns (44.646%)  route 0.207ns (55.354%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[7]/C
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[7]/Q
                         net (fo=2, routed)           0.207     0.374    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[2]
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.167ns (44.291%)  route 0.210ns (55.709%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[8]/C
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[8]/Q
                         net (fo=2, routed)           0.210     0.377    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[3]
    SLICE_X39Y45         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER1/sample_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[14]/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[14]/Q
                         net (fo=2, routed)           0.127     0.294    IV_SAVER1/sample_count_reg[15]_0[9]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.404 r  IV_SAVER1/sample_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    IV_SAVER1/sample_count_reg[12]_i_1_n_5
    SLICE_X38Y46         FDCE                                         r  IV_SAVER1/sample_count_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 4.468ns (51.391%)  route 4.226ns (48.609%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.566    43.599    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y45         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.419    44.018 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/Q
                         net (fo=1, routed)           0.963    44.981    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.326    45.307 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.263    48.570    Ext_DATA_TO_INT_MEM_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         3.723    52.293 r  Ext_DATA_TO_INT_MEM_OBUF[7]_inst/O
                         net (fo=0)                   0.000    52.293    Ext_DATA_TO_INT_MEM[7]
    U5                                                                r  Ext_DATA_TO_INT_MEM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 4.344ns (52.848%)  route 3.875ns (47.152%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.566    43.599    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    44.055 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=1, routed)           0.575    44.630    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[3]
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.150    44.780 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.300    48.081    Ext_DATA_TO_INT_MEM_OBUF[11]
    V8                   OBUF (Prop_obuf_I_O)         3.738    51.818 r  Ext_DATA_TO_INT_MEM_OBUF[11]_inst/O
                         net (fo=0)                   0.000    51.818    Ext_DATA_TO_INT_MEM[11]
    V8                                                                r  Ext_DATA_TO_INT_MEM[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.181ns  (logic 4.327ns (52.887%)  route 3.854ns (47.113%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.566    43.599    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    44.055 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/Q
                         net (fo=1, routed)           0.655    44.710    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[1]
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.152    44.862 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.199    48.062    Ext_DATA_TO_INT_MEM_OBUF[9]
    W7                   OBUF (Prop_obuf_I_O)         3.719    51.780 r  Ext_DATA_TO_INT_MEM_OBUF[9]_inst/O
                         net (fo=0)                   0.000    51.780    Ext_DATA_TO_INT_MEM[9]
    W7                                                                r  Ext_DATA_TO_INT_MEM[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.172ns  (logic 4.318ns (52.847%)  route 3.853ns (47.153%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.566    43.599    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y45         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    44.055 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/Q
                         net (fo=1, routed)           0.578    44.633    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[5]
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.150    44.783 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.275    48.058    Ext_DATA_TO_INT_MEM_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    51.771 r  Ext_DATA_TO_INT_MEM_OBUF[5]_inst/O
                         net (fo=0)                   0.000    51.771    Ext_DATA_TO_INT_MEM[5]
    V5                                                                r  Ext_DATA_TO_INT_MEM[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.017ns  (logic 4.115ns (51.327%)  route 3.902ns (48.673%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.566    43.599    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    44.055 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/Q
                         net (fo=1, routed)           0.682    44.738    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[2]
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.124    44.862 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.220    48.082    Ext_DATA_TO_INT_MEM_OBUF[10]
    U8                   OBUF (Prop_obuf_I_O)         3.535    51.617 r  Ext_DATA_TO_INT_MEM_OBUF[10]_inst/O
                         net (fo=0)                   0.000    51.617    Ext_DATA_TO_INT_MEM[10]
    U8                                                                r  Ext_DATA_TO_INT_MEM[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.111ns (51.755%)  route 3.833ns (48.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.566    43.599    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    44.055 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/Q
                         net (fo=1, routed)           0.498    44.553    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.124    44.677 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.335    48.012    Ext_DATA_TO_INT_MEM_OBUF[8]
    U7                   OBUF (Prop_obuf_I_O)         3.531    51.543 r  Ext_DATA_TO_INT_MEM_OBUF[8]_inst/O
                         net (fo=0)                   0.000    51.543    Ext_DATA_TO_INT_MEM[8]
    U7                                                                r  Ext_DATA_TO_INT_MEM[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_STATE_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 4.034ns (51.383%)  route 3.817ns (48.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.566    43.599    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X42Y45         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    44.117 r  MEM_DIST1/STATE_OUT_reg[0]/Q
                         net (fo=1, routed)           3.817    47.934    Ext_STATE_OUT_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.516    51.450 r  Ext_STATE_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    51.450    Ext_STATE_OUT[0]
    L2                                                                r  Ext_STATE_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 4.331ns (55.211%)  route 3.513ns (44.789%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.566    43.599    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y45         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    44.055 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=1, routed)           0.652    44.707    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[3]
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.150    44.857 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.861    47.719    Ext_DATA_TO_INT_MEM_OBUF[3]
    V4                   OBUF (Prop_obuf_I_O)         3.725    51.444 r  Ext_DATA_TO_INT_MEM_OBUF[3]_inst/O
                         net (fo=0)                   0.000    51.444    Ext_DATA_TO_INT_MEM[3]
    V4                                                                r  Ext_DATA_TO_INT_MEM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_STATE_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.788ns  (logic 3.963ns (50.885%)  route 3.825ns (49.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.567    43.600    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X41Y47         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456    44.056 r  MEM_DIST1/STATE_OUT_reg[2]/Q
                         net (fo=1, routed)           3.825    47.881    Ext_STATE_OUT_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         3.507    51.388 r  Ext_STATE_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    51.388    Ext_STATE_OUT[2]
    K2                                                                r  Ext_STATE_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 4.079ns (52.917%)  route 3.629ns (47.083%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.566    43.599    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X43Y45         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    44.055 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/Q
                         net (fo=1, routed)           0.805    44.860    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[4]
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.124    44.984 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.825    47.809    Ext_DATA_TO_INT_MEM_OBUF[4]
    U4                   OBUF (Prop_obuf_I_O)         3.499    51.308 r  Ext_DATA_TO_INT_MEM_OBUF[4]_inst/O
                         net (fo=0)                   0.000    51.308    Ext_DATA_TO_INT_MEM[4]
    U4                                                                r  Ext_DATA_TO_INT_MEM[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PulseGen1/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.763ns  (logic 0.337ns (44.191%)  route 0.426ns (55.809%))
  Logic Levels:           0  
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.445    -1.531    PulseGen1/CLK
    SLICE_X36Y45         FDRE                                         r  PulseGen1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.337    -1.194 f  PulseGen1/done_reg/Q
                         net (fo=8, routed)           0.426    -0.768    PulseGen1/sig_PulseGen1_pulse_complete
    SLICE_X41Y45         FDCE                                         f  PulseGen1/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_PULSE_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.546ns  (logic 1.317ns (37.128%)  route 2.230ns (62.872%))
  Logic Levels:           4  (BUFG=2 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.750     0.648    Ext_PULSE_OUT_OBUF_BUFG
    R3                   OBUF (Prop_obuf_I_O)         1.220     1.868 r  Ext_PULSE_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.868    Ext_PULSE_OUT
    R3                                                                r  Ext_PULSE_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.379ns (62.767%)  route 0.818ns (37.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.561     0.458    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.599 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/Q
                         net (fo=1, routed)           0.818     1.417    Ext_Mem_Addr_ext_OBUF[2]
    K17                  OBUF (Prop_obuf_I_O)         1.238     2.655 r  Ext_Mem_Addr_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.655    Ext_Mem_Addr_ext[2]
    K17                                                               r  Ext_Mem_Addr_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.343ns (59.098%)  route 0.929ns (40.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.459    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/Q
                         net (fo=1, routed)           0.929     1.530    Ext_Mem_Addr_ext_OBUF[6]
    R18                  OBUF (Prop_obuf_I_O)         1.202     2.731 r  Ext_Mem_Addr_ext_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.731    Ext_Mem_Addr_ext[6]
    R18                                                               r  Ext_Mem_Addr_ext[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.343ns (59.012%)  route 0.933ns (40.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.459    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/Q
                         net (fo=1, routed)           0.933     1.533    Ext_Mem_Addr_ext_OBUF[8]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.735 r  Ext_Mem_Addr_ext_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.735    Ext_Mem_Addr_ext[8]
    U19                                                               r  Ext_Mem_Addr_ext[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemDataToRam_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_IO_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.348ns (58.454%)  route 0.958ns (41.546%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.459    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  EXT_MEM_RW1/ExtMemDataToRam_reg[0]/Q
                         net (fo=1, routed)           0.958     1.558    gen_io_port_extRam[0].IOBUF_inst/I
    W15                  OBUFT (Prop_obuft_I_O)       1.207     2.765 r  gen_io_port_extRam[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.765    Ext_Mem_IO_ext[0]
    W15                                                               r  Ext_Mem_IO_ext[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/nOE_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_nOE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.339ns (57.232%)  route 1.000ns (42.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.459    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y42         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDSE (Prop_fdse_C_Q)         0.141     0.600 r  EXT_MEM_RW1/nOE_reg/Q
                         net (fo=1, routed)           1.000     1.601    Ext_Mem_nOE_ext_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.799 r  Ext_Mem_nOE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     2.799    Ext_Mem_nOE_ext
    P19                                                               r  Ext_Mem_nOE_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/nWE_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_nWE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.345ns (57.354%)  route 1.000ns (42.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.459    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y41         FDSE                                         r  EXT_MEM_RW1/nWE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDSE (Prop_fdse_C_Q)         0.141     0.600 r  EXT_MEM_RW1/nWE_reg/Q
                         net (fo=1, routed)           1.000     1.601    Ext_Mem_nWE_ext_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.805 r  Ext_Mem_nWE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     2.805    Ext_Mem_nWE_ext
    R19                                                               r  Ext_Mem_nWE_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.351ns (57.409%)  route 1.002ns (42.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.459    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/Q
                         net (fo=1, routed)           1.002     1.603    Ext_Mem_Addr_ext_OBUF[9]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.813 r  Ext_Mem_Addr_ext_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.813    Ext_Mem_Addr_ext[9]
    V19                                                               r  Ext_Mem_Addr_ext[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.361ns (57.521%)  route 1.005ns (42.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.724    -0.439    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.128    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.459    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/Q
                         net (fo=1, routed)           1.005     1.605    Ext_Mem_Addr_ext_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.220     2.825 r  Ext_Mem_Addr_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.825    Ext_Mem_Addr_ext[1]
    M19                                                               r  Ext_Mem_Addr_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    24.145    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_ADC_HIBYTE_TO_IV_SAVER[3]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.286ns  (logic 1.600ns (21.962%)  route 5.686ns (78.038%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.027ns = ( 42.693 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  Ext_ADC_HIBYTE_TO_IV_SAVER[3] (IN)
                         net (fo=0)                   0.000     0.000    Ext_ADC_HIBYTE_TO_IV_SAVER[3]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Ext_ADC_HIBYTE_TO_IV_SAVER_IBUF[3]_inst/O
                         net (fo=1, routed)           5.298     6.746    MEM_DIST1/Ext_ADC_HIBYTE_TO_IV_SAVER_IBUF[3]
    SLICE_X41Y46         LUT5 (Prop_lut5_I3_O)        0.152     6.898 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_2/O
                         net (fo=1, routed)           0.388     7.286    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_2_n_0
    SLICE_X40Y46         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          1.447    42.693    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X40Y46         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/SampleByteFromRam_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.170ns  (logic 1.603ns (22.354%)  route 5.567ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.932     6.382    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.153     6.535 r  EXT_MEM_RW1/SampleByteFromRam[7]_i_1/O
                         net (fo=8, routed)           0.635     7.170    EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    -1.163    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.063 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.425    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.334 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.447     1.114    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/SampleByteFromRam_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.170ns  (logic 1.603ns (22.354%)  route 5.567ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.932     6.382    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.153     6.535 r  EXT_MEM_RW1/SampleByteFromRam[7]_i_1/O
                         net (fo=8, routed)           0.635     7.170    EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    -1.163    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.063 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.425    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.334 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.447     1.114    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/SampleByteFromRam_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.170ns  (logic 1.603ns (22.354%)  route 5.567ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.932     6.382    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.153     6.535 r  EXT_MEM_RW1/SampleByteFromRam[7]_i_1/O
                         net (fo=8, routed)           0.635     7.170    EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    -1.163    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.063 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.425    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.334 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.447     1.114    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/SampleByteFromRam_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.170ns  (logic 1.603ns (22.354%)  route 5.567ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.932     6.382    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.153     6.535 r  EXT_MEM_RW1/SampleByteFromRam[7]_i_1/O
                         net (fo=8, routed)           0.635     7.170    EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    -1.163    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.063 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.425    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.334 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.447     1.114    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/SampleByteFromRam_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.153ns  (logic 1.603ns (22.407%)  route 5.550ns (77.593%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.932     6.382    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.153     6.535 r  EXT_MEM_RW1/SampleByteFromRam[7]_i_1/O
                         net (fo=8, routed)           0.618     7.153    EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    -1.163    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.063 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.425    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.334 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.447     1.114    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[5]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/SampleByteFromRam_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.153ns  (logic 1.603ns (22.407%)  route 5.550ns (77.593%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.932     6.382    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.153     6.535 r  EXT_MEM_RW1/SampleByteFromRam[7]_i_1/O
                         net (fo=8, routed)           0.618     7.153    EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    -1.163    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.063 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.425    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.334 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.447     1.114    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[6]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/SampleByteFromRam_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.153ns  (logic 1.603ns (22.407%)  route 5.550ns (77.593%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.932     6.382    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.153     6.535 r  EXT_MEM_RW1/SampleByteFromRam[7]_i_1/O
                         net (fo=8, routed)           0.618     7.153    EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    -1.163    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.063 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.425    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.334 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.447     1.114    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[7]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.602ns (22.485%)  route 5.522ns (77.515%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.888     6.338    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.152     6.490 r  EXT_MEM_RW1/ExtMemDataToRam[3]_i_1/O
                         net (fo=4, routed)           0.634     7.123    EXT_MEM_RW1/ExtMemDataToRam[3]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    -1.163    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.063 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.425    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.334 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444     1.111    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[0]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.602ns (22.485%)  route 5.522ns (77.515%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.888     6.338    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.152     6.490 r  EXT_MEM_RW1/ExtMemDataToRam[3]_i_1/O
                         net (fo=4, routed)           0.634     7.123    EXT_MEM_RW1/ExtMemDataToRam[3]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.813    -1.163    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.063 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.425    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.334 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444     1.111    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/Q
                         net (fo=1, routed)           0.142     0.283    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[10]
    SLICE_X39Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.328 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[10]_i_1/O
                         net (fo=1, routed)           0.000     0.328    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[10]_i_1_n_0
    SLICE_X39Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/Q
                         net (fo=1, routed)           0.135     0.299    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]
    SLICE_X39Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.344 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000     0.344    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.831    42.190    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.305%)  route 0.191ns (50.695%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/Q
                         net (fo=1, routed)           0.191     0.332    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[12]
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.377 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[12]_i_1/O
                         net (fo=1, routed)           0.000     0.377    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[12]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X36Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.042%)  route 0.202ns (51.958%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/C
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/Q
                         net (fo=1, routed)           0.202     0.343    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[5]
    SLICE_X36Y43         LUT3 (Prop_lut3_I2_O)        0.046     0.389 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[5]_i_1/O
                         net (fo=1, routed)           0.000     0.389    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[5]_i_1_n_0
    SLICE_X36Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X36Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.202%)  route 0.213ns (53.798%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[13]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[13]/Q
                         net (fo=1, routed)           0.213     0.354    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[13]
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.042     0.396 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[13]_i_1/O
                         net (fo=1, routed)           0.000     0.396    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[13]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X36Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.313%)  route 0.241ns (56.687%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.241     0.382    PulseGen1/run
    SLICE_X36Y45         LUT4 (Prop_lut4_I3_O)        0.043     0.425 r  PulseGen1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.425    PulseGen1/count[2]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  PulseGen1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.832    -0.839    PulseGen1/CLK
    SLICE_X36Y45         FDRE                                         r  PulseGen1/count_reg[2]/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.579%)  route 0.241ns (56.421%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.241     0.382    PulseGen1/run
    SLICE_X36Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.427 r  PulseGen1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.427    PulseGen1/count[0]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  PulseGen1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.832    -0.839    PulseGen1/CLK
    SLICE_X36Y45         FDRE                                         r  PulseGen1/count_reg[0]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.125%)  route 0.245ns (56.875%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/C
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/Q
                         net (fo=1, routed)           0.245     0.386    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[6]
    SLICE_X36Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.431 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=1, routed)           0.000     0.431    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X36Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X36Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.533%)  route 0.251ns (57.467%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/Q
                         net (fo=1, routed)           0.251     0.392    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]
    SLICE_X37Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.437 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.437    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X37Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.831    42.190    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X37Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.410%)  route 0.263ns (58.590%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[14]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[14]/Q
                         net (fo=1, routed)           0.263     0.404    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[14]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.449 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[14]_i_1/O
                         net (fo=1, routed)           0.000     0.449    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[14]_i_1_n_0
    SLICE_X37Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    sig_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X37Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/C





