# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/verilator/output/chipyard.harness.TestHarness.SmallRocketCacheConfig/cache.wlf opened as dataset "cache"
# do cache.do
# 
do mysim.do
add wave -position insertpoint  \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram
add wave -position insertpoint  \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_1/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_1/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_1/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_1/ram
add wave -position insertpoint  \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/RW0_addr \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/RW0_clk \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/RW0_en \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/RW0_rdata \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/RW0_wdata \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/RW0_wmask \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/RW0_wmode
add wave -position insertpoint  \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram
do mysim.do
add wave -position insertpoint  \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram
do mysim.do
add wave -position insertpoint  \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram
add wave -position insertpoint  \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_1/RW0_wdata
add wave -position insertpoint  \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_1/RW0_wdata
do mysim.do
do mysim.do
add wave -position insertpoint  \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_hit \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_hit_state_state
do mysim.do
add wave -position insertpoint  \
cache:/TOP/TestDriver/testHarness/chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_cmd
do mysim.do
