
First_FREERTOS_VIDEO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058f4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08005a94  08005a94  00006a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bb0  08005bb0  00007070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005bb0  08005bb0  00006bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005bb8  08005bb8  00007070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bb8  08005bb8  00006bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005bbc  08005bbc  00006bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08005bc0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b14  20000070  08005c30  00007070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004b84  08005c30  00007b84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012b86  00000000  00000000  000070a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e51  00000000  00000000  00019c26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  0001ca78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dde  00000000  00000000  0001dc88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000043f2  00000000  00000000  0001ea66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011d2f  00000000  00000000  00022e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097317  00000000  00000000  00034b87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cbe9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005348  00000000  00000000  000cbee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000d122c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005a7c 	.word	0x08005a7c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08005a7c 	.word	0x08005a7c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d013      	beq.n	80005ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d00b      	beq.n	80005ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d4:	e000      	b.n	80005d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d0f9      	beq.n	80005d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005e2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	b2d2      	uxtb	r2, r2
 80005ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005ec:	687b      	ldr	r3, [r7, #4]
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
	...

080005fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000600:	f000 fae4 	bl	8000bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000604:	f000 f830 	bl	8000668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000608:	f000 f89c 	bl	8000744 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800060c:	f001 fb2a 	bl	8001c64 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (5, sizeof(int), &myQueue01_attributes);
 8000610:	4a0d      	ldr	r2, [pc, #52]	@ (8000648 <main+0x4c>)
 8000612:	2104      	movs	r1, #4
 8000614:	2005      	movs	r0, #5
 8000616:	f001 fc1c 	bl	8001e52 <osMessageQueueNew>
 800061a:	4603      	mov	r3, r0
 800061c:	4a0b      	ldr	r2, [pc, #44]	@ (800064c <main+0x50>)
 800061e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of tempCheckTask */
  tempCheckTaskHandle = osThreadNew(StartTempCheckTask, NULL, &tempCheckTask_attributes);
 8000620:	4a0b      	ldr	r2, [pc, #44]	@ (8000650 <main+0x54>)
 8000622:	2100      	movs	r1, #0
 8000624:	480b      	ldr	r0, [pc, #44]	@ (8000654 <main+0x58>)
 8000626:	f001 fb67 	bl	8001cf8 <osThreadNew>
 800062a:	4603      	mov	r3, r0
 800062c:	4a0a      	ldr	r2, [pc, #40]	@ (8000658 <main+0x5c>)
 800062e:	6013      	str	r3, [r2, #0]

  /* creation of fanControlTask */
  fanControlTaskHandle = osThreadNew(StartFanControl, NULL, &fanControlTask_attributes);
 8000630:	4a0a      	ldr	r2, [pc, #40]	@ (800065c <main+0x60>)
 8000632:	2100      	movs	r1, #0
 8000634:	480a      	ldr	r0, [pc, #40]	@ (8000660 <main+0x64>)
 8000636:	f001 fb5f 	bl	8001cf8 <osThreadNew>
 800063a:	4603      	mov	r3, r0
 800063c:	4a09      	ldr	r2, [pc, #36]	@ (8000664 <main+0x68>)
 800063e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000640:	f001 fb34 	bl	8001cac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000644:	bf00      	nop
 8000646:	e7fd      	b.n	8000644 <main+0x48>
 8000648:	08005b4c 	.word	0x08005b4c
 800064c:	20000094 	.word	0x20000094
 8000650:	08005b04 	.word	0x08005b04
 8000654:	08000795 	.word	0x08000795
 8000658:	2000008c 	.word	0x2000008c
 800065c:	08005b28 	.word	0x08005b28
 8000660:	080007dd 	.word	0x080007dd
 8000664:	20000090 	.word	0x20000090

08000668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b094      	sub	sp, #80	@ 0x50
 800066c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066e:	f107 0320 	add.w	r3, r7, #32
 8000672:	2230      	movs	r2, #48	@ 0x30
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f004 fc70 	bl	8004f5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067c:	f107 030c 	add.w	r3, r7, #12
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
 800068a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800068c:	2300      	movs	r3, #0
 800068e:	60bb      	str	r3, [r7, #8]
 8000690:	4b23      	ldr	r3, [pc, #140]	@ (8000720 <SystemClock_Config+0xb8>)
 8000692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000694:	4a22      	ldr	r2, [pc, #136]	@ (8000720 <SystemClock_Config+0xb8>)
 8000696:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800069a:	6413      	str	r3, [r2, #64]	@ 0x40
 800069c:	4b20      	ldr	r3, [pc, #128]	@ (8000720 <SystemClock_Config+0xb8>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a4:	60bb      	str	r3, [r7, #8]
 80006a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006a8:	2300      	movs	r3, #0
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000724 <SystemClock_Config+0xbc>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000724 <SystemClock_Config+0xbc>)
 80006b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006ba:	6013      	str	r3, [r2, #0]
 80006bc:	4b19      	ldr	r3, [pc, #100]	@ (8000724 <SystemClock_Config+0xbc>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006c4:	607b      	str	r3, [r7, #4]
 80006c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c8:	2302      	movs	r3, #2
 80006ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006cc:	2301      	movs	r3, #1
 80006ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d0:	2310      	movs	r3, #16
 80006d2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006d4:	2300      	movs	r3, #0
 80006d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d8:	f107 0320 	add.w	r3, r7, #32
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 fb99 	bl	8000e14 <HAL_RCC_OscConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x84>
  {
    Error_Handler();
 80006e8:	f000 f8bc 	bl	8000864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ec:	230f      	movs	r3, #15
 80006ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006f0:	2300      	movs	r3, #0
 80006f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000700:	f107 030c 	add.w	r3, r7, #12
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f000 fdfc 	bl	8001304 <HAL_RCC_ClockConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000712:	f000 f8a7 	bl	8000864 <Error_Handler>
  }
}
 8000716:	bf00      	nop
 8000718:	3750      	adds	r7, #80	@ 0x50
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	40023800 	.word	0x40023800
 8000724:	40007000 	.word	0x40007000

08000728 <__io_putchar>:
  * @param None
  * @retval None
  */

int __io_putchar(int ch)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 // Write character to ITM ch.0
 ITM_SendChar(ch);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	4618      	mov	r0, r3
 8000734:	f7ff ff3a 	bl	80005ac <ITM_SendChar>
 return(ch);
 8000738:	687b      	ldr	r3, [r7, #4]
}
 800073a:	4618      	mov	r0, r3
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
	...

08000744 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	4b10      	ldr	r3, [pc, #64]	@ (8000790 <MX_GPIO_Init+0x4c>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	4a0f      	ldr	r2, [pc, #60]	@ (8000790 <MX_GPIO_Init+0x4c>)
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	6313      	str	r3, [r2, #48]	@ 0x30
 800075a:	4b0d      	ldr	r3, [pc, #52]	@ (8000790 <MX_GPIO_Init+0x4c>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	603b      	str	r3, [r7, #0]
 800076a:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <MX_GPIO_Init+0x4c>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a08      	ldr	r2, [pc, #32]	@ (8000790 <MX_GPIO_Init+0x4c>)
 8000770:	f043 0302 	orr.w	r3, r3, #2
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <MX_GPIO_Init+0x4c>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f003 0302 	and.w	r3, r3, #2
 800077e:	603b      	str	r3, [r7, #0]
 8000780:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000782:	bf00      	nop
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	40023800 	.word	0x40023800

08000794 <StartTempCheckTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTempCheckTask */
void StartTempCheckTask(void *argument)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	int currentTemp = 25;
 800079c:	2319      	movs	r3, #25
 800079e:	60fb      	str	r3, [r7, #12]
  for(;;)
  {
	  currentTemp = (currentTemp < 35) ? currentTemp + 1 : 25;
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	2b22      	cmp	r3, #34	@ 0x22
 80007a4:	dc02      	bgt.n	80007ac <StartTempCheckTask+0x18>
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	3301      	adds	r3, #1
 80007aa:	e000      	b.n	80007ae <StartTempCheckTask+0x1a>
 80007ac:	2319      	movs	r3, #25
 80007ae:	60fb      	str	r3, [r7, #12]
	  osMessageQueuePut(myQueue01Handle, &currentTemp, 0, 10);
 80007b0:	4b08      	ldr	r3, [pc, #32]	@ (80007d4 <StartTempCheckTask+0x40>)
 80007b2:	6818      	ldr	r0, [r3, #0]
 80007b4:	f107 010c 	add.w	r1, r7, #12
 80007b8:	230a      	movs	r3, #10
 80007ba:	2200      	movs	r2, #0
 80007bc:	f001 fbbc 	bl	8001f38 <osMessageQueuePut>
	  printf("[Sensor Reading]: %d \n\r", currentTemp);
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	4619      	mov	r1, r3
 80007c4:	4804      	ldr	r0, [pc, #16]	@ (80007d8 <StartTempCheckTask+0x44>)
 80007c6:	f004 fa81 	bl	8004ccc <iprintf>
	  osDelay(1000);
 80007ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007ce:	f001 fb25 	bl	8001e1c <osDelay>
	  currentTemp = (currentTemp < 35) ? currentTemp + 1 : 25;
 80007d2:	e7e5      	b.n	80007a0 <StartTempCheckTask+0xc>
 80007d4:	20000094 	.word	0x20000094
 80007d8:	08005ac0 	.word	0x08005ac0

080007dc <StartFanControl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFanControl */
void StartFanControl(void *argument)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b084      	sub	sp, #16
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]

	int receivedTemp;
	static int flagValue = -1;
  for(;;)
  {
	  if(osMessageQueueGet(myQueue01Handle, &receivedTemp, 0, 0) == osOK){
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <StartFanControl+0x54>)
 80007e6:	6818      	ldr	r0, [r3, #0]
 80007e8:	f107 0108 	add.w	r1, r7, #8
 80007ec:	2300      	movs	r3, #0
 80007ee:	2200      	movs	r2, #0
 80007f0:	f001 fc02 	bl	8001ff8 <osMessageQueueGet>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d1f4      	bne.n	80007e4 <StartFanControl+0x8>
		  int newValue = (receivedTemp < 30 ) ? 0: 1;
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	2b1d      	cmp	r3, #29
 80007fe:	bfcc      	ite	gt
 8000800:	2301      	movgt	r3, #1
 8000802:	2300      	movle	r3, #0
 8000804:	b2db      	uxtb	r3, r3
 8000806:	60fb      	str	r3, [r7, #12]

		  if (newValue != flagValue){
 8000808:	4b0a      	ldr	r3, [pc, #40]	@ (8000834 <StartFanControl+0x58>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	68fa      	ldr	r2, [r7, #12]
 800080e:	429a      	cmp	r2, r3
 8000810:	d0e8      	beq.n	80007e4 <StartFanControl+0x8>
			  flagValue = newValue;
 8000812:	4a08      	ldr	r2, [pc, #32]	@ (8000834 <StartFanControl+0x58>)
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	6013      	str	r3, [r2, #0]


			  if (flagValue == 0){
 8000818:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <StartFanControl+0x58>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d103      	bne.n	8000828 <StartFanControl+0x4c>
				  printf("FAN OFF \n");
 8000820:	4805      	ldr	r0, [pc, #20]	@ (8000838 <StartFanControl+0x5c>)
 8000822:	f004 fabb 	bl	8004d9c <puts>
 8000826:	e7dd      	b.n	80007e4 <StartFanControl+0x8>
			  }
			  else{
				  printf("FAN ON \n");
 8000828:	4804      	ldr	r0, [pc, #16]	@ (800083c <StartFanControl+0x60>)
 800082a:	f004 fab7 	bl	8004d9c <puts>
	  if(osMessageQueueGet(myQueue01Handle, &receivedTemp, 0, 0) == osOK){
 800082e:	e7d9      	b.n	80007e4 <StartFanControl+0x8>
 8000830:	20000094 	.word	0x20000094
 8000834:	20000000 	.word	0x20000000
 8000838:	08005ad8 	.word	0x08005ad8
 800083c:	08005ae4 	.word	0x08005ae4

08000840 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a04      	ldr	r2, [pc, #16]	@ (8000860 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d101      	bne.n	8000856 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000852:	f000 f9dd 	bl	8000c10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40000800 	.word	0x40000800

08000864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000868:	b672      	cpsid	i
}
 800086a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <Error_Handler+0x8>

08000870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	4b12      	ldr	r3, [pc, #72]	@ (80008c4 <HAL_MspInit+0x54>)
 800087c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800087e:	4a11      	ldr	r2, [pc, #68]	@ (80008c4 <HAL_MspInit+0x54>)
 8000880:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000884:	6453      	str	r3, [r2, #68]	@ 0x44
 8000886:	4b0f      	ldr	r3, [pc, #60]	@ (80008c4 <HAL_MspInit+0x54>)
 8000888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800088a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	603b      	str	r3, [r7, #0]
 8000896:	4b0b      	ldr	r3, [pc, #44]	@ (80008c4 <HAL_MspInit+0x54>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089a:	4a0a      	ldr	r2, [pc, #40]	@ (80008c4 <HAL_MspInit+0x54>)
 800089c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80008a2:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <HAL_MspInit+0x54>)
 80008a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008aa:	603b      	str	r3, [r7, #0]
 80008ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	210f      	movs	r1, #15
 80008b2:	f06f 0001 	mvn.w	r0, #1
 80008b6:	f000 fa83 	bl	8000dc0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40023800 	.word	0x40023800

080008c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b08e      	sub	sp, #56	@ 0x38
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80008d0:	2300      	movs	r3, #0
 80008d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80008d4:	2300      	movs	r3, #0
 80008d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80008d8:	2300      	movs	r3, #0
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	4b33      	ldr	r3, [pc, #204]	@ (80009ac <HAL_InitTick+0xe4>)
 80008de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e0:	4a32      	ldr	r2, [pc, #200]	@ (80009ac <HAL_InitTick+0xe4>)
 80008e2:	f043 0304 	orr.w	r3, r3, #4
 80008e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80008e8:	4b30      	ldr	r3, [pc, #192]	@ (80009ac <HAL_InitTick+0xe4>)
 80008ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ec:	f003 0304 	and.w	r3, r3, #4
 80008f0:	60fb      	str	r3, [r7, #12]
 80008f2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008f4:	f107 0210 	add.w	r2, r7, #16
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4611      	mov	r1, r2
 80008fe:	4618      	mov	r0, r3
 8000900:	f000 fecc 	bl	800169c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000904:	6a3b      	ldr	r3, [r7, #32]
 8000906:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800090a:	2b00      	cmp	r3, #0
 800090c:	d103      	bne.n	8000916 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800090e:	f000 feb1 	bl	8001674 <HAL_RCC_GetPCLK1Freq>
 8000912:	6378      	str	r0, [r7, #52]	@ 0x34
 8000914:	e004      	b.n	8000920 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000916:	f000 fead 	bl	8001674 <HAL_RCC_GetPCLK1Freq>
 800091a:	4603      	mov	r3, r0
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000922:	4a23      	ldr	r2, [pc, #140]	@ (80009b0 <HAL_InitTick+0xe8>)
 8000924:	fba2 2303 	umull	r2, r3, r2, r3
 8000928:	0c9b      	lsrs	r3, r3, #18
 800092a:	3b01      	subs	r3, #1
 800092c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800092e:	4b21      	ldr	r3, [pc, #132]	@ (80009b4 <HAL_InitTick+0xec>)
 8000930:	4a21      	ldr	r2, [pc, #132]	@ (80009b8 <HAL_InitTick+0xf0>)
 8000932:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000934:	4b1f      	ldr	r3, [pc, #124]	@ (80009b4 <HAL_InitTick+0xec>)
 8000936:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800093a:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800093c:	4a1d      	ldr	r2, [pc, #116]	@ (80009b4 <HAL_InitTick+0xec>)
 800093e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000940:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000942:	4b1c      	ldr	r3, [pc, #112]	@ (80009b4 <HAL_InitTick+0xec>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000948:	4b1a      	ldr	r3, [pc, #104]	@ (80009b4 <HAL_InitTick+0xec>)
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800094e:	4b19      	ldr	r3, [pc, #100]	@ (80009b4 <HAL_InitTick+0xec>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000954:	4817      	ldr	r0, [pc, #92]	@ (80009b4 <HAL_InitTick+0xec>)
 8000956:	f000 fed3 	bl	8001700 <HAL_TIM_Base_Init>
 800095a:	4603      	mov	r3, r0
 800095c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000960:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000964:	2b00      	cmp	r3, #0
 8000966:	d11b      	bne.n	80009a0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000968:	4812      	ldr	r0, [pc, #72]	@ (80009b4 <HAL_InitTick+0xec>)
 800096a:	f000 ff23 	bl	80017b4 <HAL_TIM_Base_Start_IT>
 800096e:	4603      	mov	r3, r0
 8000970:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000974:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000978:	2b00      	cmp	r3, #0
 800097a:	d111      	bne.n	80009a0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800097c:	201e      	movs	r0, #30
 800097e:	f000 fa3b 	bl	8000df8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2b0f      	cmp	r3, #15
 8000986:	d808      	bhi.n	800099a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000988:	2200      	movs	r2, #0
 800098a:	6879      	ldr	r1, [r7, #4]
 800098c:	201e      	movs	r0, #30
 800098e:	f000 fa17 	bl	8000dc0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000992:	4a0a      	ldr	r2, [pc, #40]	@ (80009bc <HAL_InitTick+0xf4>)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	6013      	str	r3, [r2, #0]
 8000998:	e002      	b.n	80009a0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800099a:	2301      	movs	r3, #1
 800099c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80009a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3738      	adds	r7, #56	@ 0x38
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	40023800 	.word	0x40023800
 80009b0:	431bde83 	.word	0x431bde83
 80009b4:	20000098 	.word	0x20000098
 80009b8:	40000800 	.word	0x40000800
 80009bc:	20000008 	.word	0x20000008

080009c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <NMI_Handler+0x4>

080009c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <HardFault_Handler+0x4>

080009d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009d4:	bf00      	nop
 80009d6:	e7fd      	b.n	80009d4 <MemManage_Handler+0x4>

080009d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009dc:	bf00      	nop
 80009de:	e7fd      	b.n	80009dc <BusFault_Handler+0x4>

080009e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009e4:	bf00      	nop
 80009e6:	e7fd      	b.n	80009e4 <UsageFault_Handler+0x4>

080009e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
	...

080009f8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80009fc:	4802      	ldr	r0, [pc, #8]	@ (8000a08 <TIM4_IRQHandler+0x10>)
 80009fe:	f000 ff3b 	bl	8001878 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	20000098 	.word	0x20000098

08000a0c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	e00a      	b.n	8000a34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a1e:	f3af 8000 	nop.w
 8000a22:	4601      	mov	r1, r0
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	1c5a      	adds	r2, r3, #1
 8000a28:	60ba      	str	r2, [r7, #8]
 8000a2a:	b2ca      	uxtb	r2, r1
 8000a2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	3301      	adds	r3, #1
 8000a32:	617b      	str	r3, [r7, #20]
 8000a34:	697a      	ldr	r2, [r7, #20]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	dbf0      	blt.n	8000a1e <_read+0x12>
  }

  return len;
 8000a3c:	687b      	ldr	r3, [r7, #4]
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3718      	adds	r7, #24
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b086      	sub	sp, #24
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	60f8      	str	r0, [r7, #12]
 8000a4e:	60b9      	str	r1, [r7, #8]
 8000a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]
 8000a56:	e009      	b.n	8000a6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	1c5a      	adds	r2, r3, #1
 8000a5c:	60ba      	str	r2, [r7, #8]
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fe61 	bl	8000728 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	617b      	str	r3, [r7, #20]
 8000a6c:	697a      	ldr	r2, [r7, #20]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	dbf1      	blt.n	8000a58 <_write+0x12>
  }
  return len;
 8000a74:	687b      	ldr	r3, [r7, #4]
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3718      	adds	r7, #24
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <_close>:

int _close(int file)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	b083      	sub	sp, #12
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	370c      	adds	r7, #12
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr

08000a96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a96:	b480      	push	{r7}
 8000a98:	b083      	sub	sp, #12
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
 8000a9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000aa6:	605a      	str	r2, [r3, #4]
  return 0;
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	370c      	adds	r7, #12
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr

08000ab6 <_isatty>:

int _isatty(int file)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	b083      	sub	sp, #12
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000abe:	2301      	movs	r3, #1
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr

08000acc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b085      	sub	sp, #20
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3714      	adds	r7, #20
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
	...

08000ae8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b086      	sub	sp, #24
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000af0:	4a14      	ldr	r2, [pc, #80]	@ (8000b44 <_sbrk+0x5c>)
 8000af2:	4b15      	ldr	r3, [pc, #84]	@ (8000b48 <_sbrk+0x60>)
 8000af4:	1ad3      	subs	r3, r2, r3
 8000af6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000afc:	4b13      	ldr	r3, [pc, #76]	@ (8000b4c <_sbrk+0x64>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d102      	bne.n	8000b0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b04:	4b11      	ldr	r3, [pc, #68]	@ (8000b4c <_sbrk+0x64>)
 8000b06:	4a12      	ldr	r2, [pc, #72]	@ (8000b50 <_sbrk+0x68>)
 8000b08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b0a:	4b10      	ldr	r3, [pc, #64]	@ (8000b4c <_sbrk+0x64>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d207      	bcs.n	8000b28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b18:	f004 fa6e 	bl	8004ff8 <__errno>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	220c      	movs	r2, #12
 8000b20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b26:	e009      	b.n	8000b3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b28:	4b08      	ldr	r3, [pc, #32]	@ (8000b4c <_sbrk+0x64>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b2e:	4b07      	ldr	r3, [pc, #28]	@ (8000b4c <_sbrk+0x64>)
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4413      	add	r3, r2
 8000b36:	4a05      	ldr	r2, [pc, #20]	@ (8000b4c <_sbrk+0x64>)
 8000b38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b3a:	68fb      	ldr	r3, [r7, #12]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3718      	adds	r7, #24
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20018000 	.word	0x20018000
 8000b48:	00000400 	.word	0x00000400
 8000b4c:	200000e0 	.word	0x200000e0
 8000b50:	20004b88 	.word	0x20004b88

08000b54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b58:	4b06      	ldr	r3, [pc, #24]	@ (8000b74 <SystemInit+0x20>)
 8000b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b5e:	4a05      	ldr	r2, [pc, #20]	@ (8000b74 <SystemInit+0x20>)
 8000b60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	e000ed00 	.word	0xe000ed00

08000b78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bb0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b7c:	f7ff ffea 	bl	8000b54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b80:	480c      	ldr	r0, [pc, #48]	@ (8000bb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b82:	490d      	ldr	r1, [pc, #52]	@ (8000bb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b84:	4a0d      	ldr	r2, [pc, #52]	@ (8000bbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b88:	e002      	b.n	8000b90 <LoopCopyDataInit>

08000b8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b8e:	3304      	adds	r3, #4

08000b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b94:	d3f9      	bcc.n	8000b8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b96:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b98:	4c0a      	ldr	r4, [pc, #40]	@ (8000bc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b9c:	e001      	b.n	8000ba2 <LoopFillZerobss>

08000b9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba0:	3204      	adds	r2, #4

08000ba2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ba2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba4:	d3fb      	bcc.n	8000b9e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000ba6:	f004 fa2d 	bl	8005004 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000baa:	f7ff fd27 	bl	80005fc <main>
  bx  lr    
 8000bae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bb0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000bbc:	08005bc0 	.word	0x08005bc0
  ldr r2, =_sbss
 8000bc0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000bc4:	20004b84 	.word	0x20004b84

08000bc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bc8:	e7fe      	b.n	8000bc8 <ADC_IRQHandler>
	...

08000bcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <HAL_Init+0x40>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8000c0c <HAL_Init+0x40>)
 8000bd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <HAL_Init+0x40>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a0a      	ldr	r2, [pc, #40]	@ (8000c0c <HAL_Init+0x40>)
 8000be2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000be6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000be8:	4b08      	ldr	r3, [pc, #32]	@ (8000c0c <HAL_Init+0x40>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a07      	ldr	r2, [pc, #28]	@ (8000c0c <HAL_Init+0x40>)
 8000bee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf4:	2003      	movs	r0, #3
 8000bf6:	f000 f8d8 	bl	8000daa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bfa:	200f      	movs	r0, #15
 8000bfc:	f7ff fe64 	bl	80008c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c00:	f7ff fe36 	bl	8000870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c04:	2300      	movs	r3, #0
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40023c00 	.word	0x40023c00

08000c10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c14:	4b06      	ldr	r3, [pc, #24]	@ (8000c30 <HAL_IncTick+0x20>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	461a      	mov	r2, r3
 8000c1a:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <HAL_IncTick+0x24>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4413      	add	r3, r2
 8000c20:	4a04      	ldr	r2, [pc, #16]	@ (8000c34 <HAL_IncTick+0x24>)
 8000c22:	6013      	str	r3, [r2, #0]
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	2000000c 	.word	0x2000000c
 8000c34:	200000e4 	.word	0x200000e4

08000c38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c3c:	4b03      	ldr	r3, [pc, #12]	@ (8000c4c <HAL_GetTick+0x14>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	200000e4 	.word	0x200000e4

08000c50 <__NVIC_SetPriorityGrouping>:
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	f003 0307 	and.w	r3, r3, #7
 8000c5e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c60:	4b0c      	ldr	r3, [pc, #48]	@ (8000c94 <__NVIC_SetPriorityGrouping+0x44>)
 8000c62:	68db      	ldr	r3, [r3, #12]
 8000c64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c66:	68ba      	ldr	r2, [r7, #8]
 8000c68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c82:	4a04      	ldr	r2, [pc, #16]	@ (8000c94 <__NVIC_SetPriorityGrouping+0x44>)
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	60d3      	str	r3, [r2, #12]
}
 8000c88:	bf00      	nop
 8000c8a:	3714      	adds	r7, #20
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	e000ed00 	.word	0xe000ed00

08000c98 <__NVIC_GetPriorityGrouping>:
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c9c:	4b04      	ldr	r3, [pc, #16]	@ (8000cb0 <__NVIC_GetPriorityGrouping+0x18>)
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	0a1b      	lsrs	r3, r3, #8
 8000ca2:	f003 0307 	and.w	r3, r3, #7
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr
 8000cb0:	e000ed00 	.word	0xe000ed00

08000cb4 <__NVIC_EnableIRQ>:
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	db0b      	blt.n	8000cde <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	f003 021f 	and.w	r2, r3, #31
 8000ccc:	4907      	ldr	r1, [pc, #28]	@ (8000cec <__NVIC_EnableIRQ+0x38>)
 8000cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd2:	095b      	lsrs	r3, r3, #5
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000cde:	bf00      	nop
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	e000e100 	.word	0xe000e100

08000cf0 <__NVIC_SetPriority>:
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	6039      	str	r1, [r7, #0]
 8000cfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db0a      	blt.n	8000d1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	b2da      	uxtb	r2, r3
 8000d08:	490c      	ldr	r1, [pc, #48]	@ (8000d3c <__NVIC_SetPriority+0x4c>)
 8000d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0e:	0112      	lsls	r2, r2, #4
 8000d10:	b2d2      	uxtb	r2, r2
 8000d12:	440b      	add	r3, r1
 8000d14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000d18:	e00a      	b.n	8000d30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	b2da      	uxtb	r2, r3
 8000d1e:	4908      	ldr	r1, [pc, #32]	@ (8000d40 <__NVIC_SetPriority+0x50>)
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	f003 030f 	and.w	r3, r3, #15
 8000d26:	3b04      	subs	r3, #4
 8000d28:	0112      	lsls	r2, r2, #4
 8000d2a:	b2d2      	uxtb	r2, r2
 8000d2c:	440b      	add	r3, r1
 8000d2e:	761a      	strb	r2, [r3, #24]
}
 8000d30:	bf00      	nop
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	e000e100 	.word	0xe000e100
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <NVIC_EncodePriority>:
{
 8000d44:	b480      	push	{r7}
 8000d46:	b089      	sub	sp, #36	@ 0x24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	f003 0307 	and.w	r3, r3, #7
 8000d56:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d58:	69fb      	ldr	r3, [r7, #28]
 8000d5a:	f1c3 0307 	rsb	r3, r3, #7
 8000d5e:	2b04      	cmp	r3, #4
 8000d60:	bf28      	it	cs
 8000d62:	2304      	movcs	r3, #4
 8000d64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	3304      	adds	r3, #4
 8000d6a:	2b06      	cmp	r3, #6
 8000d6c:	d902      	bls.n	8000d74 <NVIC_EncodePriority+0x30>
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	3b03      	subs	r3, #3
 8000d72:	e000      	b.n	8000d76 <NVIC_EncodePriority+0x32>
 8000d74:	2300      	movs	r3, #0
 8000d76:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d7c:	69bb      	ldr	r3, [r7, #24]
 8000d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d82:	43da      	mvns	r2, r3
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	401a      	ands	r2, r3
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d8c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	fa01 f303 	lsl.w	r3, r1, r3
 8000d96:	43d9      	mvns	r1, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d9c:	4313      	orrs	r3, r2
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3724      	adds	r7, #36	@ 0x24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b082      	sub	sp, #8
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f7ff ff4c 	bl	8000c50 <__NVIC_SetPriorityGrouping>
}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	607a      	str	r2, [r7, #4]
 8000dcc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dd2:	f7ff ff61 	bl	8000c98 <__NVIC_GetPriorityGrouping>
 8000dd6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd8:	687a      	ldr	r2, [r7, #4]
 8000dda:	68b9      	ldr	r1, [r7, #8]
 8000ddc:	6978      	ldr	r0, [r7, #20]
 8000dde:	f7ff ffb1 	bl	8000d44 <NVIC_EncodePriority>
 8000de2:	4602      	mov	r2, r0
 8000de4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de8:	4611      	mov	r1, r2
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff ff80 	bl	8000cf0 <__NVIC_SetPriority>
}
 8000df0:	bf00      	nop
 8000df2:	3718      	adds	r7, #24
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff ff54 	bl	8000cb4 <__NVIC_EnableIRQ>
}
 8000e0c:	bf00      	nop
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d101      	bne.n	8000e26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e267      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d075      	beq.n	8000f1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000e32:	4b88      	ldr	r3, [pc, #544]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	f003 030c 	and.w	r3, r3, #12
 8000e3a:	2b04      	cmp	r3, #4
 8000e3c:	d00c      	beq.n	8000e58 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e3e:	4b85      	ldr	r3, [pc, #532]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000e46:	2b08      	cmp	r3, #8
 8000e48:	d112      	bne.n	8000e70 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e4a:	4b82      	ldr	r3, [pc, #520]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000e56:	d10b      	bne.n	8000e70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e58:	4b7e      	ldr	r3, [pc, #504]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d05b      	beq.n	8000f1c <HAL_RCC_OscConfig+0x108>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d157      	bne.n	8000f1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	e242      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e78:	d106      	bne.n	8000e88 <HAL_RCC_OscConfig+0x74>
 8000e7a:	4b76      	ldr	r3, [pc, #472]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a75      	ldr	r2, [pc, #468]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e84:	6013      	str	r3, [r2, #0]
 8000e86:	e01d      	b.n	8000ec4 <HAL_RCC_OscConfig+0xb0>
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e90:	d10c      	bne.n	8000eac <HAL_RCC_OscConfig+0x98>
 8000e92:	4b70      	ldr	r3, [pc, #448]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a6f      	ldr	r2, [pc, #444]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000e98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e9c:	6013      	str	r3, [r2, #0]
 8000e9e:	4b6d      	ldr	r3, [pc, #436]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a6c      	ldr	r2, [pc, #432]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000ea4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ea8:	6013      	str	r3, [r2, #0]
 8000eaa:	e00b      	b.n	8000ec4 <HAL_RCC_OscConfig+0xb0>
 8000eac:	4b69      	ldr	r3, [pc, #420]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a68      	ldr	r2, [pc, #416]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000eb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000eb6:	6013      	str	r3, [r2, #0]
 8000eb8:	4b66      	ldr	r3, [pc, #408]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a65      	ldr	r2, [pc, #404]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000ebe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ec2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d013      	beq.n	8000ef4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ecc:	f7ff feb4 	bl	8000c38 <HAL_GetTick>
 8000ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ed2:	e008      	b.n	8000ee6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ed4:	f7ff feb0 	bl	8000c38 <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	2b64      	cmp	r3, #100	@ 0x64
 8000ee0:	d901      	bls.n	8000ee6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	e207      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ee6:	4b5b      	ldr	r3, [pc, #364]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d0f0      	beq.n	8000ed4 <HAL_RCC_OscConfig+0xc0>
 8000ef2:	e014      	b.n	8000f1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef4:	f7ff fea0 	bl	8000c38 <HAL_GetTick>
 8000ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000efa:	e008      	b.n	8000f0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000efc:	f7ff fe9c 	bl	8000c38 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	2b64      	cmp	r3, #100	@ 0x64
 8000f08:	d901      	bls.n	8000f0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	e1f3      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f0e:	4b51      	ldr	r3, [pc, #324]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d1f0      	bne.n	8000efc <HAL_RCC_OscConfig+0xe8>
 8000f1a:	e000      	b.n	8000f1e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f003 0302 	and.w	r3, r3, #2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d063      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000f2a:	4b4a      	ldr	r3, [pc, #296]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	f003 030c 	and.w	r3, r3, #12
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d00b      	beq.n	8000f4e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f36:	4b47      	ldr	r3, [pc, #284]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000f3e:	2b08      	cmp	r3, #8
 8000f40:	d11c      	bne.n	8000f7c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f42:	4b44      	ldr	r3, [pc, #272]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d116      	bne.n	8000f7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f4e:	4b41      	ldr	r3, [pc, #260]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f003 0302 	and.w	r3, r3, #2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d005      	beq.n	8000f66 <HAL_RCC_OscConfig+0x152>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	68db      	ldr	r3, [r3, #12]
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d001      	beq.n	8000f66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e1c7      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f66:	4b3b      	ldr	r3, [pc, #236]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	691b      	ldr	r3, [r3, #16]
 8000f72:	00db      	lsls	r3, r3, #3
 8000f74:	4937      	ldr	r1, [pc, #220]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000f76:	4313      	orrs	r3, r2
 8000f78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f7a:	e03a      	b.n	8000ff2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d020      	beq.n	8000fc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f84:	4b34      	ldr	r3, [pc, #208]	@ (8001058 <HAL_RCC_OscConfig+0x244>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f8a:	f7ff fe55 	bl	8000c38 <HAL_GetTick>
 8000f8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f90:	e008      	b.n	8000fa4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f92:	f7ff fe51 	bl	8000c38 <HAL_GetTick>
 8000f96:	4602      	mov	r2, r0
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d901      	bls.n	8000fa4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	e1a8      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fa4:	4b2b      	ldr	r3, [pc, #172]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f003 0302 	and.w	r3, r3, #2
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d0f0      	beq.n	8000f92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fb0:	4b28      	ldr	r3, [pc, #160]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	691b      	ldr	r3, [r3, #16]
 8000fbc:	00db      	lsls	r3, r3, #3
 8000fbe:	4925      	ldr	r1, [pc, #148]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	600b      	str	r3, [r1, #0]
 8000fc4:	e015      	b.n	8000ff2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fc6:	4b24      	ldr	r3, [pc, #144]	@ (8001058 <HAL_RCC_OscConfig+0x244>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fcc:	f7ff fe34 	bl	8000c38 <HAL_GetTick>
 8000fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fd2:	e008      	b.n	8000fe6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fd4:	f7ff fe30 	bl	8000c38 <HAL_GetTick>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d901      	bls.n	8000fe6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e187      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fe6:	4b1b      	ldr	r3, [pc, #108]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 0302 	and.w	r3, r3, #2
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d1f0      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 0308 	and.w	r3, r3, #8
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d036      	beq.n	800106c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d016      	beq.n	8001034 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001006:	4b15      	ldr	r3, [pc, #84]	@ (800105c <HAL_RCC_OscConfig+0x248>)
 8001008:	2201      	movs	r2, #1
 800100a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800100c:	f7ff fe14 	bl	8000c38 <HAL_GetTick>
 8001010:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001012:	e008      	b.n	8001026 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001014:	f7ff fe10 	bl	8000c38 <HAL_GetTick>
 8001018:	4602      	mov	r2, r0
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	2b02      	cmp	r3, #2
 8001020:	d901      	bls.n	8001026 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001022:	2303      	movs	r3, #3
 8001024:	e167      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001026:	4b0b      	ldr	r3, [pc, #44]	@ (8001054 <HAL_RCC_OscConfig+0x240>)
 8001028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	2b00      	cmp	r3, #0
 8001030:	d0f0      	beq.n	8001014 <HAL_RCC_OscConfig+0x200>
 8001032:	e01b      	b.n	800106c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001034:	4b09      	ldr	r3, [pc, #36]	@ (800105c <HAL_RCC_OscConfig+0x248>)
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800103a:	f7ff fdfd 	bl	8000c38 <HAL_GetTick>
 800103e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001040:	e00e      	b.n	8001060 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001042:	f7ff fdf9 	bl	8000c38 <HAL_GetTick>
 8001046:	4602      	mov	r2, r0
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	2b02      	cmp	r3, #2
 800104e:	d907      	bls.n	8001060 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001050:	2303      	movs	r3, #3
 8001052:	e150      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
 8001054:	40023800 	.word	0x40023800
 8001058:	42470000 	.word	0x42470000
 800105c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001060:	4b88      	ldr	r3, [pc, #544]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001062:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001064:	f003 0302 	and.w	r3, r3, #2
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1ea      	bne.n	8001042 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 0304 	and.w	r3, r3, #4
 8001074:	2b00      	cmp	r3, #0
 8001076:	f000 8097 	beq.w	80011a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800107a:	2300      	movs	r3, #0
 800107c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800107e:	4b81      	ldr	r3, [pc, #516]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d10f      	bne.n	80010aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	4b7d      	ldr	r3, [pc, #500]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001092:	4a7c      	ldr	r2, [pc, #496]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001098:	6413      	str	r3, [r2, #64]	@ 0x40
 800109a:	4b7a      	ldr	r3, [pc, #488]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 800109c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800109e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010a6:	2301      	movs	r3, #1
 80010a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010aa:	4b77      	ldr	r3, [pc, #476]	@ (8001288 <HAL_RCC_OscConfig+0x474>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d118      	bne.n	80010e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010b6:	4b74      	ldr	r3, [pc, #464]	@ (8001288 <HAL_RCC_OscConfig+0x474>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a73      	ldr	r2, [pc, #460]	@ (8001288 <HAL_RCC_OscConfig+0x474>)
 80010bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010c2:	f7ff fdb9 	bl	8000c38 <HAL_GetTick>
 80010c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010c8:	e008      	b.n	80010dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010ca:	f7ff fdb5 	bl	8000c38 <HAL_GetTick>
 80010ce:	4602      	mov	r2, r0
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d901      	bls.n	80010dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80010d8:	2303      	movs	r3, #3
 80010da:	e10c      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010dc:	4b6a      	ldr	r3, [pc, #424]	@ (8001288 <HAL_RCC_OscConfig+0x474>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d0f0      	beq.n	80010ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d106      	bne.n	80010fe <HAL_RCC_OscConfig+0x2ea>
 80010f0:	4b64      	ldr	r3, [pc, #400]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 80010f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80010f4:	4a63      	ldr	r2, [pc, #396]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 80010f6:	f043 0301 	orr.w	r3, r3, #1
 80010fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80010fc:	e01c      	b.n	8001138 <HAL_RCC_OscConfig+0x324>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	2b05      	cmp	r3, #5
 8001104:	d10c      	bne.n	8001120 <HAL_RCC_OscConfig+0x30c>
 8001106:	4b5f      	ldr	r3, [pc, #380]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800110a:	4a5e      	ldr	r2, [pc, #376]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 800110c:	f043 0304 	orr.w	r3, r3, #4
 8001110:	6713      	str	r3, [r2, #112]	@ 0x70
 8001112:	4b5c      	ldr	r3, [pc, #368]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001116:	4a5b      	ldr	r2, [pc, #364]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	6713      	str	r3, [r2, #112]	@ 0x70
 800111e:	e00b      	b.n	8001138 <HAL_RCC_OscConfig+0x324>
 8001120:	4b58      	ldr	r3, [pc, #352]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001124:	4a57      	ldr	r2, [pc, #348]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001126:	f023 0301 	bic.w	r3, r3, #1
 800112a:	6713      	str	r3, [r2, #112]	@ 0x70
 800112c:	4b55      	ldr	r3, [pc, #340]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 800112e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001130:	4a54      	ldr	r2, [pc, #336]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001132:	f023 0304 	bic.w	r3, r3, #4
 8001136:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d015      	beq.n	800116c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001140:	f7ff fd7a 	bl	8000c38 <HAL_GetTick>
 8001144:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001146:	e00a      	b.n	800115e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001148:	f7ff fd76 	bl	8000c38 <HAL_GetTick>
 800114c:	4602      	mov	r2, r0
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001156:	4293      	cmp	r3, r2
 8001158:	d901      	bls.n	800115e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	e0cb      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800115e:	4b49      	ldr	r3, [pc, #292]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d0ee      	beq.n	8001148 <HAL_RCC_OscConfig+0x334>
 800116a:	e014      	b.n	8001196 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800116c:	f7ff fd64 	bl	8000c38 <HAL_GetTick>
 8001170:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001172:	e00a      	b.n	800118a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001174:	f7ff fd60 	bl	8000c38 <HAL_GetTick>
 8001178:	4602      	mov	r2, r0
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001182:	4293      	cmp	r3, r2
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e0b5      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800118a:	4b3e      	ldr	r3, [pc, #248]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 800118c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1ee      	bne.n	8001174 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001196:	7dfb      	ldrb	r3, [r7, #23]
 8001198:	2b01      	cmp	r3, #1
 800119a:	d105      	bne.n	80011a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800119c:	4b39      	ldr	r3, [pc, #228]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 800119e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a0:	4a38      	ldr	r2, [pc, #224]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 80011a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	f000 80a1 	beq.w	80012f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80011b2:	4b34      	ldr	r3, [pc, #208]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f003 030c 	and.w	r3, r3, #12
 80011ba:	2b08      	cmp	r3, #8
 80011bc:	d05c      	beq.n	8001278 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d141      	bne.n	800124a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011c6:	4b31      	ldr	r3, [pc, #196]	@ (800128c <HAL_RCC_OscConfig+0x478>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011cc:	f7ff fd34 	bl	8000c38 <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011d4:	f7ff fd30 	bl	8000c38 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e087      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011e6:	4b27      	ldr	r3, [pc, #156]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1f0      	bne.n	80011d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	69da      	ldr	r2, [r3, #28]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	431a      	orrs	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001200:	019b      	lsls	r3, r3, #6
 8001202:	431a      	orrs	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001208:	085b      	lsrs	r3, r3, #1
 800120a:	3b01      	subs	r3, #1
 800120c:	041b      	lsls	r3, r3, #16
 800120e:	431a      	orrs	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001214:	061b      	lsls	r3, r3, #24
 8001216:	491b      	ldr	r1, [pc, #108]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 8001218:	4313      	orrs	r3, r2
 800121a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800121c:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <HAL_RCC_OscConfig+0x478>)
 800121e:	2201      	movs	r2, #1
 8001220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001222:	f7ff fd09 	bl	8000c38 <HAL_GetTick>
 8001226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001228:	e008      	b.n	800123c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800122a:	f7ff fd05 	bl	8000c38 <HAL_GetTick>
 800122e:	4602      	mov	r2, r0
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	2b02      	cmp	r3, #2
 8001236:	d901      	bls.n	800123c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e05c      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800123c:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d0f0      	beq.n	800122a <HAL_RCC_OscConfig+0x416>
 8001248:	e054      	b.n	80012f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800124a:	4b10      	ldr	r3, [pc, #64]	@ (800128c <HAL_RCC_OscConfig+0x478>)
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001250:	f7ff fcf2 	bl	8000c38 <HAL_GetTick>
 8001254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001258:	f7ff fcee 	bl	8000c38 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e045      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800126a:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <HAL_RCC_OscConfig+0x470>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1f0      	bne.n	8001258 <HAL_RCC_OscConfig+0x444>
 8001276:	e03d      	b.n	80012f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d107      	bne.n	8001290 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	e038      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
 8001284:	40023800 	.word	0x40023800
 8001288:	40007000 	.word	0x40007000
 800128c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001290:	4b1b      	ldr	r3, [pc, #108]	@ (8001300 <HAL_RCC_OscConfig+0x4ec>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d028      	beq.n	80012f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d121      	bne.n	80012f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d11a      	bne.n	80012f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80012ba:	68fa      	ldr	r2, [r7, #12]
 80012bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80012c0:	4013      	ands	r3, r2
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80012c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d111      	bne.n	80012f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012d6:	085b      	lsrs	r3, r3, #1
 80012d8:	3b01      	subs	r3, #1
 80012da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80012dc:	429a      	cmp	r2, r3
 80012de:	d107      	bne.n	80012f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d001      	beq.n	80012f4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e000      	b.n	80012f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3718      	adds	r7, #24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40023800 	.word	0x40023800

08001304 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d101      	bne.n	8001318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	e0cc      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001318:	4b68      	ldr	r3, [pc, #416]	@ (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0307 	and.w	r3, r3, #7
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	429a      	cmp	r2, r3
 8001324:	d90c      	bls.n	8001340 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001326:	4b65      	ldr	r3, [pc, #404]	@ (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 8001328:	683a      	ldr	r2, [r7, #0]
 800132a:	b2d2      	uxtb	r2, r2
 800132c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800132e:	4b63      	ldr	r3, [pc, #396]	@ (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0307 	and.w	r3, r3, #7
 8001336:	683a      	ldr	r2, [r7, #0]
 8001338:	429a      	cmp	r2, r3
 800133a:	d001      	beq.n	8001340 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e0b8      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0302 	and.w	r3, r3, #2
 8001348:	2b00      	cmp	r3, #0
 800134a:	d020      	beq.n	800138e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0304 	and.w	r3, r3, #4
 8001354:	2b00      	cmp	r3, #0
 8001356:	d005      	beq.n	8001364 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001358:	4b59      	ldr	r3, [pc, #356]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	4a58      	ldr	r2, [pc, #352]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 800135e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001362:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0308 	and.w	r3, r3, #8
 800136c:	2b00      	cmp	r3, #0
 800136e:	d005      	beq.n	800137c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001370:	4b53      	ldr	r3, [pc, #332]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	4a52      	ldr	r2, [pc, #328]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001376:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800137a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800137c:	4b50      	ldr	r3, [pc, #320]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	494d      	ldr	r1, [pc, #308]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 800138a:	4313      	orrs	r3, r2
 800138c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	2b00      	cmp	r3, #0
 8001398:	d044      	beq.n	8001424 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d107      	bne.n	80013b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a2:	4b47      	ldr	r3, [pc, #284]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d119      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e07f      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d003      	beq.n	80013c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013be:	2b03      	cmp	r3, #3
 80013c0:	d107      	bne.n	80013d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013c2:	4b3f      	ldr	r3, [pc, #252]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d109      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e06f      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d2:	4b3b      	ldr	r3, [pc, #236]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e067      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013e2:	4b37      	ldr	r3, [pc, #220]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	f023 0203 	bic.w	r2, r3, #3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	4934      	ldr	r1, [pc, #208]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013f4:	f7ff fc20 	bl	8000c38 <HAL_GetTick>
 80013f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013fa:	e00a      	b.n	8001412 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013fc:	f7ff fc1c 	bl	8000c38 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800140a:	4293      	cmp	r3, r2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e04f      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001412:	4b2b      	ldr	r3, [pc, #172]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f003 020c 	and.w	r2, r3, #12
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	429a      	cmp	r2, r3
 8001422:	d1eb      	bne.n	80013fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001424:	4b25      	ldr	r3, [pc, #148]	@ (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0307 	and.w	r3, r3, #7
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	429a      	cmp	r2, r3
 8001430:	d20c      	bcs.n	800144c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001432:	4b22      	ldr	r3, [pc, #136]	@ (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 8001434:	683a      	ldr	r2, [r7, #0]
 8001436:	b2d2      	uxtb	r2, r2
 8001438:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800143a:	4b20      	ldr	r3, [pc, #128]	@ (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	683a      	ldr	r2, [r7, #0]
 8001444:	429a      	cmp	r2, r3
 8001446:	d001      	beq.n	800144c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e032      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0304 	and.w	r3, r3, #4
 8001454:	2b00      	cmp	r3, #0
 8001456:	d008      	beq.n	800146a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001458:	4b19      	ldr	r3, [pc, #100]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	4916      	ldr	r1, [pc, #88]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001466:	4313      	orrs	r3, r2
 8001468:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0308 	and.w	r3, r3, #8
 8001472:	2b00      	cmp	r3, #0
 8001474:	d009      	beq.n	800148a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001476:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	00db      	lsls	r3, r3, #3
 8001484:	490e      	ldr	r1, [pc, #56]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001486:	4313      	orrs	r3, r2
 8001488:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800148a:	f000 f821 	bl	80014d0 <HAL_RCC_GetSysClockFreq>
 800148e:	4602      	mov	r2, r0
 8001490:	4b0b      	ldr	r3, [pc, #44]	@ (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	091b      	lsrs	r3, r3, #4
 8001496:	f003 030f 	and.w	r3, r3, #15
 800149a:	490a      	ldr	r1, [pc, #40]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 800149c:	5ccb      	ldrb	r3, [r1, r3]
 800149e:	fa22 f303 	lsr.w	r3, r2, r3
 80014a2:	4a09      	ldr	r2, [pc, #36]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80014a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80014a6:	4b09      	ldr	r3, [pc, #36]	@ (80014cc <HAL_RCC_ClockConfig+0x1c8>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff fa0c 	bl	80008c8 <HAL_InitTick>

  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40023c00 	.word	0x40023c00
 80014c0:	40023800 	.word	0x40023800
 80014c4:	08005b64 	.word	0x08005b64
 80014c8:	20000004 	.word	0x20000004
 80014cc:	20000008 	.word	0x20000008

080014d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014d4:	b090      	sub	sp, #64	@ 0x40
 80014d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80014d8:	2300      	movs	r3, #0
 80014da:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80014dc:	2300      	movs	r3, #0
 80014de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80014e0:	2300      	movs	r3, #0
 80014e2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80014e4:	2300      	movs	r3, #0
 80014e6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014e8:	4b59      	ldr	r3, [pc, #356]	@ (8001650 <HAL_RCC_GetSysClockFreq+0x180>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 030c 	and.w	r3, r3, #12
 80014f0:	2b08      	cmp	r3, #8
 80014f2:	d00d      	beq.n	8001510 <HAL_RCC_GetSysClockFreq+0x40>
 80014f4:	2b08      	cmp	r3, #8
 80014f6:	f200 80a1 	bhi.w	800163c <HAL_RCC_GetSysClockFreq+0x16c>
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d002      	beq.n	8001504 <HAL_RCC_GetSysClockFreq+0x34>
 80014fe:	2b04      	cmp	r3, #4
 8001500:	d003      	beq.n	800150a <HAL_RCC_GetSysClockFreq+0x3a>
 8001502:	e09b      	b.n	800163c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001504:	4b53      	ldr	r3, [pc, #332]	@ (8001654 <HAL_RCC_GetSysClockFreq+0x184>)
 8001506:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001508:	e09b      	b.n	8001642 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800150a:	4b53      	ldr	r3, [pc, #332]	@ (8001658 <HAL_RCC_GetSysClockFreq+0x188>)
 800150c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800150e:	e098      	b.n	8001642 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001510:	4b4f      	ldr	r3, [pc, #316]	@ (8001650 <HAL_RCC_GetSysClockFreq+0x180>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001518:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800151a:	4b4d      	ldr	r3, [pc, #308]	@ (8001650 <HAL_RCC_GetSysClockFreq+0x180>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d028      	beq.n	8001578 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001526:	4b4a      	ldr	r3, [pc, #296]	@ (8001650 <HAL_RCC_GetSysClockFreq+0x180>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	099b      	lsrs	r3, r3, #6
 800152c:	2200      	movs	r2, #0
 800152e:	623b      	str	r3, [r7, #32]
 8001530:	627a      	str	r2, [r7, #36]	@ 0x24
 8001532:	6a3b      	ldr	r3, [r7, #32]
 8001534:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001538:	2100      	movs	r1, #0
 800153a:	4b47      	ldr	r3, [pc, #284]	@ (8001658 <HAL_RCC_GetSysClockFreq+0x188>)
 800153c:	fb03 f201 	mul.w	r2, r3, r1
 8001540:	2300      	movs	r3, #0
 8001542:	fb00 f303 	mul.w	r3, r0, r3
 8001546:	4413      	add	r3, r2
 8001548:	4a43      	ldr	r2, [pc, #268]	@ (8001658 <HAL_RCC_GetSysClockFreq+0x188>)
 800154a:	fba0 1202 	umull	r1, r2, r0, r2
 800154e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001550:	460a      	mov	r2, r1
 8001552:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001554:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001556:	4413      	add	r3, r2
 8001558:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800155a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800155c:	2200      	movs	r2, #0
 800155e:	61bb      	str	r3, [r7, #24]
 8001560:	61fa      	str	r2, [r7, #28]
 8001562:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001566:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800156a:	f7fe fe89 	bl	8000280 <__aeabi_uldivmod>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4613      	mov	r3, r2
 8001574:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001576:	e053      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001578:	4b35      	ldr	r3, [pc, #212]	@ (8001650 <HAL_RCC_GetSysClockFreq+0x180>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	099b      	lsrs	r3, r3, #6
 800157e:	2200      	movs	r2, #0
 8001580:	613b      	str	r3, [r7, #16]
 8001582:	617a      	str	r2, [r7, #20]
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800158a:	f04f 0b00 	mov.w	fp, #0
 800158e:	4652      	mov	r2, sl
 8001590:	465b      	mov	r3, fp
 8001592:	f04f 0000 	mov.w	r0, #0
 8001596:	f04f 0100 	mov.w	r1, #0
 800159a:	0159      	lsls	r1, r3, #5
 800159c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015a0:	0150      	lsls	r0, r2, #5
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	ebb2 080a 	subs.w	r8, r2, sl
 80015aa:	eb63 090b 	sbc.w	r9, r3, fp
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80015ba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80015be:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80015c2:	ebb2 0408 	subs.w	r4, r2, r8
 80015c6:	eb63 0509 	sbc.w	r5, r3, r9
 80015ca:	f04f 0200 	mov.w	r2, #0
 80015ce:	f04f 0300 	mov.w	r3, #0
 80015d2:	00eb      	lsls	r3, r5, #3
 80015d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80015d8:	00e2      	lsls	r2, r4, #3
 80015da:	4614      	mov	r4, r2
 80015dc:	461d      	mov	r5, r3
 80015de:	eb14 030a 	adds.w	r3, r4, sl
 80015e2:	603b      	str	r3, [r7, #0]
 80015e4:	eb45 030b 	adc.w	r3, r5, fp
 80015e8:	607b      	str	r3, [r7, #4]
 80015ea:	f04f 0200 	mov.w	r2, #0
 80015ee:	f04f 0300 	mov.w	r3, #0
 80015f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80015f6:	4629      	mov	r1, r5
 80015f8:	028b      	lsls	r3, r1, #10
 80015fa:	4621      	mov	r1, r4
 80015fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001600:	4621      	mov	r1, r4
 8001602:	028a      	lsls	r2, r1, #10
 8001604:	4610      	mov	r0, r2
 8001606:	4619      	mov	r1, r3
 8001608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800160a:	2200      	movs	r2, #0
 800160c:	60bb      	str	r3, [r7, #8]
 800160e:	60fa      	str	r2, [r7, #12]
 8001610:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001614:	f7fe fe34 	bl	8000280 <__aeabi_uldivmod>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4613      	mov	r3, r2
 800161e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001620:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <HAL_RCC_GetSysClockFreq+0x180>)
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	0c1b      	lsrs	r3, r3, #16
 8001626:	f003 0303 	and.w	r3, r3, #3
 800162a:	3301      	adds	r3, #1
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001630:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001634:	fbb2 f3f3 	udiv	r3, r2, r3
 8001638:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800163a:	e002      	b.n	8001642 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800163c:	4b05      	ldr	r3, [pc, #20]	@ (8001654 <HAL_RCC_GetSysClockFreq+0x184>)
 800163e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001640:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001644:	4618      	mov	r0, r3
 8001646:	3740      	adds	r7, #64	@ 0x40
 8001648:	46bd      	mov	sp, r7
 800164a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800164e:	bf00      	nop
 8001650:	40023800 	.word	0x40023800
 8001654:	00f42400 	.word	0x00f42400
 8001658:	017d7840 	.word	0x017d7840

0800165c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001660:	4b03      	ldr	r3, [pc, #12]	@ (8001670 <HAL_RCC_GetHCLKFreq+0x14>)
 8001662:	681b      	ldr	r3, [r3, #0]
}
 8001664:	4618      	mov	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	20000004 	.word	0x20000004

08001674 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001678:	f7ff fff0 	bl	800165c <HAL_RCC_GetHCLKFreq>
 800167c:	4602      	mov	r2, r0
 800167e:	4b05      	ldr	r3, [pc, #20]	@ (8001694 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	0a9b      	lsrs	r3, r3, #10
 8001684:	f003 0307 	and.w	r3, r3, #7
 8001688:	4903      	ldr	r1, [pc, #12]	@ (8001698 <HAL_RCC_GetPCLK1Freq+0x24>)
 800168a:	5ccb      	ldrb	r3, [r1, r3]
 800168c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001690:	4618      	mov	r0, r3
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40023800 	.word	0x40023800
 8001698:	08005b74 	.word	0x08005b74

0800169c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	220f      	movs	r2, #15
 80016aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80016ac:	4b12      	ldr	r3, [pc, #72]	@ (80016f8 <HAL_RCC_GetClockConfig+0x5c>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	f003 0203 	and.w	r2, r3, #3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80016b8:	4b0f      	ldr	r3, [pc, #60]	@ (80016f8 <HAL_RCC_GetClockConfig+0x5c>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80016c4:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <HAL_RCC_GetClockConfig+0x5c>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80016d0:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <HAL_RCC_GetClockConfig+0x5c>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	08db      	lsrs	r3, r3, #3
 80016d6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80016de:	4b07      	ldr	r3, [pc, #28]	@ (80016fc <HAL_RCC_GetClockConfig+0x60>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0207 	and.w	r2, r3, #7
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	601a      	str	r2, [r3, #0]
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800
 80016fc:	40023c00 	.word	0x40023c00

08001700 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e041      	b.n	8001796 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d106      	bne.n	800172c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f000 f839 	bl	800179e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2202      	movs	r2, #2
 8001730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3304      	adds	r3, #4
 800173c:	4619      	mov	r1, r3
 800173e:	4610      	mov	r0, r2
 8001740:	f000 f9b2 	bl	8001aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2201      	movs	r2, #1
 8001748:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2201      	movs	r2, #1
 8001750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2201      	movs	r2, #1
 8001760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2201      	movs	r2, #1
 8001770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2201      	movs	r2, #1
 8001778:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2201      	movs	r2, #1
 8001780:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2201      	movs	r2, #1
 8001788:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2201      	movs	r2, #1
 8001790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800179e:	b480      	push	{r7}
 80017a0:	b083      	sub	sp, #12
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
	...

080017b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d001      	beq.n	80017cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e044      	b.n	8001856 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2202      	movs	r2, #2
 80017d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68da      	ldr	r2, [r3, #12]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f042 0201 	orr.w	r2, r2, #1
 80017e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001864 <HAL_TIM_Base_Start_IT+0xb0>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d018      	beq.n	8001820 <HAL_TIM_Base_Start_IT+0x6c>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017f6:	d013      	beq.n	8001820 <HAL_TIM_Base_Start_IT+0x6c>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a1a      	ldr	r2, [pc, #104]	@ (8001868 <HAL_TIM_Base_Start_IT+0xb4>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d00e      	beq.n	8001820 <HAL_TIM_Base_Start_IT+0x6c>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a19      	ldr	r2, [pc, #100]	@ (800186c <HAL_TIM_Base_Start_IT+0xb8>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d009      	beq.n	8001820 <HAL_TIM_Base_Start_IT+0x6c>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a17      	ldr	r2, [pc, #92]	@ (8001870 <HAL_TIM_Base_Start_IT+0xbc>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d004      	beq.n	8001820 <HAL_TIM_Base_Start_IT+0x6c>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a16      	ldr	r2, [pc, #88]	@ (8001874 <HAL_TIM_Base_Start_IT+0xc0>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d111      	bne.n	8001844 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2b06      	cmp	r3, #6
 8001830:	d010      	beq.n	8001854 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f042 0201 	orr.w	r2, r2, #1
 8001840:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001842:	e007      	b.n	8001854 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f042 0201 	orr.w	r2, r2, #1
 8001852:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	40010000 	.word	0x40010000
 8001868:	40000400 	.word	0x40000400
 800186c:	40000800 	.word	0x40000800
 8001870:	40000c00 	.word	0x40000c00
 8001874:	40014000 	.word	0x40014000

08001878 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d020      	beq.n	80018dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	f003 0302 	and.w	r3, r3, #2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d01b      	beq.n	80018dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f06f 0202 	mvn.w	r2, #2
 80018ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2201      	movs	r2, #1
 80018b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	f003 0303 	and.w	r3, r3, #3
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d003      	beq.n	80018ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f000 f8d2 	bl	8001a6c <HAL_TIM_IC_CaptureCallback>
 80018c8:	e005      	b.n	80018d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 f8c4 	bl	8001a58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f000 f8d5 	bl	8001a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d020      	beq.n	8001928 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	f003 0304 	and.w	r3, r3, #4
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d01b      	beq.n	8001928 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f06f 0204 	mvn.w	r2, #4
 80018f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2202      	movs	r2, #2
 80018fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800190a:	2b00      	cmp	r3, #0
 800190c:	d003      	beq.n	8001916 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f000 f8ac 	bl	8001a6c <HAL_TIM_IC_CaptureCallback>
 8001914:	e005      	b.n	8001922 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f000 f89e 	bl	8001a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f000 f8af 	bl	8001a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	f003 0308 	and.w	r3, r3, #8
 800192e:	2b00      	cmp	r3, #0
 8001930:	d020      	beq.n	8001974 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f003 0308 	and.w	r3, r3, #8
 8001938:	2b00      	cmp	r3, #0
 800193a:	d01b      	beq.n	8001974 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f06f 0208 	mvn.w	r2, #8
 8001944:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2204      	movs	r2, #4
 800194a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	69db      	ldr	r3, [r3, #28]
 8001952:	f003 0303 	and.w	r3, r3, #3
 8001956:	2b00      	cmp	r3, #0
 8001958:	d003      	beq.n	8001962 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f000 f886 	bl	8001a6c <HAL_TIM_IC_CaptureCallback>
 8001960:	e005      	b.n	800196e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f000 f878 	bl	8001a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f000 f889 	bl	8001a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	f003 0310 	and.w	r3, r3, #16
 800197a:	2b00      	cmp	r3, #0
 800197c:	d020      	beq.n	80019c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	f003 0310 	and.w	r3, r3, #16
 8001984:	2b00      	cmp	r3, #0
 8001986:	d01b      	beq.n	80019c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f06f 0210 	mvn.w	r2, #16
 8001990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2208      	movs	r2, #8
 8001996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d003      	beq.n	80019ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f000 f860 	bl	8001a6c <HAL_TIM_IC_CaptureCallback>
 80019ac:	e005      	b.n	80019ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f000 f852 	bl	8001a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f000 f863 	bl	8001a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00c      	beq.n	80019e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f003 0301 	and.w	r3, r3, #1
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d007      	beq.n	80019e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f06f 0201 	mvn.w	r2, #1
 80019dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f7fe ff2e 	bl	8000840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d00c      	beq.n	8001a08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d007      	beq.n	8001a08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f000 f8e0 	bl	8001bc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00c      	beq.n	8001a2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d007      	beq.n	8001a2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f000 f834 	bl	8001a94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	f003 0320 	and.w	r3, r3, #32
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d00c      	beq.n	8001a50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f003 0320 	and.w	r3, r3, #32
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d007      	beq.n	8001a50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f06f 0220 	mvn.w	r2, #32
 8001a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f000 f8b2 	bl	8001bb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001a50:	bf00      	nop
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4a37      	ldr	r2, [pc, #220]	@ (8001b98 <TIM_Base_SetConfig+0xf0>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d00f      	beq.n	8001ae0 <TIM_Base_SetConfig+0x38>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ac6:	d00b      	beq.n	8001ae0 <TIM_Base_SetConfig+0x38>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4a34      	ldr	r2, [pc, #208]	@ (8001b9c <TIM_Base_SetConfig+0xf4>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d007      	beq.n	8001ae0 <TIM_Base_SetConfig+0x38>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a33      	ldr	r2, [pc, #204]	@ (8001ba0 <TIM_Base_SetConfig+0xf8>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d003      	beq.n	8001ae0 <TIM_Base_SetConfig+0x38>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a32      	ldr	r2, [pc, #200]	@ (8001ba4 <TIM_Base_SetConfig+0xfc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d108      	bne.n	8001af2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ae6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a28      	ldr	r2, [pc, #160]	@ (8001b98 <TIM_Base_SetConfig+0xf0>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d01b      	beq.n	8001b32 <TIM_Base_SetConfig+0x8a>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b00:	d017      	beq.n	8001b32 <TIM_Base_SetConfig+0x8a>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a25      	ldr	r2, [pc, #148]	@ (8001b9c <TIM_Base_SetConfig+0xf4>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d013      	beq.n	8001b32 <TIM_Base_SetConfig+0x8a>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a24      	ldr	r2, [pc, #144]	@ (8001ba0 <TIM_Base_SetConfig+0xf8>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d00f      	beq.n	8001b32 <TIM_Base_SetConfig+0x8a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a23      	ldr	r2, [pc, #140]	@ (8001ba4 <TIM_Base_SetConfig+0xfc>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d00b      	beq.n	8001b32 <TIM_Base_SetConfig+0x8a>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a22      	ldr	r2, [pc, #136]	@ (8001ba8 <TIM_Base_SetConfig+0x100>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d007      	beq.n	8001b32 <TIM_Base_SetConfig+0x8a>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a21      	ldr	r2, [pc, #132]	@ (8001bac <TIM_Base_SetConfig+0x104>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d003      	beq.n	8001b32 <TIM_Base_SetConfig+0x8a>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a20      	ldr	r2, [pc, #128]	@ (8001bb0 <TIM_Base_SetConfig+0x108>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d108      	bne.n	8001b44 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	689a      	ldr	r2, [r3, #8]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4a0c      	ldr	r2, [pc, #48]	@ (8001b98 <TIM_Base_SetConfig+0xf0>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d103      	bne.n	8001b72 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	691a      	ldr	r2, [r3, #16]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f043 0204 	orr.w	r2, r3, #4
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2201      	movs	r2, #1
 8001b82:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	601a      	str	r2, [r3, #0]
}
 8001b8a:	bf00      	nop
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	40010000 	.word	0x40010000
 8001b9c:	40000400 	.word	0x40000400
 8001ba0:	40000800 	.word	0x40000800
 8001ba4:	40000c00 	.word	0x40000c00
 8001ba8:	40014000 	.word	0x40014000
 8001bac:	40014400 	.word	0x40014400
 8001bb0:	40014800 	.word	0x40014800

08001bb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <__NVIC_SetPriority>:
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	6039      	str	r1, [r7, #0]
 8001be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	db0a      	blt.n	8001c06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	b2da      	uxtb	r2, r3
 8001bf4:	490c      	ldr	r1, [pc, #48]	@ (8001c28 <__NVIC_SetPriority+0x4c>)
 8001bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfa:	0112      	lsls	r2, r2, #4
 8001bfc:	b2d2      	uxtb	r2, r2
 8001bfe:	440b      	add	r3, r1
 8001c00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001c04:	e00a      	b.n	8001c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	b2da      	uxtb	r2, r3
 8001c0a:	4908      	ldr	r1, [pc, #32]	@ (8001c2c <__NVIC_SetPriority+0x50>)
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	f003 030f 	and.w	r3, r3, #15
 8001c12:	3b04      	subs	r3, #4
 8001c14:	0112      	lsls	r2, r2, #4
 8001c16:	b2d2      	uxtb	r2, r2
 8001c18:	440b      	add	r3, r1
 8001c1a:	761a      	strb	r2, [r3, #24]
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	e000e100 	.word	0xe000e100
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001c34:	4b05      	ldr	r3, [pc, #20]	@ (8001c4c <SysTick_Handler+0x1c>)
 8001c36:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001c38:	f001 ff06 	bl	8003a48 <xTaskGetSchedulerState>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d001      	beq.n	8001c46 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001c42:	f002 fd01 	bl	8004648 <xPortSysTickHandler>
  }
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	e000e010 	.word	0xe000e010

08001c50 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001c54:	2100      	movs	r1, #0
 8001c56:	f06f 0004 	mvn.w	r0, #4
 8001c5a:	f7ff ffbf 	bl	8001bdc <__NVIC_SetPriority>
#endif
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
	...

08001c64 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c6a:	f3ef 8305 	mrs	r3, IPSR
 8001c6e:	603b      	str	r3, [r7, #0]
  return(result);
 8001c70:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d003      	beq.n	8001c7e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001c76:	f06f 0305 	mvn.w	r3, #5
 8001c7a:	607b      	str	r3, [r7, #4]
 8001c7c:	e00c      	b.n	8001c98 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca8 <osKernelInitialize+0x44>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d105      	bne.n	8001c92 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001c86:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <osKernelInitialize+0x44>)
 8001c88:	2201      	movs	r2, #1
 8001c8a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	e002      	b.n	8001c98 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001c92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001c98:	687b      	ldr	r3, [r7, #4]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	200000e8 	.word	0x200000e8

08001cac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001cb2:	f3ef 8305 	mrs	r3, IPSR
 8001cb6:	603b      	str	r3, [r7, #0]
  return(result);
 8001cb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d003      	beq.n	8001cc6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8001cbe:	f06f 0305 	mvn.w	r3, #5
 8001cc2:	607b      	str	r3, [r7, #4]
 8001cc4:	e010      	b.n	8001ce8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <osKernelStart+0x48>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d109      	bne.n	8001ce2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001cce:	f7ff ffbf 	bl	8001c50 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001cd2:	4b08      	ldr	r3, [pc, #32]	@ (8001cf4 <osKernelStart+0x48>)
 8001cd4:	2202      	movs	r2, #2
 8001cd6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001cd8:	f001 fa68 	bl	80031ac <vTaskStartScheduler>
      stat = osOK;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	607b      	str	r3, [r7, #4]
 8001ce0:	e002      	b.n	8001ce8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001ce2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ce6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001ce8:	687b      	ldr	r3, [r7, #4]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	200000e8 	.word	0x200000e8

08001cf8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08e      	sub	sp, #56	@ 0x38
 8001cfc:	af04      	add	r7, sp, #16
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001d04:	2300      	movs	r3, #0
 8001d06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d08:	f3ef 8305 	mrs	r3, IPSR
 8001d0c:	617b      	str	r3, [r7, #20]
  return(result);
 8001d0e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d17e      	bne.n	8001e12 <osThreadNew+0x11a>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d07b      	beq.n	8001e12 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8001d1a:	2380      	movs	r3, #128	@ 0x80
 8001d1c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8001d1e:	2318      	movs	r3, #24
 8001d20:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001d22:	2300      	movs	r3, #0
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8001d26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d2a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d045      	beq.n	8001dbe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d002      	beq.n	8001d40 <osThreadNew+0x48>
        name = attr->name;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d002      	beq.n	8001d4e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d008      	beq.n	8001d66 <osThreadNew+0x6e>
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	2b38      	cmp	r3, #56	@ 0x38
 8001d58:	d805      	bhi.n	8001d66 <osThreadNew+0x6e>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <osThreadNew+0x72>
        return (NULL);
 8001d66:	2300      	movs	r3, #0
 8001d68:	e054      	b.n	8001e14 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d003      	beq.n	8001d7a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	695b      	ldr	r3, [r3, #20]
 8001d76:	089b      	lsrs	r3, r3, #2
 8001d78:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d00e      	beq.n	8001da0 <osThreadNew+0xa8>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	2b5b      	cmp	r3, #91	@ 0x5b
 8001d88:	d90a      	bls.n	8001da0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d006      	beq.n	8001da0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	695b      	ldr	r3, [r3, #20]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d002      	beq.n	8001da0 <osThreadNew+0xa8>
        mem = 1;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	61bb      	str	r3, [r7, #24]
 8001d9e:	e010      	b.n	8001dc2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d10c      	bne.n	8001dc2 <osThreadNew+0xca>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d108      	bne.n	8001dc2 <osThreadNew+0xca>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d104      	bne.n	8001dc2 <osThreadNew+0xca>
          mem = 0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	e001      	b.n	8001dc2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d110      	bne.n	8001dea <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001dd0:	9202      	str	r2, [sp, #8]
 8001dd2:	9301      	str	r3, [sp, #4]
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	6a3a      	ldr	r2, [r7, #32]
 8001ddc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f001 f808 	bl	8002df4 <xTaskCreateStatic>
 8001de4:	4603      	mov	r3, r0
 8001de6:	613b      	str	r3, [r7, #16]
 8001de8:	e013      	b.n	8001e12 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d110      	bne.n	8001e12 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001df0:	6a3b      	ldr	r3, [r7, #32]
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	f107 0310 	add.w	r3, r7, #16
 8001df8:	9301      	str	r3, [sp, #4]
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	9300      	str	r3, [sp, #0]
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e02:	68f8      	ldr	r0, [r7, #12]
 8001e04:	f001 f856 	bl	8002eb4 <xTaskCreate>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d001      	beq.n	8001e12 <osThreadNew+0x11a>
            hTask = NULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001e12:	693b      	ldr	r3, [r7, #16]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3728      	adds	r7, #40	@ 0x28
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e24:	f3ef 8305 	mrs	r3, IPSR
 8001e28:	60bb      	str	r3, [r7, #8]
  return(result);
 8001e2a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d003      	beq.n	8001e38 <osDelay+0x1c>
    stat = osErrorISR;
 8001e30:	f06f 0305 	mvn.w	r3, #5
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	e007      	b.n	8001e48 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d002      	beq.n	8001e48 <osDelay+0x2c>
      vTaskDelay(ticks);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f001 f97c 	bl	8003140 <vTaskDelay>
    }
  }

  return (stat);
 8001e48:	68fb      	ldr	r3, [r7, #12]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b08a      	sub	sp, #40	@ 0x28
 8001e56:	af02      	add	r7, sp, #8
 8001e58:	60f8      	str	r0, [r7, #12]
 8001e5a:	60b9      	str	r1, [r7, #8]
 8001e5c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e62:	f3ef 8305 	mrs	r3, IPSR
 8001e66:	613b      	str	r3, [r7, #16]
  return(result);
 8001e68:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d15f      	bne.n	8001f2e <osMessageQueueNew+0xdc>
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d05c      	beq.n	8001f2e <osMessageQueueNew+0xdc>
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d059      	beq.n	8001f2e <osMessageQueueNew+0xdc>
    mem = -1;
 8001e7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e7e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d029      	beq.n	8001eda <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d012      	beq.n	8001eb4 <osMessageQueueNew+0x62>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	2b4f      	cmp	r3, #79	@ 0x4f
 8001e94:	d90e      	bls.n	8001eb4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00a      	beq.n	8001eb4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695a      	ldr	r2, [r3, #20]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	68b9      	ldr	r1, [r7, #8]
 8001ea6:	fb01 f303 	mul.w	r3, r1, r3
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d302      	bcc.n	8001eb4 <osMessageQueueNew+0x62>
        mem = 1;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	61bb      	str	r3, [r7, #24]
 8001eb2:	e014      	b.n	8001ede <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d110      	bne.n	8001ede <osMessageQueueNew+0x8c>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d10c      	bne.n	8001ede <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d108      	bne.n	8001ede <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	695b      	ldr	r3, [r3, #20]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d104      	bne.n	8001ede <osMessageQueueNew+0x8c>
          mem = 0;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61bb      	str	r3, [r7, #24]
 8001ed8:	e001      	b.n	8001ede <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d10b      	bne.n	8001efc <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	691a      	ldr	r2, [r3, #16]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	2100      	movs	r1, #0
 8001eee:	9100      	str	r1, [sp, #0]
 8001ef0:	68b9      	ldr	r1, [r7, #8]
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f000 fa30 	bl	8002358 <xQueueGenericCreateStatic>
 8001ef8:	61f8      	str	r0, [r7, #28]
 8001efa:	e008      	b.n	8001f0e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d105      	bne.n	8001f0e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8001f02:	2200      	movs	r2, #0
 8001f04:	68b9      	ldr	r1, [r7, #8]
 8001f06:	68f8      	ldr	r0, [r7, #12]
 8001f08:	f000 faa3 	bl	8002452 <xQueueGenericCreate>
 8001f0c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d00c      	beq.n	8001f2e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <osMessageQueueNew+0xd0>
        name = attr->name;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	e001      	b.n	8001f26 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8001f26:	6979      	ldr	r1, [r7, #20]
 8001f28:	69f8      	ldr	r0, [r7, #28]
 8001f2a:	f000 ff05 	bl	8002d38 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8001f2e:	69fb      	ldr	r3, [r7, #28]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3720      	adds	r7, #32
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	603b      	str	r3, [r7, #0]
 8001f44:	4613      	mov	r3, r2
 8001f46:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f50:	f3ef 8305 	mrs	r3, IPSR
 8001f54:	617b      	str	r3, [r7, #20]
  return(result);
 8001f56:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d028      	beq.n	8001fae <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d005      	beq.n	8001f6e <osMessageQueuePut+0x36>
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d002      	beq.n	8001f6e <osMessageQueuePut+0x36>
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8001f6e:	f06f 0303 	mvn.w	r3, #3
 8001f72:	61fb      	str	r3, [r7, #28]
 8001f74:	e038      	b.n	8001fe8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8001f7a:	f107 0210 	add.w	r2, r7, #16
 8001f7e:	2300      	movs	r3, #0
 8001f80:	68b9      	ldr	r1, [r7, #8]
 8001f82:	69b8      	ldr	r0, [r7, #24]
 8001f84:	f000 fbc6 	bl	8002714 <xQueueGenericSendFromISR>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d003      	beq.n	8001f96 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8001f8e:	f06f 0302 	mvn.w	r3, #2
 8001f92:	61fb      	str	r3, [r7, #28]
 8001f94:	e028      	b.n	8001fe8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d025      	beq.n	8001fe8 <osMessageQueuePut+0xb0>
 8001f9c:	4b15      	ldr	r3, [pc, #84]	@ (8001ff4 <osMessageQueuePut+0xbc>)
 8001f9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	f3bf 8f4f 	dsb	sy
 8001fa8:	f3bf 8f6f 	isb	sy
 8001fac:	e01c      	b.n	8001fe8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d002      	beq.n	8001fba <osMessageQueuePut+0x82>
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d103      	bne.n	8001fc2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8001fba:	f06f 0303 	mvn.w	r3, #3
 8001fbe:	61fb      	str	r3, [r7, #28]
 8001fc0:	e012      	b.n	8001fe8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	683a      	ldr	r2, [r7, #0]
 8001fc6:	68b9      	ldr	r1, [r7, #8]
 8001fc8:	69b8      	ldr	r0, [r7, #24]
 8001fca:	f000 faa1 	bl	8002510 <xQueueGenericSend>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d009      	beq.n	8001fe8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8001fda:	f06f 0301 	mvn.w	r3, #1
 8001fde:	61fb      	str	r3, [r7, #28]
 8001fe0:	e002      	b.n	8001fe8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8001fe2:	f06f 0302 	mvn.w	r3, #2
 8001fe6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8001fe8:	69fb      	ldr	r3, [r7, #28]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3720      	adds	r7, #32
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	e000ed04 	.word	0xe000ed04

08001ff8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
 8002004:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800200e:	f3ef 8305 	mrs	r3, IPSR
 8002012:	617b      	str	r3, [r7, #20]
  return(result);
 8002014:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8002016:	2b00      	cmp	r3, #0
 8002018:	d028      	beq.n	800206c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d005      	beq.n	800202c <osMessageQueueGet+0x34>
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d002      	beq.n	800202c <osMessageQueueGet+0x34>
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d003      	beq.n	8002034 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800202c:	f06f 0303 	mvn.w	r3, #3
 8002030:	61fb      	str	r3, [r7, #28]
 8002032:	e037      	b.n	80020a4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8002034:	2300      	movs	r3, #0
 8002036:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8002038:	f107 0310 	add.w	r3, r7, #16
 800203c:	461a      	mov	r2, r3
 800203e:	68b9      	ldr	r1, [r7, #8]
 8002040:	69b8      	ldr	r0, [r7, #24]
 8002042:	f000 fce7 	bl	8002a14 <xQueueReceiveFromISR>
 8002046:	4603      	mov	r3, r0
 8002048:	2b01      	cmp	r3, #1
 800204a:	d003      	beq.n	8002054 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800204c:	f06f 0302 	mvn.w	r3, #2
 8002050:	61fb      	str	r3, [r7, #28]
 8002052:	e027      	b.n	80020a4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d024      	beq.n	80020a4 <osMessageQueueGet+0xac>
 800205a:	4b15      	ldr	r3, [pc, #84]	@ (80020b0 <osMessageQueueGet+0xb8>)
 800205c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	f3bf 8f4f 	dsb	sy
 8002066:	f3bf 8f6f 	isb	sy
 800206a:	e01b      	b.n	80020a4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d002      	beq.n	8002078 <osMessageQueueGet+0x80>
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d103      	bne.n	8002080 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8002078:	f06f 0303 	mvn.w	r3, #3
 800207c:	61fb      	str	r3, [r7, #28]
 800207e:	e011      	b.n	80020a4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	68b9      	ldr	r1, [r7, #8]
 8002084:	69b8      	ldr	r0, [r7, #24]
 8002086:	f000 fbe3 	bl	8002850 <xQueueReceive>
 800208a:	4603      	mov	r3, r0
 800208c:	2b01      	cmp	r3, #1
 800208e:	d009      	beq.n	80020a4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8002096:	f06f 0301 	mvn.w	r3, #1
 800209a:	61fb      	str	r3, [r7, #28]
 800209c:	e002      	b.n	80020a4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800209e:	f06f 0302 	mvn.w	r3, #2
 80020a2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80020a4:	69fb      	ldr	r3, [r7, #28]
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3720      	adds	r7, #32
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	e000ed04 	.word	0xe000ed04

080020b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	4a07      	ldr	r2, [pc, #28]	@ (80020e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80020c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	4a06      	ldr	r2, [pc, #24]	@ (80020e4 <vApplicationGetIdleTaskMemory+0x30>)
 80020ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2280      	movs	r2, #128	@ 0x80
 80020d0:	601a      	str	r2, [r3, #0]
}
 80020d2:	bf00      	nop
 80020d4:	3714      	adds	r7, #20
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	200000ec 	.word	0x200000ec
 80020e4:	20000148 	.word	0x20000148

080020e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	4a07      	ldr	r2, [pc, #28]	@ (8002114 <vApplicationGetTimerTaskMemory+0x2c>)
 80020f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	4a06      	ldr	r2, [pc, #24]	@ (8002118 <vApplicationGetTimerTaskMemory+0x30>)
 80020fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002106:	601a      	str	r2, [r3, #0]
}
 8002108:	bf00      	nop
 800210a:	3714      	adds	r7, #20
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	20000348 	.word	0x20000348
 8002118:	200003a4 	.word	0x200003a4

0800211c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f103 0208 	add.w	r2, r3, #8
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002134:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f103 0208 	add.w	r2, r3, #8
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f103 0208 	add.w	r2, r3, #8
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002176:	b480      	push	{r7}
 8002178:	b085      	sub	sp, #20
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	601a      	str	r2, [r3, #0]
}
 80021b2:	bf00      	nop
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80021be:	b480      	push	{r7}
 80021c0:	b085      	sub	sp, #20
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
 80021c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80021d4:	d103      	bne.n	80021de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	e00c      	b.n	80021f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3308      	adds	r3, #8
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	e002      	b.n	80021ec <vListInsert+0x2e>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d2f6      	bcs.n	80021e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	1c5a      	adds	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	601a      	str	r2, [r3, #0]
}
 8002224:	bf00      	nop
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6892      	ldr	r2, [r2, #8]
 8002246:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	6852      	ldr	r2, [r2, #4]
 8002250:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	429a      	cmp	r2, r3
 800225a:	d103      	bne.n	8002264 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	1e5a      	subs	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d10b      	bne.n	80022b0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800229c:	f383 8811 	msr	BASEPRI, r3
 80022a0:	f3bf 8f6f 	isb	sy
 80022a4:	f3bf 8f4f 	dsb	sy
 80022a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80022aa:	bf00      	nop
 80022ac:	bf00      	nop
 80022ae:	e7fd      	b.n	80022ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80022b0:	f002 f93a 	bl	8004528 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022bc:	68f9      	ldr	r1, [r7, #12]
 80022be:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80022c0:	fb01 f303 	mul.w	r3, r1, r3
 80022c4:	441a      	add	r2, r3
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2200      	movs	r2, #0
 80022ce:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022e0:	3b01      	subs	r3, #1
 80022e2:	68f9      	ldr	r1, [r7, #12]
 80022e4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80022e6:	fb01 f303 	mul.w	r3, r1, r3
 80022ea:	441a      	add	r2, r3
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	22ff      	movs	r2, #255	@ 0xff
 80022f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	22ff      	movs	r2, #255	@ 0xff
 80022fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d114      	bne.n	8002330 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	691b      	ldr	r3, [r3, #16]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d01a      	beq.n	8002344 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	3310      	adds	r3, #16
 8002312:	4618      	mov	r0, r3
 8002314:	f001 f9d8 	bl	80036c8 <xTaskRemoveFromEventList>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d012      	beq.n	8002344 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800231e:	4b0d      	ldr	r3, [pc, #52]	@ (8002354 <xQueueGenericReset+0xd0>)
 8002320:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002324:	601a      	str	r2, [r3, #0]
 8002326:	f3bf 8f4f 	dsb	sy
 800232a:	f3bf 8f6f 	isb	sy
 800232e:	e009      	b.n	8002344 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	3310      	adds	r3, #16
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff fef1 	bl	800211c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	3324      	adds	r3, #36	@ 0x24
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff feec 	bl	800211c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002344:	f002 f922 	bl	800458c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002348:	2301      	movs	r3, #1
}
 800234a:	4618      	mov	r0, r3
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	e000ed04 	.word	0xe000ed04

08002358 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002358:	b580      	push	{r7, lr}
 800235a:	b08e      	sub	sp, #56	@ 0x38
 800235c:	af02      	add	r7, sp, #8
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
 8002364:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d10b      	bne.n	8002384 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800236c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002370:	f383 8811 	msr	BASEPRI, r3
 8002374:	f3bf 8f6f 	isb	sy
 8002378:	f3bf 8f4f 	dsb	sy
 800237c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800237e:	bf00      	nop
 8002380:	bf00      	nop
 8002382:	e7fd      	b.n	8002380 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10b      	bne.n	80023a2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800238a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800238e:	f383 8811 	msr	BASEPRI, r3
 8002392:	f3bf 8f6f 	isb	sy
 8002396:	f3bf 8f4f 	dsb	sy
 800239a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800239c:	bf00      	nop
 800239e:	bf00      	nop
 80023a0:	e7fd      	b.n	800239e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d002      	beq.n	80023ae <xQueueGenericCreateStatic+0x56>
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <xQueueGenericCreateStatic+0x5a>
 80023ae:	2301      	movs	r3, #1
 80023b0:	e000      	b.n	80023b4 <xQueueGenericCreateStatic+0x5c>
 80023b2:	2300      	movs	r3, #0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d10b      	bne.n	80023d0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80023b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023bc:	f383 8811 	msr	BASEPRI, r3
 80023c0:	f3bf 8f6f 	isb	sy
 80023c4:	f3bf 8f4f 	dsb	sy
 80023c8:	623b      	str	r3, [r7, #32]
}
 80023ca:	bf00      	nop
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d102      	bne.n	80023dc <xQueueGenericCreateStatic+0x84>
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <xQueueGenericCreateStatic+0x88>
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <xQueueGenericCreateStatic+0x8a>
 80023e0:	2300      	movs	r3, #0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d10b      	bne.n	80023fe <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80023e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023ea:	f383 8811 	msr	BASEPRI, r3
 80023ee:	f3bf 8f6f 	isb	sy
 80023f2:	f3bf 8f4f 	dsb	sy
 80023f6:	61fb      	str	r3, [r7, #28]
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	e7fd      	b.n	80023fa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80023fe:	2350      	movs	r3, #80	@ 0x50
 8002400:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	2b50      	cmp	r3, #80	@ 0x50
 8002406:	d00b      	beq.n	8002420 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800240c:	f383 8811 	msr	BASEPRI, r3
 8002410:	f3bf 8f6f 	isb	sy
 8002414:	f3bf 8f4f 	dsb	sy
 8002418:	61bb      	str	r3, [r7, #24]
}
 800241a:	bf00      	nop
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002420:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002428:	2b00      	cmp	r3, #0
 800242a:	d00d      	beq.n	8002448 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800242c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800242e:	2201      	movs	r2, #1
 8002430:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002434:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	4613      	mov	r3, r2
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	68b9      	ldr	r1, [r7, #8]
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f000 f840 	bl	80024c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800244a:	4618      	mov	r0, r3
 800244c:	3730      	adds	r7, #48	@ 0x30
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}

08002452 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002452:	b580      	push	{r7, lr}
 8002454:	b08a      	sub	sp, #40	@ 0x28
 8002456:	af02      	add	r7, sp, #8
 8002458:	60f8      	str	r0, [r7, #12]
 800245a:	60b9      	str	r1, [r7, #8]
 800245c:	4613      	mov	r3, r2
 800245e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10b      	bne.n	800247e <xQueueGenericCreate+0x2c>
	__asm volatile
 8002466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800246a:	f383 8811 	msr	BASEPRI, r3
 800246e:	f3bf 8f6f 	isb	sy
 8002472:	f3bf 8f4f 	dsb	sy
 8002476:	613b      	str	r3, [r7, #16]
}
 8002478:	bf00      	nop
 800247a:	bf00      	nop
 800247c:	e7fd      	b.n	800247a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	68ba      	ldr	r2, [r7, #8]
 8002482:	fb02 f303 	mul.w	r3, r2, r3
 8002486:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	3350      	adds	r3, #80	@ 0x50
 800248c:	4618      	mov	r0, r3
 800248e:	f002 f96d 	bl	800476c <pvPortMalloc>
 8002492:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d011      	beq.n	80024be <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	3350      	adds	r3, #80	@ 0x50
 80024a2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80024ac:	79fa      	ldrb	r2, [r7, #7]
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	4613      	mov	r3, r2
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	68b9      	ldr	r1, [r7, #8]
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f000 f805 	bl	80024c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80024be:	69bb      	ldr	r3, [r7, #24]
	}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3720      	adds	r7, #32
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
 80024d4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d103      	bne.n	80024e4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	e002      	b.n	80024ea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	68fa      	ldr	r2, [r7, #12]
 80024ee:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80024f6:	2101      	movs	r1, #1
 80024f8:	69b8      	ldr	r0, [r7, #24]
 80024fa:	f7ff fec3 	bl	8002284 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	78fa      	ldrb	r2, [r7, #3]
 8002502:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002506:	bf00      	nop
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
	...

08002510 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08e      	sub	sp, #56	@ 0x38
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
 800251c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800251e:	2300      	movs	r3, #0
 8002520:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10b      	bne.n	8002544 <xQueueGenericSend+0x34>
	__asm volatile
 800252c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002530:	f383 8811 	msr	BASEPRI, r3
 8002534:	f3bf 8f6f 	isb	sy
 8002538:	f3bf 8f4f 	dsb	sy
 800253c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800253e:	bf00      	nop
 8002540:	bf00      	nop
 8002542:	e7fd      	b.n	8002540 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d103      	bne.n	8002552 <xQueueGenericSend+0x42>
 800254a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	2b00      	cmp	r3, #0
 8002550:	d101      	bne.n	8002556 <xQueueGenericSend+0x46>
 8002552:	2301      	movs	r3, #1
 8002554:	e000      	b.n	8002558 <xQueueGenericSend+0x48>
 8002556:	2300      	movs	r3, #0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d10b      	bne.n	8002574 <xQueueGenericSend+0x64>
	__asm volatile
 800255c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002560:	f383 8811 	msr	BASEPRI, r3
 8002564:	f3bf 8f6f 	isb	sy
 8002568:	f3bf 8f4f 	dsb	sy
 800256c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800256e:	bf00      	nop
 8002570:	bf00      	nop
 8002572:	e7fd      	b.n	8002570 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	2b02      	cmp	r3, #2
 8002578:	d103      	bne.n	8002582 <xQueueGenericSend+0x72>
 800257a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800257c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800257e:	2b01      	cmp	r3, #1
 8002580:	d101      	bne.n	8002586 <xQueueGenericSend+0x76>
 8002582:	2301      	movs	r3, #1
 8002584:	e000      	b.n	8002588 <xQueueGenericSend+0x78>
 8002586:	2300      	movs	r3, #0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d10b      	bne.n	80025a4 <xQueueGenericSend+0x94>
	__asm volatile
 800258c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002590:	f383 8811 	msr	BASEPRI, r3
 8002594:	f3bf 8f6f 	isb	sy
 8002598:	f3bf 8f4f 	dsb	sy
 800259c:	623b      	str	r3, [r7, #32]
}
 800259e:	bf00      	nop
 80025a0:	bf00      	nop
 80025a2:	e7fd      	b.n	80025a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80025a4:	f001 fa50 	bl	8003a48 <xTaskGetSchedulerState>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d102      	bne.n	80025b4 <xQueueGenericSend+0xa4>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <xQueueGenericSend+0xa8>
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <xQueueGenericSend+0xaa>
 80025b8:	2300      	movs	r3, #0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10b      	bne.n	80025d6 <xQueueGenericSend+0xc6>
	__asm volatile
 80025be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025c2:	f383 8811 	msr	BASEPRI, r3
 80025c6:	f3bf 8f6f 	isb	sy
 80025ca:	f3bf 8f4f 	dsb	sy
 80025ce:	61fb      	str	r3, [r7, #28]
}
 80025d0:	bf00      	nop
 80025d2:	bf00      	nop
 80025d4:	e7fd      	b.n	80025d2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80025d6:	f001 ffa7 	bl	8004528 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80025da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80025de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d302      	bcc.n	80025ec <xQueueGenericSend+0xdc>
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d129      	bne.n	8002640 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	68b9      	ldr	r1, [r7, #8]
 80025f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80025f2:	f000 fa91 	bl	8002b18 <prvCopyDataToQueue>
 80025f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80025f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d010      	beq.n	8002622 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002602:	3324      	adds	r3, #36	@ 0x24
 8002604:	4618      	mov	r0, r3
 8002606:	f001 f85f 	bl	80036c8 <xTaskRemoveFromEventList>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d013      	beq.n	8002638 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002610:	4b3f      	ldr	r3, [pc, #252]	@ (8002710 <xQueueGenericSend+0x200>)
 8002612:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	f3bf 8f4f 	dsb	sy
 800261c:	f3bf 8f6f 	isb	sy
 8002620:	e00a      	b.n	8002638 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002624:	2b00      	cmp	r3, #0
 8002626:	d007      	beq.n	8002638 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002628:	4b39      	ldr	r3, [pc, #228]	@ (8002710 <xQueueGenericSend+0x200>)
 800262a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	f3bf 8f4f 	dsb	sy
 8002634:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002638:	f001 ffa8 	bl	800458c <vPortExitCritical>
				return pdPASS;
 800263c:	2301      	movs	r3, #1
 800263e:	e063      	b.n	8002708 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d103      	bne.n	800264e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002646:	f001 ffa1 	bl	800458c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800264a:	2300      	movs	r3, #0
 800264c:	e05c      	b.n	8002708 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800264e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002650:	2b00      	cmp	r3, #0
 8002652:	d106      	bne.n	8002662 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002654:	f107 0314 	add.w	r3, r7, #20
 8002658:	4618      	mov	r0, r3
 800265a:	f001 f899 	bl	8003790 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800265e:	2301      	movs	r3, #1
 8002660:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002662:	f001 ff93 	bl	800458c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002666:	f000 fe09 	bl	800327c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800266a:	f001 ff5d 	bl	8004528 <vPortEnterCritical>
 800266e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002670:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002674:	b25b      	sxtb	r3, r3
 8002676:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800267a:	d103      	bne.n	8002684 <xQueueGenericSend+0x174>
 800267c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002686:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800268a:	b25b      	sxtb	r3, r3
 800268c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002690:	d103      	bne.n	800269a <xQueueGenericSend+0x18a>
 8002692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800269a:	f001 ff77 	bl	800458c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800269e:	1d3a      	adds	r2, r7, #4
 80026a0:	f107 0314 	add.w	r3, r7, #20
 80026a4:	4611      	mov	r1, r2
 80026a6:	4618      	mov	r0, r3
 80026a8:	f001 f888 	bl	80037bc <xTaskCheckForTimeOut>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d124      	bne.n	80026fc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80026b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80026b4:	f000 fb28 	bl	8002d08 <prvIsQueueFull>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d018      	beq.n	80026f0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80026be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026c0:	3310      	adds	r3, #16
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	4611      	mov	r1, r2
 80026c6:	4618      	mov	r0, r3
 80026c8:	f000 ffac 	bl	8003624 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80026cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80026ce:	f000 fab3 	bl	8002c38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80026d2:	f000 fde1 	bl	8003298 <xTaskResumeAll>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f47f af7c 	bne.w	80025d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80026de:	4b0c      	ldr	r3, [pc, #48]	@ (8002710 <xQueueGenericSend+0x200>)
 80026e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	f3bf 8f4f 	dsb	sy
 80026ea:	f3bf 8f6f 	isb	sy
 80026ee:	e772      	b.n	80025d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80026f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80026f2:	f000 faa1 	bl	8002c38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80026f6:	f000 fdcf 	bl	8003298 <xTaskResumeAll>
 80026fa:	e76c      	b.n	80025d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80026fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80026fe:	f000 fa9b 	bl	8002c38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002702:	f000 fdc9 	bl	8003298 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002706:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002708:	4618      	mov	r0, r3
 800270a:	3738      	adds	r7, #56	@ 0x38
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	e000ed04 	.word	0xe000ed04

08002714 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b090      	sub	sp, #64	@ 0x40
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
 8002720:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002728:	2b00      	cmp	r3, #0
 800272a:	d10b      	bne.n	8002744 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800272c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002730:	f383 8811 	msr	BASEPRI, r3
 8002734:	f3bf 8f6f 	isb	sy
 8002738:	f3bf 8f4f 	dsb	sy
 800273c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800273e:	bf00      	nop
 8002740:	bf00      	nop
 8002742:	e7fd      	b.n	8002740 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d103      	bne.n	8002752 <xQueueGenericSendFromISR+0x3e>
 800274a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <xQueueGenericSendFromISR+0x42>
 8002752:	2301      	movs	r3, #1
 8002754:	e000      	b.n	8002758 <xQueueGenericSendFromISR+0x44>
 8002756:	2300      	movs	r3, #0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10b      	bne.n	8002774 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800275c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002760:	f383 8811 	msr	BASEPRI, r3
 8002764:	f3bf 8f6f 	isb	sy
 8002768:	f3bf 8f4f 	dsb	sy
 800276c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800276e:	bf00      	nop
 8002770:	bf00      	nop
 8002772:	e7fd      	b.n	8002770 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	2b02      	cmp	r3, #2
 8002778:	d103      	bne.n	8002782 <xQueueGenericSendFromISR+0x6e>
 800277a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800277c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800277e:	2b01      	cmp	r3, #1
 8002780:	d101      	bne.n	8002786 <xQueueGenericSendFromISR+0x72>
 8002782:	2301      	movs	r3, #1
 8002784:	e000      	b.n	8002788 <xQueueGenericSendFromISR+0x74>
 8002786:	2300      	movs	r3, #0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d10b      	bne.n	80027a4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800278c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002790:	f383 8811 	msr	BASEPRI, r3
 8002794:	f3bf 8f6f 	isb	sy
 8002798:	f3bf 8f4f 	dsb	sy
 800279c:	623b      	str	r3, [r7, #32]
}
 800279e:	bf00      	nop
 80027a0:	bf00      	nop
 80027a2:	e7fd      	b.n	80027a0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80027a4:	f001 ffa0 	bl	80046e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80027a8:	f3ef 8211 	mrs	r2, BASEPRI
 80027ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027b0:	f383 8811 	msr	BASEPRI, r3
 80027b4:	f3bf 8f6f 	isb	sy
 80027b8:	f3bf 8f4f 	dsb	sy
 80027bc:	61fa      	str	r2, [r7, #28]
 80027be:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80027c0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80027c2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80027c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80027c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d302      	bcc.n	80027d6 <xQueueGenericSendFromISR+0xc2>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d12f      	bne.n	8002836 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80027d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80027dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80027e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80027e6:	683a      	ldr	r2, [r7, #0]
 80027e8:	68b9      	ldr	r1, [r7, #8]
 80027ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80027ec:	f000 f994 	bl	8002b18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80027f0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80027f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027f8:	d112      	bne.n	8002820 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80027fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d016      	beq.n	8002830 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002804:	3324      	adds	r3, #36	@ 0x24
 8002806:	4618      	mov	r0, r3
 8002808:	f000 ff5e 	bl	80036c8 <xTaskRemoveFromEventList>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00e      	beq.n	8002830 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00b      	beq.n	8002830 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	601a      	str	r2, [r3, #0]
 800281e:	e007      	b.n	8002830 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002820:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002824:	3301      	adds	r3, #1
 8002826:	b2db      	uxtb	r3, r3
 8002828:	b25a      	sxtb	r2, r3
 800282a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800282c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002830:	2301      	movs	r3, #1
 8002832:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002834:	e001      	b.n	800283a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002836:	2300      	movs	r3, #0
 8002838:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800283a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800283c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002844:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002848:	4618      	mov	r0, r3
 800284a:	3740      	adds	r7, #64	@ 0x40
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b08c      	sub	sp, #48	@ 0x30
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800285c:	2300      	movs	r3, #0
 800285e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10b      	bne.n	8002882 <xQueueReceive+0x32>
	__asm volatile
 800286a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800286e:	f383 8811 	msr	BASEPRI, r3
 8002872:	f3bf 8f6f 	isb	sy
 8002876:	f3bf 8f4f 	dsb	sy
 800287a:	623b      	str	r3, [r7, #32]
}
 800287c:	bf00      	nop
 800287e:	bf00      	nop
 8002880:	e7fd      	b.n	800287e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d103      	bne.n	8002890 <xQueueReceive+0x40>
 8002888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800288a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288c:	2b00      	cmp	r3, #0
 800288e:	d101      	bne.n	8002894 <xQueueReceive+0x44>
 8002890:	2301      	movs	r3, #1
 8002892:	e000      	b.n	8002896 <xQueueReceive+0x46>
 8002894:	2300      	movs	r3, #0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d10b      	bne.n	80028b2 <xQueueReceive+0x62>
	__asm volatile
 800289a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800289e:	f383 8811 	msr	BASEPRI, r3
 80028a2:	f3bf 8f6f 	isb	sy
 80028a6:	f3bf 8f4f 	dsb	sy
 80028aa:	61fb      	str	r3, [r7, #28]
}
 80028ac:	bf00      	nop
 80028ae:	bf00      	nop
 80028b0:	e7fd      	b.n	80028ae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80028b2:	f001 f8c9 	bl	8003a48 <xTaskGetSchedulerState>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d102      	bne.n	80028c2 <xQueueReceive+0x72>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <xQueueReceive+0x76>
 80028c2:	2301      	movs	r3, #1
 80028c4:	e000      	b.n	80028c8 <xQueueReceive+0x78>
 80028c6:	2300      	movs	r3, #0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10b      	bne.n	80028e4 <xQueueReceive+0x94>
	__asm volatile
 80028cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028d0:	f383 8811 	msr	BASEPRI, r3
 80028d4:	f3bf 8f6f 	isb	sy
 80028d8:	f3bf 8f4f 	dsb	sy
 80028dc:	61bb      	str	r3, [r7, #24]
}
 80028de:	bf00      	nop
 80028e0:	bf00      	nop
 80028e2:	e7fd      	b.n	80028e0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80028e4:	f001 fe20 	bl	8004528 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80028e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80028ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d01f      	beq.n	8002934 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80028f4:	68b9      	ldr	r1, [r7, #8]
 80028f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80028f8:	f000 f978 	bl	8002bec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80028fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fe:	1e5a      	subs	r2, r3, #1
 8002900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002902:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d00f      	beq.n	800292c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800290c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800290e:	3310      	adds	r3, #16
 8002910:	4618      	mov	r0, r3
 8002912:	f000 fed9 	bl	80036c8 <xTaskRemoveFromEventList>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d007      	beq.n	800292c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800291c:	4b3c      	ldr	r3, [pc, #240]	@ (8002a10 <xQueueReceive+0x1c0>)
 800291e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	f3bf 8f4f 	dsb	sy
 8002928:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800292c:	f001 fe2e 	bl	800458c <vPortExitCritical>
				return pdPASS;
 8002930:	2301      	movs	r3, #1
 8002932:	e069      	b.n	8002a08 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d103      	bne.n	8002942 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800293a:	f001 fe27 	bl	800458c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800293e:	2300      	movs	r3, #0
 8002940:	e062      	b.n	8002a08 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002944:	2b00      	cmp	r3, #0
 8002946:	d106      	bne.n	8002956 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002948:	f107 0310 	add.w	r3, r7, #16
 800294c:	4618      	mov	r0, r3
 800294e:	f000 ff1f 	bl	8003790 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002952:	2301      	movs	r3, #1
 8002954:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002956:	f001 fe19 	bl	800458c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800295a:	f000 fc8f 	bl	800327c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800295e:	f001 fde3 	bl	8004528 <vPortEnterCritical>
 8002962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002964:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002968:	b25b      	sxtb	r3, r3
 800296a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800296e:	d103      	bne.n	8002978 <xQueueReceive+0x128>
 8002970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800297e:	b25b      	sxtb	r3, r3
 8002980:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002984:	d103      	bne.n	800298e <xQueueReceive+0x13e>
 8002986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800298e:	f001 fdfd 	bl	800458c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002992:	1d3a      	adds	r2, r7, #4
 8002994:	f107 0310 	add.w	r3, r7, #16
 8002998:	4611      	mov	r1, r2
 800299a:	4618      	mov	r0, r3
 800299c:	f000 ff0e 	bl	80037bc <xTaskCheckForTimeOut>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d123      	bne.n	80029ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80029a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80029a8:	f000 f998 	bl	8002cdc <prvIsQueueEmpty>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d017      	beq.n	80029e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80029b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029b4:	3324      	adds	r3, #36	@ 0x24
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	4611      	mov	r1, r2
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 fe32 	bl	8003624 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80029c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80029c2:	f000 f939 	bl	8002c38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80029c6:	f000 fc67 	bl	8003298 <xTaskResumeAll>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d189      	bne.n	80028e4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80029d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002a10 <xQueueReceive+0x1c0>)
 80029d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	f3bf 8f4f 	dsb	sy
 80029dc:	f3bf 8f6f 	isb	sy
 80029e0:	e780      	b.n	80028e4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80029e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80029e4:	f000 f928 	bl	8002c38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80029e8:	f000 fc56 	bl	8003298 <xTaskResumeAll>
 80029ec:	e77a      	b.n	80028e4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80029ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80029f0:	f000 f922 	bl	8002c38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80029f4:	f000 fc50 	bl	8003298 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80029f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80029fa:	f000 f96f 	bl	8002cdc <prvIsQueueEmpty>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f43f af6f 	beq.w	80028e4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002a06:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3730      	adds	r7, #48	@ 0x30
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	e000ed04 	.word	0xe000ed04

08002a14 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b08e      	sub	sp, #56	@ 0x38
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10b      	bne.n	8002a42 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8002a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a2e:	f383 8811 	msr	BASEPRI, r3
 8002a32:	f3bf 8f6f 	isb	sy
 8002a36:	f3bf 8f4f 	dsb	sy
 8002a3a:	623b      	str	r3, [r7, #32]
}
 8002a3c:	bf00      	nop
 8002a3e:	bf00      	nop
 8002a40:	e7fd      	b.n	8002a3e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d103      	bne.n	8002a50 <xQueueReceiveFromISR+0x3c>
 8002a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <xQueueReceiveFromISR+0x40>
 8002a50:	2301      	movs	r3, #1
 8002a52:	e000      	b.n	8002a56 <xQueueReceiveFromISR+0x42>
 8002a54:	2300      	movs	r3, #0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10b      	bne.n	8002a72 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8002a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a5e:	f383 8811 	msr	BASEPRI, r3
 8002a62:	f3bf 8f6f 	isb	sy
 8002a66:	f3bf 8f4f 	dsb	sy
 8002a6a:	61fb      	str	r3, [r7, #28]
}
 8002a6c:	bf00      	nop
 8002a6e:	bf00      	nop
 8002a70:	e7fd      	b.n	8002a6e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002a72:	f001 fe39 	bl	80046e8 <vPortValidateInterruptPriority>
	__asm volatile
 8002a76:	f3ef 8211 	mrs	r2, BASEPRI
 8002a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a7e:	f383 8811 	msr	BASEPRI, r3
 8002a82:	f3bf 8f6f 	isb	sy
 8002a86:	f3bf 8f4f 	dsb	sy
 8002a8a:	61ba      	str	r2, [r7, #24]
 8002a8c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002a8e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a96:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d02f      	beq.n	8002afe <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8002a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aa0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002aa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002aa8:	68b9      	ldr	r1, [r7, #8]
 8002aaa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002aac:	f000 f89e 	bl	8002bec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab2:	1e5a      	subs	r2, r3, #1
 8002ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ab6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8002ab8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002abc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ac0:	d112      	bne.n	8002ae8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d016      	beq.n	8002af8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002acc:	3310      	adds	r3, #16
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f000 fdfa 	bl	80036c8 <xTaskRemoveFromEventList>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00e      	beq.n	8002af8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d00b      	beq.n	8002af8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	601a      	str	r2, [r3, #0]
 8002ae6:	e007      	b.n	8002af8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8002ae8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002aec:	3301      	adds	r3, #1
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	b25a      	sxtb	r2, r3
 8002af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8002af8:	2301      	movs	r3, #1
 8002afa:	637b      	str	r3, [r7, #52]	@ 0x34
 8002afc:	e001      	b.n	8002b02 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8002afe:	2300      	movs	r3, #0
 8002b00:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b04:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	f383 8811 	msr	BASEPRI, r3
}
 8002b0c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3738      	adds	r7, #56	@ 0x38
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b086      	sub	sp, #24
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d10d      	bne.n	8002b52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d14d      	bne.n	8002bda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f000 ff9e 	bl	8003a84 <xTaskPriorityDisinherit>
 8002b48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	609a      	str	r2, [r3, #8]
 8002b50:	e043      	b.n	8002bda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d119      	bne.n	8002b8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6858      	ldr	r0, [r3, #4]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b60:	461a      	mov	r2, r3
 8002b62:	68b9      	ldr	r1, [r7, #8]
 8002b64:	f002 fa75 	bl	8005052 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	685a      	ldr	r2, [r3, #4]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	441a      	add	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d32b      	bcc.n	8002bda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	605a      	str	r2, [r3, #4]
 8002b8a:	e026      	b.n	8002bda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	68d8      	ldr	r0, [r3, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b94:	461a      	mov	r2, r3
 8002b96:	68b9      	ldr	r1, [r7, #8]
 8002b98:	f002 fa5b 	bl	8005052 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	68da      	ldr	r2, [r3, #12]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba4:	425b      	negs	r3, r3
 8002ba6:	441a      	add	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	68da      	ldr	r2, [r3, #12]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d207      	bcs.n	8002bc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	689a      	ldr	r2, [r3, #8]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc0:	425b      	negs	r3, r3
 8002bc2:	441a      	add	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d105      	bne.n	8002bda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d002      	beq.n	8002bda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	1c5a      	adds	r2, r3, #1
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8002be2:	697b      	ldr	r3, [r7, #20]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3718      	adds	r7, #24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d018      	beq.n	8002c30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68da      	ldr	r2, [r3, #12]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c06:	441a      	add	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	68da      	ldr	r2, [r3, #12]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d303      	bcc.n	8002c20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68d9      	ldr	r1, [r3, #12]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c28:	461a      	mov	r2, r3
 8002c2a:	6838      	ldr	r0, [r7, #0]
 8002c2c:	f002 fa11 	bl	8005052 <memcpy>
	}
}
 8002c30:	bf00      	nop
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002c40:	f001 fc72 	bl	8004528 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002c4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002c4c:	e011      	b.n	8002c72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d012      	beq.n	8002c7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3324      	adds	r3, #36	@ 0x24
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f000 fd34 	bl	80036c8 <xTaskRemoveFromEventList>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002c66:	f000 fe0d 	bl	8003884 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002c6a:	7bfb      	ldrb	r3, [r7, #15]
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	dce9      	bgt.n	8002c4e <prvUnlockQueue+0x16>
 8002c7a:	e000      	b.n	8002c7e <prvUnlockQueue+0x46>
					break;
 8002c7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	22ff      	movs	r2, #255	@ 0xff
 8002c82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8002c86:	f001 fc81 	bl	800458c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002c8a:	f001 fc4d 	bl	8004528 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002c94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c96:	e011      	b.n	8002cbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d012      	beq.n	8002cc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3310      	adds	r3, #16
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f000 fd0f 	bl	80036c8 <xTaskRemoveFromEventList>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002cb0:	f000 fde8 	bl	8003884 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002cb4:	7bbb      	ldrb	r3, [r7, #14]
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002cbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	dce9      	bgt.n	8002c98 <prvUnlockQueue+0x60>
 8002cc4:	e000      	b.n	8002cc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002cc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	22ff      	movs	r2, #255	@ 0xff
 8002ccc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8002cd0:	f001 fc5c 	bl	800458c <vPortExitCritical>
}
 8002cd4:	bf00      	nop
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002ce4:	f001 fc20 	bl	8004528 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d102      	bne.n	8002cf6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	e001      	b.n	8002cfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002cfa:	f001 fc47 	bl	800458c <vPortExitCritical>

	return xReturn;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d10:	f001 fc0a 	bl	8004528 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d102      	bne.n	8002d26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002d20:	2301      	movs	r3, #1
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	e001      	b.n	8002d2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002d26:	2300      	movs	r3, #0
 8002d28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002d2a:	f001 fc2f 	bl	800458c <vPortExitCritical>

	return xReturn;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3710      	adds	r7, #16
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002d38:	b480      	push	{r7}
 8002d3a:	b085      	sub	sp, #20
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	e014      	b.n	8002d72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002d48:	4a0f      	ldr	r2, [pc, #60]	@ (8002d88 <vQueueAddToRegistry+0x50>)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10b      	bne.n	8002d6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002d54:	490c      	ldr	r1, [pc, #48]	@ (8002d88 <vQueueAddToRegistry+0x50>)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d88 <vQueueAddToRegistry+0x50>)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	00db      	lsls	r3, r3, #3
 8002d64:	4413      	add	r3, r2
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002d6a:	e006      	b.n	8002d7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2b07      	cmp	r3, #7
 8002d76:	d9e7      	bls.n	8002d48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002d78:	bf00      	nop
 8002d7a:	bf00      	nop
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	200007a4 	.word	0x200007a4

08002d8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002d9c:	f001 fbc4 	bl	8004528 <vPortEnterCritical>
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002da6:	b25b      	sxtb	r3, r3
 8002da8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002dac:	d103      	bne.n	8002db6 <vQueueWaitForMessageRestricted+0x2a>
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002dbc:	b25b      	sxtb	r3, r3
 8002dbe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002dc2:	d103      	bne.n	8002dcc <vQueueWaitForMessageRestricted+0x40>
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002dcc:	f001 fbde 	bl	800458c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d106      	bne.n	8002de6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	3324      	adds	r3, #36	@ 0x24
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	68b9      	ldr	r1, [r7, #8]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f000 fc45 	bl	8003670 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002de6:	6978      	ldr	r0, [r7, #20]
 8002de8:	f7ff ff26 	bl	8002c38 <prvUnlockQueue>
	}
 8002dec:	bf00      	nop
 8002dee:	3718      	adds	r7, #24
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b08e      	sub	sp, #56	@ 0x38
 8002df8:	af04      	add	r7, sp, #16
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]
 8002e00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d10b      	bne.n	8002e20 <xTaskCreateStatic+0x2c>
	__asm volatile
 8002e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e0c:	f383 8811 	msr	BASEPRI, r3
 8002e10:	f3bf 8f6f 	isb	sy
 8002e14:	f3bf 8f4f 	dsb	sy
 8002e18:	623b      	str	r3, [r7, #32]
}
 8002e1a:	bf00      	nop
 8002e1c:	bf00      	nop
 8002e1e:	e7fd      	b.n	8002e1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d10b      	bne.n	8002e3e <xTaskCreateStatic+0x4a>
	__asm volatile
 8002e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e2a:	f383 8811 	msr	BASEPRI, r3
 8002e2e:	f3bf 8f6f 	isb	sy
 8002e32:	f3bf 8f4f 	dsb	sy
 8002e36:	61fb      	str	r3, [r7, #28]
}
 8002e38:	bf00      	nop
 8002e3a:	bf00      	nop
 8002e3c:	e7fd      	b.n	8002e3a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002e3e:	235c      	movs	r3, #92	@ 0x5c
 8002e40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	2b5c      	cmp	r3, #92	@ 0x5c
 8002e46:	d00b      	beq.n	8002e60 <xTaskCreateStatic+0x6c>
	__asm volatile
 8002e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e4c:	f383 8811 	msr	BASEPRI, r3
 8002e50:	f3bf 8f6f 	isb	sy
 8002e54:	f3bf 8f4f 	dsb	sy
 8002e58:	61bb      	str	r3, [r7, #24]
}
 8002e5a:	bf00      	nop
 8002e5c:	bf00      	nop
 8002e5e:	e7fd      	b.n	8002e5c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002e60:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d01e      	beq.n	8002ea6 <xTaskCreateStatic+0xb2>
 8002e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d01b      	beq.n	8002ea6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e70:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e76:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002e80:	2300      	movs	r3, #0
 8002e82:	9303      	str	r3, [sp, #12]
 8002e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e86:	9302      	str	r3, [sp, #8]
 8002e88:	f107 0314 	add.w	r3, r7, #20
 8002e8c:	9301      	str	r3, [sp, #4]
 8002e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	68b9      	ldr	r1, [r7, #8]
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 f850 	bl	8002f3e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002e9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002ea0:	f000 f8de 	bl	8003060 <prvAddNewTaskToReadyList>
 8002ea4:	e001      	b.n	8002eaa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002eaa:	697b      	ldr	r3, [r7, #20]
	}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3728      	adds	r7, #40	@ 0x28
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b08c      	sub	sp, #48	@ 0x30
 8002eb8:	af04      	add	r7, sp, #16
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	603b      	str	r3, [r7, #0]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002ec4:	88fb      	ldrh	r3, [r7, #6]
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f001 fc4f 	bl	800476c <pvPortMalloc>
 8002ece:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00e      	beq.n	8002ef4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002ed6:	205c      	movs	r0, #92	@ 0x5c
 8002ed8:	f001 fc48 	bl	800476c <pvPortMalloc>
 8002edc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d003      	beq.n	8002eec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002eea:	e005      	b.n	8002ef8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002eec:	6978      	ldr	r0, [r7, #20]
 8002eee:	f001 fd0b 	bl	8004908 <vPortFree>
 8002ef2:	e001      	b.n	8002ef8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d017      	beq.n	8002f2e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002f06:	88fa      	ldrh	r2, [r7, #6]
 8002f08:	2300      	movs	r3, #0
 8002f0a:	9303      	str	r3, [sp, #12]
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	9302      	str	r3, [sp, #8]
 8002f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f12:	9301      	str	r3, [sp, #4]
 8002f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	68b9      	ldr	r1, [r7, #8]
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f000 f80e 	bl	8002f3e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002f22:	69f8      	ldr	r0, [r7, #28]
 8002f24:	f000 f89c 	bl	8003060 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	61bb      	str	r3, [r7, #24]
 8002f2c:	e002      	b.n	8002f34 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f32:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002f34:	69bb      	ldr	r3, [r7, #24]
	}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3720      	adds	r7, #32
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b088      	sub	sp, #32
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	60f8      	str	r0, [r7, #12]
 8002f46:	60b9      	str	r1, [r7, #8]
 8002f48:	607a      	str	r2, [r7, #4]
 8002f4a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f4e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	461a      	mov	r2, r3
 8002f56:	21a5      	movs	r1, #165	@ 0xa5
 8002f58:	f002 f800 	bl	8004f5c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f66:	3b01      	subs	r3, #1
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	4413      	add	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	f023 0307 	bic.w	r3, r3, #7
 8002f74:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d00b      	beq.n	8002f98 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8002f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f84:	f383 8811 	msr	BASEPRI, r3
 8002f88:	f3bf 8f6f 	isb	sy
 8002f8c:	f3bf 8f4f 	dsb	sy
 8002f90:	617b      	str	r3, [r7, #20]
}
 8002f92:	bf00      	nop
 8002f94:	bf00      	nop
 8002f96:	e7fd      	b.n	8002f94 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d01f      	beq.n	8002fde <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	61fb      	str	r3, [r7, #28]
 8002fa2:	e012      	b.n	8002fca <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002fa4:	68ba      	ldr	r2, [r7, #8]
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	4413      	add	r3, r2
 8002faa:	7819      	ldrb	r1, [r3, #0]
 8002fac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	3334      	adds	r3, #52	@ 0x34
 8002fb4:	460a      	mov	r2, r1
 8002fb6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d006      	beq.n	8002fd2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	61fb      	str	r3, [r7, #28]
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	2b0f      	cmp	r3, #15
 8002fce:	d9e9      	bls.n	8002fa4 <prvInitialiseNewTask+0x66>
 8002fd0:	e000      	b.n	8002fd4 <prvInitialiseNewTask+0x96>
			{
				break;
 8002fd2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002fdc:	e003      	b.n	8002fe6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fe8:	2b37      	cmp	r3, #55	@ 0x37
 8002fea:	d901      	bls.n	8002ff0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002fec:	2337      	movs	r3, #55	@ 0x37
 8002fee:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ff4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ffa:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ffe:	2200      	movs	r2, #0
 8003000:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003004:	3304      	adds	r3, #4
 8003006:	4618      	mov	r0, r3
 8003008:	f7ff f8a8 	bl	800215c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800300c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800300e:	3318      	adds	r3, #24
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff f8a3 	bl	800215c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003018:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800301a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800301c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800301e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003024:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003028:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800302a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800302c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800302e:	2200      	movs	r2, #0
 8003030:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003034:	2200      	movs	r2, #0
 8003036:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	68f9      	ldr	r1, [r7, #12]
 800303e:	69b8      	ldr	r0, [r7, #24]
 8003040:	f001 f93e 	bl	80042c0 <pxPortInitialiseStack>
 8003044:	4602      	mov	r2, r0
 8003046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003048:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800304a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800304c:	2b00      	cmp	r3, #0
 800304e:	d002      	beq.n	8003056 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003052:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003054:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003056:	bf00      	nop
 8003058:	3720      	adds	r7, #32
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
	...

08003060 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003068:	f001 fa5e 	bl	8004528 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800306c:	4b2d      	ldr	r3, [pc, #180]	@ (8003124 <prvAddNewTaskToReadyList+0xc4>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	3301      	adds	r3, #1
 8003072:	4a2c      	ldr	r2, [pc, #176]	@ (8003124 <prvAddNewTaskToReadyList+0xc4>)
 8003074:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003076:	4b2c      	ldr	r3, [pc, #176]	@ (8003128 <prvAddNewTaskToReadyList+0xc8>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d109      	bne.n	8003092 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800307e:	4a2a      	ldr	r2, [pc, #168]	@ (8003128 <prvAddNewTaskToReadyList+0xc8>)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003084:	4b27      	ldr	r3, [pc, #156]	@ (8003124 <prvAddNewTaskToReadyList+0xc4>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d110      	bne.n	80030ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800308c:	f000 fc1e 	bl	80038cc <prvInitialiseTaskLists>
 8003090:	e00d      	b.n	80030ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003092:	4b26      	ldr	r3, [pc, #152]	@ (800312c <prvAddNewTaskToReadyList+0xcc>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d109      	bne.n	80030ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800309a:	4b23      	ldr	r3, [pc, #140]	@ (8003128 <prvAddNewTaskToReadyList+0xc8>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d802      	bhi.n	80030ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80030a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003128 <prvAddNewTaskToReadyList+0xc8>)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80030ae:	4b20      	ldr	r3, [pc, #128]	@ (8003130 <prvAddNewTaskToReadyList+0xd0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	3301      	adds	r3, #1
 80030b4:	4a1e      	ldr	r2, [pc, #120]	@ (8003130 <prvAddNewTaskToReadyList+0xd0>)
 80030b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80030b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003130 <prvAddNewTaskToReadyList+0xd0>)
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003134 <prvAddNewTaskToReadyList+0xd4>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d903      	bls.n	80030d4 <prvAddNewTaskToReadyList+0x74>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d0:	4a18      	ldr	r2, [pc, #96]	@ (8003134 <prvAddNewTaskToReadyList+0xd4>)
 80030d2:	6013      	str	r3, [r2, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030d8:	4613      	mov	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4413      	add	r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4a15      	ldr	r2, [pc, #84]	@ (8003138 <prvAddNewTaskToReadyList+0xd8>)
 80030e2:	441a      	add	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	3304      	adds	r3, #4
 80030e8:	4619      	mov	r1, r3
 80030ea:	4610      	mov	r0, r2
 80030ec:	f7ff f843 	bl	8002176 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80030f0:	f001 fa4c 	bl	800458c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80030f4:	4b0d      	ldr	r3, [pc, #52]	@ (800312c <prvAddNewTaskToReadyList+0xcc>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00e      	beq.n	800311a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80030fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003128 <prvAddNewTaskToReadyList+0xc8>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003106:	429a      	cmp	r2, r3
 8003108:	d207      	bcs.n	800311a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800310a:	4b0c      	ldr	r3, [pc, #48]	@ (800313c <prvAddNewTaskToReadyList+0xdc>)
 800310c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	f3bf 8f4f 	dsb	sy
 8003116:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800311a:	bf00      	nop
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000cb8 	.word	0x20000cb8
 8003128:	200007e4 	.word	0x200007e4
 800312c:	20000cc4 	.word	0x20000cc4
 8003130:	20000cd4 	.word	0x20000cd4
 8003134:	20000cc0 	.word	0x20000cc0
 8003138:	200007e8 	.word	0x200007e8
 800313c:	e000ed04 	.word	0xe000ed04

08003140 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003148:	2300      	movs	r3, #0
 800314a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d018      	beq.n	8003184 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003152:	4b14      	ldr	r3, [pc, #80]	@ (80031a4 <vTaskDelay+0x64>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00b      	beq.n	8003172 <vTaskDelay+0x32>
	__asm volatile
 800315a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800315e:	f383 8811 	msr	BASEPRI, r3
 8003162:	f3bf 8f6f 	isb	sy
 8003166:	f3bf 8f4f 	dsb	sy
 800316a:	60bb      	str	r3, [r7, #8]
}
 800316c:	bf00      	nop
 800316e:	bf00      	nop
 8003170:	e7fd      	b.n	800316e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003172:	f000 f883 	bl	800327c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003176:	2100      	movs	r1, #0
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 fcf3 	bl	8003b64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800317e:	f000 f88b 	bl	8003298 <xTaskResumeAll>
 8003182:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d107      	bne.n	800319a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800318a:	4b07      	ldr	r3, [pc, #28]	@ (80031a8 <vTaskDelay+0x68>)
 800318c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003190:	601a      	str	r2, [r3, #0]
 8003192:	f3bf 8f4f 	dsb	sy
 8003196:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800319a:	bf00      	nop
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20000ce0 	.word	0x20000ce0
 80031a8:	e000ed04 	.word	0xe000ed04

080031ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b08a      	sub	sp, #40	@ 0x28
 80031b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80031b2:	2300      	movs	r3, #0
 80031b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80031b6:	2300      	movs	r3, #0
 80031b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80031ba:	463a      	mov	r2, r7
 80031bc:	1d39      	adds	r1, r7, #4
 80031be:	f107 0308 	add.w	r3, r7, #8
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fe ff76 	bl	80020b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80031c8:	6839      	ldr	r1, [r7, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68ba      	ldr	r2, [r7, #8]
 80031ce:	9202      	str	r2, [sp, #8]
 80031d0:	9301      	str	r3, [sp, #4]
 80031d2:	2300      	movs	r3, #0
 80031d4:	9300      	str	r3, [sp, #0]
 80031d6:	2300      	movs	r3, #0
 80031d8:	460a      	mov	r2, r1
 80031da:	4922      	ldr	r1, [pc, #136]	@ (8003264 <vTaskStartScheduler+0xb8>)
 80031dc:	4822      	ldr	r0, [pc, #136]	@ (8003268 <vTaskStartScheduler+0xbc>)
 80031de:	f7ff fe09 	bl	8002df4 <xTaskCreateStatic>
 80031e2:	4603      	mov	r3, r0
 80031e4:	4a21      	ldr	r2, [pc, #132]	@ (800326c <vTaskStartScheduler+0xc0>)
 80031e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80031e8:	4b20      	ldr	r3, [pc, #128]	@ (800326c <vTaskStartScheduler+0xc0>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80031f0:	2301      	movs	r3, #1
 80031f2:	617b      	str	r3, [r7, #20]
 80031f4:	e001      	b.n	80031fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80031f6:	2300      	movs	r3, #0
 80031f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d102      	bne.n	8003206 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003200:	f000 fd04 	bl	8003c0c <xTimerCreateTimerTask>
 8003204:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d116      	bne.n	800323a <vTaskStartScheduler+0x8e>
	__asm volatile
 800320c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003210:	f383 8811 	msr	BASEPRI, r3
 8003214:	f3bf 8f6f 	isb	sy
 8003218:	f3bf 8f4f 	dsb	sy
 800321c:	613b      	str	r3, [r7, #16]
}
 800321e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003220:	4b13      	ldr	r3, [pc, #76]	@ (8003270 <vTaskStartScheduler+0xc4>)
 8003222:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003226:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003228:	4b12      	ldr	r3, [pc, #72]	@ (8003274 <vTaskStartScheduler+0xc8>)
 800322a:	2201      	movs	r2, #1
 800322c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800322e:	4b12      	ldr	r3, [pc, #72]	@ (8003278 <vTaskStartScheduler+0xcc>)
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003234:	f001 f8d4 	bl	80043e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003238:	e00f      	b.n	800325a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003240:	d10b      	bne.n	800325a <vTaskStartScheduler+0xae>
	__asm volatile
 8003242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003246:	f383 8811 	msr	BASEPRI, r3
 800324a:	f3bf 8f6f 	isb	sy
 800324e:	f3bf 8f4f 	dsb	sy
 8003252:	60fb      	str	r3, [r7, #12]
}
 8003254:	bf00      	nop
 8003256:	bf00      	nop
 8003258:	e7fd      	b.n	8003256 <vTaskStartScheduler+0xaa>
}
 800325a:	bf00      	nop
 800325c:	3718      	adds	r7, #24
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	08005aec 	.word	0x08005aec
 8003268:	0800389d 	.word	0x0800389d
 800326c:	20000cdc 	.word	0x20000cdc
 8003270:	20000cd8 	.word	0x20000cd8
 8003274:	20000cc4 	.word	0x20000cc4
 8003278:	20000cbc 	.word	0x20000cbc

0800327c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003280:	4b04      	ldr	r3, [pc, #16]	@ (8003294 <vTaskSuspendAll+0x18>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	3301      	adds	r3, #1
 8003286:	4a03      	ldr	r2, [pc, #12]	@ (8003294 <vTaskSuspendAll+0x18>)
 8003288:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800328a:	bf00      	nop
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	20000ce0 	.word	0x20000ce0

08003298 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800329e:	2300      	movs	r3, #0
 80032a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80032a2:	2300      	movs	r3, #0
 80032a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80032a6:	4b42      	ldr	r3, [pc, #264]	@ (80033b0 <xTaskResumeAll+0x118>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10b      	bne.n	80032c6 <xTaskResumeAll+0x2e>
	__asm volatile
 80032ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b2:	f383 8811 	msr	BASEPRI, r3
 80032b6:	f3bf 8f6f 	isb	sy
 80032ba:	f3bf 8f4f 	dsb	sy
 80032be:	603b      	str	r3, [r7, #0]
}
 80032c0:	bf00      	nop
 80032c2:	bf00      	nop
 80032c4:	e7fd      	b.n	80032c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80032c6:	f001 f92f 	bl	8004528 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80032ca:	4b39      	ldr	r3, [pc, #228]	@ (80033b0 <xTaskResumeAll+0x118>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	4a37      	ldr	r2, [pc, #220]	@ (80033b0 <xTaskResumeAll+0x118>)
 80032d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032d4:	4b36      	ldr	r3, [pc, #216]	@ (80033b0 <xTaskResumeAll+0x118>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d162      	bne.n	80033a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80032dc:	4b35      	ldr	r3, [pc, #212]	@ (80033b4 <xTaskResumeAll+0x11c>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d05e      	beq.n	80033a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80032e4:	e02f      	b.n	8003346 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032e6:	4b34      	ldr	r3, [pc, #208]	@ (80033b8 <xTaskResumeAll+0x120>)
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	3318      	adds	r3, #24
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fe ff9c 	bl	8002230 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	3304      	adds	r3, #4
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7fe ff97 	bl	8002230 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003306:	4b2d      	ldr	r3, [pc, #180]	@ (80033bc <xTaskResumeAll+0x124>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	429a      	cmp	r2, r3
 800330c:	d903      	bls.n	8003316 <xTaskResumeAll+0x7e>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003312:	4a2a      	ldr	r2, [pc, #168]	@ (80033bc <xTaskResumeAll+0x124>)
 8003314:	6013      	str	r3, [r2, #0]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800331a:	4613      	mov	r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	4413      	add	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4a27      	ldr	r2, [pc, #156]	@ (80033c0 <xTaskResumeAll+0x128>)
 8003324:	441a      	add	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	3304      	adds	r3, #4
 800332a:	4619      	mov	r1, r3
 800332c:	4610      	mov	r0, r2
 800332e:	f7fe ff22 	bl	8002176 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003336:	4b23      	ldr	r3, [pc, #140]	@ (80033c4 <xTaskResumeAll+0x12c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333c:	429a      	cmp	r2, r3
 800333e:	d302      	bcc.n	8003346 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003340:	4b21      	ldr	r3, [pc, #132]	@ (80033c8 <xTaskResumeAll+0x130>)
 8003342:	2201      	movs	r2, #1
 8003344:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003346:	4b1c      	ldr	r3, [pc, #112]	@ (80033b8 <xTaskResumeAll+0x120>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1cb      	bne.n	80032e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003354:	f000 fb58 	bl	8003a08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003358:	4b1c      	ldr	r3, [pc, #112]	@ (80033cc <xTaskResumeAll+0x134>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d010      	beq.n	8003386 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003364:	f000 f846 	bl	80033f4 <xTaskIncrementTick>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d002      	beq.n	8003374 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800336e:	4b16      	ldr	r3, [pc, #88]	@ (80033c8 <xTaskResumeAll+0x130>)
 8003370:	2201      	movs	r2, #1
 8003372:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3b01      	subs	r3, #1
 8003378:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1f1      	bne.n	8003364 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003380:	4b12      	ldr	r3, [pc, #72]	@ (80033cc <xTaskResumeAll+0x134>)
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003386:	4b10      	ldr	r3, [pc, #64]	@ (80033c8 <xTaskResumeAll+0x130>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d009      	beq.n	80033a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800338e:	2301      	movs	r3, #1
 8003390:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003392:	4b0f      	ldr	r3, [pc, #60]	@ (80033d0 <xTaskResumeAll+0x138>)
 8003394:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003398:	601a      	str	r2, [r3, #0]
 800339a:	f3bf 8f4f 	dsb	sy
 800339e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80033a2:	f001 f8f3 	bl	800458c <vPortExitCritical>

	return xAlreadyYielded;
 80033a6:	68bb      	ldr	r3, [r7, #8]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	20000ce0 	.word	0x20000ce0
 80033b4:	20000cb8 	.word	0x20000cb8
 80033b8:	20000c78 	.word	0x20000c78
 80033bc:	20000cc0 	.word	0x20000cc0
 80033c0:	200007e8 	.word	0x200007e8
 80033c4:	200007e4 	.word	0x200007e4
 80033c8:	20000ccc 	.word	0x20000ccc
 80033cc:	20000cc8 	.word	0x20000cc8
 80033d0:	e000ed04 	.word	0xe000ed04

080033d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80033da:	4b05      	ldr	r3, [pc, #20]	@ (80033f0 <xTaskGetTickCount+0x1c>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80033e0:	687b      	ldr	r3, [r7, #4]
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	20000cbc 	.word	0x20000cbc

080033f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b086      	sub	sp, #24
 80033f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80033fa:	2300      	movs	r3, #0
 80033fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033fe:	4b4f      	ldr	r3, [pc, #316]	@ (800353c <xTaskIncrementTick+0x148>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2b00      	cmp	r3, #0
 8003404:	f040 8090 	bne.w	8003528 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003408:	4b4d      	ldr	r3, [pc, #308]	@ (8003540 <xTaskIncrementTick+0x14c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	3301      	adds	r3, #1
 800340e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003410:	4a4b      	ldr	r2, [pc, #300]	@ (8003540 <xTaskIncrementTick+0x14c>)
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d121      	bne.n	8003460 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800341c:	4b49      	ldr	r3, [pc, #292]	@ (8003544 <xTaskIncrementTick+0x150>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00b      	beq.n	800343e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800342a:	f383 8811 	msr	BASEPRI, r3
 800342e:	f3bf 8f6f 	isb	sy
 8003432:	f3bf 8f4f 	dsb	sy
 8003436:	603b      	str	r3, [r7, #0]
}
 8003438:	bf00      	nop
 800343a:	bf00      	nop
 800343c:	e7fd      	b.n	800343a <xTaskIncrementTick+0x46>
 800343e:	4b41      	ldr	r3, [pc, #260]	@ (8003544 <xTaskIncrementTick+0x150>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	60fb      	str	r3, [r7, #12]
 8003444:	4b40      	ldr	r3, [pc, #256]	@ (8003548 <xTaskIncrementTick+0x154>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a3e      	ldr	r2, [pc, #248]	@ (8003544 <xTaskIncrementTick+0x150>)
 800344a:	6013      	str	r3, [r2, #0]
 800344c:	4a3e      	ldr	r2, [pc, #248]	@ (8003548 <xTaskIncrementTick+0x154>)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6013      	str	r3, [r2, #0]
 8003452:	4b3e      	ldr	r3, [pc, #248]	@ (800354c <xTaskIncrementTick+0x158>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	3301      	adds	r3, #1
 8003458:	4a3c      	ldr	r2, [pc, #240]	@ (800354c <xTaskIncrementTick+0x158>)
 800345a:	6013      	str	r3, [r2, #0]
 800345c:	f000 fad4 	bl	8003a08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003460:	4b3b      	ldr	r3, [pc, #236]	@ (8003550 <xTaskIncrementTick+0x15c>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	429a      	cmp	r2, r3
 8003468:	d349      	bcc.n	80034fe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800346a:	4b36      	ldr	r3, [pc, #216]	@ (8003544 <xTaskIncrementTick+0x150>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d104      	bne.n	800347e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003474:	4b36      	ldr	r3, [pc, #216]	@ (8003550 <xTaskIncrementTick+0x15c>)
 8003476:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800347a:	601a      	str	r2, [r3, #0]
					break;
 800347c:	e03f      	b.n	80034fe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800347e:	4b31      	ldr	r3, [pc, #196]	@ (8003544 <xTaskIncrementTick+0x150>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	429a      	cmp	r2, r3
 8003494:	d203      	bcs.n	800349e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003496:	4a2e      	ldr	r2, [pc, #184]	@ (8003550 <xTaskIncrementTick+0x15c>)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800349c:	e02f      	b.n	80034fe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	3304      	adds	r3, #4
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fe fec4 	bl	8002230 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d004      	beq.n	80034ba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	3318      	adds	r3, #24
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7fe febb 	bl	8002230 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034be:	4b25      	ldr	r3, [pc, #148]	@ (8003554 <xTaskIncrementTick+0x160>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d903      	bls.n	80034ce <xTaskIncrementTick+0xda>
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ca:	4a22      	ldr	r2, [pc, #136]	@ (8003554 <xTaskIncrementTick+0x160>)
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034d2:	4613      	mov	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	4413      	add	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	4a1f      	ldr	r2, [pc, #124]	@ (8003558 <xTaskIncrementTick+0x164>)
 80034dc:	441a      	add	r2, r3
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	3304      	adds	r3, #4
 80034e2:	4619      	mov	r1, r3
 80034e4:	4610      	mov	r0, r2
 80034e6:	f7fe fe46 	bl	8002176 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034ee:	4b1b      	ldr	r3, [pc, #108]	@ (800355c <xTaskIncrementTick+0x168>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d3b8      	bcc.n	800346a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80034f8:	2301      	movs	r3, #1
 80034fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034fc:	e7b5      	b.n	800346a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80034fe:	4b17      	ldr	r3, [pc, #92]	@ (800355c <xTaskIncrementTick+0x168>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003504:	4914      	ldr	r1, [pc, #80]	@ (8003558 <xTaskIncrementTick+0x164>)
 8003506:	4613      	mov	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	4413      	add	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d901      	bls.n	800351a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003516:	2301      	movs	r3, #1
 8003518:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800351a:	4b11      	ldr	r3, [pc, #68]	@ (8003560 <xTaskIncrementTick+0x16c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d007      	beq.n	8003532 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003522:	2301      	movs	r3, #1
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	e004      	b.n	8003532 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003528:	4b0e      	ldr	r3, [pc, #56]	@ (8003564 <xTaskIncrementTick+0x170>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	3301      	adds	r3, #1
 800352e:	4a0d      	ldr	r2, [pc, #52]	@ (8003564 <xTaskIncrementTick+0x170>)
 8003530:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003532:	697b      	ldr	r3, [r7, #20]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3718      	adds	r7, #24
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	20000ce0 	.word	0x20000ce0
 8003540:	20000cbc 	.word	0x20000cbc
 8003544:	20000c70 	.word	0x20000c70
 8003548:	20000c74 	.word	0x20000c74
 800354c:	20000cd0 	.word	0x20000cd0
 8003550:	20000cd8 	.word	0x20000cd8
 8003554:	20000cc0 	.word	0x20000cc0
 8003558:	200007e8 	.word	0x200007e8
 800355c:	200007e4 	.word	0x200007e4
 8003560:	20000ccc 	.word	0x20000ccc
 8003564:	20000cc8 	.word	0x20000cc8

08003568 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800356e:	4b28      	ldr	r3, [pc, #160]	@ (8003610 <vTaskSwitchContext+0xa8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003576:	4b27      	ldr	r3, [pc, #156]	@ (8003614 <vTaskSwitchContext+0xac>)
 8003578:	2201      	movs	r2, #1
 800357a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800357c:	e042      	b.n	8003604 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800357e:	4b25      	ldr	r3, [pc, #148]	@ (8003614 <vTaskSwitchContext+0xac>)
 8003580:	2200      	movs	r2, #0
 8003582:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003584:	4b24      	ldr	r3, [pc, #144]	@ (8003618 <vTaskSwitchContext+0xb0>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	60fb      	str	r3, [r7, #12]
 800358a:	e011      	b.n	80035b0 <vTaskSwitchContext+0x48>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d10b      	bne.n	80035aa <vTaskSwitchContext+0x42>
	__asm volatile
 8003592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003596:	f383 8811 	msr	BASEPRI, r3
 800359a:	f3bf 8f6f 	isb	sy
 800359e:	f3bf 8f4f 	dsb	sy
 80035a2:	607b      	str	r3, [r7, #4]
}
 80035a4:	bf00      	nop
 80035a6:	bf00      	nop
 80035a8:	e7fd      	b.n	80035a6 <vTaskSwitchContext+0x3e>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	3b01      	subs	r3, #1
 80035ae:	60fb      	str	r3, [r7, #12]
 80035b0:	491a      	ldr	r1, [pc, #104]	@ (800361c <vTaskSwitchContext+0xb4>)
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	4613      	mov	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4413      	add	r3, r2
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	440b      	add	r3, r1
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0e3      	beq.n	800358c <vTaskSwitchContext+0x24>
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	4613      	mov	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4413      	add	r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	4a13      	ldr	r2, [pc, #76]	@ (800361c <vTaskSwitchContext+0xb4>)
 80035d0:	4413      	add	r3, r2
 80035d2:	60bb      	str	r3, [r7, #8]
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	605a      	str	r2, [r3, #4]
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	3308      	adds	r3, #8
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d104      	bne.n	80035f4 <vTaskSwitchContext+0x8c>
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	685a      	ldr	r2, [r3, #4]
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	605a      	str	r2, [r3, #4]
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	4a09      	ldr	r2, [pc, #36]	@ (8003620 <vTaskSwitchContext+0xb8>)
 80035fc:	6013      	str	r3, [r2, #0]
 80035fe:	4a06      	ldr	r2, [pc, #24]	@ (8003618 <vTaskSwitchContext+0xb0>)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6013      	str	r3, [r2, #0]
}
 8003604:	bf00      	nop
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	20000ce0 	.word	0x20000ce0
 8003614:	20000ccc 	.word	0x20000ccc
 8003618:	20000cc0 	.word	0x20000cc0
 800361c:	200007e8 	.word	0x200007e8
 8003620:	200007e4 	.word	0x200007e4

08003624 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d10b      	bne.n	800364c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003638:	f383 8811 	msr	BASEPRI, r3
 800363c:	f3bf 8f6f 	isb	sy
 8003640:	f3bf 8f4f 	dsb	sy
 8003644:	60fb      	str	r3, [r7, #12]
}
 8003646:	bf00      	nop
 8003648:	bf00      	nop
 800364a:	e7fd      	b.n	8003648 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800364c:	4b07      	ldr	r3, [pc, #28]	@ (800366c <vTaskPlaceOnEventList+0x48>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	3318      	adds	r3, #24
 8003652:	4619      	mov	r1, r3
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f7fe fdb2 	bl	80021be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800365a:	2101      	movs	r1, #1
 800365c:	6838      	ldr	r0, [r7, #0]
 800365e:	f000 fa81 	bl	8003b64 <prvAddCurrentTaskToDelayedList>
}
 8003662:	bf00      	nop
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	200007e4 	.word	0x200007e4

08003670 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10b      	bne.n	800369a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003686:	f383 8811 	msr	BASEPRI, r3
 800368a:	f3bf 8f6f 	isb	sy
 800368e:	f3bf 8f4f 	dsb	sy
 8003692:	617b      	str	r3, [r7, #20]
}
 8003694:	bf00      	nop
 8003696:	bf00      	nop
 8003698:	e7fd      	b.n	8003696 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800369a:	4b0a      	ldr	r3, [pc, #40]	@ (80036c4 <vTaskPlaceOnEventListRestricted+0x54>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	3318      	adds	r3, #24
 80036a0:	4619      	mov	r1, r3
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f7fe fd67 	bl	8002176 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80036ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80036b2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80036b4:	6879      	ldr	r1, [r7, #4]
 80036b6:	68b8      	ldr	r0, [r7, #8]
 80036b8:	f000 fa54 	bl	8003b64 <prvAddCurrentTaskToDelayedList>
	}
 80036bc:	bf00      	nop
 80036be:	3718      	adds	r7, #24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	200007e4 	.word	0x200007e4

080036c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10b      	bne.n	80036f6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80036de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036e2:	f383 8811 	msr	BASEPRI, r3
 80036e6:	f3bf 8f6f 	isb	sy
 80036ea:	f3bf 8f4f 	dsb	sy
 80036ee:	60fb      	str	r3, [r7, #12]
}
 80036f0:	bf00      	nop
 80036f2:	bf00      	nop
 80036f4:	e7fd      	b.n	80036f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	3318      	adds	r3, #24
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fe fd98 	bl	8002230 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003700:	4b1d      	ldr	r3, [pc, #116]	@ (8003778 <xTaskRemoveFromEventList+0xb0>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d11d      	bne.n	8003744 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	3304      	adds	r3, #4
 800370c:	4618      	mov	r0, r3
 800370e:	f7fe fd8f 	bl	8002230 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003716:	4b19      	ldr	r3, [pc, #100]	@ (800377c <xTaskRemoveFromEventList+0xb4>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	429a      	cmp	r2, r3
 800371c:	d903      	bls.n	8003726 <xTaskRemoveFromEventList+0x5e>
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003722:	4a16      	ldr	r2, [pc, #88]	@ (800377c <xTaskRemoveFromEventList+0xb4>)
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800372a:	4613      	mov	r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	4413      	add	r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	4a13      	ldr	r2, [pc, #76]	@ (8003780 <xTaskRemoveFromEventList+0xb8>)
 8003734:	441a      	add	r2, r3
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	3304      	adds	r3, #4
 800373a:	4619      	mov	r1, r3
 800373c:	4610      	mov	r0, r2
 800373e:	f7fe fd1a 	bl	8002176 <vListInsertEnd>
 8003742:	e005      	b.n	8003750 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	3318      	adds	r3, #24
 8003748:	4619      	mov	r1, r3
 800374a:	480e      	ldr	r0, [pc, #56]	@ (8003784 <xTaskRemoveFromEventList+0xbc>)
 800374c:	f7fe fd13 	bl	8002176 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003754:	4b0c      	ldr	r3, [pc, #48]	@ (8003788 <xTaskRemoveFromEventList+0xc0>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800375a:	429a      	cmp	r2, r3
 800375c:	d905      	bls.n	800376a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800375e:	2301      	movs	r3, #1
 8003760:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003762:	4b0a      	ldr	r3, [pc, #40]	@ (800378c <xTaskRemoveFromEventList+0xc4>)
 8003764:	2201      	movs	r2, #1
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	e001      	b.n	800376e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800376a:	2300      	movs	r3, #0
 800376c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800376e:	697b      	ldr	r3, [r7, #20]
}
 8003770:	4618      	mov	r0, r3
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	20000ce0 	.word	0x20000ce0
 800377c:	20000cc0 	.word	0x20000cc0
 8003780:	200007e8 	.word	0x200007e8
 8003784:	20000c78 	.word	0x20000c78
 8003788:	200007e4 	.word	0x200007e4
 800378c:	20000ccc 	.word	0x20000ccc

08003790 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003798:	4b06      	ldr	r3, [pc, #24]	@ (80037b4 <vTaskInternalSetTimeOutState+0x24>)
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80037a0:	4b05      	ldr	r3, [pc, #20]	@ (80037b8 <vTaskInternalSetTimeOutState+0x28>)
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	605a      	str	r2, [r3, #4]
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr
 80037b4:	20000cd0 	.word	0x20000cd0
 80037b8:	20000cbc 	.word	0x20000cbc

080037bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b088      	sub	sp, #32
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10b      	bne.n	80037e4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80037cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037d0:	f383 8811 	msr	BASEPRI, r3
 80037d4:	f3bf 8f6f 	isb	sy
 80037d8:	f3bf 8f4f 	dsb	sy
 80037dc:	613b      	str	r3, [r7, #16]
}
 80037de:	bf00      	nop
 80037e0:	bf00      	nop
 80037e2:	e7fd      	b.n	80037e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10b      	bne.n	8003802 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80037ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ee:	f383 8811 	msr	BASEPRI, r3
 80037f2:	f3bf 8f6f 	isb	sy
 80037f6:	f3bf 8f4f 	dsb	sy
 80037fa:	60fb      	str	r3, [r7, #12]
}
 80037fc:	bf00      	nop
 80037fe:	bf00      	nop
 8003800:	e7fd      	b.n	80037fe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003802:	f000 fe91 	bl	8004528 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003806:	4b1d      	ldr	r3, [pc, #116]	@ (800387c <xTaskCheckForTimeOut+0xc0>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800381e:	d102      	bne.n	8003826 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003820:	2300      	movs	r3, #0
 8003822:	61fb      	str	r3, [r7, #28]
 8003824:	e023      	b.n	800386e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	4b15      	ldr	r3, [pc, #84]	@ (8003880 <xTaskCheckForTimeOut+0xc4>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	429a      	cmp	r2, r3
 8003830:	d007      	beq.n	8003842 <xTaskCheckForTimeOut+0x86>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	429a      	cmp	r2, r3
 800383a:	d302      	bcc.n	8003842 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800383c:	2301      	movs	r3, #1
 800383e:	61fb      	str	r3, [r7, #28]
 8003840:	e015      	b.n	800386e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	429a      	cmp	r2, r3
 800384a:	d20b      	bcs.n	8003864 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	1ad2      	subs	r2, r2, r3
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7ff ff99 	bl	8003790 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800385e:	2300      	movs	r3, #0
 8003860:	61fb      	str	r3, [r7, #28]
 8003862:	e004      	b.n	800386e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800386a:	2301      	movs	r3, #1
 800386c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800386e:	f000 fe8d 	bl	800458c <vPortExitCritical>

	return xReturn;
 8003872:	69fb      	ldr	r3, [r7, #28]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3720      	adds	r7, #32
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	20000cbc 	.word	0x20000cbc
 8003880:	20000cd0 	.word	0x20000cd0

08003884 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003888:	4b03      	ldr	r3, [pc, #12]	@ (8003898 <vTaskMissedYield+0x14>)
 800388a:	2201      	movs	r2, #1
 800388c:	601a      	str	r2, [r3, #0]
}
 800388e:	bf00      	nop
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	20000ccc 	.word	0x20000ccc

0800389c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80038a4:	f000 f852 	bl	800394c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80038a8:	4b06      	ldr	r3, [pc, #24]	@ (80038c4 <prvIdleTask+0x28>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d9f9      	bls.n	80038a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80038b0:	4b05      	ldr	r3, [pc, #20]	@ (80038c8 <prvIdleTask+0x2c>)
 80038b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	f3bf 8f4f 	dsb	sy
 80038bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80038c0:	e7f0      	b.n	80038a4 <prvIdleTask+0x8>
 80038c2:	bf00      	nop
 80038c4:	200007e8 	.word	0x200007e8
 80038c8:	e000ed04 	.word	0xe000ed04

080038cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038d2:	2300      	movs	r3, #0
 80038d4:	607b      	str	r3, [r7, #4]
 80038d6:	e00c      	b.n	80038f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	4613      	mov	r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	4413      	add	r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	4a12      	ldr	r2, [pc, #72]	@ (800392c <prvInitialiseTaskLists+0x60>)
 80038e4:	4413      	add	r3, r2
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fe fc18 	bl	800211c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	3301      	adds	r3, #1
 80038f0:	607b      	str	r3, [r7, #4]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b37      	cmp	r3, #55	@ 0x37
 80038f6:	d9ef      	bls.n	80038d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80038f8:	480d      	ldr	r0, [pc, #52]	@ (8003930 <prvInitialiseTaskLists+0x64>)
 80038fa:	f7fe fc0f 	bl	800211c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80038fe:	480d      	ldr	r0, [pc, #52]	@ (8003934 <prvInitialiseTaskLists+0x68>)
 8003900:	f7fe fc0c 	bl	800211c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003904:	480c      	ldr	r0, [pc, #48]	@ (8003938 <prvInitialiseTaskLists+0x6c>)
 8003906:	f7fe fc09 	bl	800211c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800390a:	480c      	ldr	r0, [pc, #48]	@ (800393c <prvInitialiseTaskLists+0x70>)
 800390c:	f7fe fc06 	bl	800211c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003910:	480b      	ldr	r0, [pc, #44]	@ (8003940 <prvInitialiseTaskLists+0x74>)
 8003912:	f7fe fc03 	bl	800211c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003916:	4b0b      	ldr	r3, [pc, #44]	@ (8003944 <prvInitialiseTaskLists+0x78>)
 8003918:	4a05      	ldr	r2, [pc, #20]	@ (8003930 <prvInitialiseTaskLists+0x64>)
 800391a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800391c:	4b0a      	ldr	r3, [pc, #40]	@ (8003948 <prvInitialiseTaskLists+0x7c>)
 800391e:	4a05      	ldr	r2, [pc, #20]	@ (8003934 <prvInitialiseTaskLists+0x68>)
 8003920:	601a      	str	r2, [r3, #0]
}
 8003922:	bf00      	nop
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	200007e8 	.word	0x200007e8
 8003930:	20000c48 	.word	0x20000c48
 8003934:	20000c5c 	.word	0x20000c5c
 8003938:	20000c78 	.word	0x20000c78
 800393c:	20000c8c 	.word	0x20000c8c
 8003940:	20000ca4 	.word	0x20000ca4
 8003944:	20000c70 	.word	0x20000c70
 8003948:	20000c74 	.word	0x20000c74

0800394c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003952:	e019      	b.n	8003988 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003954:	f000 fde8 	bl	8004528 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003958:	4b10      	ldr	r3, [pc, #64]	@ (800399c <prvCheckTasksWaitingTermination+0x50>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3304      	adds	r3, #4
 8003964:	4618      	mov	r0, r3
 8003966:	f7fe fc63 	bl	8002230 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800396a:	4b0d      	ldr	r3, [pc, #52]	@ (80039a0 <prvCheckTasksWaitingTermination+0x54>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	3b01      	subs	r3, #1
 8003970:	4a0b      	ldr	r2, [pc, #44]	@ (80039a0 <prvCheckTasksWaitingTermination+0x54>)
 8003972:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003974:	4b0b      	ldr	r3, [pc, #44]	@ (80039a4 <prvCheckTasksWaitingTermination+0x58>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	3b01      	subs	r3, #1
 800397a:	4a0a      	ldr	r2, [pc, #40]	@ (80039a4 <prvCheckTasksWaitingTermination+0x58>)
 800397c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800397e:	f000 fe05 	bl	800458c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f810 	bl	80039a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003988:	4b06      	ldr	r3, [pc, #24]	@ (80039a4 <prvCheckTasksWaitingTermination+0x58>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1e1      	bne.n	8003954 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003990:	bf00      	nop
 8003992:	bf00      	nop
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	20000c8c 	.word	0x20000c8c
 80039a0:	20000cb8 	.word	0x20000cb8
 80039a4:	20000ca0 	.word	0x20000ca0

080039a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d108      	bne.n	80039cc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 ffa2 	bl	8004908 <vPortFree>
				vPortFree( pxTCB );
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 ff9f 	bl	8004908 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80039ca:	e019      	b.n	8003a00 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d103      	bne.n	80039de <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 ff96 	bl	8004908 <vPortFree>
	}
 80039dc:	e010      	b.n	8003a00 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d00b      	beq.n	8003a00 <prvDeleteTCB+0x58>
	__asm volatile
 80039e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039ec:	f383 8811 	msr	BASEPRI, r3
 80039f0:	f3bf 8f6f 	isb	sy
 80039f4:	f3bf 8f4f 	dsb	sy
 80039f8:	60fb      	str	r3, [r7, #12]
}
 80039fa:	bf00      	nop
 80039fc:	bf00      	nop
 80039fe:	e7fd      	b.n	80039fc <prvDeleteTCB+0x54>
	}
 8003a00:	bf00      	nop
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a40 <prvResetNextTaskUnblockTime+0x38>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d104      	bne.n	8003a22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003a18:	4b0a      	ldr	r3, [pc, #40]	@ (8003a44 <prvResetNextTaskUnblockTime+0x3c>)
 8003a1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003a20:	e008      	b.n	8003a34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a22:	4b07      	ldr	r3, [pc, #28]	@ (8003a40 <prvResetNextTaskUnblockTime+0x38>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	4a04      	ldr	r2, [pc, #16]	@ (8003a44 <prvResetNextTaskUnblockTime+0x3c>)
 8003a32:	6013      	str	r3, [r2, #0]
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr
 8003a40:	20000c70 	.word	0x20000c70
 8003a44:	20000cd8 	.word	0x20000cd8

08003a48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a7c <xTaskGetSchedulerState+0x34>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d102      	bne.n	8003a5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003a56:	2301      	movs	r3, #1
 8003a58:	607b      	str	r3, [r7, #4]
 8003a5a:	e008      	b.n	8003a6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a5c:	4b08      	ldr	r3, [pc, #32]	@ (8003a80 <xTaskGetSchedulerState+0x38>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d102      	bne.n	8003a6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003a64:	2302      	movs	r3, #2
 8003a66:	607b      	str	r3, [r7, #4]
 8003a68:	e001      	b.n	8003a6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003a6e:	687b      	ldr	r3, [r7, #4]
	}
 8003a70:	4618      	mov	r0, r3
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr
 8003a7c:	20000cc4 	.word	0x20000cc4
 8003a80:	20000ce0 	.word	0x20000ce0

08003a84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b086      	sub	sp, #24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d058      	beq.n	8003b4c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8003b58 <xTaskPriorityDisinherit+0xd4>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d00b      	beq.n	8003abc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aa8:	f383 8811 	msr	BASEPRI, r3
 8003aac:	f3bf 8f6f 	isb	sy
 8003ab0:	f3bf 8f4f 	dsb	sy
 8003ab4:	60fb      	str	r3, [r7, #12]
}
 8003ab6:	bf00      	nop
 8003ab8:	bf00      	nop
 8003aba:	e7fd      	b.n	8003ab8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10b      	bne.n	8003adc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ac8:	f383 8811 	msr	BASEPRI, r3
 8003acc:	f3bf 8f6f 	isb	sy
 8003ad0:	f3bf 8f4f 	dsb	sy
 8003ad4:	60bb      	str	r3, [r7, #8]
}
 8003ad6:	bf00      	nop
 8003ad8:	bf00      	nop
 8003ada:	e7fd      	b.n	8003ad8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ae0:	1e5a      	subs	r2, r3, #1
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d02c      	beq.n	8003b4c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d128      	bne.n	8003b4c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	3304      	adds	r3, #4
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fe fb96 	bl	8002230 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b10:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8003b5c <xTaskPriorityDisinherit+0xd8>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d903      	bls.n	8003b2c <xTaskPriorityDisinherit+0xa8>
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b28:	4a0c      	ldr	r2, [pc, #48]	@ (8003b5c <xTaskPriorityDisinherit+0xd8>)
 8003b2a:	6013      	str	r3, [r2, #0]
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	4a09      	ldr	r2, [pc, #36]	@ (8003b60 <xTaskPriorityDisinherit+0xdc>)
 8003b3a:	441a      	add	r2, r3
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	3304      	adds	r3, #4
 8003b40:	4619      	mov	r1, r3
 8003b42:	4610      	mov	r0, r2
 8003b44:	f7fe fb17 	bl	8002176 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003b4c:	697b      	ldr	r3, [r7, #20]
	}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3718      	adds	r7, #24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	200007e4 	.word	0x200007e4
 8003b5c:	20000cc0 	.word	0x20000cc0
 8003b60:	200007e8 	.word	0x200007e8

08003b64 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003b6e:	4b21      	ldr	r3, [pc, #132]	@ (8003bf4 <prvAddCurrentTaskToDelayedList+0x90>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b74:	4b20      	ldr	r3, [pc, #128]	@ (8003bf8 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	3304      	adds	r3, #4
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7fe fb58 	bl	8002230 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b86:	d10a      	bne.n	8003b9e <prvAddCurrentTaskToDelayedList+0x3a>
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d007      	beq.n	8003b9e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8003bf8 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	3304      	adds	r3, #4
 8003b94:	4619      	mov	r1, r3
 8003b96:	4819      	ldr	r0, [pc, #100]	@ (8003bfc <prvAddCurrentTaskToDelayedList+0x98>)
 8003b98:	f7fe faed 	bl	8002176 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003b9c:	e026      	b.n	8003bec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003ba6:	4b14      	ldr	r3, [pc, #80]	@ (8003bf8 <prvAddCurrentTaskToDelayedList+0x94>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68ba      	ldr	r2, [r7, #8]
 8003bac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003bae:	68ba      	ldr	r2, [r7, #8]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d209      	bcs.n	8003bca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bb6:	4b12      	ldr	r3, [pc, #72]	@ (8003c00 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	4b0f      	ldr	r3, [pc, #60]	@ (8003bf8 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	4610      	mov	r0, r2
 8003bc4:	f7fe fafb 	bl	80021be <vListInsert>
}
 8003bc8:	e010      	b.n	8003bec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bca:	4b0e      	ldr	r3, [pc, #56]	@ (8003c04 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf8 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	3304      	adds	r3, #4
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	4610      	mov	r0, r2
 8003bd8:	f7fe faf1 	bl	80021be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8003c08 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68ba      	ldr	r2, [r7, #8]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d202      	bcs.n	8003bec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003be6:	4a08      	ldr	r2, [pc, #32]	@ (8003c08 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	6013      	str	r3, [r2, #0]
}
 8003bec:	bf00      	nop
 8003bee:	3710      	adds	r7, #16
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	20000cbc 	.word	0x20000cbc
 8003bf8:	200007e4 	.word	0x200007e4
 8003bfc:	20000ca4 	.word	0x20000ca4
 8003c00:	20000c74 	.word	0x20000c74
 8003c04:	20000c70 	.word	0x20000c70
 8003c08:	20000cd8 	.word	0x20000cd8

08003c0c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b08a      	sub	sp, #40	@ 0x28
 8003c10:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003c12:	2300      	movs	r3, #0
 8003c14:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003c16:	f000 fb13 	bl	8004240 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003c1a:	4b1d      	ldr	r3, [pc, #116]	@ (8003c90 <xTimerCreateTimerTask+0x84>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d021      	beq.n	8003c66 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003c22:	2300      	movs	r3, #0
 8003c24:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003c26:	2300      	movs	r3, #0
 8003c28:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003c2a:	1d3a      	adds	r2, r7, #4
 8003c2c:	f107 0108 	add.w	r1, r7, #8
 8003c30:	f107 030c 	add.w	r3, r7, #12
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7fe fa57 	bl	80020e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003c3a:	6879      	ldr	r1, [r7, #4]
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	9202      	str	r2, [sp, #8]
 8003c42:	9301      	str	r3, [sp, #4]
 8003c44:	2302      	movs	r3, #2
 8003c46:	9300      	str	r3, [sp, #0]
 8003c48:	2300      	movs	r3, #0
 8003c4a:	460a      	mov	r2, r1
 8003c4c:	4911      	ldr	r1, [pc, #68]	@ (8003c94 <xTimerCreateTimerTask+0x88>)
 8003c4e:	4812      	ldr	r0, [pc, #72]	@ (8003c98 <xTimerCreateTimerTask+0x8c>)
 8003c50:	f7ff f8d0 	bl	8002df4 <xTaskCreateStatic>
 8003c54:	4603      	mov	r3, r0
 8003c56:	4a11      	ldr	r2, [pc, #68]	@ (8003c9c <xTimerCreateTimerTask+0x90>)
 8003c58:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003c5a:	4b10      	ldr	r3, [pc, #64]	@ (8003c9c <xTimerCreateTimerTask+0x90>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003c62:	2301      	movs	r3, #1
 8003c64:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d10b      	bne.n	8003c84 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8003c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c70:	f383 8811 	msr	BASEPRI, r3
 8003c74:	f3bf 8f6f 	isb	sy
 8003c78:	f3bf 8f4f 	dsb	sy
 8003c7c:	613b      	str	r3, [r7, #16]
}
 8003c7e:	bf00      	nop
 8003c80:	bf00      	nop
 8003c82:	e7fd      	b.n	8003c80 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003c84:	697b      	ldr	r3, [r7, #20]
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3718      	adds	r7, #24
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	20000d14 	.word	0x20000d14
 8003c94:	08005af4 	.word	0x08005af4
 8003c98:	08003dd9 	.word	0x08003dd9
 8003c9c:	20000d18 	.word	0x20000d18

08003ca0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b08a      	sub	sp, #40	@ 0x28
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	607a      	str	r2, [r7, #4]
 8003cac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10b      	bne.n	8003cd0 <xTimerGenericCommand+0x30>
	__asm volatile
 8003cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	623b      	str	r3, [r7, #32]
}
 8003cca:	bf00      	nop
 8003ccc:	bf00      	nop
 8003cce:	e7fd      	b.n	8003ccc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003cd0:	4b19      	ldr	r3, [pc, #100]	@ (8003d38 <xTimerGenericCommand+0x98>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d02a      	beq.n	8003d2e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	2b05      	cmp	r3, #5
 8003ce8:	dc18      	bgt.n	8003d1c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003cea:	f7ff fead 	bl	8003a48 <xTaskGetSchedulerState>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d109      	bne.n	8003d08 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003cf4:	4b10      	ldr	r3, [pc, #64]	@ (8003d38 <xTimerGenericCommand+0x98>)
 8003cf6:	6818      	ldr	r0, [r3, #0]
 8003cf8:	f107 0110 	add.w	r1, r7, #16
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d00:	f7fe fc06 	bl	8002510 <xQueueGenericSend>
 8003d04:	6278      	str	r0, [r7, #36]	@ 0x24
 8003d06:	e012      	b.n	8003d2e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003d08:	4b0b      	ldr	r3, [pc, #44]	@ (8003d38 <xTimerGenericCommand+0x98>)
 8003d0a:	6818      	ldr	r0, [r3, #0]
 8003d0c:	f107 0110 	add.w	r1, r7, #16
 8003d10:	2300      	movs	r3, #0
 8003d12:	2200      	movs	r2, #0
 8003d14:	f7fe fbfc 	bl	8002510 <xQueueGenericSend>
 8003d18:	6278      	str	r0, [r7, #36]	@ 0x24
 8003d1a:	e008      	b.n	8003d2e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003d1c:	4b06      	ldr	r3, [pc, #24]	@ (8003d38 <xTimerGenericCommand+0x98>)
 8003d1e:	6818      	ldr	r0, [r3, #0]
 8003d20:	f107 0110 	add.w	r1, r7, #16
 8003d24:	2300      	movs	r3, #0
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	f7fe fcf4 	bl	8002714 <xQueueGenericSendFromISR>
 8003d2c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3728      	adds	r7, #40	@ 0x28
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	20000d14 	.word	0x20000d14

08003d3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b088      	sub	sp, #32
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d46:	4b23      	ldr	r3, [pc, #140]	@ (8003dd4 <prvProcessExpiredTimer+0x98>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	3304      	adds	r3, #4
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7fe fa6b 	bl	8002230 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d023      	beq.n	8003db0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	699a      	ldr	r2, [r3, #24]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	18d1      	adds	r1, r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	6978      	ldr	r0, [r7, #20]
 8003d76:	f000 f8d5 	bl	8003f24 <prvInsertTimerInActiveList>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d020      	beq.n	8003dc2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003d80:	2300      	movs	r3, #0
 8003d82:	9300      	str	r3, [sp, #0]
 8003d84:	2300      	movs	r3, #0
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	2100      	movs	r1, #0
 8003d8a:	6978      	ldr	r0, [r7, #20]
 8003d8c:	f7ff ff88 	bl	8003ca0 <xTimerGenericCommand>
 8003d90:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d114      	bne.n	8003dc2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8003d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d9c:	f383 8811 	msr	BASEPRI, r3
 8003da0:	f3bf 8f6f 	isb	sy
 8003da4:	f3bf 8f4f 	dsb	sy
 8003da8:	60fb      	str	r3, [r7, #12]
}
 8003daa:	bf00      	nop
 8003dac:	bf00      	nop
 8003dae:	e7fd      	b.n	8003dac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003db6:	f023 0301 	bic.w	r3, r3, #1
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	6978      	ldr	r0, [r7, #20]
 8003dc8:	4798      	blx	r3
}
 8003dca:	bf00      	nop
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	20000d0c 	.word	0x20000d0c

08003dd8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003de0:	f107 0308 	add.w	r3, r7, #8
 8003de4:	4618      	mov	r0, r3
 8003de6:	f000 f859 	bl	8003e9c <prvGetNextExpireTime>
 8003dea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	4619      	mov	r1, r3
 8003df0:	68f8      	ldr	r0, [r7, #12]
 8003df2:	f000 f805 	bl	8003e00 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003df6:	f000 f8d7 	bl	8003fa8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003dfa:	bf00      	nop
 8003dfc:	e7f0      	b.n	8003de0 <prvTimerTask+0x8>
	...

08003e00 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003e0a:	f7ff fa37 	bl	800327c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e0e:	f107 0308 	add.w	r3, r7, #8
 8003e12:	4618      	mov	r0, r3
 8003e14:	f000 f866 	bl	8003ee4 <prvSampleTimeNow>
 8003e18:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d130      	bne.n	8003e82 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10a      	bne.n	8003e3c <prvProcessTimerOrBlockTask+0x3c>
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d806      	bhi.n	8003e3c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003e2e:	f7ff fa33 	bl	8003298 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003e32:	68f9      	ldr	r1, [r7, #12]
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7ff ff81 	bl	8003d3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003e3a:	e024      	b.n	8003e86 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d008      	beq.n	8003e54 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003e42:	4b13      	ldr	r3, [pc, #76]	@ (8003e90 <prvProcessTimerOrBlockTask+0x90>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <prvProcessTimerOrBlockTask+0x50>
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e000      	b.n	8003e52 <prvProcessTimerOrBlockTask+0x52>
 8003e50:	2300      	movs	r3, #0
 8003e52:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003e54:	4b0f      	ldr	r3, [pc, #60]	@ (8003e94 <prvProcessTimerOrBlockTask+0x94>)
 8003e56:	6818      	ldr	r0, [r3, #0]
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	4619      	mov	r1, r3
 8003e62:	f7fe ff93 	bl	8002d8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003e66:	f7ff fa17 	bl	8003298 <xTaskResumeAll>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10a      	bne.n	8003e86 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003e70:	4b09      	ldr	r3, [pc, #36]	@ (8003e98 <prvProcessTimerOrBlockTask+0x98>)
 8003e72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e76:	601a      	str	r2, [r3, #0]
 8003e78:	f3bf 8f4f 	dsb	sy
 8003e7c:	f3bf 8f6f 	isb	sy
}
 8003e80:	e001      	b.n	8003e86 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003e82:	f7ff fa09 	bl	8003298 <xTaskResumeAll>
}
 8003e86:	bf00      	nop
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	20000d10 	.word	0x20000d10
 8003e94:	20000d14 	.word	0x20000d14
 8003e98:	e000ed04 	.word	0xe000ed04

08003e9c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8003ee0 <prvGetNextExpireTime+0x44>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <prvGetNextExpireTime+0x16>
 8003eae:	2201      	movs	r2, #1
 8003eb0:	e000      	b.n	8003eb4 <prvGetNextExpireTime+0x18>
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d105      	bne.n	8003ecc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ec0:	4b07      	ldr	r3, [pc, #28]	@ (8003ee0 <prvGetNextExpireTime+0x44>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	60fb      	str	r3, [r7, #12]
 8003eca:	e001      	b.n	8003ed0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3714      	adds	r7, #20
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	20000d0c 	.word	0x20000d0c

08003ee4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003eec:	f7ff fa72 	bl	80033d4 <xTaskGetTickCount>
 8003ef0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8003f20 <prvSampleTimeNow+0x3c>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68fa      	ldr	r2, [r7, #12]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d205      	bcs.n	8003f08 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003efc:	f000 f93a 	bl	8004174 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	601a      	str	r2, [r3, #0]
 8003f06:	e002      	b.n	8003f0e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003f0e:	4a04      	ldr	r2, [pc, #16]	@ (8003f20 <prvSampleTimeNow+0x3c>)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003f14:	68fb      	ldr	r3, [r7, #12]
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	20000d1c 	.word	0x20000d1c

08003f24 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
 8003f30:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003f32:	2300      	movs	r3, #0
 8003f34:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003f42:	68ba      	ldr	r2, [r7, #8]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d812      	bhi.n	8003f70 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	1ad2      	subs	r2, r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d302      	bcc.n	8003f5e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	e01b      	b.n	8003f96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003f5e:	4b10      	ldr	r3, [pc, #64]	@ (8003fa0 <prvInsertTimerInActiveList+0x7c>)
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	3304      	adds	r3, #4
 8003f66:	4619      	mov	r1, r3
 8003f68:	4610      	mov	r0, r2
 8003f6a:	f7fe f928 	bl	80021be <vListInsert>
 8003f6e:	e012      	b.n	8003f96 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d206      	bcs.n	8003f86 <prvInsertTimerInActiveList+0x62>
 8003f78:	68ba      	ldr	r2, [r7, #8]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d302      	bcc.n	8003f86 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003f80:	2301      	movs	r3, #1
 8003f82:	617b      	str	r3, [r7, #20]
 8003f84:	e007      	b.n	8003f96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f86:	4b07      	ldr	r3, [pc, #28]	@ (8003fa4 <prvInsertTimerInActiveList+0x80>)
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	4619      	mov	r1, r3
 8003f90:	4610      	mov	r0, r2
 8003f92:	f7fe f914 	bl	80021be <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003f96:	697b      	ldr	r3, [r7, #20]
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3718      	adds	r7, #24
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	20000d10 	.word	0x20000d10
 8003fa4:	20000d0c 	.word	0x20000d0c

08003fa8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b08e      	sub	sp, #56	@ 0x38
 8003fac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003fae:	e0ce      	b.n	800414e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	da19      	bge.n	8003fea <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003fb6:	1d3b      	adds	r3, r7, #4
 8003fb8:	3304      	adds	r3, #4
 8003fba:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10b      	bne.n	8003fda <prvProcessReceivedCommands+0x32>
	__asm volatile
 8003fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fc6:	f383 8811 	msr	BASEPRI, r3
 8003fca:	f3bf 8f6f 	isb	sy
 8003fce:	f3bf 8f4f 	dsb	sy
 8003fd2:	61fb      	str	r3, [r7, #28]
}
 8003fd4:	bf00      	nop
 8003fd6:	bf00      	nop
 8003fd8:	e7fd      	b.n	8003fd6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fe0:	6850      	ldr	r0, [r2, #4]
 8003fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fe4:	6892      	ldr	r2, [r2, #8]
 8003fe6:	4611      	mov	r1, r2
 8003fe8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f2c0 80ae 	blt.w	800414e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d004      	beq.n	8004008 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004000:	3304      	adds	r3, #4
 8004002:	4618      	mov	r0, r3
 8004004:	f7fe f914 	bl	8002230 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004008:	463b      	mov	r3, r7
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff ff6a 	bl	8003ee4 <prvSampleTimeNow>
 8004010:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b09      	cmp	r3, #9
 8004016:	f200 8097 	bhi.w	8004148 <prvProcessReceivedCommands+0x1a0>
 800401a:	a201      	add	r2, pc, #4	@ (adr r2, 8004020 <prvProcessReceivedCommands+0x78>)
 800401c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004020:	08004049 	.word	0x08004049
 8004024:	08004049 	.word	0x08004049
 8004028:	08004049 	.word	0x08004049
 800402c:	080040bf 	.word	0x080040bf
 8004030:	080040d3 	.word	0x080040d3
 8004034:	0800411f 	.word	0x0800411f
 8004038:	08004049 	.word	0x08004049
 800403c:	08004049 	.word	0x08004049
 8004040:	080040bf 	.word	0x080040bf
 8004044:	080040d3 	.word	0x080040d3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800404a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	b2da      	uxtb	r2, r3
 8004054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004056:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	18d1      	adds	r1, r2, r3
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004066:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004068:	f7ff ff5c 	bl	8003f24 <prvInsertTimerInActiveList>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d06c      	beq.n	800414c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004078:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800407a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800407c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	2b00      	cmp	r3, #0
 8004086:	d061      	beq.n	800414c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	441a      	add	r2, r3
 8004090:	2300      	movs	r3, #0
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	2300      	movs	r3, #0
 8004096:	2100      	movs	r1, #0
 8004098:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800409a:	f7ff fe01 	bl	8003ca0 <xTimerGenericCommand>
 800409e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80040a0:	6a3b      	ldr	r3, [r7, #32]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d152      	bne.n	800414c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80040a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040aa:	f383 8811 	msr	BASEPRI, r3
 80040ae:	f3bf 8f6f 	isb	sy
 80040b2:	f3bf 8f4f 	dsb	sy
 80040b6:	61bb      	str	r3, [r7, #24]
}
 80040b8:	bf00      	nop
 80040ba:	bf00      	nop
 80040bc:	e7fd      	b.n	80040ba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80040be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80040c4:	f023 0301 	bic.w	r3, r3, #1
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80040d0:	e03d      	b.n	800414e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80040d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80040d8:	f043 0301 	orr.w	r3, r3, #1
 80040dc:	b2da      	uxtb	r2, r3
 80040de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80040e4:	68ba      	ldr	r2, [r7, #8]
 80040e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80040ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d10b      	bne.n	800410a <prvProcessReceivedCommands+0x162>
	__asm volatile
 80040f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f6:	f383 8811 	msr	BASEPRI, r3
 80040fa:	f3bf 8f6f 	isb	sy
 80040fe:	f3bf 8f4f 	dsb	sy
 8004102:	617b      	str	r3, [r7, #20]
}
 8004104:	bf00      	nop
 8004106:	bf00      	nop
 8004108:	e7fd      	b.n	8004106 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800410a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800410c:	699a      	ldr	r2, [r3, #24]
 800410e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004110:	18d1      	adds	r1, r2, r3
 8004112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004116:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004118:	f7ff ff04 	bl	8003f24 <prvInsertTimerInActiveList>
					break;
 800411c:	e017      	b.n	800414e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800411e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004120:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d103      	bne.n	8004134 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800412c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800412e:	f000 fbeb 	bl	8004908 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004132:	e00c      	b.n	800414e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004136:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800413a:	f023 0301 	bic.w	r3, r3, #1
 800413e:	b2da      	uxtb	r2, r3
 8004140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004142:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004146:	e002      	b.n	800414e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004148:	bf00      	nop
 800414a:	e000      	b.n	800414e <prvProcessReceivedCommands+0x1a6>
					break;
 800414c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800414e:	4b08      	ldr	r3, [pc, #32]	@ (8004170 <prvProcessReceivedCommands+0x1c8>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	1d39      	adds	r1, r7, #4
 8004154:	2200      	movs	r2, #0
 8004156:	4618      	mov	r0, r3
 8004158:	f7fe fb7a 	bl	8002850 <xQueueReceive>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	f47f af26 	bne.w	8003fb0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004164:	bf00      	nop
 8004166:	bf00      	nop
 8004168:	3730      	adds	r7, #48	@ 0x30
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	20000d14 	.word	0x20000d14

08004174 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800417a:	e049      	b.n	8004210 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800417c:	4b2e      	ldr	r3, [pc, #184]	@ (8004238 <prvSwitchTimerLists+0xc4>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004186:	4b2c      	ldr	r3, [pc, #176]	@ (8004238 <prvSwitchTimerLists+0xc4>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	3304      	adds	r3, #4
 8004194:	4618      	mov	r0, r3
 8004196:	f7fe f84b 	bl	8002230 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80041a8:	f003 0304 	and.w	r3, r3, #4
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d02f      	beq.n	8004210 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4413      	add	r3, r2
 80041b8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80041ba:	68ba      	ldr	r2, [r7, #8]
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d90e      	bls.n	80041e0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80041ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004238 <prvSwitchTimerLists+0xc4>)
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	3304      	adds	r3, #4
 80041d6:	4619      	mov	r1, r3
 80041d8:	4610      	mov	r0, r2
 80041da:	f7fd fff0 	bl	80021be <vListInsert>
 80041de:	e017      	b.n	8004210 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80041e0:	2300      	movs	r3, #0
 80041e2:	9300      	str	r3, [sp, #0]
 80041e4:	2300      	movs	r3, #0
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	2100      	movs	r1, #0
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f7ff fd58 	bl	8003ca0 <xTimerGenericCommand>
 80041f0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d10b      	bne.n	8004210 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80041f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041fc:	f383 8811 	msr	BASEPRI, r3
 8004200:	f3bf 8f6f 	isb	sy
 8004204:	f3bf 8f4f 	dsb	sy
 8004208:	603b      	str	r3, [r7, #0]
}
 800420a:	bf00      	nop
 800420c:	bf00      	nop
 800420e:	e7fd      	b.n	800420c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004210:	4b09      	ldr	r3, [pc, #36]	@ (8004238 <prvSwitchTimerLists+0xc4>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1b0      	bne.n	800417c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800421a:	4b07      	ldr	r3, [pc, #28]	@ (8004238 <prvSwitchTimerLists+0xc4>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004220:	4b06      	ldr	r3, [pc, #24]	@ (800423c <prvSwitchTimerLists+0xc8>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a04      	ldr	r2, [pc, #16]	@ (8004238 <prvSwitchTimerLists+0xc4>)
 8004226:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004228:	4a04      	ldr	r2, [pc, #16]	@ (800423c <prvSwitchTimerLists+0xc8>)
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	6013      	str	r3, [r2, #0]
}
 800422e:	bf00      	nop
 8004230:	3718      	adds	r7, #24
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	20000d0c 	.word	0x20000d0c
 800423c:	20000d10 	.word	0x20000d10

08004240 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004246:	f000 f96f 	bl	8004528 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800424a:	4b15      	ldr	r3, [pc, #84]	@ (80042a0 <prvCheckForValidListAndQueue+0x60>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d120      	bne.n	8004294 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004252:	4814      	ldr	r0, [pc, #80]	@ (80042a4 <prvCheckForValidListAndQueue+0x64>)
 8004254:	f7fd ff62 	bl	800211c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004258:	4813      	ldr	r0, [pc, #76]	@ (80042a8 <prvCheckForValidListAndQueue+0x68>)
 800425a:	f7fd ff5f 	bl	800211c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800425e:	4b13      	ldr	r3, [pc, #76]	@ (80042ac <prvCheckForValidListAndQueue+0x6c>)
 8004260:	4a10      	ldr	r2, [pc, #64]	@ (80042a4 <prvCheckForValidListAndQueue+0x64>)
 8004262:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004264:	4b12      	ldr	r3, [pc, #72]	@ (80042b0 <prvCheckForValidListAndQueue+0x70>)
 8004266:	4a10      	ldr	r2, [pc, #64]	@ (80042a8 <prvCheckForValidListAndQueue+0x68>)
 8004268:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800426a:	2300      	movs	r3, #0
 800426c:	9300      	str	r3, [sp, #0]
 800426e:	4b11      	ldr	r3, [pc, #68]	@ (80042b4 <prvCheckForValidListAndQueue+0x74>)
 8004270:	4a11      	ldr	r2, [pc, #68]	@ (80042b8 <prvCheckForValidListAndQueue+0x78>)
 8004272:	2110      	movs	r1, #16
 8004274:	200a      	movs	r0, #10
 8004276:	f7fe f86f 	bl	8002358 <xQueueGenericCreateStatic>
 800427a:	4603      	mov	r3, r0
 800427c:	4a08      	ldr	r2, [pc, #32]	@ (80042a0 <prvCheckForValidListAndQueue+0x60>)
 800427e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004280:	4b07      	ldr	r3, [pc, #28]	@ (80042a0 <prvCheckForValidListAndQueue+0x60>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d005      	beq.n	8004294 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004288:	4b05      	ldr	r3, [pc, #20]	@ (80042a0 <prvCheckForValidListAndQueue+0x60>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	490b      	ldr	r1, [pc, #44]	@ (80042bc <prvCheckForValidListAndQueue+0x7c>)
 800428e:	4618      	mov	r0, r3
 8004290:	f7fe fd52 	bl	8002d38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004294:	f000 f97a 	bl	800458c <vPortExitCritical>
}
 8004298:	bf00      	nop
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	20000d14 	.word	0x20000d14
 80042a4:	20000ce4 	.word	0x20000ce4
 80042a8:	20000cf8 	.word	0x20000cf8
 80042ac:	20000d0c 	.word	0x20000d0c
 80042b0:	20000d10 	.word	0x20000d10
 80042b4:	20000dc0 	.word	0x20000dc0
 80042b8:	20000d20 	.word	0x20000d20
 80042bc:	08005afc 	.word	0x08005afc

080042c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	3b04      	subs	r3, #4
 80042d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80042d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	3b04      	subs	r3, #4
 80042de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	f023 0201 	bic.w	r2, r3, #1
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	3b04      	subs	r3, #4
 80042ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80042f0:	4a0c      	ldr	r2, [pc, #48]	@ (8004324 <pxPortInitialiseStack+0x64>)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	3b14      	subs	r3, #20
 80042fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	3b04      	subs	r3, #4
 8004306:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f06f 0202 	mvn.w	r2, #2
 800430e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	3b20      	subs	r3, #32
 8004314:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004316:	68fb      	ldr	r3, [r7, #12]
}
 8004318:	4618      	mov	r0, r3
 800431a:	3714      	adds	r7, #20
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr
 8004324:	08004329 	.word	0x08004329

08004328 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004328:	b480      	push	{r7}
 800432a:	b085      	sub	sp, #20
 800432c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800432e:	2300      	movs	r3, #0
 8004330:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004332:	4b13      	ldr	r3, [pc, #76]	@ (8004380 <prvTaskExitError+0x58>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800433a:	d00b      	beq.n	8004354 <prvTaskExitError+0x2c>
	__asm volatile
 800433c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004340:	f383 8811 	msr	BASEPRI, r3
 8004344:	f3bf 8f6f 	isb	sy
 8004348:	f3bf 8f4f 	dsb	sy
 800434c:	60fb      	str	r3, [r7, #12]
}
 800434e:	bf00      	nop
 8004350:	bf00      	nop
 8004352:	e7fd      	b.n	8004350 <prvTaskExitError+0x28>
	__asm volatile
 8004354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004358:	f383 8811 	msr	BASEPRI, r3
 800435c:	f3bf 8f6f 	isb	sy
 8004360:	f3bf 8f4f 	dsb	sy
 8004364:	60bb      	str	r3, [r7, #8]
}
 8004366:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004368:	bf00      	nop
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d0fc      	beq.n	800436a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004370:	bf00      	nop
 8004372:	bf00      	nop
 8004374:	3714      	adds	r7, #20
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	20000010 	.word	0x20000010
	...

08004390 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004390:	4b07      	ldr	r3, [pc, #28]	@ (80043b0 <pxCurrentTCBConst2>)
 8004392:	6819      	ldr	r1, [r3, #0]
 8004394:	6808      	ldr	r0, [r1, #0]
 8004396:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800439a:	f380 8809 	msr	PSP, r0
 800439e:	f3bf 8f6f 	isb	sy
 80043a2:	f04f 0000 	mov.w	r0, #0
 80043a6:	f380 8811 	msr	BASEPRI, r0
 80043aa:	4770      	bx	lr
 80043ac:	f3af 8000 	nop.w

080043b0 <pxCurrentTCBConst2>:
 80043b0:	200007e4 	.word	0x200007e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80043b4:	bf00      	nop
 80043b6:	bf00      	nop

080043b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80043b8:	4808      	ldr	r0, [pc, #32]	@ (80043dc <prvPortStartFirstTask+0x24>)
 80043ba:	6800      	ldr	r0, [r0, #0]
 80043bc:	6800      	ldr	r0, [r0, #0]
 80043be:	f380 8808 	msr	MSP, r0
 80043c2:	f04f 0000 	mov.w	r0, #0
 80043c6:	f380 8814 	msr	CONTROL, r0
 80043ca:	b662      	cpsie	i
 80043cc:	b661      	cpsie	f
 80043ce:	f3bf 8f4f 	dsb	sy
 80043d2:	f3bf 8f6f 	isb	sy
 80043d6:	df00      	svc	0
 80043d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80043da:	bf00      	nop
 80043dc:	e000ed08 	.word	0xe000ed08

080043e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80043e6:	4b47      	ldr	r3, [pc, #284]	@ (8004504 <xPortStartScheduler+0x124>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a47      	ldr	r2, [pc, #284]	@ (8004508 <xPortStartScheduler+0x128>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d10b      	bne.n	8004408 <xPortStartScheduler+0x28>
	__asm volatile
 80043f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f4:	f383 8811 	msr	BASEPRI, r3
 80043f8:	f3bf 8f6f 	isb	sy
 80043fc:	f3bf 8f4f 	dsb	sy
 8004400:	60fb      	str	r3, [r7, #12]
}
 8004402:	bf00      	nop
 8004404:	bf00      	nop
 8004406:	e7fd      	b.n	8004404 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004408:	4b3e      	ldr	r3, [pc, #248]	@ (8004504 <xPortStartScheduler+0x124>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a3f      	ldr	r2, [pc, #252]	@ (800450c <xPortStartScheduler+0x12c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d10b      	bne.n	800442a <xPortStartScheduler+0x4a>
	__asm volatile
 8004412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004416:	f383 8811 	msr	BASEPRI, r3
 800441a:	f3bf 8f6f 	isb	sy
 800441e:	f3bf 8f4f 	dsb	sy
 8004422:	613b      	str	r3, [r7, #16]
}
 8004424:	bf00      	nop
 8004426:	bf00      	nop
 8004428:	e7fd      	b.n	8004426 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800442a:	4b39      	ldr	r3, [pc, #228]	@ (8004510 <xPortStartScheduler+0x130>)
 800442c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	b2db      	uxtb	r3, r3
 8004434:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	22ff      	movs	r2, #255	@ 0xff
 800443a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	b2db      	uxtb	r3, r3
 8004442:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004444:	78fb      	ldrb	r3, [r7, #3]
 8004446:	b2db      	uxtb	r3, r3
 8004448:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800444c:	b2da      	uxtb	r2, r3
 800444e:	4b31      	ldr	r3, [pc, #196]	@ (8004514 <xPortStartScheduler+0x134>)
 8004450:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004452:	4b31      	ldr	r3, [pc, #196]	@ (8004518 <xPortStartScheduler+0x138>)
 8004454:	2207      	movs	r2, #7
 8004456:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004458:	e009      	b.n	800446e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800445a:	4b2f      	ldr	r3, [pc, #188]	@ (8004518 <xPortStartScheduler+0x138>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	3b01      	subs	r3, #1
 8004460:	4a2d      	ldr	r2, [pc, #180]	@ (8004518 <xPortStartScheduler+0x138>)
 8004462:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004464:	78fb      	ldrb	r3, [r7, #3]
 8004466:	b2db      	uxtb	r3, r3
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	b2db      	uxtb	r3, r3
 800446c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800446e:	78fb      	ldrb	r3, [r7, #3]
 8004470:	b2db      	uxtb	r3, r3
 8004472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004476:	2b80      	cmp	r3, #128	@ 0x80
 8004478:	d0ef      	beq.n	800445a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800447a:	4b27      	ldr	r3, [pc, #156]	@ (8004518 <xPortStartScheduler+0x138>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f1c3 0307 	rsb	r3, r3, #7
 8004482:	2b04      	cmp	r3, #4
 8004484:	d00b      	beq.n	800449e <xPortStartScheduler+0xbe>
	__asm volatile
 8004486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800448a:	f383 8811 	msr	BASEPRI, r3
 800448e:	f3bf 8f6f 	isb	sy
 8004492:	f3bf 8f4f 	dsb	sy
 8004496:	60bb      	str	r3, [r7, #8]
}
 8004498:	bf00      	nop
 800449a:	bf00      	nop
 800449c:	e7fd      	b.n	800449a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800449e:	4b1e      	ldr	r3, [pc, #120]	@ (8004518 <xPortStartScheduler+0x138>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	021b      	lsls	r3, r3, #8
 80044a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004518 <xPortStartScheduler+0x138>)
 80044a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80044a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004518 <xPortStartScheduler+0x138>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044b0:	4a19      	ldr	r2, [pc, #100]	@ (8004518 <xPortStartScheduler+0x138>)
 80044b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	b2da      	uxtb	r2, r3
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80044bc:	4b17      	ldr	r3, [pc, #92]	@ (800451c <xPortStartScheduler+0x13c>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a16      	ldr	r2, [pc, #88]	@ (800451c <xPortStartScheduler+0x13c>)
 80044c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80044c8:	4b14      	ldr	r3, [pc, #80]	@ (800451c <xPortStartScheduler+0x13c>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a13      	ldr	r2, [pc, #76]	@ (800451c <xPortStartScheduler+0x13c>)
 80044ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80044d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80044d4:	f000 f8da 	bl	800468c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80044d8:	4b11      	ldr	r3, [pc, #68]	@ (8004520 <xPortStartScheduler+0x140>)
 80044da:	2200      	movs	r2, #0
 80044dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80044de:	f000 f8f9 	bl	80046d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80044e2:	4b10      	ldr	r3, [pc, #64]	@ (8004524 <xPortStartScheduler+0x144>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a0f      	ldr	r2, [pc, #60]	@ (8004524 <xPortStartScheduler+0x144>)
 80044e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80044ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80044ee:	f7ff ff63 	bl	80043b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80044f2:	f7ff f839 	bl	8003568 <vTaskSwitchContext>
	prvTaskExitError();
 80044f6:	f7ff ff17 	bl	8004328 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3718      	adds	r7, #24
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	e000ed00 	.word	0xe000ed00
 8004508:	410fc271 	.word	0x410fc271
 800450c:	410fc270 	.word	0x410fc270
 8004510:	e000e400 	.word	0xe000e400
 8004514:	20000e10 	.word	0x20000e10
 8004518:	20000e14 	.word	0x20000e14
 800451c:	e000ed20 	.word	0xe000ed20
 8004520:	20000010 	.word	0x20000010
 8004524:	e000ef34 	.word	0xe000ef34

08004528 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
	__asm volatile
 800452e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004532:	f383 8811 	msr	BASEPRI, r3
 8004536:	f3bf 8f6f 	isb	sy
 800453a:	f3bf 8f4f 	dsb	sy
 800453e:	607b      	str	r3, [r7, #4]
}
 8004540:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004542:	4b10      	ldr	r3, [pc, #64]	@ (8004584 <vPortEnterCritical+0x5c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	3301      	adds	r3, #1
 8004548:	4a0e      	ldr	r2, [pc, #56]	@ (8004584 <vPortEnterCritical+0x5c>)
 800454a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800454c:	4b0d      	ldr	r3, [pc, #52]	@ (8004584 <vPortEnterCritical+0x5c>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d110      	bne.n	8004576 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004554:	4b0c      	ldr	r3, [pc, #48]	@ (8004588 <vPortEnterCritical+0x60>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	b2db      	uxtb	r3, r3
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00b      	beq.n	8004576 <vPortEnterCritical+0x4e>
	__asm volatile
 800455e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004562:	f383 8811 	msr	BASEPRI, r3
 8004566:	f3bf 8f6f 	isb	sy
 800456a:	f3bf 8f4f 	dsb	sy
 800456e:	603b      	str	r3, [r7, #0]
}
 8004570:	bf00      	nop
 8004572:	bf00      	nop
 8004574:	e7fd      	b.n	8004572 <vPortEnterCritical+0x4a>
	}
}
 8004576:	bf00      	nop
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	20000010 	.word	0x20000010
 8004588:	e000ed04 	.word	0xe000ed04

0800458c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004592:	4b12      	ldr	r3, [pc, #72]	@ (80045dc <vPortExitCritical+0x50>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10b      	bne.n	80045b2 <vPortExitCritical+0x26>
	__asm volatile
 800459a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800459e:	f383 8811 	msr	BASEPRI, r3
 80045a2:	f3bf 8f6f 	isb	sy
 80045a6:	f3bf 8f4f 	dsb	sy
 80045aa:	607b      	str	r3, [r7, #4]
}
 80045ac:	bf00      	nop
 80045ae:	bf00      	nop
 80045b0:	e7fd      	b.n	80045ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80045b2:	4b0a      	ldr	r3, [pc, #40]	@ (80045dc <vPortExitCritical+0x50>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	3b01      	subs	r3, #1
 80045b8:	4a08      	ldr	r2, [pc, #32]	@ (80045dc <vPortExitCritical+0x50>)
 80045ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80045bc:	4b07      	ldr	r3, [pc, #28]	@ (80045dc <vPortExitCritical+0x50>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d105      	bne.n	80045d0 <vPortExitCritical+0x44>
 80045c4:	2300      	movs	r3, #0
 80045c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	f383 8811 	msr	BASEPRI, r3
}
 80045ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr
 80045dc:	20000010 	.word	0x20000010

080045e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80045e0:	f3ef 8009 	mrs	r0, PSP
 80045e4:	f3bf 8f6f 	isb	sy
 80045e8:	4b15      	ldr	r3, [pc, #84]	@ (8004640 <pxCurrentTCBConst>)
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	f01e 0f10 	tst.w	lr, #16
 80045f0:	bf08      	it	eq
 80045f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80045f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045fa:	6010      	str	r0, [r2, #0]
 80045fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004600:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004604:	f380 8811 	msr	BASEPRI, r0
 8004608:	f3bf 8f4f 	dsb	sy
 800460c:	f3bf 8f6f 	isb	sy
 8004610:	f7fe ffaa 	bl	8003568 <vTaskSwitchContext>
 8004614:	f04f 0000 	mov.w	r0, #0
 8004618:	f380 8811 	msr	BASEPRI, r0
 800461c:	bc09      	pop	{r0, r3}
 800461e:	6819      	ldr	r1, [r3, #0]
 8004620:	6808      	ldr	r0, [r1, #0]
 8004622:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004626:	f01e 0f10 	tst.w	lr, #16
 800462a:	bf08      	it	eq
 800462c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004630:	f380 8809 	msr	PSP, r0
 8004634:	f3bf 8f6f 	isb	sy
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	f3af 8000 	nop.w

08004640 <pxCurrentTCBConst>:
 8004640:	200007e4 	.word	0x200007e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004644:	bf00      	nop
 8004646:	bf00      	nop

08004648 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
	__asm volatile
 800464e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004652:	f383 8811 	msr	BASEPRI, r3
 8004656:	f3bf 8f6f 	isb	sy
 800465a:	f3bf 8f4f 	dsb	sy
 800465e:	607b      	str	r3, [r7, #4]
}
 8004660:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004662:	f7fe fec7 	bl	80033f4 <xTaskIncrementTick>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d003      	beq.n	8004674 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800466c:	4b06      	ldr	r3, [pc, #24]	@ (8004688 <xPortSysTickHandler+0x40>)
 800466e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	2300      	movs	r3, #0
 8004676:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	f383 8811 	msr	BASEPRI, r3
}
 800467e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004680:	bf00      	nop
 8004682:	3708      	adds	r7, #8
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	e000ed04 	.word	0xe000ed04

0800468c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800468c:	b480      	push	{r7}
 800468e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004690:	4b0b      	ldr	r3, [pc, #44]	@ (80046c0 <vPortSetupTimerInterrupt+0x34>)
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004696:	4b0b      	ldr	r3, [pc, #44]	@ (80046c4 <vPortSetupTimerInterrupt+0x38>)
 8004698:	2200      	movs	r2, #0
 800469a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800469c:	4b0a      	ldr	r3, [pc, #40]	@ (80046c8 <vPortSetupTimerInterrupt+0x3c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a0a      	ldr	r2, [pc, #40]	@ (80046cc <vPortSetupTimerInterrupt+0x40>)
 80046a2:	fba2 2303 	umull	r2, r3, r2, r3
 80046a6:	099b      	lsrs	r3, r3, #6
 80046a8:	4a09      	ldr	r2, [pc, #36]	@ (80046d0 <vPortSetupTimerInterrupt+0x44>)
 80046aa:	3b01      	subs	r3, #1
 80046ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80046ae:	4b04      	ldr	r3, [pc, #16]	@ (80046c0 <vPortSetupTimerInterrupt+0x34>)
 80046b0:	2207      	movs	r2, #7
 80046b2:	601a      	str	r2, [r3, #0]
}
 80046b4:	bf00      	nop
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	e000e010 	.word	0xe000e010
 80046c4:	e000e018 	.word	0xe000e018
 80046c8:	20000004 	.word	0x20000004
 80046cc:	10624dd3 	.word	0x10624dd3
 80046d0:	e000e014 	.word	0xe000e014

080046d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80046d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80046e4 <vPortEnableVFP+0x10>
 80046d8:	6801      	ldr	r1, [r0, #0]
 80046da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80046de:	6001      	str	r1, [r0, #0]
 80046e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80046e2:	bf00      	nop
 80046e4:	e000ed88 	.word	0xe000ed88

080046e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80046ee:	f3ef 8305 	mrs	r3, IPSR
 80046f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2b0f      	cmp	r3, #15
 80046f8:	d915      	bls.n	8004726 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80046fa:	4a18      	ldr	r2, [pc, #96]	@ (800475c <vPortValidateInterruptPriority+0x74>)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	4413      	add	r3, r2
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004704:	4b16      	ldr	r3, [pc, #88]	@ (8004760 <vPortValidateInterruptPriority+0x78>)
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	7afa      	ldrb	r2, [r7, #11]
 800470a:	429a      	cmp	r2, r3
 800470c:	d20b      	bcs.n	8004726 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800470e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004712:	f383 8811 	msr	BASEPRI, r3
 8004716:	f3bf 8f6f 	isb	sy
 800471a:	f3bf 8f4f 	dsb	sy
 800471e:	607b      	str	r3, [r7, #4]
}
 8004720:	bf00      	nop
 8004722:	bf00      	nop
 8004724:	e7fd      	b.n	8004722 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004726:	4b0f      	ldr	r3, [pc, #60]	@ (8004764 <vPortValidateInterruptPriority+0x7c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800472e:	4b0e      	ldr	r3, [pc, #56]	@ (8004768 <vPortValidateInterruptPriority+0x80>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	429a      	cmp	r2, r3
 8004734:	d90b      	bls.n	800474e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800473a:	f383 8811 	msr	BASEPRI, r3
 800473e:	f3bf 8f6f 	isb	sy
 8004742:	f3bf 8f4f 	dsb	sy
 8004746:	603b      	str	r3, [r7, #0]
}
 8004748:	bf00      	nop
 800474a:	bf00      	nop
 800474c:	e7fd      	b.n	800474a <vPortValidateInterruptPriority+0x62>
	}
 800474e:	bf00      	nop
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	e000e3f0 	.word	0xe000e3f0
 8004760:	20000e10 	.word	0x20000e10
 8004764:	e000ed0c 	.word	0xe000ed0c
 8004768:	20000e14 	.word	0x20000e14

0800476c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b08a      	sub	sp, #40	@ 0x28
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004774:	2300      	movs	r3, #0
 8004776:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004778:	f7fe fd80 	bl	800327c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800477c:	4b5c      	ldr	r3, [pc, #368]	@ (80048f0 <pvPortMalloc+0x184>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d101      	bne.n	8004788 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004784:	f000 f924 	bl	80049d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004788:	4b5a      	ldr	r3, [pc, #360]	@ (80048f4 <pvPortMalloc+0x188>)
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4013      	ands	r3, r2
 8004790:	2b00      	cmp	r3, #0
 8004792:	f040 8095 	bne.w	80048c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d01e      	beq.n	80047da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800479c:	2208      	movs	r2, #8
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4413      	add	r3, r2
 80047a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f003 0307 	and.w	r3, r3, #7
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d015      	beq.n	80047da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f023 0307 	bic.w	r3, r3, #7
 80047b4:	3308      	adds	r3, #8
 80047b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f003 0307 	and.w	r3, r3, #7
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00b      	beq.n	80047da <pvPortMalloc+0x6e>
	__asm volatile
 80047c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c6:	f383 8811 	msr	BASEPRI, r3
 80047ca:	f3bf 8f6f 	isb	sy
 80047ce:	f3bf 8f4f 	dsb	sy
 80047d2:	617b      	str	r3, [r7, #20]
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop
 80047d8:	e7fd      	b.n	80047d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d06f      	beq.n	80048c0 <pvPortMalloc+0x154>
 80047e0:	4b45      	ldr	r3, [pc, #276]	@ (80048f8 <pvPortMalloc+0x18c>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d86a      	bhi.n	80048c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80047ea:	4b44      	ldr	r3, [pc, #272]	@ (80048fc <pvPortMalloc+0x190>)
 80047ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80047ee:	4b43      	ldr	r3, [pc, #268]	@ (80048fc <pvPortMalloc+0x190>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047f4:	e004      	b.n	8004800 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80047f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80047fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	429a      	cmp	r2, r3
 8004808:	d903      	bls.n	8004812 <pvPortMalloc+0xa6>
 800480a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d1f1      	bne.n	80047f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004812:	4b37      	ldr	r3, [pc, #220]	@ (80048f0 <pvPortMalloc+0x184>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004818:	429a      	cmp	r2, r3
 800481a:	d051      	beq.n	80048c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800481c:	6a3b      	ldr	r3, [r7, #32]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2208      	movs	r2, #8
 8004822:	4413      	add	r3, r2
 8004824:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	6a3b      	ldr	r3, [r7, #32]
 800482c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800482e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004830:	685a      	ldr	r2, [r3, #4]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	1ad2      	subs	r2, r2, r3
 8004836:	2308      	movs	r3, #8
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	429a      	cmp	r2, r3
 800483c:	d920      	bls.n	8004880 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800483e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4413      	add	r3, r2
 8004844:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	f003 0307 	and.w	r3, r3, #7
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00b      	beq.n	8004868 <pvPortMalloc+0xfc>
	__asm volatile
 8004850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004854:	f383 8811 	msr	BASEPRI, r3
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	613b      	str	r3, [r7, #16]
}
 8004862:	bf00      	nop
 8004864:	bf00      	nop
 8004866:	e7fd      	b.n	8004864 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	1ad2      	subs	r2, r2, r3
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800487a:	69b8      	ldr	r0, [r7, #24]
 800487c:	f000 f90a 	bl	8004a94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004880:	4b1d      	ldr	r3, [pc, #116]	@ (80048f8 <pvPortMalloc+0x18c>)
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	4a1b      	ldr	r2, [pc, #108]	@ (80048f8 <pvPortMalloc+0x18c>)
 800488c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800488e:	4b1a      	ldr	r3, [pc, #104]	@ (80048f8 <pvPortMalloc+0x18c>)
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	4b1b      	ldr	r3, [pc, #108]	@ (8004900 <pvPortMalloc+0x194>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	429a      	cmp	r2, r3
 8004898:	d203      	bcs.n	80048a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800489a:	4b17      	ldr	r3, [pc, #92]	@ (80048f8 <pvPortMalloc+0x18c>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a18      	ldr	r2, [pc, #96]	@ (8004900 <pvPortMalloc+0x194>)
 80048a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80048a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	4b13      	ldr	r3, [pc, #76]	@ (80048f4 <pvPortMalloc+0x188>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	431a      	orrs	r2, r3
 80048ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80048b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b2:	2200      	movs	r2, #0
 80048b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80048b6:	4b13      	ldr	r3, [pc, #76]	@ (8004904 <pvPortMalloc+0x198>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3301      	adds	r3, #1
 80048bc:	4a11      	ldr	r2, [pc, #68]	@ (8004904 <pvPortMalloc+0x198>)
 80048be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80048c0:	f7fe fcea 	bl	8003298 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00b      	beq.n	80048e6 <pvPortMalloc+0x17a>
	__asm volatile
 80048ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d2:	f383 8811 	msr	BASEPRI, r3
 80048d6:	f3bf 8f6f 	isb	sy
 80048da:	f3bf 8f4f 	dsb	sy
 80048de:	60fb      	str	r3, [r7, #12]
}
 80048e0:	bf00      	nop
 80048e2:	bf00      	nop
 80048e4:	e7fd      	b.n	80048e2 <pvPortMalloc+0x176>
	return pvReturn;
 80048e6:	69fb      	ldr	r3, [r7, #28]
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3728      	adds	r7, #40	@ 0x28
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	20004a20 	.word	0x20004a20
 80048f4:	20004a34 	.word	0x20004a34
 80048f8:	20004a24 	.word	0x20004a24
 80048fc:	20004a18 	.word	0x20004a18
 8004900:	20004a28 	.word	0x20004a28
 8004904:	20004a2c 	.word	0x20004a2c

08004908 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d04f      	beq.n	80049ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800491a:	2308      	movs	r3, #8
 800491c:	425b      	negs	r3, r3
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	4413      	add	r3, r2
 8004922:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	685a      	ldr	r2, [r3, #4]
 800492c:	4b25      	ldr	r3, [pc, #148]	@ (80049c4 <vPortFree+0xbc>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4013      	ands	r3, r2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10b      	bne.n	800494e <vPortFree+0x46>
	__asm volatile
 8004936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800493a:	f383 8811 	msr	BASEPRI, r3
 800493e:	f3bf 8f6f 	isb	sy
 8004942:	f3bf 8f4f 	dsb	sy
 8004946:	60fb      	str	r3, [r7, #12]
}
 8004948:	bf00      	nop
 800494a:	bf00      	nop
 800494c:	e7fd      	b.n	800494a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00b      	beq.n	800496e <vPortFree+0x66>
	__asm volatile
 8004956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800495a:	f383 8811 	msr	BASEPRI, r3
 800495e:	f3bf 8f6f 	isb	sy
 8004962:	f3bf 8f4f 	dsb	sy
 8004966:	60bb      	str	r3, [r7, #8]
}
 8004968:	bf00      	nop
 800496a:	bf00      	nop
 800496c:	e7fd      	b.n	800496a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	4b14      	ldr	r3, [pc, #80]	@ (80049c4 <vPortFree+0xbc>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4013      	ands	r3, r2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d01e      	beq.n	80049ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d11a      	bne.n	80049ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	4b0e      	ldr	r3, [pc, #56]	@ (80049c4 <vPortFree+0xbc>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	43db      	mvns	r3, r3
 800498e:	401a      	ands	r2, r3
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004994:	f7fe fc72 	bl	800327c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	685a      	ldr	r2, [r3, #4]
 800499c:	4b0a      	ldr	r3, [pc, #40]	@ (80049c8 <vPortFree+0xc0>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4413      	add	r3, r2
 80049a2:	4a09      	ldr	r2, [pc, #36]	@ (80049c8 <vPortFree+0xc0>)
 80049a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80049a6:	6938      	ldr	r0, [r7, #16]
 80049a8:	f000 f874 	bl	8004a94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80049ac:	4b07      	ldr	r3, [pc, #28]	@ (80049cc <vPortFree+0xc4>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	3301      	adds	r3, #1
 80049b2:	4a06      	ldr	r2, [pc, #24]	@ (80049cc <vPortFree+0xc4>)
 80049b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80049b6:	f7fe fc6f 	bl	8003298 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80049ba:	bf00      	nop
 80049bc:	3718      	adds	r7, #24
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	20004a34 	.word	0x20004a34
 80049c8:	20004a24 	.word	0x20004a24
 80049cc:	20004a30 	.word	0x20004a30

080049d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80049d0:	b480      	push	{r7}
 80049d2:	b085      	sub	sp, #20
 80049d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80049da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80049dc:	4b27      	ldr	r3, [pc, #156]	@ (8004a7c <prvHeapInit+0xac>)
 80049de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f003 0307 	and.w	r3, r3, #7
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00c      	beq.n	8004a04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	3307      	adds	r3, #7
 80049ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f023 0307 	bic.w	r3, r3, #7
 80049f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80049f8:	68ba      	ldr	r2, [r7, #8]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	4a1f      	ldr	r2, [pc, #124]	@ (8004a7c <prvHeapInit+0xac>)
 8004a00:	4413      	add	r3, r2
 8004a02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a08:	4a1d      	ldr	r2, [pc, #116]	@ (8004a80 <prvHeapInit+0xb0>)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8004a80 <prvHeapInit+0xb0>)
 8004a10:	2200      	movs	r2, #0
 8004a12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	4413      	add	r3, r2
 8004a1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004a1c:	2208      	movs	r2, #8
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	1a9b      	subs	r3, r3, r2
 8004a22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0307 	bic.w	r3, r3, #7
 8004a2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	4a15      	ldr	r2, [pc, #84]	@ (8004a84 <prvHeapInit+0xb4>)
 8004a30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a32:	4b14      	ldr	r3, [pc, #80]	@ (8004a84 <prvHeapInit+0xb4>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	2200      	movs	r2, #0
 8004a38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a3a:	4b12      	ldr	r3, [pc, #72]	@ (8004a84 <prvHeapInit+0xb4>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	1ad2      	subs	r2, r2, r3
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a50:	4b0c      	ldr	r3, [pc, #48]	@ (8004a84 <prvHeapInit+0xb4>)
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	4a0a      	ldr	r2, [pc, #40]	@ (8004a88 <prvHeapInit+0xb8>)
 8004a5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	4a09      	ldr	r2, [pc, #36]	@ (8004a8c <prvHeapInit+0xbc>)
 8004a66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a68:	4b09      	ldr	r3, [pc, #36]	@ (8004a90 <prvHeapInit+0xc0>)
 8004a6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004a6e:	601a      	str	r2, [r3, #0]
}
 8004a70:	bf00      	nop
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	20000e18 	.word	0x20000e18
 8004a80:	20004a18 	.word	0x20004a18
 8004a84:	20004a20 	.word	0x20004a20
 8004a88:	20004a28 	.word	0x20004a28
 8004a8c:	20004a24 	.word	0x20004a24
 8004a90:	20004a34 	.word	0x20004a34

08004a94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a9c:	4b28      	ldr	r3, [pc, #160]	@ (8004b40 <prvInsertBlockIntoFreeList+0xac>)
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	e002      	b.n	8004aa8 <prvInsertBlockIntoFreeList+0x14>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	60fb      	str	r3, [r7, #12]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d8f7      	bhi.n	8004aa2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	4413      	add	r3, r2
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d108      	bne.n	8004ad6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	441a      	add	r2, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	68ba      	ldr	r2, [r7, #8]
 8004ae0:	441a      	add	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d118      	bne.n	8004b1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	4b15      	ldr	r3, [pc, #84]	@ (8004b44 <prvInsertBlockIntoFreeList+0xb0>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d00d      	beq.n	8004b12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	685a      	ldr	r2, [r3, #4]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	441a      	add	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	601a      	str	r2, [r3, #0]
 8004b10:	e008      	b.n	8004b24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b12:	4b0c      	ldr	r3, [pc, #48]	@ (8004b44 <prvInsertBlockIntoFreeList+0xb0>)
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	601a      	str	r2, [r3, #0]
 8004b1a:	e003      	b.n	8004b24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d002      	beq.n	8004b32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b32:	bf00      	nop
 8004b34:	3714      	adds	r7, #20
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	20004a18 	.word	0x20004a18
 8004b44:	20004a20 	.word	0x20004a20

08004b48 <std>:
 8004b48:	2300      	movs	r3, #0
 8004b4a:	b510      	push	{r4, lr}
 8004b4c:	4604      	mov	r4, r0
 8004b4e:	e9c0 3300 	strd	r3, r3, [r0]
 8004b52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b56:	6083      	str	r3, [r0, #8]
 8004b58:	8181      	strh	r1, [r0, #12]
 8004b5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b5c:	81c2      	strh	r2, [r0, #14]
 8004b5e:	6183      	str	r3, [r0, #24]
 8004b60:	4619      	mov	r1, r3
 8004b62:	2208      	movs	r2, #8
 8004b64:	305c      	adds	r0, #92	@ 0x5c
 8004b66:	f000 f9f9 	bl	8004f5c <memset>
 8004b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba0 <std+0x58>)
 8004b6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba4 <std+0x5c>)
 8004b70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba8 <std+0x60>)
 8004b74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b76:	4b0d      	ldr	r3, [pc, #52]	@ (8004bac <std+0x64>)
 8004b78:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004bb0 <std+0x68>)
 8004b7c:	6224      	str	r4, [r4, #32]
 8004b7e:	429c      	cmp	r4, r3
 8004b80:	d006      	beq.n	8004b90 <std+0x48>
 8004b82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004b86:	4294      	cmp	r4, r2
 8004b88:	d002      	beq.n	8004b90 <std+0x48>
 8004b8a:	33d0      	adds	r3, #208	@ 0xd0
 8004b8c:	429c      	cmp	r4, r3
 8004b8e:	d105      	bne.n	8004b9c <std+0x54>
 8004b90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b98:	f000 ba58 	b.w	800504c <__retarget_lock_init_recursive>
 8004b9c:	bd10      	pop	{r4, pc}
 8004b9e:	bf00      	nop
 8004ba0:	08004dad 	.word	0x08004dad
 8004ba4:	08004dcf 	.word	0x08004dcf
 8004ba8:	08004e07 	.word	0x08004e07
 8004bac:	08004e2b 	.word	0x08004e2b
 8004bb0:	20004a38 	.word	0x20004a38

08004bb4 <stdio_exit_handler>:
 8004bb4:	4a02      	ldr	r2, [pc, #8]	@ (8004bc0 <stdio_exit_handler+0xc>)
 8004bb6:	4903      	ldr	r1, [pc, #12]	@ (8004bc4 <stdio_exit_handler+0x10>)
 8004bb8:	4803      	ldr	r0, [pc, #12]	@ (8004bc8 <stdio_exit_handler+0x14>)
 8004bba:	f000 b869 	b.w	8004c90 <_fwalk_sglue>
 8004bbe:	bf00      	nop
 8004bc0:	20000014 	.word	0x20000014
 8004bc4:	08005905 	.word	0x08005905
 8004bc8:	20000024 	.word	0x20000024

08004bcc <cleanup_stdio>:
 8004bcc:	6841      	ldr	r1, [r0, #4]
 8004bce:	4b0c      	ldr	r3, [pc, #48]	@ (8004c00 <cleanup_stdio+0x34>)
 8004bd0:	4299      	cmp	r1, r3
 8004bd2:	b510      	push	{r4, lr}
 8004bd4:	4604      	mov	r4, r0
 8004bd6:	d001      	beq.n	8004bdc <cleanup_stdio+0x10>
 8004bd8:	f000 fe94 	bl	8005904 <_fflush_r>
 8004bdc:	68a1      	ldr	r1, [r4, #8]
 8004bde:	4b09      	ldr	r3, [pc, #36]	@ (8004c04 <cleanup_stdio+0x38>)
 8004be0:	4299      	cmp	r1, r3
 8004be2:	d002      	beq.n	8004bea <cleanup_stdio+0x1e>
 8004be4:	4620      	mov	r0, r4
 8004be6:	f000 fe8d 	bl	8005904 <_fflush_r>
 8004bea:	68e1      	ldr	r1, [r4, #12]
 8004bec:	4b06      	ldr	r3, [pc, #24]	@ (8004c08 <cleanup_stdio+0x3c>)
 8004bee:	4299      	cmp	r1, r3
 8004bf0:	d004      	beq.n	8004bfc <cleanup_stdio+0x30>
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bf8:	f000 be84 	b.w	8005904 <_fflush_r>
 8004bfc:	bd10      	pop	{r4, pc}
 8004bfe:	bf00      	nop
 8004c00:	20004a38 	.word	0x20004a38
 8004c04:	20004aa0 	.word	0x20004aa0
 8004c08:	20004b08 	.word	0x20004b08

08004c0c <global_stdio_init.part.0>:
 8004c0c:	b510      	push	{r4, lr}
 8004c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c3c <global_stdio_init.part.0+0x30>)
 8004c10:	4c0b      	ldr	r4, [pc, #44]	@ (8004c40 <global_stdio_init.part.0+0x34>)
 8004c12:	4a0c      	ldr	r2, [pc, #48]	@ (8004c44 <global_stdio_init.part.0+0x38>)
 8004c14:	601a      	str	r2, [r3, #0]
 8004c16:	4620      	mov	r0, r4
 8004c18:	2200      	movs	r2, #0
 8004c1a:	2104      	movs	r1, #4
 8004c1c:	f7ff ff94 	bl	8004b48 <std>
 8004c20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004c24:	2201      	movs	r2, #1
 8004c26:	2109      	movs	r1, #9
 8004c28:	f7ff ff8e 	bl	8004b48 <std>
 8004c2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004c30:	2202      	movs	r2, #2
 8004c32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c36:	2112      	movs	r1, #18
 8004c38:	f7ff bf86 	b.w	8004b48 <std>
 8004c3c:	20004b70 	.word	0x20004b70
 8004c40:	20004a38 	.word	0x20004a38
 8004c44:	08004bb5 	.word	0x08004bb5

08004c48 <__sfp_lock_acquire>:
 8004c48:	4801      	ldr	r0, [pc, #4]	@ (8004c50 <__sfp_lock_acquire+0x8>)
 8004c4a:	f000 ba00 	b.w	800504e <__retarget_lock_acquire_recursive>
 8004c4e:	bf00      	nop
 8004c50:	20004b79 	.word	0x20004b79

08004c54 <__sfp_lock_release>:
 8004c54:	4801      	ldr	r0, [pc, #4]	@ (8004c5c <__sfp_lock_release+0x8>)
 8004c56:	f000 b9fb 	b.w	8005050 <__retarget_lock_release_recursive>
 8004c5a:	bf00      	nop
 8004c5c:	20004b79 	.word	0x20004b79

08004c60 <__sinit>:
 8004c60:	b510      	push	{r4, lr}
 8004c62:	4604      	mov	r4, r0
 8004c64:	f7ff fff0 	bl	8004c48 <__sfp_lock_acquire>
 8004c68:	6a23      	ldr	r3, [r4, #32]
 8004c6a:	b11b      	cbz	r3, 8004c74 <__sinit+0x14>
 8004c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c70:	f7ff bff0 	b.w	8004c54 <__sfp_lock_release>
 8004c74:	4b04      	ldr	r3, [pc, #16]	@ (8004c88 <__sinit+0x28>)
 8004c76:	6223      	str	r3, [r4, #32]
 8004c78:	4b04      	ldr	r3, [pc, #16]	@ (8004c8c <__sinit+0x2c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1f5      	bne.n	8004c6c <__sinit+0xc>
 8004c80:	f7ff ffc4 	bl	8004c0c <global_stdio_init.part.0>
 8004c84:	e7f2      	b.n	8004c6c <__sinit+0xc>
 8004c86:	bf00      	nop
 8004c88:	08004bcd 	.word	0x08004bcd
 8004c8c:	20004b70 	.word	0x20004b70

08004c90 <_fwalk_sglue>:
 8004c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c94:	4607      	mov	r7, r0
 8004c96:	4688      	mov	r8, r1
 8004c98:	4614      	mov	r4, r2
 8004c9a:	2600      	movs	r6, #0
 8004c9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ca0:	f1b9 0901 	subs.w	r9, r9, #1
 8004ca4:	d505      	bpl.n	8004cb2 <_fwalk_sglue+0x22>
 8004ca6:	6824      	ldr	r4, [r4, #0]
 8004ca8:	2c00      	cmp	r4, #0
 8004caa:	d1f7      	bne.n	8004c9c <_fwalk_sglue+0xc>
 8004cac:	4630      	mov	r0, r6
 8004cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cb2:	89ab      	ldrh	r3, [r5, #12]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d907      	bls.n	8004cc8 <_fwalk_sglue+0x38>
 8004cb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	d003      	beq.n	8004cc8 <_fwalk_sglue+0x38>
 8004cc0:	4629      	mov	r1, r5
 8004cc2:	4638      	mov	r0, r7
 8004cc4:	47c0      	blx	r8
 8004cc6:	4306      	orrs	r6, r0
 8004cc8:	3568      	adds	r5, #104	@ 0x68
 8004cca:	e7e9      	b.n	8004ca0 <_fwalk_sglue+0x10>

08004ccc <iprintf>:
 8004ccc:	b40f      	push	{r0, r1, r2, r3}
 8004cce:	b507      	push	{r0, r1, r2, lr}
 8004cd0:	4906      	ldr	r1, [pc, #24]	@ (8004cec <iprintf+0x20>)
 8004cd2:	ab04      	add	r3, sp, #16
 8004cd4:	6808      	ldr	r0, [r1, #0]
 8004cd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cda:	6881      	ldr	r1, [r0, #8]
 8004cdc:	9301      	str	r3, [sp, #4]
 8004cde:	f000 fae9 	bl	80052b4 <_vfiprintf_r>
 8004ce2:	b003      	add	sp, #12
 8004ce4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ce8:	b004      	add	sp, #16
 8004cea:	4770      	bx	lr
 8004cec:	20000020 	.word	0x20000020

08004cf0 <_puts_r>:
 8004cf0:	6a03      	ldr	r3, [r0, #32]
 8004cf2:	b570      	push	{r4, r5, r6, lr}
 8004cf4:	6884      	ldr	r4, [r0, #8]
 8004cf6:	4605      	mov	r5, r0
 8004cf8:	460e      	mov	r6, r1
 8004cfa:	b90b      	cbnz	r3, 8004d00 <_puts_r+0x10>
 8004cfc:	f7ff ffb0 	bl	8004c60 <__sinit>
 8004d00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004d02:	07db      	lsls	r3, r3, #31
 8004d04:	d405      	bmi.n	8004d12 <_puts_r+0x22>
 8004d06:	89a3      	ldrh	r3, [r4, #12]
 8004d08:	0598      	lsls	r0, r3, #22
 8004d0a:	d402      	bmi.n	8004d12 <_puts_r+0x22>
 8004d0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d0e:	f000 f99e 	bl	800504e <__retarget_lock_acquire_recursive>
 8004d12:	89a3      	ldrh	r3, [r4, #12]
 8004d14:	0719      	lsls	r1, r3, #28
 8004d16:	d502      	bpl.n	8004d1e <_puts_r+0x2e>
 8004d18:	6923      	ldr	r3, [r4, #16]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d135      	bne.n	8004d8a <_puts_r+0x9a>
 8004d1e:	4621      	mov	r1, r4
 8004d20:	4628      	mov	r0, r5
 8004d22:	f000 f8c5 	bl	8004eb0 <__swsetup_r>
 8004d26:	b380      	cbz	r0, 8004d8a <_puts_r+0x9a>
 8004d28:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004d2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004d2e:	07da      	lsls	r2, r3, #31
 8004d30:	d405      	bmi.n	8004d3e <_puts_r+0x4e>
 8004d32:	89a3      	ldrh	r3, [r4, #12]
 8004d34:	059b      	lsls	r3, r3, #22
 8004d36:	d402      	bmi.n	8004d3e <_puts_r+0x4e>
 8004d38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d3a:	f000 f989 	bl	8005050 <__retarget_lock_release_recursive>
 8004d3e:	4628      	mov	r0, r5
 8004d40:	bd70      	pop	{r4, r5, r6, pc}
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	da04      	bge.n	8004d50 <_puts_r+0x60>
 8004d46:	69a2      	ldr	r2, [r4, #24]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	dc17      	bgt.n	8004d7c <_puts_r+0x8c>
 8004d4c:	290a      	cmp	r1, #10
 8004d4e:	d015      	beq.n	8004d7c <_puts_r+0x8c>
 8004d50:	6823      	ldr	r3, [r4, #0]
 8004d52:	1c5a      	adds	r2, r3, #1
 8004d54:	6022      	str	r2, [r4, #0]
 8004d56:	7019      	strb	r1, [r3, #0]
 8004d58:	68a3      	ldr	r3, [r4, #8]
 8004d5a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	60a3      	str	r3, [r4, #8]
 8004d62:	2900      	cmp	r1, #0
 8004d64:	d1ed      	bne.n	8004d42 <_puts_r+0x52>
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	da11      	bge.n	8004d8e <_puts_r+0x9e>
 8004d6a:	4622      	mov	r2, r4
 8004d6c:	210a      	movs	r1, #10
 8004d6e:	4628      	mov	r0, r5
 8004d70:	f000 f85f 	bl	8004e32 <__swbuf_r>
 8004d74:	3001      	adds	r0, #1
 8004d76:	d0d7      	beq.n	8004d28 <_puts_r+0x38>
 8004d78:	250a      	movs	r5, #10
 8004d7a:	e7d7      	b.n	8004d2c <_puts_r+0x3c>
 8004d7c:	4622      	mov	r2, r4
 8004d7e:	4628      	mov	r0, r5
 8004d80:	f000 f857 	bl	8004e32 <__swbuf_r>
 8004d84:	3001      	adds	r0, #1
 8004d86:	d1e7      	bne.n	8004d58 <_puts_r+0x68>
 8004d88:	e7ce      	b.n	8004d28 <_puts_r+0x38>
 8004d8a:	3e01      	subs	r6, #1
 8004d8c:	e7e4      	b.n	8004d58 <_puts_r+0x68>
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	6022      	str	r2, [r4, #0]
 8004d94:	220a      	movs	r2, #10
 8004d96:	701a      	strb	r2, [r3, #0]
 8004d98:	e7ee      	b.n	8004d78 <_puts_r+0x88>
	...

08004d9c <puts>:
 8004d9c:	4b02      	ldr	r3, [pc, #8]	@ (8004da8 <puts+0xc>)
 8004d9e:	4601      	mov	r1, r0
 8004da0:	6818      	ldr	r0, [r3, #0]
 8004da2:	f7ff bfa5 	b.w	8004cf0 <_puts_r>
 8004da6:	bf00      	nop
 8004da8:	20000020 	.word	0x20000020

08004dac <__sread>:
 8004dac:	b510      	push	{r4, lr}
 8004dae:	460c      	mov	r4, r1
 8004db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004db4:	f000 f8fc 	bl	8004fb0 <_read_r>
 8004db8:	2800      	cmp	r0, #0
 8004dba:	bfab      	itete	ge
 8004dbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004dbe:	89a3      	ldrhlt	r3, [r4, #12]
 8004dc0:	181b      	addge	r3, r3, r0
 8004dc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004dc6:	bfac      	ite	ge
 8004dc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004dca:	81a3      	strhlt	r3, [r4, #12]
 8004dcc:	bd10      	pop	{r4, pc}

08004dce <__swrite>:
 8004dce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dd2:	461f      	mov	r7, r3
 8004dd4:	898b      	ldrh	r3, [r1, #12]
 8004dd6:	05db      	lsls	r3, r3, #23
 8004dd8:	4605      	mov	r5, r0
 8004dda:	460c      	mov	r4, r1
 8004ddc:	4616      	mov	r6, r2
 8004dde:	d505      	bpl.n	8004dec <__swrite+0x1e>
 8004de0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004de4:	2302      	movs	r3, #2
 8004de6:	2200      	movs	r2, #0
 8004de8:	f000 f8d0 	bl	8004f8c <_lseek_r>
 8004dec:	89a3      	ldrh	r3, [r4, #12]
 8004dee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004df2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004df6:	81a3      	strh	r3, [r4, #12]
 8004df8:	4632      	mov	r2, r6
 8004dfa:	463b      	mov	r3, r7
 8004dfc:	4628      	mov	r0, r5
 8004dfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e02:	f000 b8e7 	b.w	8004fd4 <_write_r>

08004e06 <__sseek>:
 8004e06:	b510      	push	{r4, lr}
 8004e08:	460c      	mov	r4, r1
 8004e0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e0e:	f000 f8bd 	bl	8004f8c <_lseek_r>
 8004e12:	1c43      	adds	r3, r0, #1
 8004e14:	89a3      	ldrh	r3, [r4, #12]
 8004e16:	bf15      	itete	ne
 8004e18:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004e1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004e1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004e22:	81a3      	strheq	r3, [r4, #12]
 8004e24:	bf18      	it	ne
 8004e26:	81a3      	strhne	r3, [r4, #12]
 8004e28:	bd10      	pop	{r4, pc}

08004e2a <__sclose>:
 8004e2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e2e:	f000 b89d 	b.w	8004f6c <_close_r>

08004e32 <__swbuf_r>:
 8004e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e34:	460e      	mov	r6, r1
 8004e36:	4614      	mov	r4, r2
 8004e38:	4605      	mov	r5, r0
 8004e3a:	b118      	cbz	r0, 8004e44 <__swbuf_r+0x12>
 8004e3c:	6a03      	ldr	r3, [r0, #32]
 8004e3e:	b90b      	cbnz	r3, 8004e44 <__swbuf_r+0x12>
 8004e40:	f7ff ff0e 	bl	8004c60 <__sinit>
 8004e44:	69a3      	ldr	r3, [r4, #24]
 8004e46:	60a3      	str	r3, [r4, #8]
 8004e48:	89a3      	ldrh	r3, [r4, #12]
 8004e4a:	071a      	lsls	r2, r3, #28
 8004e4c:	d501      	bpl.n	8004e52 <__swbuf_r+0x20>
 8004e4e:	6923      	ldr	r3, [r4, #16]
 8004e50:	b943      	cbnz	r3, 8004e64 <__swbuf_r+0x32>
 8004e52:	4621      	mov	r1, r4
 8004e54:	4628      	mov	r0, r5
 8004e56:	f000 f82b 	bl	8004eb0 <__swsetup_r>
 8004e5a:	b118      	cbz	r0, 8004e64 <__swbuf_r+0x32>
 8004e5c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004e60:	4638      	mov	r0, r7
 8004e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e64:	6823      	ldr	r3, [r4, #0]
 8004e66:	6922      	ldr	r2, [r4, #16]
 8004e68:	1a98      	subs	r0, r3, r2
 8004e6a:	6963      	ldr	r3, [r4, #20]
 8004e6c:	b2f6      	uxtb	r6, r6
 8004e6e:	4283      	cmp	r3, r0
 8004e70:	4637      	mov	r7, r6
 8004e72:	dc05      	bgt.n	8004e80 <__swbuf_r+0x4e>
 8004e74:	4621      	mov	r1, r4
 8004e76:	4628      	mov	r0, r5
 8004e78:	f000 fd44 	bl	8005904 <_fflush_r>
 8004e7c:	2800      	cmp	r0, #0
 8004e7e:	d1ed      	bne.n	8004e5c <__swbuf_r+0x2a>
 8004e80:	68a3      	ldr	r3, [r4, #8]
 8004e82:	3b01      	subs	r3, #1
 8004e84:	60a3      	str	r3, [r4, #8]
 8004e86:	6823      	ldr	r3, [r4, #0]
 8004e88:	1c5a      	adds	r2, r3, #1
 8004e8a:	6022      	str	r2, [r4, #0]
 8004e8c:	701e      	strb	r6, [r3, #0]
 8004e8e:	6962      	ldr	r2, [r4, #20]
 8004e90:	1c43      	adds	r3, r0, #1
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d004      	beq.n	8004ea0 <__swbuf_r+0x6e>
 8004e96:	89a3      	ldrh	r3, [r4, #12]
 8004e98:	07db      	lsls	r3, r3, #31
 8004e9a:	d5e1      	bpl.n	8004e60 <__swbuf_r+0x2e>
 8004e9c:	2e0a      	cmp	r6, #10
 8004e9e:	d1df      	bne.n	8004e60 <__swbuf_r+0x2e>
 8004ea0:	4621      	mov	r1, r4
 8004ea2:	4628      	mov	r0, r5
 8004ea4:	f000 fd2e 	bl	8005904 <_fflush_r>
 8004ea8:	2800      	cmp	r0, #0
 8004eaa:	d0d9      	beq.n	8004e60 <__swbuf_r+0x2e>
 8004eac:	e7d6      	b.n	8004e5c <__swbuf_r+0x2a>
	...

08004eb0 <__swsetup_r>:
 8004eb0:	b538      	push	{r3, r4, r5, lr}
 8004eb2:	4b29      	ldr	r3, [pc, #164]	@ (8004f58 <__swsetup_r+0xa8>)
 8004eb4:	4605      	mov	r5, r0
 8004eb6:	6818      	ldr	r0, [r3, #0]
 8004eb8:	460c      	mov	r4, r1
 8004eba:	b118      	cbz	r0, 8004ec4 <__swsetup_r+0x14>
 8004ebc:	6a03      	ldr	r3, [r0, #32]
 8004ebe:	b90b      	cbnz	r3, 8004ec4 <__swsetup_r+0x14>
 8004ec0:	f7ff fece 	bl	8004c60 <__sinit>
 8004ec4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ec8:	0719      	lsls	r1, r3, #28
 8004eca:	d422      	bmi.n	8004f12 <__swsetup_r+0x62>
 8004ecc:	06da      	lsls	r2, r3, #27
 8004ece:	d407      	bmi.n	8004ee0 <__swsetup_r+0x30>
 8004ed0:	2209      	movs	r2, #9
 8004ed2:	602a      	str	r2, [r5, #0]
 8004ed4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ed8:	81a3      	strh	r3, [r4, #12]
 8004eda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ede:	e033      	b.n	8004f48 <__swsetup_r+0x98>
 8004ee0:	0758      	lsls	r0, r3, #29
 8004ee2:	d512      	bpl.n	8004f0a <__swsetup_r+0x5a>
 8004ee4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ee6:	b141      	cbz	r1, 8004efa <__swsetup_r+0x4a>
 8004ee8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004eec:	4299      	cmp	r1, r3
 8004eee:	d002      	beq.n	8004ef6 <__swsetup_r+0x46>
 8004ef0:	4628      	mov	r0, r5
 8004ef2:	f000 f8bd 	bl	8005070 <_free_r>
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	6363      	str	r3, [r4, #52]	@ 0x34
 8004efa:	89a3      	ldrh	r3, [r4, #12]
 8004efc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004f00:	81a3      	strh	r3, [r4, #12]
 8004f02:	2300      	movs	r3, #0
 8004f04:	6063      	str	r3, [r4, #4]
 8004f06:	6923      	ldr	r3, [r4, #16]
 8004f08:	6023      	str	r3, [r4, #0]
 8004f0a:	89a3      	ldrh	r3, [r4, #12]
 8004f0c:	f043 0308 	orr.w	r3, r3, #8
 8004f10:	81a3      	strh	r3, [r4, #12]
 8004f12:	6923      	ldr	r3, [r4, #16]
 8004f14:	b94b      	cbnz	r3, 8004f2a <__swsetup_r+0x7a>
 8004f16:	89a3      	ldrh	r3, [r4, #12]
 8004f18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004f1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f20:	d003      	beq.n	8004f2a <__swsetup_r+0x7a>
 8004f22:	4621      	mov	r1, r4
 8004f24:	4628      	mov	r0, r5
 8004f26:	f000 fd3b 	bl	80059a0 <__smakebuf_r>
 8004f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f2e:	f013 0201 	ands.w	r2, r3, #1
 8004f32:	d00a      	beq.n	8004f4a <__swsetup_r+0x9a>
 8004f34:	2200      	movs	r2, #0
 8004f36:	60a2      	str	r2, [r4, #8]
 8004f38:	6962      	ldr	r2, [r4, #20]
 8004f3a:	4252      	negs	r2, r2
 8004f3c:	61a2      	str	r2, [r4, #24]
 8004f3e:	6922      	ldr	r2, [r4, #16]
 8004f40:	b942      	cbnz	r2, 8004f54 <__swsetup_r+0xa4>
 8004f42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004f46:	d1c5      	bne.n	8004ed4 <__swsetup_r+0x24>
 8004f48:	bd38      	pop	{r3, r4, r5, pc}
 8004f4a:	0799      	lsls	r1, r3, #30
 8004f4c:	bf58      	it	pl
 8004f4e:	6962      	ldrpl	r2, [r4, #20]
 8004f50:	60a2      	str	r2, [r4, #8]
 8004f52:	e7f4      	b.n	8004f3e <__swsetup_r+0x8e>
 8004f54:	2000      	movs	r0, #0
 8004f56:	e7f7      	b.n	8004f48 <__swsetup_r+0x98>
 8004f58:	20000020 	.word	0x20000020

08004f5c <memset>:
 8004f5c:	4402      	add	r2, r0
 8004f5e:	4603      	mov	r3, r0
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d100      	bne.n	8004f66 <memset+0xa>
 8004f64:	4770      	bx	lr
 8004f66:	f803 1b01 	strb.w	r1, [r3], #1
 8004f6a:	e7f9      	b.n	8004f60 <memset+0x4>

08004f6c <_close_r>:
 8004f6c:	b538      	push	{r3, r4, r5, lr}
 8004f6e:	4d06      	ldr	r5, [pc, #24]	@ (8004f88 <_close_r+0x1c>)
 8004f70:	2300      	movs	r3, #0
 8004f72:	4604      	mov	r4, r0
 8004f74:	4608      	mov	r0, r1
 8004f76:	602b      	str	r3, [r5, #0]
 8004f78:	f7fb fd81 	bl	8000a7e <_close>
 8004f7c:	1c43      	adds	r3, r0, #1
 8004f7e:	d102      	bne.n	8004f86 <_close_r+0x1a>
 8004f80:	682b      	ldr	r3, [r5, #0]
 8004f82:	b103      	cbz	r3, 8004f86 <_close_r+0x1a>
 8004f84:	6023      	str	r3, [r4, #0]
 8004f86:	bd38      	pop	{r3, r4, r5, pc}
 8004f88:	20004b74 	.word	0x20004b74

08004f8c <_lseek_r>:
 8004f8c:	b538      	push	{r3, r4, r5, lr}
 8004f8e:	4d07      	ldr	r5, [pc, #28]	@ (8004fac <_lseek_r+0x20>)
 8004f90:	4604      	mov	r4, r0
 8004f92:	4608      	mov	r0, r1
 8004f94:	4611      	mov	r1, r2
 8004f96:	2200      	movs	r2, #0
 8004f98:	602a      	str	r2, [r5, #0]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	f7fb fd96 	bl	8000acc <_lseek>
 8004fa0:	1c43      	adds	r3, r0, #1
 8004fa2:	d102      	bne.n	8004faa <_lseek_r+0x1e>
 8004fa4:	682b      	ldr	r3, [r5, #0]
 8004fa6:	b103      	cbz	r3, 8004faa <_lseek_r+0x1e>
 8004fa8:	6023      	str	r3, [r4, #0]
 8004faa:	bd38      	pop	{r3, r4, r5, pc}
 8004fac:	20004b74 	.word	0x20004b74

08004fb0 <_read_r>:
 8004fb0:	b538      	push	{r3, r4, r5, lr}
 8004fb2:	4d07      	ldr	r5, [pc, #28]	@ (8004fd0 <_read_r+0x20>)
 8004fb4:	4604      	mov	r4, r0
 8004fb6:	4608      	mov	r0, r1
 8004fb8:	4611      	mov	r1, r2
 8004fba:	2200      	movs	r2, #0
 8004fbc:	602a      	str	r2, [r5, #0]
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	f7fb fd24 	bl	8000a0c <_read>
 8004fc4:	1c43      	adds	r3, r0, #1
 8004fc6:	d102      	bne.n	8004fce <_read_r+0x1e>
 8004fc8:	682b      	ldr	r3, [r5, #0]
 8004fca:	b103      	cbz	r3, 8004fce <_read_r+0x1e>
 8004fcc:	6023      	str	r3, [r4, #0]
 8004fce:	bd38      	pop	{r3, r4, r5, pc}
 8004fd0:	20004b74 	.word	0x20004b74

08004fd4 <_write_r>:
 8004fd4:	b538      	push	{r3, r4, r5, lr}
 8004fd6:	4d07      	ldr	r5, [pc, #28]	@ (8004ff4 <_write_r+0x20>)
 8004fd8:	4604      	mov	r4, r0
 8004fda:	4608      	mov	r0, r1
 8004fdc:	4611      	mov	r1, r2
 8004fde:	2200      	movs	r2, #0
 8004fe0:	602a      	str	r2, [r5, #0]
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	f7fb fd2f 	bl	8000a46 <_write>
 8004fe8:	1c43      	adds	r3, r0, #1
 8004fea:	d102      	bne.n	8004ff2 <_write_r+0x1e>
 8004fec:	682b      	ldr	r3, [r5, #0]
 8004fee:	b103      	cbz	r3, 8004ff2 <_write_r+0x1e>
 8004ff0:	6023      	str	r3, [r4, #0]
 8004ff2:	bd38      	pop	{r3, r4, r5, pc}
 8004ff4:	20004b74 	.word	0x20004b74

08004ff8 <__errno>:
 8004ff8:	4b01      	ldr	r3, [pc, #4]	@ (8005000 <__errno+0x8>)
 8004ffa:	6818      	ldr	r0, [r3, #0]
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	20000020 	.word	0x20000020

08005004 <__libc_init_array>:
 8005004:	b570      	push	{r4, r5, r6, lr}
 8005006:	4d0d      	ldr	r5, [pc, #52]	@ (800503c <__libc_init_array+0x38>)
 8005008:	4c0d      	ldr	r4, [pc, #52]	@ (8005040 <__libc_init_array+0x3c>)
 800500a:	1b64      	subs	r4, r4, r5
 800500c:	10a4      	asrs	r4, r4, #2
 800500e:	2600      	movs	r6, #0
 8005010:	42a6      	cmp	r6, r4
 8005012:	d109      	bne.n	8005028 <__libc_init_array+0x24>
 8005014:	4d0b      	ldr	r5, [pc, #44]	@ (8005044 <__libc_init_array+0x40>)
 8005016:	4c0c      	ldr	r4, [pc, #48]	@ (8005048 <__libc_init_array+0x44>)
 8005018:	f000 fd30 	bl	8005a7c <_init>
 800501c:	1b64      	subs	r4, r4, r5
 800501e:	10a4      	asrs	r4, r4, #2
 8005020:	2600      	movs	r6, #0
 8005022:	42a6      	cmp	r6, r4
 8005024:	d105      	bne.n	8005032 <__libc_init_array+0x2e>
 8005026:	bd70      	pop	{r4, r5, r6, pc}
 8005028:	f855 3b04 	ldr.w	r3, [r5], #4
 800502c:	4798      	blx	r3
 800502e:	3601      	adds	r6, #1
 8005030:	e7ee      	b.n	8005010 <__libc_init_array+0xc>
 8005032:	f855 3b04 	ldr.w	r3, [r5], #4
 8005036:	4798      	blx	r3
 8005038:	3601      	adds	r6, #1
 800503a:	e7f2      	b.n	8005022 <__libc_init_array+0x1e>
 800503c:	08005bb8 	.word	0x08005bb8
 8005040:	08005bb8 	.word	0x08005bb8
 8005044:	08005bb8 	.word	0x08005bb8
 8005048:	08005bbc 	.word	0x08005bbc

0800504c <__retarget_lock_init_recursive>:
 800504c:	4770      	bx	lr

0800504e <__retarget_lock_acquire_recursive>:
 800504e:	4770      	bx	lr

08005050 <__retarget_lock_release_recursive>:
 8005050:	4770      	bx	lr

08005052 <memcpy>:
 8005052:	440a      	add	r2, r1
 8005054:	4291      	cmp	r1, r2
 8005056:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800505a:	d100      	bne.n	800505e <memcpy+0xc>
 800505c:	4770      	bx	lr
 800505e:	b510      	push	{r4, lr}
 8005060:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005064:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005068:	4291      	cmp	r1, r2
 800506a:	d1f9      	bne.n	8005060 <memcpy+0xe>
 800506c:	bd10      	pop	{r4, pc}
	...

08005070 <_free_r>:
 8005070:	b538      	push	{r3, r4, r5, lr}
 8005072:	4605      	mov	r5, r0
 8005074:	2900      	cmp	r1, #0
 8005076:	d041      	beq.n	80050fc <_free_r+0x8c>
 8005078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800507c:	1f0c      	subs	r4, r1, #4
 800507e:	2b00      	cmp	r3, #0
 8005080:	bfb8      	it	lt
 8005082:	18e4      	addlt	r4, r4, r3
 8005084:	f000 f8e0 	bl	8005248 <__malloc_lock>
 8005088:	4a1d      	ldr	r2, [pc, #116]	@ (8005100 <_free_r+0x90>)
 800508a:	6813      	ldr	r3, [r2, #0]
 800508c:	b933      	cbnz	r3, 800509c <_free_r+0x2c>
 800508e:	6063      	str	r3, [r4, #4]
 8005090:	6014      	str	r4, [r2, #0]
 8005092:	4628      	mov	r0, r5
 8005094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005098:	f000 b8dc 	b.w	8005254 <__malloc_unlock>
 800509c:	42a3      	cmp	r3, r4
 800509e:	d908      	bls.n	80050b2 <_free_r+0x42>
 80050a0:	6820      	ldr	r0, [r4, #0]
 80050a2:	1821      	adds	r1, r4, r0
 80050a4:	428b      	cmp	r3, r1
 80050a6:	bf01      	itttt	eq
 80050a8:	6819      	ldreq	r1, [r3, #0]
 80050aa:	685b      	ldreq	r3, [r3, #4]
 80050ac:	1809      	addeq	r1, r1, r0
 80050ae:	6021      	streq	r1, [r4, #0]
 80050b0:	e7ed      	b.n	800508e <_free_r+0x1e>
 80050b2:	461a      	mov	r2, r3
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	b10b      	cbz	r3, 80050bc <_free_r+0x4c>
 80050b8:	42a3      	cmp	r3, r4
 80050ba:	d9fa      	bls.n	80050b2 <_free_r+0x42>
 80050bc:	6811      	ldr	r1, [r2, #0]
 80050be:	1850      	adds	r0, r2, r1
 80050c0:	42a0      	cmp	r0, r4
 80050c2:	d10b      	bne.n	80050dc <_free_r+0x6c>
 80050c4:	6820      	ldr	r0, [r4, #0]
 80050c6:	4401      	add	r1, r0
 80050c8:	1850      	adds	r0, r2, r1
 80050ca:	4283      	cmp	r3, r0
 80050cc:	6011      	str	r1, [r2, #0]
 80050ce:	d1e0      	bne.n	8005092 <_free_r+0x22>
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	6053      	str	r3, [r2, #4]
 80050d6:	4408      	add	r0, r1
 80050d8:	6010      	str	r0, [r2, #0]
 80050da:	e7da      	b.n	8005092 <_free_r+0x22>
 80050dc:	d902      	bls.n	80050e4 <_free_r+0x74>
 80050de:	230c      	movs	r3, #12
 80050e0:	602b      	str	r3, [r5, #0]
 80050e2:	e7d6      	b.n	8005092 <_free_r+0x22>
 80050e4:	6820      	ldr	r0, [r4, #0]
 80050e6:	1821      	adds	r1, r4, r0
 80050e8:	428b      	cmp	r3, r1
 80050ea:	bf04      	itt	eq
 80050ec:	6819      	ldreq	r1, [r3, #0]
 80050ee:	685b      	ldreq	r3, [r3, #4]
 80050f0:	6063      	str	r3, [r4, #4]
 80050f2:	bf04      	itt	eq
 80050f4:	1809      	addeq	r1, r1, r0
 80050f6:	6021      	streq	r1, [r4, #0]
 80050f8:	6054      	str	r4, [r2, #4]
 80050fa:	e7ca      	b.n	8005092 <_free_r+0x22>
 80050fc:	bd38      	pop	{r3, r4, r5, pc}
 80050fe:	bf00      	nop
 8005100:	20004b80 	.word	0x20004b80

08005104 <sbrk_aligned>:
 8005104:	b570      	push	{r4, r5, r6, lr}
 8005106:	4e0f      	ldr	r6, [pc, #60]	@ (8005144 <sbrk_aligned+0x40>)
 8005108:	460c      	mov	r4, r1
 800510a:	6831      	ldr	r1, [r6, #0]
 800510c:	4605      	mov	r5, r0
 800510e:	b911      	cbnz	r1, 8005116 <sbrk_aligned+0x12>
 8005110:	f000 fca4 	bl	8005a5c <_sbrk_r>
 8005114:	6030      	str	r0, [r6, #0]
 8005116:	4621      	mov	r1, r4
 8005118:	4628      	mov	r0, r5
 800511a:	f000 fc9f 	bl	8005a5c <_sbrk_r>
 800511e:	1c43      	adds	r3, r0, #1
 8005120:	d103      	bne.n	800512a <sbrk_aligned+0x26>
 8005122:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005126:	4620      	mov	r0, r4
 8005128:	bd70      	pop	{r4, r5, r6, pc}
 800512a:	1cc4      	adds	r4, r0, #3
 800512c:	f024 0403 	bic.w	r4, r4, #3
 8005130:	42a0      	cmp	r0, r4
 8005132:	d0f8      	beq.n	8005126 <sbrk_aligned+0x22>
 8005134:	1a21      	subs	r1, r4, r0
 8005136:	4628      	mov	r0, r5
 8005138:	f000 fc90 	bl	8005a5c <_sbrk_r>
 800513c:	3001      	adds	r0, #1
 800513e:	d1f2      	bne.n	8005126 <sbrk_aligned+0x22>
 8005140:	e7ef      	b.n	8005122 <sbrk_aligned+0x1e>
 8005142:	bf00      	nop
 8005144:	20004b7c 	.word	0x20004b7c

08005148 <_malloc_r>:
 8005148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800514c:	1ccd      	adds	r5, r1, #3
 800514e:	f025 0503 	bic.w	r5, r5, #3
 8005152:	3508      	adds	r5, #8
 8005154:	2d0c      	cmp	r5, #12
 8005156:	bf38      	it	cc
 8005158:	250c      	movcc	r5, #12
 800515a:	2d00      	cmp	r5, #0
 800515c:	4606      	mov	r6, r0
 800515e:	db01      	blt.n	8005164 <_malloc_r+0x1c>
 8005160:	42a9      	cmp	r1, r5
 8005162:	d904      	bls.n	800516e <_malloc_r+0x26>
 8005164:	230c      	movs	r3, #12
 8005166:	6033      	str	r3, [r6, #0]
 8005168:	2000      	movs	r0, #0
 800516a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800516e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005244 <_malloc_r+0xfc>
 8005172:	f000 f869 	bl	8005248 <__malloc_lock>
 8005176:	f8d8 3000 	ldr.w	r3, [r8]
 800517a:	461c      	mov	r4, r3
 800517c:	bb44      	cbnz	r4, 80051d0 <_malloc_r+0x88>
 800517e:	4629      	mov	r1, r5
 8005180:	4630      	mov	r0, r6
 8005182:	f7ff ffbf 	bl	8005104 <sbrk_aligned>
 8005186:	1c43      	adds	r3, r0, #1
 8005188:	4604      	mov	r4, r0
 800518a:	d158      	bne.n	800523e <_malloc_r+0xf6>
 800518c:	f8d8 4000 	ldr.w	r4, [r8]
 8005190:	4627      	mov	r7, r4
 8005192:	2f00      	cmp	r7, #0
 8005194:	d143      	bne.n	800521e <_malloc_r+0xd6>
 8005196:	2c00      	cmp	r4, #0
 8005198:	d04b      	beq.n	8005232 <_malloc_r+0xea>
 800519a:	6823      	ldr	r3, [r4, #0]
 800519c:	4639      	mov	r1, r7
 800519e:	4630      	mov	r0, r6
 80051a0:	eb04 0903 	add.w	r9, r4, r3
 80051a4:	f000 fc5a 	bl	8005a5c <_sbrk_r>
 80051a8:	4581      	cmp	r9, r0
 80051aa:	d142      	bne.n	8005232 <_malloc_r+0xea>
 80051ac:	6821      	ldr	r1, [r4, #0]
 80051ae:	1a6d      	subs	r5, r5, r1
 80051b0:	4629      	mov	r1, r5
 80051b2:	4630      	mov	r0, r6
 80051b4:	f7ff ffa6 	bl	8005104 <sbrk_aligned>
 80051b8:	3001      	adds	r0, #1
 80051ba:	d03a      	beq.n	8005232 <_malloc_r+0xea>
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	442b      	add	r3, r5
 80051c0:	6023      	str	r3, [r4, #0]
 80051c2:	f8d8 3000 	ldr.w	r3, [r8]
 80051c6:	685a      	ldr	r2, [r3, #4]
 80051c8:	bb62      	cbnz	r2, 8005224 <_malloc_r+0xdc>
 80051ca:	f8c8 7000 	str.w	r7, [r8]
 80051ce:	e00f      	b.n	80051f0 <_malloc_r+0xa8>
 80051d0:	6822      	ldr	r2, [r4, #0]
 80051d2:	1b52      	subs	r2, r2, r5
 80051d4:	d420      	bmi.n	8005218 <_malloc_r+0xd0>
 80051d6:	2a0b      	cmp	r2, #11
 80051d8:	d917      	bls.n	800520a <_malloc_r+0xc2>
 80051da:	1961      	adds	r1, r4, r5
 80051dc:	42a3      	cmp	r3, r4
 80051de:	6025      	str	r5, [r4, #0]
 80051e0:	bf18      	it	ne
 80051e2:	6059      	strne	r1, [r3, #4]
 80051e4:	6863      	ldr	r3, [r4, #4]
 80051e6:	bf08      	it	eq
 80051e8:	f8c8 1000 	streq.w	r1, [r8]
 80051ec:	5162      	str	r2, [r4, r5]
 80051ee:	604b      	str	r3, [r1, #4]
 80051f0:	4630      	mov	r0, r6
 80051f2:	f000 f82f 	bl	8005254 <__malloc_unlock>
 80051f6:	f104 000b 	add.w	r0, r4, #11
 80051fa:	1d23      	adds	r3, r4, #4
 80051fc:	f020 0007 	bic.w	r0, r0, #7
 8005200:	1ac2      	subs	r2, r0, r3
 8005202:	bf1c      	itt	ne
 8005204:	1a1b      	subne	r3, r3, r0
 8005206:	50a3      	strne	r3, [r4, r2]
 8005208:	e7af      	b.n	800516a <_malloc_r+0x22>
 800520a:	6862      	ldr	r2, [r4, #4]
 800520c:	42a3      	cmp	r3, r4
 800520e:	bf0c      	ite	eq
 8005210:	f8c8 2000 	streq.w	r2, [r8]
 8005214:	605a      	strne	r2, [r3, #4]
 8005216:	e7eb      	b.n	80051f0 <_malloc_r+0xa8>
 8005218:	4623      	mov	r3, r4
 800521a:	6864      	ldr	r4, [r4, #4]
 800521c:	e7ae      	b.n	800517c <_malloc_r+0x34>
 800521e:	463c      	mov	r4, r7
 8005220:	687f      	ldr	r7, [r7, #4]
 8005222:	e7b6      	b.n	8005192 <_malloc_r+0x4a>
 8005224:	461a      	mov	r2, r3
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	42a3      	cmp	r3, r4
 800522a:	d1fb      	bne.n	8005224 <_malloc_r+0xdc>
 800522c:	2300      	movs	r3, #0
 800522e:	6053      	str	r3, [r2, #4]
 8005230:	e7de      	b.n	80051f0 <_malloc_r+0xa8>
 8005232:	230c      	movs	r3, #12
 8005234:	6033      	str	r3, [r6, #0]
 8005236:	4630      	mov	r0, r6
 8005238:	f000 f80c 	bl	8005254 <__malloc_unlock>
 800523c:	e794      	b.n	8005168 <_malloc_r+0x20>
 800523e:	6005      	str	r5, [r0, #0]
 8005240:	e7d6      	b.n	80051f0 <_malloc_r+0xa8>
 8005242:	bf00      	nop
 8005244:	20004b80 	.word	0x20004b80

08005248 <__malloc_lock>:
 8005248:	4801      	ldr	r0, [pc, #4]	@ (8005250 <__malloc_lock+0x8>)
 800524a:	f7ff bf00 	b.w	800504e <__retarget_lock_acquire_recursive>
 800524e:	bf00      	nop
 8005250:	20004b78 	.word	0x20004b78

08005254 <__malloc_unlock>:
 8005254:	4801      	ldr	r0, [pc, #4]	@ (800525c <__malloc_unlock+0x8>)
 8005256:	f7ff befb 	b.w	8005050 <__retarget_lock_release_recursive>
 800525a:	bf00      	nop
 800525c:	20004b78 	.word	0x20004b78

08005260 <__sfputc_r>:
 8005260:	6893      	ldr	r3, [r2, #8]
 8005262:	3b01      	subs	r3, #1
 8005264:	2b00      	cmp	r3, #0
 8005266:	b410      	push	{r4}
 8005268:	6093      	str	r3, [r2, #8]
 800526a:	da08      	bge.n	800527e <__sfputc_r+0x1e>
 800526c:	6994      	ldr	r4, [r2, #24]
 800526e:	42a3      	cmp	r3, r4
 8005270:	db01      	blt.n	8005276 <__sfputc_r+0x16>
 8005272:	290a      	cmp	r1, #10
 8005274:	d103      	bne.n	800527e <__sfputc_r+0x1e>
 8005276:	f85d 4b04 	ldr.w	r4, [sp], #4
 800527a:	f7ff bdda 	b.w	8004e32 <__swbuf_r>
 800527e:	6813      	ldr	r3, [r2, #0]
 8005280:	1c58      	adds	r0, r3, #1
 8005282:	6010      	str	r0, [r2, #0]
 8005284:	7019      	strb	r1, [r3, #0]
 8005286:	4608      	mov	r0, r1
 8005288:	f85d 4b04 	ldr.w	r4, [sp], #4
 800528c:	4770      	bx	lr

0800528e <__sfputs_r>:
 800528e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005290:	4606      	mov	r6, r0
 8005292:	460f      	mov	r7, r1
 8005294:	4614      	mov	r4, r2
 8005296:	18d5      	adds	r5, r2, r3
 8005298:	42ac      	cmp	r4, r5
 800529a:	d101      	bne.n	80052a0 <__sfputs_r+0x12>
 800529c:	2000      	movs	r0, #0
 800529e:	e007      	b.n	80052b0 <__sfputs_r+0x22>
 80052a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052a4:	463a      	mov	r2, r7
 80052a6:	4630      	mov	r0, r6
 80052a8:	f7ff ffda 	bl	8005260 <__sfputc_r>
 80052ac:	1c43      	adds	r3, r0, #1
 80052ae:	d1f3      	bne.n	8005298 <__sfputs_r+0xa>
 80052b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080052b4 <_vfiprintf_r>:
 80052b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b8:	460d      	mov	r5, r1
 80052ba:	b09d      	sub	sp, #116	@ 0x74
 80052bc:	4614      	mov	r4, r2
 80052be:	4698      	mov	r8, r3
 80052c0:	4606      	mov	r6, r0
 80052c2:	b118      	cbz	r0, 80052cc <_vfiprintf_r+0x18>
 80052c4:	6a03      	ldr	r3, [r0, #32]
 80052c6:	b90b      	cbnz	r3, 80052cc <_vfiprintf_r+0x18>
 80052c8:	f7ff fcca 	bl	8004c60 <__sinit>
 80052cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80052ce:	07d9      	lsls	r1, r3, #31
 80052d0:	d405      	bmi.n	80052de <_vfiprintf_r+0x2a>
 80052d2:	89ab      	ldrh	r3, [r5, #12]
 80052d4:	059a      	lsls	r2, r3, #22
 80052d6:	d402      	bmi.n	80052de <_vfiprintf_r+0x2a>
 80052d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80052da:	f7ff feb8 	bl	800504e <__retarget_lock_acquire_recursive>
 80052de:	89ab      	ldrh	r3, [r5, #12]
 80052e0:	071b      	lsls	r3, r3, #28
 80052e2:	d501      	bpl.n	80052e8 <_vfiprintf_r+0x34>
 80052e4:	692b      	ldr	r3, [r5, #16]
 80052e6:	b99b      	cbnz	r3, 8005310 <_vfiprintf_r+0x5c>
 80052e8:	4629      	mov	r1, r5
 80052ea:	4630      	mov	r0, r6
 80052ec:	f7ff fde0 	bl	8004eb0 <__swsetup_r>
 80052f0:	b170      	cbz	r0, 8005310 <_vfiprintf_r+0x5c>
 80052f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80052f4:	07dc      	lsls	r4, r3, #31
 80052f6:	d504      	bpl.n	8005302 <_vfiprintf_r+0x4e>
 80052f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052fc:	b01d      	add	sp, #116	@ 0x74
 80052fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005302:	89ab      	ldrh	r3, [r5, #12]
 8005304:	0598      	lsls	r0, r3, #22
 8005306:	d4f7      	bmi.n	80052f8 <_vfiprintf_r+0x44>
 8005308:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800530a:	f7ff fea1 	bl	8005050 <__retarget_lock_release_recursive>
 800530e:	e7f3      	b.n	80052f8 <_vfiprintf_r+0x44>
 8005310:	2300      	movs	r3, #0
 8005312:	9309      	str	r3, [sp, #36]	@ 0x24
 8005314:	2320      	movs	r3, #32
 8005316:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800531a:	f8cd 800c 	str.w	r8, [sp, #12]
 800531e:	2330      	movs	r3, #48	@ 0x30
 8005320:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80054d0 <_vfiprintf_r+0x21c>
 8005324:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005328:	f04f 0901 	mov.w	r9, #1
 800532c:	4623      	mov	r3, r4
 800532e:	469a      	mov	sl, r3
 8005330:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005334:	b10a      	cbz	r2, 800533a <_vfiprintf_r+0x86>
 8005336:	2a25      	cmp	r2, #37	@ 0x25
 8005338:	d1f9      	bne.n	800532e <_vfiprintf_r+0x7a>
 800533a:	ebba 0b04 	subs.w	fp, sl, r4
 800533e:	d00b      	beq.n	8005358 <_vfiprintf_r+0xa4>
 8005340:	465b      	mov	r3, fp
 8005342:	4622      	mov	r2, r4
 8005344:	4629      	mov	r1, r5
 8005346:	4630      	mov	r0, r6
 8005348:	f7ff ffa1 	bl	800528e <__sfputs_r>
 800534c:	3001      	adds	r0, #1
 800534e:	f000 80a7 	beq.w	80054a0 <_vfiprintf_r+0x1ec>
 8005352:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005354:	445a      	add	r2, fp
 8005356:	9209      	str	r2, [sp, #36]	@ 0x24
 8005358:	f89a 3000 	ldrb.w	r3, [sl]
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 809f 	beq.w	80054a0 <_vfiprintf_r+0x1ec>
 8005362:	2300      	movs	r3, #0
 8005364:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005368:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800536c:	f10a 0a01 	add.w	sl, sl, #1
 8005370:	9304      	str	r3, [sp, #16]
 8005372:	9307      	str	r3, [sp, #28]
 8005374:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005378:	931a      	str	r3, [sp, #104]	@ 0x68
 800537a:	4654      	mov	r4, sl
 800537c:	2205      	movs	r2, #5
 800537e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005382:	4853      	ldr	r0, [pc, #332]	@ (80054d0 <_vfiprintf_r+0x21c>)
 8005384:	f7fa ff2c 	bl	80001e0 <memchr>
 8005388:	9a04      	ldr	r2, [sp, #16]
 800538a:	b9d8      	cbnz	r0, 80053c4 <_vfiprintf_r+0x110>
 800538c:	06d1      	lsls	r1, r2, #27
 800538e:	bf44      	itt	mi
 8005390:	2320      	movmi	r3, #32
 8005392:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005396:	0713      	lsls	r3, r2, #28
 8005398:	bf44      	itt	mi
 800539a:	232b      	movmi	r3, #43	@ 0x2b
 800539c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80053a0:	f89a 3000 	ldrb.w	r3, [sl]
 80053a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80053a6:	d015      	beq.n	80053d4 <_vfiprintf_r+0x120>
 80053a8:	9a07      	ldr	r2, [sp, #28]
 80053aa:	4654      	mov	r4, sl
 80053ac:	2000      	movs	r0, #0
 80053ae:	f04f 0c0a 	mov.w	ip, #10
 80053b2:	4621      	mov	r1, r4
 80053b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053b8:	3b30      	subs	r3, #48	@ 0x30
 80053ba:	2b09      	cmp	r3, #9
 80053bc:	d94b      	bls.n	8005456 <_vfiprintf_r+0x1a2>
 80053be:	b1b0      	cbz	r0, 80053ee <_vfiprintf_r+0x13a>
 80053c0:	9207      	str	r2, [sp, #28]
 80053c2:	e014      	b.n	80053ee <_vfiprintf_r+0x13a>
 80053c4:	eba0 0308 	sub.w	r3, r0, r8
 80053c8:	fa09 f303 	lsl.w	r3, r9, r3
 80053cc:	4313      	orrs	r3, r2
 80053ce:	9304      	str	r3, [sp, #16]
 80053d0:	46a2      	mov	sl, r4
 80053d2:	e7d2      	b.n	800537a <_vfiprintf_r+0xc6>
 80053d4:	9b03      	ldr	r3, [sp, #12]
 80053d6:	1d19      	adds	r1, r3, #4
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	9103      	str	r1, [sp, #12]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	bfbb      	ittet	lt
 80053e0:	425b      	neglt	r3, r3
 80053e2:	f042 0202 	orrlt.w	r2, r2, #2
 80053e6:	9307      	strge	r3, [sp, #28]
 80053e8:	9307      	strlt	r3, [sp, #28]
 80053ea:	bfb8      	it	lt
 80053ec:	9204      	strlt	r2, [sp, #16]
 80053ee:	7823      	ldrb	r3, [r4, #0]
 80053f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80053f2:	d10a      	bne.n	800540a <_vfiprintf_r+0x156>
 80053f4:	7863      	ldrb	r3, [r4, #1]
 80053f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80053f8:	d132      	bne.n	8005460 <_vfiprintf_r+0x1ac>
 80053fa:	9b03      	ldr	r3, [sp, #12]
 80053fc:	1d1a      	adds	r2, r3, #4
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	9203      	str	r2, [sp, #12]
 8005402:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005406:	3402      	adds	r4, #2
 8005408:	9305      	str	r3, [sp, #20]
 800540a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80054e0 <_vfiprintf_r+0x22c>
 800540e:	7821      	ldrb	r1, [r4, #0]
 8005410:	2203      	movs	r2, #3
 8005412:	4650      	mov	r0, sl
 8005414:	f7fa fee4 	bl	80001e0 <memchr>
 8005418:	b138      	cbz	r0, 800542a <_vfiprintf_r+0x176>
 800541a:	9b04      	ldr	r3, [sp, #16]
 800541c:	eba0 000a 	sub.w	r0, r0, sl
 8005420:	2240      	movs	r2, #64	@ 0x40
 8005422:	4082      	lsls	r2, r0
 8005424:	4313      	orrs	r3, r2
 8005426:	3401      	adds	r4, #1
 8005428:	9304      	str	r3, [sp, #16]
 800542a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800542e:	4829      	ldr	r0, [pc, #164]	@ (80054d4 <_vfiprintf_r+0x220>)
 8005430:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005434:	2206      	movs	r2, #6
 8005436:	f7fa fed3 	bl	80001e0 <memchr>
 800543a:	2800      	cmp	r0, #0
 800543c:	d03f      	beq.n	80054be <_vfiprintf_r+0x20a>
 800543e:	4b26      	ldr	r3, [pc, #152]	@ (80054d8 <_vfiprintf_r+0x224>)
 8005440:	bb1b      	cbnz	r3, 800548a <_vfiprintf_r+0x1d6>
 8005442:	9b03      	ldr	r3, [sp, #12]
 8005444:	3307      	adds	r3, #7
 8005446:	f023 0307 	bic.w	r3, r3, #7
 800544a:	3308      	adds	r3, #8
 800544c:	9303      	str	r3, [sp, #12]
 800544e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005450:	443b      	add	r3, r7
 8005452:	9309      	str	r3, [sp, #36]	@ 0x24
 8005454:	e76a      	b.n	800532c <_vfiprintf_r+0x78>
 8005456:	fb0c 3202 	mla	r2, ip, r2, r3
 800545a:	460c      	mov	r4, r1
 800545c:	2001      	movs	r0, #1
 800545e:	e7a8      	b.n	80053b2 <_vfiprintf_r+0xfe>
 8005460:	2300      	movs	r3, #0
 8005462:	3401      	adds	r4, #1
 8005464:	9305      	str	r3, [sp, #20]
 8005466:	4619      	mov	r1, r3
 8005468:	f04f 0c0a 	mov.w	ip, #10
 800546c:	4620      	mov	r0, r4
 800546e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005472:	3a30      	subs	r2, #48	@ 0x30
 8005474:	2a09      	cmp	r2, #9
 8005476:	d903      	bls.n	8005480 <_vfiprintf_r+0x1cc>
 8005478:	2b00      	cmp	r3, #0
 800547a:	d0c6      	beq.n	800540a <_vfiprintf_r+0x156>
 800547c:	9105      	str	r1, [sp, #20]
 800547e:	e7c4      	b.n	800540a <_vfiprintf_r+0x156>
 8005480:	fb0c 2101 	mla	r1, ip, r1, r2
 8005484:	4604      	mov	r4, r0
 8005486:	2301      	movs	r3, #1
 8005488:	e7f0      	b.n	800546c <_vfiprintf_r+0x1b8>
 800548a:	ab03      	add	r3, sp, #12
 800548c:	9300      	str	r3, [sp, #0]
 800548e:	462a      	mov	r2, r5
 8005490:	4b12      	ldr	r3, [pc, #72]	@ (80054dc <_vfiprintf_r+0x228>)
 8005492:	a904      	add	r1, sp, #16
 8005494:	4630      	mov	r0, r6
 8005496:	f3af 8000 	nop.w
 800549a:	4607      	mov	r7, r0
 800549c:	1c78      	adds	r0, r7, #1
 800549e:	d1d6      	bne.n	800544e <_vfiprintf_r+0x19a>
 80054a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80054a2:	07d9      	lsls	r1, r3, #31
 80054a4:	d405      	bmi.n	80054b2 <_vfiprintf_r+0x1fe>
 80054a6:	89ab      	ldrh	r3, [r5, #12]
 80054a8:	059a      	lsls	r2, r3, #22
 80054aa:	d402      	bmi.n	80054b2 <_vfiprintf_r+0x1fe>
 80054ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80054ae:	f7ff fdcf 	bl	8005050 <__retarget_lock_release_recursive>
 80054b2:	89ab      	ldrh	r3, [r5, #12]
 80054b4:	065b      	lsls	r3, r3, #25
 80054b6:	f53f af1f 	bmi.w	80052f8 <_vfiprintf_r+0x44>
 80054ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054bc:	e71e      	b.n	80052fc <_vfiprintf_r+0x48>
 80054be:	ab03      	add	r3, sp, #12
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	462a      	mov	r2, r5
 80054c4:	4b05      	ldr	r3, [pc, #20]	@ (80054dc <_vfiprintf_r+0x228>)
 80054c6:	a904      	add	r1, sp, #16
 80054c8:	4630      	mov	r0, r6
 80054ca:	f000 f879 	bl	80055c0 <_printf_i>
 80054ce:	e7e4      	b.n	800549a <_vfiprintf_r+0x1e6>
 80054d0:	08005b7c 	.word	0x08005b7c
 80054d4:	08005b86 	.word	0x08005b86
 80054d8:	00000000 	.word	0x00000000
 80054dc:	0800528f 	.word	0x0800528f
 80054e0:	08005b82 	.word	0x08005b82

080054e4 <_printf_common>:
 80054e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054e8:	4616      	mov	r6, r2
 80054ea:	4698      	mov	r8, r3
 80054ec:	688a      	ldr	r2, [r1, #8]
 80054ee:	690b      	ldr	r3, [r1, #16]
 80054f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80054f4:	4293      	cmp	r3, r2
 80054f6:	bfb8      	it	lt
 80054f8:	4613      	movlt	r3, r2
 80054fa:	6033      	str	r3, [r6, #0]
 80054fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005500:	4607      	mov	r7, r0
 8005502:	460c      	mov	r4, r1
 8005504:	b10a      	cbz	r2, 800550a <_printf_common+0x26>
 8005506:	3301      	adds	r3, #1
 8005508:	6033      	str	r3, [r6, #0]
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	0699      	lsls	r1, r3, #26
 800550e:	bf42      	ittt	mi
 8005510:	6833      	ldrmi	r3, [r6, #0]
 8005512:	3302      	addmi	r3, #2
 8005514:	6033      	strmi	r3, [r6, #0]
 8005516:	6825      	ldr	r5, [r4, #0]
 8005518:	f015 0506 	ands.w	r5, r5, #6
 800551c:	d106      	bne.n	800552c <_printf_common+0x48>
 800551e:	f104 0a19 	add.w	sl, r4, #25
 8005522:	68e3      	ldr	r3, [r4, #12]
 8005524:	6832      	ldr	r2, [r6, #0]
 8005526:	1a9b      	subs	r3, r3, r2
 8005528:	42ab      	cmp	r3, r5
 800552a:	dc26      	bgt.n	800557a <_printf_common+0x96>
 800552c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005530:	6822      	ldr	r2, [r4, #0]
 8005532:	3b00      	subs	r3, #0
 8005534:	bf18      	it	ne
 8005536:	2301      	movne	r3, #1
 8005538:	0692      	lsls	r2, r2, #26
 800553a:	d42b      	bmi.n	8005594 <_printf_common+0xb0>
 800553c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005540:	4641      	mov	r1, r8
 8005542:	4638      	mov	r0, r7
 8005544:	47c8      	blx	r9
 8005546:	3001      	adds	r0, #1
 8005548:	d01e      	beq.n	8005588 <_printf_common+0xa4>
 800554a:	6823      	ldr	r3, [r4, #0]
 800554c:	6922      	ldr	r2, [r4, #16]
 800554e:	f003 0306 	and.w	r3, r3, #6
 8005552:	2b04      	cmp	r3, #4
 8005554:	bf02      	ittt	eq
 8005556:	68e5      	ldreq	r5, [r4, #12]
 8005558:	6833      	ldreq	r3, [r6, #0]
 800555a:	1aed      	subeq	r5, r5, r3
 800555c:	68a3      	ldr	r3, [r4, #8]
 800555e:	bf0c      	ite	eq
 8005560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005564:	2500      	movne	r5, #0
 8005566:	4293      	cmp	r3, r2
 8005568:	bfc4      	itt	gt
 800556a:	1a9b      	subgt	r3, r3, r2
 800556c:	18ed      	addgt	r5, r5, r3
 800556e:	2600      	movs	r6, #0
 8005570:	341a      	adds	r4, #26
 8005572:	42b5      	cmp	r5, r6
 8005574:	d11a      	bne.n	80055ac <_printf_common+0xc8>
 8005576:	2000      	movs	r0, #0
 8005578:	e008      	b.n	800558c <_printf_common+0xa8>
 800557a:	2301      	movs	r3, #1
 800557c:	4652      	mov	r2, sl
 800557e:	4641      	mov	r1, r8
 8005580:	4638      	mov	r0, r7
 8005582:	47c8      	blx	r9
 8005584:	3001      	adds	r0, #1
 8005586:	d103      	bne.n	8005590 <_printf_common+0xac>
 8005588:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800558c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005590:	3501      	adds	r5, #1
 8005592:	e7c6      	b.n	8005522 <_printf_common+0x3e>
 8005594:	18e1      	adds	r1, r4, r3
 8005596:	1c5a      	adds	r2, r3, #1
 8005598:	2030      	movs	r0, #48	@ 0x30
 800559a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800559e:	4422      	add	r2, r4
 80055a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80055a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80055a8:	3302      	adds	r3, #2
 80055aa:	e7c7      	b.n	800553c <_printf_common+0x58>
 80055ac:	2301      	movs	r3, #1
 80055ae:	4622      	mov	r2, r4
 80055b0:	4641      	mov	r1, r8
 80055b2:	4638      	mov	r0, r7
 80055b4:	47c8      	blx	r9
 80055b6:	3001      	adds	r0, #1
 80055b8:	d0e6      	beq.n	8005588 <_printf_common+0xa4>
 80055ba:	3601      	adds	r6, #1
 80055bc:	e7d9      	b.n	8005572 <_printf_common+0x8e>
	...

080055c0 <_printf_i>:
 80055c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055c4:	7e0f      	ldrb	r7, [r1, #24]
 80055c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80055c8:	2f78      	cmp	r7, #120	@ 0x78
 80055ca:	4691      	mov	r9, r2
 80055cc:	4680      	mov	r8, r0
 80055ce:	460c      	mov	r4, r1
 80055d0:	469a      	mov	sl, r3
 80055d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80055d6:	d807      	bhi.n	80055e8 <_printf_i+0x28>
 80055d8:	2f62      	cmp	r7, #98	@ 0x62
 80055da:	d80a      	bhi.n	80055f2 <_printf_i+0x32>
 80055dc:	2f00      	cmp	r7, #0
 80055de:	f000 80d1 	beq.w	8005784 <_printf_i+0x1c4>
 80055e2:	2f58      	cmp	r7, #88	@ 0x58
 80055e4:	f000 80b8 	beq.w	8005758 <_printf_i+0x198>
 80055e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80055f0:	e03a      	b.n	8005668 <_printf_i+0xa8>
 80055f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80055f6:	2b15      	cmp	r3, #21
 80055f8:	d8f6      	bhi.n	80055e8 <_printf_i+0x28>
 80055fa:	a101      	add	r1, pc, #4	@ (adr r1, 8005600 <_printf_i+0x40>)
 80055fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005600:	08005659 	.word	0x08005659
 8005604:	0800566d 	.word	0x0800566d
 8005608:	080055e9 	.word	0x080055e9
 800560c:	080055e9 	.word	0x080055e9
 8005610:	080055e9 	.word	0x080055e9
 8005614:	080055e9 	.word	0x080055e9
 8005618:	0800566d 	.word	0x0800566d
 800561c:	080055e9 	.word	0x080055e9
 8005620:	080055e9 	.word	0x080055e9
 8005624:	080055e9 	.word	0x080055e9
 8005628:	080055e9 	.word	0x080055e9
 800562c:	0800576b 	.word	0x0800576b
 8005630:	08005697 	.word	0x08005697
 8005634:	08005725 	.word	0x08005725
 8005638:	080055e9 	.word	0x080055e9
 800563c:	080055e9 	.word	0x080055e9
 8005640:	0800578d 	.word	0x0800578d
 8005644:	080055e9 	.word	0x080055e9
 8005648:	08005697 	.word	0x08005697
 800564c:	080055e9 	.word	0x080055e9
 8005650:	080055e9 	.word	0x080055e9
 8005654:	0800572d 	.word	0x0800572d
 8005658:	6833      	ldr	r3, [r6, #0]
 800565a:	1d1a      	adds	r2, r3, #4
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	6032      	str	r2, [r6, #0]
 8005660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005664:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005668:	2301      	movs	r3, #1
 800566a:	e09c      	b.n	80057a6 <_printf_i+0x1e6>
 800566c:	6833      	ldr	r3, [r6, #0]
 800566e:	6820      	ldr	r0, [r4, #0]
 8005670:	1d19      	adds	r1, r3, #4
 8005672:	6031      	str	r1, [r6, #0]
 8005674:	0606      	lsls	r6, r0, #24
 8005676:	d501      	bpl.n	800567c <_printf_i+0xbc>
 8005678:	681d      	ldr	r5, [r3, #0]
 800567a:	e003      	b.n	8005684 <_printf_i+0xc4>
 800567c:	0645      	lsls	r5, r0, #25
 800567e:	d5fb      	bpl.n	8005678 <_printf_i+0xb8>
 8005680:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005684:	2d00      	cmp	r5, #0
 8005686:	da03      	bge.n	8005690 <_printf_i+0xd0>
 8005688:	232d      	movs	r3, #45	@ 0x2d
 800568a:	426d      	negs	r5, r5
 800568c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005690:	4858      	ldr	r0, [pc, #352]	@ (80057f4 <_printf_i+0x234>)
 8005692:	230a      	movs	r3, #10
 8005694:	e011      	b.n	80056ba <_printf_i+0xfa>
 8005696:	6821      	ldr	r1, [r4, #0]
 8005698:	6833      	ldr	r3, [r6, #0]
 800569a:	0608      	lsls	r0, r1, #24
 800569c:	f853 5b04 	ldr.w	r5, [r3], #4
 80056a0:	d402      	bmi.n	80056a8 <_printf_i+0xe8>
 80056a2:	0649      	lsls	r1, r1, #25
 80056a4:	bf48      	it	mi
 80056a6:	b2ad      	uxthmi	r5, r5
 80056a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80056aa:	4852      	ldr	r0, [pc, #328]	@ (80057f4 <_printf_i+0x234>)
 80056ac:	6033      	str	r3, [r6, #0]
 80056ae:	bf14      	ite	ne
 80056b0:	230a      	movne	r3, #10
 80056b2:	2308      	moveq	r3, #8
 80056b4:	2100      	movs	r1, #0
 80056b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80056ba:	6866      	ldr	r6, [r4, #4]
 80056bc:	60a6      	str	r6, [r4, #8]
 80056be:	2e00      	cmp	r6, #0
 80056c0:	db05      	blt.n	80056ce <_printf_i+0x10e>
 80056c2:	6821      	ldr	r1, [r4, #0]
 80056c4:	432e      	orrs	r6, r5
 80056c6:	f021 0104 	bic.w	r1, r1, #4
 80056ca:	6021      	str	r1, [r4, #0]
 80056cc:	d04b      	beq.n	8005766 <_printf_i+0x1a6>
 80056ce:	4616      	mov	r6, r2
 80056d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80056d4:	fb03 5711 	mls	r7, r3, r1, r5
 80056d8:	5dc7      	ldrb	r7, [r0, r7]
 80056da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80056de:	462f      	mov	r7, r5
 80056e0:	42bb      	cmp	r3, r7
 80056e2:	460d      	mov	r5, r1
 80056e4:	d9f4      	bls.n	80056d0 <_printf_i+0x110>
 80056e6:	2b08      	cmp	r3, #8
 80056e8:	d10b      	bne.n	8005702 <_printf_i+0x142>
 80056ea:	6823      	ldr	r3, [r4, #0]
 80056ec:	07df      	lsls	r7, r3, #31
 80056ee:	d508      	bpl.n	8005702 <_printf_i+0x142>
 80056f0:	6923      	ldr	r3, [r4, #16]
 80056f2:	6861      	ldr	r1, [r4, #4]
 80056f4:	4299      	cmp	r1, r3
 80056f6:	bfde      	ittt	le
 80056f8:	2330      	movle	r3, #48	@ 0x30
 80056fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056fe:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005702:	1b92      	subs	r2, r2, r6
 8005704:	6122      	str	r2, [r4, #16]
 8005706:	f8cd a000 	str.w	sl, [sp]
 800570a:	464b      	mov	r3, r9
 800570c:	aa03      	add	r2, sp, #12
 800570e:	4621      	mov	r1, r4
 8005710:	4640      	mov	r0, r8
 8005712:	f7ff fee7 	bl	80054e4 <_printf_common>
 8005716:	3001      	adds	r0, #1
 8005718:	d14a      	bne.n	80057b0 <_printf_i+0x1f0>
 800571a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800571e:	b004      	add	sp, #16
 8005720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005724:	6823      	ldr	r3, [r4, #0]
 8005726:	f043 0320 	orr.w	r3, r3, #32
 800572a:	6023      	str	r3, [r4, #0]
 800572c:	4832      	ldr	r0, [pc, #200]	@ (80057f8 <_printf_i+0x238>)
 800572e:	2778      	movs	r7, #120	@ 0x78
 8005730:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005734:	6823      	ldr	r3, [r4, #0]
 8005736:	6831      	ldr	r1, [r6, #0]
 8005738:	061f      	lsls	r7, r3, #24
 800573a:	f851 5b04 	ldr.w	r5, [r1], #4
 800573e:	d402      	bmi.n	8005746 <_printf_i+0x186>
 8005740:	065f      	lsls	r7, r3, #25
 8005742:	bf48      	it	mi
 8005744:	b2ad      	uxthmi	r5, r5
 8005746:	6031      	str	r1, [r6, #0]
 8005748:	07d9      	lsls	r1, r3, #31
 800574a:	bf44      	itt	mi
 800574c:	f043 0320 	orrmi.w	r3, r3, #32
 8005750:	6023      	strmi	r3, [r4, #0]
 8005752:	b11d      	cbz	r5, 800575c <_printf_i+0x19c>
 8005754:	2310      	movs	r3, #16
 8005756:	e7ad      	b.n	80056b4 <_printf_i+0xf4>
 8005758:	4826      	ldr	r0, [pc, #152]	@ (80057f4 <_printf_i+0x234>)
 800575a:	e7e9      	b.n	8005730 <_printf_i+0x170>
 800575c:	6823      	ldr	r3, [r4, #0]
 800575e:	f023 0320 	bic.w	r3, r3, #32
 8005762:	6023      	str	r3, [r4, #0]
 8005764:	e7f6      	b.n	8005754 <_printf_i+0x194>
 8005766:	4616      	mov	r6, r2
 8005768:	e7bd      	b.n	80056e6 <_printf_i+0x126>
 800576a:	6833      	ldr	r3, [r6, #0]
 800576c:	6825      	ldr	r5, [r4, #0]
 800576e:	6961      	ldr	r1, [r4, #20]
 8005770:	1d18      	adds	r0, r3, #4
 8005772:	6030      	str	r0, [r6, #0]
 8005774:	062e      	lsls	r6, r5, #24
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	d501      	bpl.n	800577e <_printf_i+0x1be>
 800577a:	6019      	str	r1, [r3, #0]
 800577c:	e002      	b.n	8005784 <_printf_i+0x1c4>
 800577e:	0668      	lsls	r0, r5, #25
 8005780:	d5fb      	bpl.n	800577a <_printf_i+0x1ba>
 8005782:	8019      	strh	r1, [r3, #0]
 8005784:	2300      	movs	r3, #0
 8005786:	6123      	str	r3, [r4, #16]
 8005788:	4616      	mov	r6, r2
 800578a:	e7bc      	b.n	8005706 <_printf_i+0x146>
 800578c:	6833      	ldr	r3, [r6, #0]
 800578e:	1d1a      	adds	r2, r3, #4
 8005790:	6032      	str	r2, [r6, #0]
 8005792:	681e      	ldr	r6, [r3, #0]
 8005794:	6862      	ldr	r2, [r4, #4]
 8005796:	2100      	movs	r1, #0
 8005798:	4630      	mov	r0, r6
 800579a:	f7fa fd21 	bl	80001e0 <memchr>
 800579e:	b108      	cbz	r0, 80057a4 <_printf_i+0x1e4>
 80057a0:	1b80      	subs	r0, r0, r6
 80057a2:	6060      	str	r0, [r4, #4]
 80057a4:	6863      	ldr	r3, [r4, #4]
 80057a6:	6123      	str	r3, [r4, #16]
 80057a8:	2300      	movs	r3, #0
 80057aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ae:	e7aa      	b.n	8005706 <_printf_i+0x146>
 80057b0:	6923      	ldr	r3, [r4, #16]
 80057b2:	4632      	mov	r2, r6
 80057b4:	4649      	mov	r1, r9
 80057b6:	4640      	mov	r0, r8
 80057b8:	47d0      	blx	sl
 80057ba:	3001      	adds	r0, #1
 80057bc:	d0ad      	beq.n	800571a <_printf_i+0x15a>
 80057be:	6823      	ldr	r3, [r4, #0]
 80057c0:	079b      	lsls	r3, r3, #30
 80057c2:	d413      	bmi.n	80057ec <_printf_i+0x22c>
 80057c4:	68e0      	ldr	r0, [r4, #12]
 80057c6:	9b03      	ldr	r3, [sp, #12]
 80057c8:	4298      	cmp	r0, r3
 80057ca:	bfb8      	it	lt
 80057cc:	4618      	movlt	r0, r3
 80057ce:	e7a6      	b.n	800571e <_printf_i+0x15e>
 80057d0:	2301      	movs	r3, #1
 80057d2:	4632      	mov	r2, r6
 80057d4:	4649      	mov	r1, r9
 80057d6:	4640      	mov	r0, r8
 80057d8:	47d0      	blx	sl
 80057da:	3001      	adds	r0, #1
 80057dc:	d09d      	beq.n	800571a <_printf_i+0x15a>
 80057de:	3501      	adds	r5, #1
 80057e0:	68e3      	ldr	r3, [r4, #12]
 80057e2:	9903      	ldr	r1, [sp, #12]
 80057e4:	1a5b      	subs	r3, r3, r1
 80057e6:	42ab      	cmp	r3, r5
 80057e8:	dcf2      	bgt.n	80057d0 <_printf_i+0x210>
 80057ea:	e7eb      	b.n	80057c4 <_printf_i+0x204>
 80057ec:	2500      	movs	r5, #0
 80057ee:	f104 0619 	add.w	r6, r4, #25
 80057f2:	e7f5      	b.n	80057e0 <_printf_i+0x220>
 80057f4:	08005b8d 	.word	0x08005b8d
 80057f8:	08005b9e 	.word	0x08005b9e

080057fc <__sflush_r>:
 80057fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005804:	0716      	lsls	r6, r2, #28
 8005806:	4605      	mov	r5, r0
 8005808:	460c      	mov	r4, r1
 800580a:	d454      	bmi.n	80058b6 <__sflush_r+0xba>
 800580c:	684b      	ldr	r3, [r1, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	dc02      	bgt.n	8005818 <__sflush_r+0x1c>
 8005812:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005814:	2b00      	cmp	r3, #0
 8005816:	dd48      	ble.n	80058aa <__sflush_r+0xae>
 8005818:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800581a:	2e00      	cmp	r6, #0
 800581c:	d045      	beq.n	80058aa <__sflush_r+0xae>
 800581e:	2300      	movs	r3, #0
 8005820:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005824:	682f      	ldr	r7, [r5, #0]
 8005826:	6a21      	ldr	r1, [r4, #32]
 8005828:	602b      	str	r3, [r5, #0]
 800582a:	d030      	beq.n	800588e <__sflush_r+0x92>
 800582c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800582e:	89a3      	ldrh	r3, [r4, #12]
 8005830:	0759      	lsls	r1, r3, #29
 8005832:	d505      	bpl.n	8005840 <__sflush_r+0x44>
 8005834:	6863      	ldr	r3, [r4, #4]
 8005836:	1ad2      	subs	r2, r2, r3
 8005838:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800583a:	b10b      	cbz	r3, 8005840 <__sflush_r+0x44>
 800583c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800583e:	1ad2      	subs	r2, r2, r3
 8005840:	2300      	movs	r3, #0
 8005842:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005844:	6a21      	ldr	r1, [r4, #32]
 8005846:	4628      	mov	r0, r5
 8005848:	47b0      	blx	r6
 800584a:	1c43      	adds	r3, r0, #1
 800584c:	89a3      	ldrh	r3, [r4, #12]
 800584e:	d106      	bne.n	800585e <__sflush_r+0x62>
 8005850:	6829      	ldr	r1, [r5, #0]
 8005852:	291d      	cmp	r1, #29
 8005854:	d82b      	bhi.n	80058ae <__sflush_r+0xb2>
 8005856:	4a2a      	ldr	r2, [pc, #168]	@ (8005900 <__sflush_r+0x104>)
 8005858:	40ca      	lsrs	r2, r1
 800585a:	07d6      	lsls	r6, r2, #31
 800585c:	d527      	bpl.n	80058ae <__sflush_r+0xb2>
 800585e:	2200      	movs	r2, #0
 8005860:	6062      	str	r2, [r4, #4]
 8005862:	04d9      	lsls	r1, r3, #19
 8005864:	6922      	ldr	r2, [r4, #16]
 8005866:	6022      	str	r2, [r4, #0]
 8005868:	d504      	bpl.n	8005874 <__sflush_r+0x78>
 800586a:	1c42      	adds	r2, r0, #1
 800586c:	d101      	bne.n	8005872 <__sflush_r+0x76>
 800586e:	682b      	ldr	r3, [r5, #0]
 8005870:	b903      	cbnz	r3, 8005874 <__sflush_r+0x78>
 8005872:	6560      	str	r0, [r4, #84]	@ 0x54
 8005874:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005876:	602f      	str	r7, [r5, #0]
 8005878:	b1b9      	cbz	r1, 80058aa <__sflush_r+0xae>
 800587a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800587e:	4299      	cmp	r1, r3
 8005880:	d002      	beq.n	8005888 <__sflush_r+0x8c>
 8005882:	4628      	mov	r0, r5
 8005884:	f7ff fbf4 	bl	8005070 <_free_r>
 8005888:	2300      	movs	r3, #0
 800588a:	6363      	str	r3, [r4, #52]	@ 0x34
 800588c:	e00d      	b.n	80058aa <__sflush_r+0xae>
 800588e:	2301      	movs	r3, #1
 8005890:	4628      	mov	r0, r5
 8005892:	47b0      	blx	r6
 8005894:	4602      	mov	r2, r0
 8005896:	1c50      	adds	r0, r2, #1
 8005898:	d1c9      	bne.n	800582e <__sflush_r+0x32>
 800589a:	682b      	ldr	r3, [r5, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d0c6      	beq.n	800582e <__sflush_r+0x32>
 80058a0:	2b1d      	cmp	r3, #29
 80058a2:	d001      	beq.n	80058a8 <__sflush_r+0xac>
 80058a4:	2b16      	cmp	r3, #22
 80058a6:	d11e      	bne.n	80058e6 <__sflush_r+0xea>
 80058a8:	602f      	str	r7, [r5, #0]
 80058aa:	2000      	movs	r0, #0
 80058ac:	e022      	b.n	80058f4 <__sflush_r+0xf8>
 80058ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058b2:	b21b      	sxth	r3, r3
 80058b4:	e01b      	b.n	80058ee <__sflush_r+0xf2>
 80058b6:	690f      	ldr	r7, [r1, #16]
 80058b8:	2f00      	cmp	r7, #0
 80058ba:	d0f6      	beq.n	80058aa <__sflush_r+0xae>
 80058bc:	0793      	lsls	r3, r2, #30
 80058be:	680e      	ldr	r6, [r1, #0]
 80058c0:	bf08      	it	eq
 80058c2:	694b      	ldreq	r3, [r1, #20]
 80058c4:	600f      	str	r7, [r1, #0]
 80058c6:	bf18      	it	ne
 80058c8:	2300      	movne	r3, #0
 80058ca:	eba6 0807 	sub.w	r8, r6, r7
 80058ce:	608b      	str	r3, [r1, #8]
 80058d0:	f1b8 0f00 	cmp.w	r8, #0
 80058d4:	dde9      	ble.n	80058aa <__sflush_r+0xae>
 80058d6:	6a21      	ldr	r1, [r4, #32]
 80058d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80058da:	4643      	mov	r3, r8
 80058dc:	463a      	mov	r2, r7
 80058de:	4628      	mov	r0, r5
 80058e0:	47b0      	blx	r6
 80058e2:	2800      	cmp	r0, #0
 80058e4:	dc08      	bgt.n	80058f8 <__sflush_r+0xfc>
 80058e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058ee:	81a3      	strh	r3, [r4, #12]
 80058f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80058f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058f8:	4407      	add	r7, r0
 80058fa:	eba8 0800 	sub.w	r8, r8, r0
 80058fe:	e7e7      	b.n	80058d0 <__sflush_r+0xd4>
 8005900:	20400001 	.word	0x20400001

08005904 <_fflush_r>:
 8005904:	b538      	push	{r3, r4, r5, lr}
 8005906:	690b      	ldr	r3, [r1, #16]
 8005908:	4605      	mov	r5, r0
 800590a:	460c      	mov	r4, r1
 800590c:	b913      	cbnz	r3, 8005914 <_fflush_r+0x10>
 800590e:	2500      	movs	r5, #0
 8005910:	4628      	mov	r0, r5
 8005912:	bd38      	pop	{r3, r4, r5, pc}
 8005914:	b118      	cbz	r0, 800591e <_fflush_r+0x1a>
 8005916:	6a03      	ldr	r3, [r0, #32]
 8005918:	b90b      	cbnz	r3, 800591e <_fflush_r+0x1a>
 800591a:	f7ff f9a1 	bl	8004c60 <__sinit>
 800591e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d0f3      	beq.n	800590e <_fflush_r+0xa>
 8005926:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005928:	07d0      	lsls	r0, r2, #31
 800592a:	d404      	bmi.n	8005936 <_fflush_r+0x32>
 800592c:	0599      	lsls	r1, r3, #22
 800592e:	d402      	bmi.n	8005936 <_fflush_r+0x32>
 8005930:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005932:	f7ff fb8c 	bl	800504e <__retarget_lock_acquire_recursive>
 8005936:	4628      	mov	r0, r5
 8005938:	4621      	mov	r1, r4
 800593a:	f7ff ff5f 	bl	80057fc <__sflush_r>
 800593e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005940:	07da      	lsls	r2, r3, #31
 8005942:	4605      	mov	r5, r0
 8005944:	d4e4      	bmi.n	8005910 <_fflush_r+0xc>
 8005946:	89a3      	ldrh	r3, [r4, #12]
 8005948:	059b      	lsls	r3, r3, #22
 800594a:	d4e1      	bmi.n	8005910 <_fflush_r+0xc>
 800594c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800594e:	f7ff fb7f 	bl	8005050 <__retarget_lock_release_recursive>
 8005952:	e7dd      	b.n	8005910 <_fflush_r+0xc>

08005954 <__swhatbuf_r>:
 8005954:	b570      	push	{r4, r5, r6, lr}
 8005956:	460c      	mov	r4, r1
 8005958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800595c:	2900      	cmp	r1, #0
 800595e:	b096      	sub	sp, #88	@ 0x58
 8005960:	4615      	mov	r5, r2
 8005962:	461e      	mov	r6, r3
 8005964:	da0d      	bge.n	8005982 <__swhatbuf_r+0x2e>
 8005966:	89a3      	ldrh	r3, [r4, #12]
 8005968:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800596c:	f04f 0100 	mov.w	r1, #0
 8005970:	bf14      	ite	ne
 8005972:	2340      	movne	r3, #64	@ 0x40
 8005974:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005978:	2000      	movs	r0, #0
 800597a:	6031      	str	r1, [r6, #0]
 800597c:	602b      	str	r3, [r5, #0]
 800597e:	b016      	add	sp, #88	@ 0x58
 8005980:	bd70      	pop	{r4, r5, r6, pc}
 8005982:	466a      	mov	r2, sp
 8005984:	f000 f848 	bl	8005a18 <_fstat_r>
 8005988:	2800      	cmp	r0, #0
 800598a:	dbec      	blt.n	8005966 <__swhatbuf_r+0x12>
 800598c:	9901      	ldr	r1, [sp, #4]
 800598e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005992:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005996:	4259      	negs	r1, r3
 8005998:	4159      	adcs	r1, r3
 800599a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800599e:	e7eb      	b.n	8005978 <__swhatbuf_r+0x24>

080059a0 <__smakebuf_r>:
 80059a0:	898b      	ldrh	r3, [r1, #12]
 80059a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059a4:	079d      	lsls	r5, r3, #30
 80059a6:	4606      	mov	r6, r0
 80059a8:	460c      	mov	r4, r1
 80059aa:	d507      	bpl.n	80059bc <__smakebuf_r+0x1c>
 80059ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80059b0:	6023      	str	r3, [r4, #0]
 80059b2:	6123      	str	r3, [r4, #16]
 80059b4:	2301      	movs	r3, #1
 80059b6:	6163      	str	r3, [r4, #20]
 80059b8:	b003      	add	sp, #12
 80059ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059bc:	ab01      	add	r3, sp, #4
 80059be:	466a      	mov	r2, sp
 80059c0:	f7ff ffc8 	bl	8005954 <__swhatbuf_r>
 80059c4:	9f00      	ldr	r7, [sp, #0]
 80059c6:	4605      	mov	r5, r0
 80059c8:	4639      	mov	r1, r7
 80059ca:	4630      	mov	r0, r6
 80059cc:	f7ff fbbc 	bl	8005148 <_malloc_r>
 80059d0:	b948      	cbnz	r0, 80059e6 <__smakebuf_r+0x46>
 80059d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059d6:	059a      	lsls	r2, r3, #22
 80059d8:	d4ee      	bmi.n	80059b8 <__smakebuf_r+0x18>
 80059da:	f023 0303 	bic.w	r3, r3, #3
 80059de:	f043 0302 	orr.w	r3, r3, #2
 80059e2:	81a3      	strh	r3, [r4, #12]
 80059e4:	e7e2      	b.n	80059ac <__smakebuf_r+0xc>
 80059e6:	89a3      	ldrh	r3, [r4, #12]
 80059e8:	6020      	str	r0, [r4, #0]
 80059ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059ee:	81a3      	strh	r3, [r4, #12]
 80059f0:	9b01      	ldr	r3, [sp, #4]
 80059f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80059f6:	b15b      	cbz	r3, 8005a10 <__smakebuf_r+0x70>
 80059f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059fc:	4630      	mov	r0, r6
 80059fe:	f000 f81d 	bl	8005a3c <_isatty_r>
 8005a02:	b128      	cbz	r0, 8005a10 <__smakebuf_r+0x70>
 8005a04:	89a3      	ldrh	r3, [r4, #12]
 8005a06:	f023 0303 	bic.w	r3, r3, #3
 8005a0a:	f043 0301 	orr.w	r3, r3, #1
 8005a0e:	81a3      	strh	r3, [r4, #12]
 8005a10:	89a3      	ldrh	r3, [r4, #12]
 8005a12:	431d      	orrs	r5, r3
 8005a14:	81a5      	strh	r5, [r4, #12]
 8005a16:	e7cf      	b.n	80059b8 <__smakebuf_r+0x18>

08005a18 <_fstat_r>:
 8005a18:	b538      	push	{r3, r4, r5, lr}
 8005a1a:	4d07      	ldr	r5, [pc, #28]	@ (8005a38 <_fstat_r+0x20>)
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	4604      	mov	r4, r0
 8005a20:	4608      	mov	r0, r1
 8005a22:	4611      	mov	r1, r2
 8005a24:	602b      	str	r3, [r5, #0]
 8005a26:	f7fb f836 	bl	8000a96 <_fstat>
 8005a2a:	1c43      	adds	r3, r0, #1
 8005a2c:	d102      	bne.n	8005a34 <_fstat_r+0x1c>
 8005a2e:	682b      	ldr	r3, [r5, #0]
 8005a30:	b103      	cbz	r3, 8005a34 <_fstat_r+0x1c>
 8005a32:	6023      	str	r3, [r4, #0]
 8005a34:	bd38      	pop	{r3, r4, r5, pc}
 8005a36:	bf00      	nop
 8005a38:	20004b74 	.word	0x20004b74

08005a3c <_isatty_r>:
 8005a3c:	b538      	push	{r3, r4, r5, lr}
 8005a3e:	4d06      	ldr	r5, [pc, #24]	@ (8005a58 <_isatty_r+0x1c>)
 8005a40:	2300      	movs	r3, #0
 8005a42:	4604      	mov	r4, r0
 8005a44:	4608      	mov	r0, r1
 8005a46:	602b      	str	r3, [r5, #0]
 8005a48:	f7fb f835 	bl	8000ab6 <_isatty>
 8005a4c:	1c43      	adds	r3, r0, #1
 8005a4e:	d102      	bne.n	8005a56 <_isatty_r+0x1a>
 8005a50:	682b      	ldr	r3, [r5, #0]
 8005a52:	b103      	cbz	r3, 8005a56 <_isatty_r+0x1a>
 8005a54:	6023      	str	r3, [r4, #0]
 8005a56:	bd38      	pop	{r3, r4, r5, pc}
 8005a58:	20004b74 	.word	0x20004b74

08005a5c <_sbrk_r>:
 8005a5c:	b538      	push	{r3, r4, r5, lr}
 8005a5e:	4d06      	ldr	r5, [pc, #24]	@ (8005a78 <_sbrk_r+0x1c>)
 8005a60:	2300      	movs	r3, #0
 8005a62:	4604      	mov	r4, r0
 8005a64:	4608      	mov	r0, r1
 8005a66:	602b      	str	r3, [r5, #0]
 8005a68:	f7fb f83e 	bl	8000ae8 <_sbrk>
 8005a6c:	1c43      	adds	r3, r0, #1
 8005a6e:	d102      	bne.n	8005a76 <_sbrk_r+0x1a>
 8005a70:	682b      	ldr	r3, [r5, #0]
 8005a72:	b103      	cbz	r3, 8005a76 <_sbrk_r+0x1a>
 8005a74:	6023      	str	r3, [r4, #0]
 8005a76:	bd38      	pop	{r3, r4, r5, pc}
 8005a78:	20004b74 	.word	0x20004b74

08005a7c <_init>:
 8005a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a7e:	bf00      	nop
 8005a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a82:	bc08      	pop	{r3}
 8005a84:	469e      	mov	lr, r3
 8005a86:	4770      	bx	lr

08005a88 <_fini>:
 8005a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a8a:	bf00      	nop
 8005a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a8e:	bc08      	pop	{r3}
 8005a90:	469e      	mov	lr, r3
 8005a92:	4770      	bx	lr
