
---------- Begin Simulation Statistics ----------
final_tick                                   40412000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199244                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684924                       # Number of bytes of host memory used
host_op_rate                                   231044                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              740168495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10851                       # Number of instructions simulated
sim_ops                                         12611                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000040                       # Number of seconds simulated
sim_ticks                                    40412000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             27.883263                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     793                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2844                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               627                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2298                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             158                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              135                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3497                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     355                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       10851                       # Number of instructions committed
system.cpu.committedOps                         12611                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.448530                       # CPI: cycles per instruction
system.cpu.discardedOps                          1881                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               9480                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2836                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1821                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           60103                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.134255                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            80824                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    8164     64.74%     64.74% # Class of committed instruction
system.cpu.op_class_0::IntMult                     43      0.34%     65.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                10      0.08%     65.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 4      0.03%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 4      0.03%     65.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               57      0.45%     65.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                9      0.07%     65.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             7      0.06%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2135     16.93%     82.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2178     17.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    12611                       # Class of committed instruction
system.cpu.tickCycles                           20721                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           829                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     40412000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                615                       # Transaction distribution
system.membus.trans_dist::WritebackClean          159                       # Transaction distribution
system.membus.trans_dist::ReadExReq                55                       # Transaction distribution
system.membus.trans_dist::ReadExResp               55                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           101                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        43072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   53056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               670                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.038806                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.193277                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     644     96.12%     96.12% # Request fanout histogram
system.membus.snoop_fanout::1                      26      3.88%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 670                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1567000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2720000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy             844750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     40412000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 670                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         814015639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         247055330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1061070969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    814015639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        814015639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        814015639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        247055330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1061070969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000026050500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1429                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                105                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        153                       # Number of write requests accepted
system.mem_ctrls.readBursts                       670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                2                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5174500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                17230750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8047.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26797.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      87                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.026667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.272109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.584150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           33     22.00%     22.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           41     27.33%     49.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31     20.67%     70.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16     10.67%     80.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.33%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      4.00%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      4.67%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.33%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      6.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          150                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.285714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.027468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.619038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             2     28.57%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2     28.57%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     14.29%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  41152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   42880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1018.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1061.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      40398500                       # Total gap between requests
system.mem_ctrls.avgGap                      49086.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         7168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 771256062.555676579475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 247055330.099970310926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177373057.507670998573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          153                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12544000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4686750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    557977250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24404.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30043.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3646910.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               321300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               166980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1378020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         17270430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           974880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           23419710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        579.523656                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2400750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     36711250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               778260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3213000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             349740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         18136830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           245280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           26198580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.287142                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       470750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     38641250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        40412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     40412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3827                       # number of overall hits
system.cpu.icache.overall_hits::total            3827                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          514                       # number of overall misses
system.cpu.icache.overall_misses::total           514                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29166000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29166000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29166000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29166000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4341                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4341                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4341                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4341                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.118406                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.118406                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.118406                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.118406                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56743.190661                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56743.190661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56743.190661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56743.190661                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          159                       # number of writebacks
system.cpu.icache.writebacks::total               159                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28652000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28652000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.118406                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.118406                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.118406                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.118406                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55743.190661                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55743.190661                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55743.190661                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55743.190661                       # average overall mshr miss latency
system.cpu.icache.replacements                    159                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3827                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           514                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29166000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29166000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.118406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.118406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56743.190661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56743.190661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28652000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28652000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.118406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.118406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55743.190661                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55743.190661                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     40412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           216.101458                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.445525                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   216.101458                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.422073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.422073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9196                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9196                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     40412000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     40412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     40412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4329                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4329                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4352                       # number of overall hits
system.cpu.dcache.overall_hits::total            4352                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          197                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            197                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          207                       # number of overall misses
system.cpu.dcache.overall_misses::total           207                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12480500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12480500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12480500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12480500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4526                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4559                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043526                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043526                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045405                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045405                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63352.791878                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63352.791878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60292.270531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60292.270531                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           51                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          154                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          154                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9563000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9563000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032258                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032258                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033779                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033779                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62037.671233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62037.671233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62097.402597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62097.402597                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6873000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6873000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66086.538462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66086.538462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5786000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5786000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036887                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036887                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63582.417582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63582.417582                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           93                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5607500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5607500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60295.698925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60295.698925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3271500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3271500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59481.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59481.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.303030                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.303030                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       505500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       505500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.242424                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.242424                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63187.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63187.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       117000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       117000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       115000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       115000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        57500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        57500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           13                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     40412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            98.812829                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4532                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.051282                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    98.812829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.096497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.096497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.152344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              9326                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             9326                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     40412000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     40412000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
