# HDLC
Simluate stop-and-wait protocol at data-link layer. Output simulation result(ack, seq, success, failure, etc..) on timeline.
Details are at 'problem statement.txt'

## Demo
On startup, the program prompts to input 
<div>
  <img src="https://github.com/ferrarijh/HDLC/blob/master/demo/1.png">
</div>
