<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 19:09:25 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_clock</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>

Combinational Loops
-------------------
++++ Loop1
score_one/i8583_3_lut/A	->	score_one/i8583_3_lut/Z

++++ Loop2
score_one/i8595_3_lut/A	->	score_one/i8595_3_lut/Z

++++ Loop3
score_one/i8597_3_lut/A	->	score_one/i8597_3_lut/Z

++++ Loop4
score_two/i8599_3_lut/A	->	score_two/i8599_3_lut/Z

++++ Loop5
score_two/i8601_3_lut/A	->	score_two/i8601_3_lut/Z

++++ Loop6
score_two/i8585_3_lut/A	->	score_two/i8585_3_lut/Z

++++ Loop7
paused_menu/i11384_2_lut_3_lut/A	->	paused_menu/i11384_2_lut_3_lut/Z

++++ Loop8
paused_menu/i8587_3_lut_3_lut/A	->	paused_menu/i8587_3_lut_3_lut/Z

++++ Loop9
paused_menu/i8579_3_lut_4_lut_3_lut/C	->	paused_menu/i8579_3_lut_4_lut_3_lut/Z

++++ Loop10
paused_menu/i1_3_lut/B	->	paused_menu/i1_3_lut/Z

++++ Loop11
paused_menu/i1_3_lut_adj_176/B	->	paused_menu/i1_3_lut_adj_176/Z

++++ Loop12
paused_menu/i11383_3_lut/C	->	paused_menu/i11383_3_lut/Z


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_clock"</big></U></B>

create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          17.669 ns |         56.596 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 2.90347%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>3333333333 [get_nets clk]</A>               |   83.333 ns |   63.693 ns |   14   |   20.830 ns |  48.008 MHz |       40       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {vga_clock</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>} -source [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>u_PLL_B/REFERENCECLK}] -multiply_by 67 </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>-divide_by 32 [get_pins {pll/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>nst/u_PLL_B/OUTGLOBAL }] </A>               |   39.800 ns |   22.131 ns |    4   |   17.669 ns |  56.596 MHz |       31       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vga_driver/h_count_595__i5/SR   vga_driver/h_count_595__i6/SR}              
                                         |   22.132 ns 
{vga_driver/h_count_595__i3/SR   vga_driver/h_count_595__i4/SR}              
                                         |   22.132 ns 
{vga_driver/h_count_595__i1/SR   vga_driver/h_count_595__i2/SR}              
                                         |   22.132 ns 
vga_driver/h_count_595__i0/SR            |   22.132 ns 
vga_driver/h_count_595__i9/SR            |   22.530 ns 
{vga_driver/h_count_595__i7/SR   vga_driver/h_count_595__i8/SR}              
                                         |   22.530 ns 
{vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}              
                                         |   22.715 ns 
{vga_driver/v_count__i3/SP   vga_driver/v_count__i2/SP}              
                                         |   22.715 ns 
{vga_driver/v_count__i1/SP   vga_driver/v_count__i0/SP}              
                                         |   22.715 ns 
{vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}              
                                         |   22.795 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>3333333333 [get_nets clk]</A>               |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       40       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {vga_clock</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>} -source [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>u_PLL_B/REFERENCECLK}] -multiply_by 67 </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>-divide_by 32 [get_pins {pll/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>nst/u_PLL_B/OUTGLOBAL }] </A>               |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       31       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
buzzer_clock_594__i1/D                   |    3.417 ns 
buzzer_clock_594__i9/D                   |    3.417 ns 
buzzer_clock_594__i7/D                   |    3.417 ns 
buzzer_clock_594__i8/D                   |    3.417 ns 
buzzer_clock_594__i5/D                   |    3.417 ns 
buzzer_clock_594__i6/D                   |    3.417 ns 
buzzer_clock_594__i3/D                   |    3.417 ns 
buzzer_clock_594__i4/D                   |    3.417 ns 
buzzer_clock_594__i2/D                   |    3.417 ns 
buzzer_clock_594__i0/D                   |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
buzzer_i0/PADDO                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 5 End Points          |           Type           
-------------------------------------------------------------------
{vga_driver/v_count__i9/SR   vga_driver/v_count__i8/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i7/SR   vga_driver/v_count__i6/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i5/SR   vga_driver/v_count__i4/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i3/SR   vga_driver/v_count__i2/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i1/SR   vga_driver/v_count__i0/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         5
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i9_i3                             |                  No Clock
pos_y_i9_i4                             |                  No Clock
accelerator_timer_597__i3               |                  No Clock
accelerator_timer_597__i4               |                  No Clock
accelerator_timer_597__i1               |                  No Clock
accelerator_timer_597__i2               |                  No Clock
accelerator_timer_597__i0               |                  No Clock
accelerator_timer_597__i5               |                  No Clock
accelerator_timer_597__i6               |                  No Clock
pos_y_i9_i5                             |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       955
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 70.2% (route), 29.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 63.693 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       19.441
-------------------------------------   ------
End-of-path arrival time( ns )          24.951

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/D",
        "phy_name":"SLICE_2152/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_1/B1",
            "phy_name":"SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_1/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117391",
            "phy_name":"n117391"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132453",
            "phy_name":"n132453"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117393",
            "phy_name":"n117393"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132456",
            "phy_name":"n132456"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117395",
            "phy_name":"n117395"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132459",
            "phy_name":"n132459"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117397",
            "phy_name":"n117397"
        },
        "arrive":11.562,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":11.840,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132462",
            "phy_name":"n132462"
        },
        "arrive":11.840,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":12.118,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117399",
            "phy_name":"n117399"
        },
        "arrive":12.780,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_11/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_11/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":13.230,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[9]",
            "phy_name":"timer_clock_14__N_43[9]"
        },
        "arrive":15.786,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/D",
            "phy_name":"SLICE_1294/A1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1294/F1"
        },
        "arrive":16.236,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n123127",
            "phy_name":"n123127"
        },
        "arrive":18.408,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1292/D1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1292/F1"
        },
        "arrive":18.858,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":24.474,
        "delay":5.616
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i81_2_lut/B",
            "phy_name":"SLICE_2152/C1"
        },
        "pin1":
        {
            "log_name":"i81_2_lut/Z",
            "phy_name":"SLICE_2152/F1"
        },
        "arrive":24.951,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n55",
            "phy_name":"n55"
        },
        "arrive":24.951,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C8A     CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE_R5C8A     B1_TO_COUT1_DELAY    0.358         9.338  2       
n117391                                                   NET DELAY            0.000         9.338  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE_R5C8B     CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132453                                                   NET DELAY            0.000         9.616  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE_R5C8B     CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117393                                                   NET DELAY            0.000         9.894  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE_R5C8C     CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132456                                                   NET DELAY            0.000        10.172  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE_R5C8C     CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117395                                                   NET DELAY            0.000        10.450  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE_R5C8D     CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132459                                                   NET DELAY            0.000        10.728  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE_R5C8D     CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117397                                                   NET DELAY            0.556        11.562  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE_R5C9A     CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132462                                                   NET DELAY            0.000        11.840  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE_R5C9A     CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117399                                                   NET DELAY            0.662        12.780  1       
add_84_add_5_11/D0->add_84_add_5_11/S0    SLICE_R5C9B     D0_TO_F0_DELAY       0.450        13.230  2       
timer_clock_14__N_43[9]                                   NET DELAY            2.556        15.786  1       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R4C9D     A1_TO_F1_DELAY       0.450        16.236  2       
n123127                                                   NET DELAY            2.172        18.408  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R5C10D    D1_TO_F1_DELAY       0.450        18.858  11      
timer_clock_14__N_58                                      NET DELAY            5.616        24.474  1       
i81_2_lut/B->i81_2_lut/Z                  SLICE_R13C2A    C1_TO_F1_DELAY       0.477        24.951  1       
n55                                                       NET DELAY            0.000        24.951  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_2152/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 66.7% (route), 33.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.706 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.428
-------------------------------------   ------
End-of-path arrival time( ns )          22.938

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/D",
        "phy_name":"SLICE_274/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_1/B1",
            "phy_name":"SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_1/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117391",
            "phy_name":"n117391"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132453",
            "phy_name":"n132453"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117393",
            "phy_name":"n117393"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132456",
            "phy_name":"n132456"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117395",
            "phy_name":"n117395"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132459",
            "phy_name":"n132459"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117397",
            "phy_name":"n117397"
        },
        "arrive":11.562,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":11.840,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132462",
            "phy_name":"n132462"
        },
        "arrive":11.840,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":12.118,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117399",
            "phy_name":"n117399"
        },
        "arrive":12.780,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_11/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_11/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":13.230,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[9]",
            "phy_name":"timer_clock_14__N_43[9]"
        },
        "arrive":15.786,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/D",
            "phy_name":"SLICE_1294/A1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1294/F1"
        },
        "arrive":16.236,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n123127",
            "phy_name":"n123127"
        },
        "arrive":18.408,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1292/D1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1292/F1"
        },
        "arrive":18.858,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":22.461,
        "delay":3.603
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8461_2_lut/A",
            "phy_name":"SLICE_274/B0"
        },
        "pin1":
        {
            "log_name":"i8461_2_lut/Z",
            "phy_name":"SLICE_274/F0"
        },
        "arrive":22.938,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108871",
            "phy_name":"n108871"
        },
        "arrive":22.938,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C8A     CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE_R5C8A     B1_TO_COUT1_DELAY    0.358         9.338  2       
n117391                                                   NET DELAY            0.000         9.338  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE_R5C8B     CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132453                                                   NET DELAY            0.000         9.616  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE_R5C8B     CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117393                                                   NET DELAY            0.000         9.894  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE_R5C8C     CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132456                                                   NET DELAY            0.000        10.172  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE_R5C8C     CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117395                                                   NET DELAY            0.000        10.450  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE_R5C8D     CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132459                                                   NET DELAY            0.000        10.728  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE_R5C8D     CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117397                                                   NET DELAY            0.556        11.562  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE_R5C9A     CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132462                                                   NET DELAY            0.000        11.840  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE_R5C9A     CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117399                                                   NET DELAY            0.662        12.780  1       
add_84_add_5_11/D0->add_84_add_5_11/S0    SLICE_R5C9B     D0_TO_F0_DELAY       0.450        13.230  2       
timer_clock_14__N_43[9]                                   NET DELAY            2.556        15.786  1       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R4C9D     A1_TO_F1_DELAY       0.450        16.236  2       
n123127                                                   NET DELAY            2.172        18.408  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R5C10D    D1_TO_F1_DELAY       0.450        18.858  11      
timer_clock_14__N_58                                      NET DELAY            3.603        22.461  1       
i8461_2_lut/A->i8461_2_lut/Z              SLICE_R4C8A     B0_TO_F0_DELAY       0.477        22.938  1       
n108871                                                   NET DELAY            0.000        22.938  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/CK",
        "phy_name":"SLICE_274/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 66.6% (route), 33.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.759 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.375
-------------------------------------   ------
End-of-path arrival time( ns )          22.885

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i4/D",
        "phy_name":"SLICE_274/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_1/B1",
            "phy_name":"SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_1/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117391",
            "phy_name":"n117391"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132453",
            "phy_name":"n132453"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117393",
            "phy_name":"n117393"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132456",
            "phy_name":"n132456"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117395",
            "phy_name":"n117395"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132459",
            "phy_name":"n132459"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117397",
            "phy_name":"n117397"
        },
        "arrive":11.562,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":11.840,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132462",
            "phy_name":"n132462"
        },
        "arrive":11.840,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":12.118,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117399",
            "phy_name":"n117399"
        },
        "arrive":12.780,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_11/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_11/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":13.230,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[9]",
            "phy_name":"timer_clock_14__N_43[9]"
        },
        "arrive":15.786,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/D",
            "phy_name":"SLICE_1294/A1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1294/F1"
        },
        "arrive":16.236,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n123127",
            "phy_name":"n123127"
        },
        "arrive":18.408,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1292/D1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1292/F1"
        },
        "arrive":18.858,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":22.408,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8460_2_lut/A",
            "phy_name":"SLICE_274/C1"
        },
        "pin1":
        {
            "log_name":"i8460_2_lut/Z",
            "phy_name":"SLICE_274/F1"
        },
        "arrive":22.885,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108870",
            "phy_name":"n108870"
        },
        "arrive":22.885,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C8A     CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE_R5C8A     B1_TO_COUT1_DELAY    0.358         9.338  2       
n117391                                                   NET DELAY            0.000         9.338  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE_R5C8B     CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132453                                                   NET DELAY            0.000         9.616  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE_R5C8B     CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117393                                                   NET DELAY            0.000         9.894  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE_R5C8C     CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132456                                                   NET DELAY            0.000        10.172  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE_R5C8C     CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117395                                                   NET DELAY            0.000        10.450  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE_R5C8D     CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132459                                                   NET DELAY            0.000        10.728  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE_R5C8D     CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117397                                                   NET DELAY            0.556        11.562  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE_R5C9A     CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132462                                                   NET DELAY            0.000        11.840  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE_R5C9A     CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117399                                                   NET DELAY            0.662        12.780  1       
add_84_add_5_11/D0->add_84_add_5_11/S0    SLICE_R5C9B     D0_TO_F0_DELAY       0.450        13.230  2       
timer_clock_14__N_43[9]                                   NET DELAY            2.556        15.786  1       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R4C9D     A1_TO_F1_DELAY       0.450        16.236  2       
n123127                                                   NET DELAY            2.172        18.408  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R5C10D    D1_TO_F1_DELAY       0.450        18.858  11      
timer_clock_14__N_58                                      NET DELAY            3.550        22.408  1       
i8460_2_lut/A->i8460_2_lut/Z              SLICE_R4C8A     C1_TO_F1_DELAY       0.477        22.885  1       
n108870                                                   NET DELAY            0.000        22.885  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/CK",
        "phy_name":"SLICE_274/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 67.9% (route), 32.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.197 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.606
-------------------------------------   ------
End-of-path arrival time( ns )          22.116

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/SR",
        "phy_name":"SLICE_27/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_1/B1",
            "phy_name":"SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_1/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117391",
            "phy_name":"n117391"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132453",
            "phy_name":"n132453"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117393",
            "phy_name":"n117393"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132456",
            "phy_name":"n132456"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117395",
            "phy_name":"n117395"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132459",
            "phy_name":"n132459"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117397",
            "phy_name":"n117397"
        },
        "arrive":11.562,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":11.840,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132462",
            "phy_name":"n132462"
        },
        "arrive":11.840,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":12.118,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117399",
            "phy_name":"n117399"
        },
        "arrive":12.780,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_11/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_11/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":13.230,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[9]",
            "phy_name":"timer_clock_14__N_43[9]"
        },
        "arrive":15.786,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/D",
            "phy_name":"SLICE_1294/A1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1294/F1"
        },
        "arrive":16.236,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n123127",
            "phy_name":"n123127"
        },
        "arrive":18.408,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1292/D1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1292/F1"
        },
        "arrive":18.858,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":22.116,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C8A     CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE_R5C8A     B1_TO_COUT1_DELAY    0.358         9.338  2       
n117391                                                   NET DELAY            0.000         9.338  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE_R5C8B     CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132453                                                   NET DELAY            0.000         9.616  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE_R5C8B     CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117393                                                   NET DELAY            0.000         9.894  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE_R5C8C     CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132456                                                   NET DELAY            0.000        10.172  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE_R5C8C     CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117395                                                   NET DELAY            0.000        10.450  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE_R5C8D     CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132459                                                   NET DELAY            0.000        10.728  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE_R5C8D     CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117397                                                   NET DELAY            0.556        11.562  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE_R5C9A     CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132462                                                   NET DELAY            0.000        11.840  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE_R5C9A     CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117399                                                   NET DELAY            0.662        12.780  1       
add_84_add_5_11/D0->add_84_add_5_11/S0    SLICE_R5C9B     D0_TO_F0_DELAY       0.450        13.230  2       
timer_clock_14__N_43[9]                                   NET DELAY            2.556        15.786  1       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R4C9D     A1_TO_F1_DELAY       0.450        16.236  2       
n123127                                                   NET DELAY            2.172        18.408  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R5C10D    D1_TO_F1_DELAY       0.450        18.858  11      
timer_clock_14__N_58                                      NET DELAY            3.258        22.116  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : {timer_clock__i1/SR   timer_clock__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 67.9% (route), 32.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.197 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.606
-------------------------------------   ------
End-of-path arrival time( ns )          22.116

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{timer_clock__i1/SR   timer_clock__i2/SR}",
        "phy_name":"SLICE_26/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_1/B1",
            "phy_name":"SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_1/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117391",
            "phy_name":"n117391"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132453",
            "phy_name":"n132453"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117393",
            "phy_name":"n117393"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132456",
            "phy_name":"n132456"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117395",
            "phy_name":"n117395"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132459",
            "phy_name":"n132459"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117397",
            "phy_name":"n117397"
        },
        "arrive":11.562,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":11.840,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132462",
            "phy_name":"n132462"
        },
        "arrive":11.840,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":12.118,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117399",
            "phy_name":"n117399"
        },
        "arrive":12.780,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_11/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_11/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":13.230,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[9]",
            "phy_name":"timer_clock_14__N_43[9]"
        },
        "arrive":15.786,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/D",
            "phy_name":"SLICE_1294/A1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1294/F1"
        },
        "arrive":16.236,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n123127",
            "phy_name":"n123127"
        },
        "arrive":18.408,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1292/D1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1292/F1"
        },
        "arrive":18.858,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":22.116,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C8A     CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE_R5C8A     B1_TO_COUT1_DELAY    0.358         9.338  2       
n117391                                                   NET DELAY            0.000         9.338  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE_R5C8B     CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132453                                                   NET DELAY            0.000         9.616  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE_R5C8B     CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117393                                                   NET DELAY            0.000         9.894  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE_R5C8C     CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132456                                                   NET DELAY            0.000        10.172  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE_R5C8C     CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117395                                                   NET DELAY            0.000        10.450  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE_R5C8D     CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132459                                                   NET DELAY            0.000        10.728  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE_R5C8D     CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117397                                                   NET DELAY            0.556        11.562  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE_R5C9A     CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132462                                                   NET DELAY            0.000        11.840  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE_R5C9A     CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117399                                                   NET DELAY            0.662        12.780  1       
add_84_add_5_11/D0->add_84_add_5_11/S0    SLICE_R5C9B     D0_TO_F0_DELAY       0.450        13.230  2       
timer_clock_14__N_43[9]                                   NET DELAY            2.556        15.786  1       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R4C9D     A1_TO_F1_DELAY       0.450        16.236  2       
n123127                                                   NET DELAY            2.172        18.408  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R5C10D    D1_TO_F1_DELAY       0.450        18.858  11      
timer_clock_14__N_58                                      NET DELAY            3.258        22.116  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/CK",
        "phy_name":"SLICE_26/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 67.9% (route), 32.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.197 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.606
-------------------------------------   ------
End-of-path arrival time( ns )          22.116

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i3/SR",
        "phy_name":"SLICE_25/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_1/B1",
            "phy_name":"SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_1/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117391",
            "phy_name":"n117391"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132453",
            "phy_name":"n132453"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117393",
            "phy_name":"n117393"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132456",
            "phy_name":"n132456"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117395",
            "phy_name":"n117395"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132459",
            "phy_name":"n132459"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117397",
            "phy_name":"n117397"
        },
        "arrive":11.562,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":11.840,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132462",
            "phy_name":"n132462"
        },
        "arrive":11.840,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":12.118,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117399",
            "phy_name":"n117399"
        },
        "arrive":12.780,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_11/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_11/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":13.230,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[9]",
            "phy_name":"timer_clock_14__N_43[9]"
        },
        "arrive":15.786,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/D",
            "phy_name":"SLICE_1294/A1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1294/F1"
        },
        "arrive":16.236,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n123127",
            "phy_name":"n123127"
        },
        "arrive":18.408,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1292/D1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1292/F1"
        },
        "arrive":18.858,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":22.116,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C8A     CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE_R5C8A     B1_TO_COUT1_DELAY    0.358         9.338  2       
n117391                                                   NET DELAY            0.000         9.338  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE_R5C8B     CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132453                                                   NET DELAY            0.000         9.616  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE_R5C8B     CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117393                                                   NET DELAY            0.000         9.894  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE_R5C8C     CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132456                                                   NET DELAY            0.000        10.172  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE_R5C8C     CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117395                                                   NET DELAY            0.000        10.450  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE_R5C8D     CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132459                                                   NET DELAY            0.000        10.728  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE_R5C8D     CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117397                                                   NET DELAY            0.556        11.562  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE_R5C9A     CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132462                                                   NET DELAY            0.000        11.840  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE_R5C9A     CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117399                                                   NET DELAY            0.662        12.780  1       
add_84_add_5_11/D0->add_84_add_5_11/S0    SLICE_R5C9B     D0_TO_F0_DELAY       0.450        13.230  2       
timer_clock_14__N_43[9]                                   NET DELAY            2.556        15.786  1       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R4C9D     A1_TO_F1_DELAY       0.450        16.236  2       
n123127                                                   NET DELAY            2.172        18.408  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R5C10D    D1_TO_F1_DELAY       0.450        18.858  11      
timer_clock_14__N_58                                      NET DELAY            3.258        22.116  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i3/CK",
        "phy_name":"SLICE_25/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 64.6% (route), 35.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.753 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.381
-------------------------------------   ------
End-of-path arrival time( ns )          21.891

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i7/D",
        "phy_name":"SLICE_272/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_1/B1",
            "phy_name":"SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_1/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117391",
            "phy_name":"n117391"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132453",
            "phy_name":"n132453"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117393",
            "phy_name":"n117393"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132456",
            "phy_name":"n132456"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117395",
            "phy_name":"n117395"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132459",
            "phy_name":"n132459"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117397",
            "phy_name":"n117397"
        },
        "arrive":11.562,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":11.840,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132462",
            "phy_name":"n132462"
        },
        "arrive":11.840,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":12.118,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117399",
            "phy_name":"n117399"
        },
        "arrive":12.780,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_11/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_11/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":13.230,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[9]",
            "phy_name":"timer_clock_14__N_43[9]"
        },
        "arrive":15.786,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/D",
            "phy_name":"SLICE_1294/A1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1294/F1"
        },
        "arrive":16.236,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n123127",
            "phy_name":"n123127"
        },
        "arrive":18.408,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1292/D1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1292/F1"
        },
        "arrive":18.858,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.414,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8463_2_lut/A",
            "phy_name":"SLICE_272/A0"
        },
        "pin1":
        {
            "log_name":"i8463_2_lut/Z",
            "phy_name":"SLICE_272/F0"
        },
        "arrive":21.891,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108873",
            "phy_name":"n108873"
        },
        "arrive":21.891,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C8A     CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE_R5C8A     B1_TO_COUT1_DELAY    0.358         9.338  2       
n117391                                                   NET DELAY            0.000         9.338  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE_R5C8B     CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132453                                                   NET DELAY            0.000         9.616  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE_R5C8B     CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117393                                                   NET DELAY            0.000         9.894  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE_R5C8C     CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132456                                                   NET DELAY            0.000        10.172  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE_R5C8C     CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117395                                                   NET DELAY            0.000        10.450  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE_R5C8D     CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132459                                                   NET DELAY            0.000        10.728  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE_R5C8D     CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117397                                                   NET DELAY            0.556        11.562  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE_R5C9A     CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132462                                                   NET DELAY            0.000        11.840  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE_R5C9A     CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117399                                                   NET DELAY            0.662        12.780  1       
add_84_add_5_11/D0->add_84_add_5_11/S0    SLICE_R5C9B     D0_TO_F0_DELAY       0.450        13.230  2       
timer_clock_14__N_43[9]                                   NET DELAY            2.556        15.786  1       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R4C9D     A1_TO_F1_DELAY       0.450        16.236  2       
n123127                                                   NET DELAY            2.172        18.408  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R5C10D    D1_TO_F1_DELAY       0.450        18.858  11      
timer_clock_14__N_58                                      NET DELAY            2.556        21.414  1       
i8463_2_lut/A->i8463_2_lut/Z              SLICE_R4C9A     A0_TO_F0_DELAY       0.477        21.891  1       
n108873                                                   NET DELAY            0.000        21.891  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i7/CK",
        "phy_name":"SLICE_272/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 64.6% (route), 35.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.753 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.381
-------------------------------------   ------
End-of-path arrival time( ns )          21.891

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i9/D",
        "phy_name":"SLICE_267/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_1/B1",
            "phy_name":"SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_1/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117391",
            "phy_name":"n117391"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132453",
            "phy_name":"n132453"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117393",
            "phy_name":"n117393"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132456",
            "phy_name":"n132456"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117395",
            "phy_name":"n117395"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132459",
            "phy_name":"n132459"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117397",
            "phy_name":"n117397"
        },
        "arrive":11.562,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":11.840,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132462",
            "phy_name":"n132462"
        },
        "arrive":11.840,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":12.118,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117399",
            "phy_name":"n117399"
        },
        "arrive":12.780,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_11/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_11/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":13.230,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[9]",
            "phy_name":"timer_clock_14__N_43[9]"
        },
        "arrive":15.786,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/D",
            "phy_name":"SLICE_1294/A1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1294/F1"
        },
        "arrive":16.236,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n123127",
            "phy_name":"n123127"
        },
        "arrive":18.408,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1292/D1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1292/F1"
        },
        "arrive":18.858,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.414,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8468_2_lut/A",
            "phy_name":"SLICE_267/A0"
        },
        "pin1":
        {
            "log_name":"i8468_2_lut/Z",
            "phy_name":"SLICE_267/F0"
        },
        "arrive":21.891,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108878",
            "phy_name":"n108878"
        },
        "arrive":21.891,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C8A     CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE_R5C8A     B1_TO_COUT1_DELAY    0.358         9.338  2       
n117391                                                   NET DELAY            0.000         9.338  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE_R5C8B     CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132453                                                   NET DELAY            0.000         9.616  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE_R5C8B     CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117393                                                   NET DELAY            0.000         9.894  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE_R5C8C     CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132456                                                   NET DELAY            0.000        10.172  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE_R5C8C     CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117395                                                   NET DELAY            0.000        10.450  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE_R5C8D     CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132459                                                   NET DELAY            0.000        10.728  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE_R5C8D     CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117397                                                   NET DELAY            0.556        11.562  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE_R5C9A     CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132462                                                   NET DELAY            0.000        11.840  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE_R5C9A     CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117399                                                   NET DELAY            0.662        12.780  1       
add_84_add_5_11/D0->add_84_add_5_11/S0    SLICE_R5C9B     D0_TO_F0_DELAY       0.450        13.230  2       
timer_clock_14__N_43[9]                                   NET DELAY            2.556        15.786  1       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R4C9D     A1_TO_F1_DELAY       0.450        16.236  2       
n123127                                                   NET DELAY            2.172        18.408  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R5C10D    D1_TO_F1_DELAY       0.450        18.858  11      
timer_clock_14__N_58                                      NET DELAY            2.556        21.414  1       
i8468_2_lut/A->i8468_2_lut/Z              SLICE_R4C9B     A0_TO_F0_DELAY       0.477        21.891  1       
n108878                                                   NET DELAY            0.000        21.891  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i9/CK",
        "phy_name":"SLICE_267/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 64.4% (route), 35.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.819 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.315
-------------------------------------   ------
End-of-path arrival time( ns )          21.825

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i6/D",
        "phy_name":"SLICE_272/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_1/B1",
            "phy_name":"SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_1/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117391",
            "phy_name":"n117391"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132453",
            "phy_name":"n132453"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117393",
            "phy_name":"n117393"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132456",
            "phy_name":"n132456"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117395",
            "phy_name":"n117395"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132459",
            "phy_name":"n132459"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117397",
            "phy_name":"n117397"
        },
        "arrive":11.562,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":11.840,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132462",
            "phy_name":"n132462"
        },
        "arrive":11.840,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":12.118,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117399",
            "phy_name":"n117399"
        },
        "arrive":12.780,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_11/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_11/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":13.230,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[9]",
            "phy_name":"timer_clock_14__N_43[9]"
        },
        "arrive":15.786,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/D",
            "phy_name":"SLICE_1294/A1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1294/F1"
        },
        "arrive":16.236,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n123127",
            "phy_name":"n123127"
        },
        "arrive":18.408,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1292/D1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1292/F1"
        },
        "arrive":18.858,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.348,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8462_2_lut/A",
            "phy_name":"SLICE_272/B1"
        },
        "pin1":
        {
            "log_name":"i8462_2_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":21.825,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108872",
            "phy_name":"n108872"
        },
        "arrive":21.825,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C8A     CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE_R5C8A     B1_TO_COUT1_DELAY    0.358         9.338  2       
n117391                                                   NET DELAY            0.000         9.338  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE_R5C8B     CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132453                                                   NET DELAY            0.000         9.616  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE_R5C8B     CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117393                                                   NET DELAY            0.000         9.894  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE_R5C8C     CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132456                                                   NET DELAY            0.000        10.172  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE_R5C8C     CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117395                                                   NET DELAY            0.000        10.450  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE_R5C8D     CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132459                                                   NET DELAY            0.000        10.728  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE_R5C8D     CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117397                                                   NET DELAY            0.556        11.562  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE_R5C9A     CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132462                                                   NET DELAY            0.000        11.840  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE_R5C9A     CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117399                                                   NET DELAY            0.662        12.780  1       
add_84_add_5_11/D0->add_84_add_5_11/S0    SLICE_R5C9B     D0_TO_F0_DELAY       0.450        13.230  2       
timer_clock_14__N_43[9]                                   NET DELAY            2.556        15.786  1       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R4C9D     A1_TO_F1_DELAY       0.450        16.236  2       
n123127                                                   NET DELAY            2.172        18.408  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R5C10D    D1_TO_F1_DELAY       0.450        18.858  11      
timer_clock_14__N_58                                      NET DELAY            2.490        21.348  1       
i8462_2_lut/A->i8462_2_lut/Z              SLICE_R4C9A     B1_TO_F1_DELAY       0.477        21.825  1       
n108872                                                   NET DELAY            0.000        21.825  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i7/CK",
        "phy_name":"SLICE_272/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 64.4% (route), 35.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.819 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.315
-------------------------------------   ------
End-of-path arrival time( ns )          21.825

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i10/D",
        "phy_name":"SLICE_268/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_1/B1",
            "phy_name":"SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_1/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117391",
            "phy_name":"n117391"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132453",
            "phy_name":"n132453"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_3/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_3/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117393",
            "phy_name":"n117393"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132456",
            "phy_name":"n132456"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117395",
            "phy_name":"n117395"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132459",
            "phy_name":"n132459"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117397",
            "phy_name":"n117397"
        },
        "arrive":11.562,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":11.840,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n132462",
            "phy_name":"n132462"
        },
        "arrive":11.840,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_9/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_9/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":12.118,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117399",
            "phy_name":"n117399"
        },
        "arrive":12.780,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_84_add_5_11/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"add_84_add_5_11/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":13.230,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[9]",
            "phy_name":"timer_clock_14__N_43[9]"
        },
        "arrive":15.786,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/D",
            "phy_name":"SLICE_1294/A1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1294/F1"
        },
        "arrive":16.236,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n123127",
            "phy_name":"n123127"
        },
        "arrive":18.408,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1292/D1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1292/F1"
        },
        "arrive":18.858,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.348,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8467_2_lut/A",
            "phy_name":"SLICE_268/B0"
        },
        "pin1":
        {
            "log_name":"i8467_2_lut/Z",
            "phy_name":"SLICE_268/F0"
        },
        "arrive":21.825,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108877",
            "phy_name":"n108877"
        },
        "arrive":21.825,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C8A     CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE_R5C8A     B1_TO_COUT1_DELAY    0.358         9.338  2       
n117391                                                   NET DELAY            0.000         9.338  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE_R5C8B     CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132453                                                   NET DELAY            0.000         9.616  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE_R5C8B     CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117393                                                   NET DELAY            0.000         9.894  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE_R5C8C     CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132456                                                   NET DELAY            0.000        10.172  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE_R5C8C     CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117395                                                   NET DELAY            0.000        10.450  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE_R5C8D     CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132459                                                   NET DELAY            0.000        10.728  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE_R5C8D     CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117397                                                   NET DELAY            0.556        11.562  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE_R5C9A     CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132462                                                   NET DELAY            0.000        11.840  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE_R5C9A     CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117399                                                   NET DELAY            0.662        12.780  1       
add_84_add_5_11/D0->add_84_add_5_11/S0    SLICE_R5C9B     D0_TO_F0_DELAY       0.450        13.230  2       
timer_clock_14__N_43[9]                                   NET DELAY            2.556        15.786  1       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R4C9D     A1_TO_F1_DELAY       0.450        16.236  2       
n123127                                                   NET DELAY            2.172        18.408  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R5C10D    D1_TO_F1_DELAY       0.450        18.858  11      
timer_clock_14__N_58                                      NET DELAY            2.490        21.348  1       
i8467_2_lut/A->i8467_2_lut/Z              SLICE_R5C10C    B0_TO_F0_DELAY       0.477        21.825  1       
n108877                                                   NET DELAY            0.000        21.825  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i10/CK",
        "phy_name":"SLICE_268/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : vga_driver/h_count_595__i0/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.131 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             17.139
-------------------------------------------   ------
End-of-path arrival time( ns )                27.766

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i0/SR",
        "phy_name":"SLICE_88/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":16.601,
        "delay":4.583
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11329_2_lut/B",
            "phy_name":"SLICE_1558/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11329_2_lut/Z",
            "phy_name":"SLICE_1558/F0"
        },
        "arrive":17.051,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111748",
            "phy_name":"n111748"
        },
        "arrive":20.720,
        "delay":3.669
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/C",
            "phy_name":"SLICE_1253/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1253/F1"
        },
        "arrive":21.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10_adj_1368",
            "phy_name":"n10_adj_1368"
        },
        "arrive":23.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i26453_4_lut/C",
            "phy_name":"SLICE_1252/B1"
        },
        "pin1":
        {
            "log_name":"i26453_4_lut/Z",
            "phy_name":"SLICE_1252/F1"
        },
        "arrive":24.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99917",
            "phy_name":"n99917"
        },
        "arrive":27.766,
        "delay":3.656
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        4.583        16.601  1       
vga_driver/i11329_2_lut/B->vga_driver/i11329_2_lut/Z
                                          SLICE_R14C23A   D0_TO_F0_DELAY   0.450        17.051  2       
n111748                                                   NET DELAY        3.669        20.720  1       
vga_driver/i4_4_lut/C->vga_driver/i4_4_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        21.170  1       
n10_adj_1368                                              NET DELAY        2.490        23.660  1       
i26453_4_lut/C->i26453_4_lut/Z            SLICE_R18C19B   B1_TO_F1_DELAY   0.450        24.110  11      
n99917                                                    NET DELAY        3.656        27.766  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i0/CK",
        "phy_name":"SLICE_88/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : {vga_driver/h_count_595__i1/SR   vga_driver/h_count_595__i2/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.131 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             17.139
-------------------------------------------   ------
End-of-path arrival time( ns )                27.766

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/h_count_595__i1/SR   vga_driver/h_count_595__i2/SR}",
        "phy_name":"SLICE_87/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":16.601,
        "delay":4.583
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11329_2_lut/B",
            "phy_name":"SLICE_1558/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11329_2_lut/Z",
            "phy_name":"SLICE_1558/F0"
        },
        "arrive":17.051,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111748",
            "phy_name":"n111748"
        },
        "arrive":20.720,
        "delay":3.669
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/C",
            "phy_name":"SLICE_1253/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1253/F1"
        },
        "arrive":21.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10_adj_1368",
            "phy_name":"n10_adj_1368"
        },
        "arrive":23.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i26453_4_lut/C",
            "phy_name":"SLICE_1252/B1"
        },
        "pin1":
        {
            "log_name":"i26453_4_lut/Z",
            "phy_name":"SLICE_1252/F1"
        },
        "arrive":24.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99917",
            "phy_name":"n99917"
        },
        "arrive":27.766,
        "delay":3.656
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        4.583        16.601  1       
vga_driver/i11329_2_lut/B->vga_driver/i11329_2_lut/Z
                                          SLICE_R14C23A   D0_TO_F0_DELAY   0.450        17.051  2       
n111748                                                   NET DELAY        3.669        20.720  1       
vga_driver/i4_4_lut/C->vga_driver/i4_4_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        21.170  1       
n10_adj_1368                                              NET DELAY        2.490        23.660  1       
i26453_4_lut/C->i26453_4_lut/Z            SLICE_R18C19B   B1_TO_F1_DELAY   0.450        24.110  11      
n99917                                                    NET DELAY        3.656        27.766  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i1/CK",
        "phy_name":"SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : {vga_driver/h_count_595__i3/SR   vga_driver/h_count_595__i4/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.131 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             17.139
-------------------------------------------   ------
End-of-path arrival time( ns )                27.766

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/h_count_595__i3/SR   vga_driver/h_count_595__i4/SR}",
        "phy_name":"SLICE_85/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":16.601,
        "delay":4.583
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11329_2_lut/B",
            "phy_name":"SLICE_1558/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11329_2_lut/Z",
            "phy_name":"SLICE_1558/F0"
        },
        "arrive":17.051,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111748",
            "phy_name":"n111748"
        },
        "arrive":20.720,
        "delay":3.669
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/C",
            "phy_name":"SLICE_1253/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1253/F1"
        },
        "arrive":21.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10_adj_1368",
            "phy_name":"n10_adj_1368"
        },
        "arrive":23.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i26453_4_lut/C",
            "phy_name":"SLICE_1252/B1"
        },
        "pin1":
        {
            "log_name":"i26453_4_lut/Z",
            "phy_name":"SLICE_1252/F1"
        },
        "arrive":24.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99917",
            "phy_name":"n99917"
        },
        "arrive":27.766,
        "delay":3.656
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        4.583        16.601  1       
vga_driver/i11329_2_lut/B->vga_driver/i11329_2_lut/Z
                                          SLICE_R14C23A   D0_TO_F0_DELAY   0.450        17.051  2       
n111748                                                   NET DELAY        3.669        20.720  1       
vga_driver/i4_4_lut/C->vga_driver/i4_4_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        21.170  1       
n10_adj_1368                                              NET DELAY        2.490        23.660  1       
i26453_4_lut/C->i26453_4_lut/Z            SLICE_R18C19B   B1_TO_F1_DELAY   0.450        24.110  11      
n99917                                                    NET DELAY        3.656        27.766  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : {vga_driver/h_count_595__i5/SR   vga_driver/h_count_595__i6/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.131 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             17.139
-------------------------------------------   ------
End-of-path arrival time( ns )                27.766

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/h_count_595__i5/SR   vga_driver/h_count_595__i6/SR}",
        "phy_name":"SLICE_83/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":16.601,
        "delay":4.583
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11329_2_lut/B",
            "phy_name":"SLICE_1558/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11329_2_lut/Z",
            "phy_name":"SLICE_1558/F0"
        },
        "arrive":17.051,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111748",
            "phy_name":"n111748"
        },
        "arrive":20.720,
        "delay":3.669
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/C",
            "phy_name":"SLICE_1253/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1253/F1"
        },
        "arrive":21.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10_adj_1368",
            "phy_name":"n10_adj_1368"
        },
        "arrive":23.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i26453_4_lut/C",
            "phy_name":"SLICE_1252/B1"
        },
        "pin1":
        {
            "log_name":"i26453_4_lut/Z",
            "phy_name":"SLICE_1252/F1"
        },
        "arrive":24.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99917",
            "phy_name":"n99917"
        },
        "arrive":27.766,
        "delay":3.656
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        4.583        16.601  1       
vga_driver/i11329_2_lut/B->vga_driver/i11329_2_lut/Z
                                          SLICE_R14C23A   D0_TO_F0_DELAY   0.450        17.051  2       
n111748                                                   NET DELAY        3.669        20.720  1       
vga_driver/i4_4_lut/C->vga_driver/i4_4_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        21.170  1       
n10_adj_1368                                              NET DELAY        2.490        23.660  1       
i26453_4_lut/C->i26453_4_lut/Z            SLICE_R18C19B   B1_TO_F1_DELAY   0.450        24.110  11      
n99917                                                    NET DELAY        3.656        27.766  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i5/CK",
        "phy_name":"SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : {vga_driver/h_count_595__i7/SR   vga_driver/h_count_595__i8/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.6% (route), 16.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.529 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.741
-------------------------------------------   ------
End-of-path arrival time( ns )                27.368

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/h_count_595__i7/SR   vga_driver/h_count_595__i8/SR}",
        "phy_name":"SLICE_81/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":16.601,
        "delay":4.583
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11329_2_lut/B",
            "phy_name":"SLICE_1558/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11329_2_lut/Z",
            "phy_name":"SLICE_1558/F0"
        },
        "arrive":17.051,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111748",
            "phy_name":"n111748"
        },
        "arrive":20.720,
        "delay":3.669
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/C",
            "phy_name":"SLICE_1253/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1253/F1"
        },
        "arrive":21.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10_adj_1368",
            "phy_name":"n10_adj_1368"
        },
        "arrive":23.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i26453_4_lut/C",
            "phy_name":"SLICE_1252/B1"
        },
        "pin1":
        {
            "log_name":"i26453_4_lut/Z",
            "phy_name":"SLICE_1252/F1"
        },
        "arrive":24.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99917",
            "phy_name":"n99917"
        },
        "arrive":27.368,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        4.583        16.601  1       
vga_driver/i11329_2_lut/B->vga_driver/i11329_2_lut/Z
                                          SLICE_R14C23A   D0_TO_F0_DELAY   0.450        17.051  2       
n111748                                                   NET DELAY        3.669        20.720  1       
vga_driver/i4_4_lut/C->vga_driver/i4_4_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        21.170  1       
n10_adj_1368                                              NET DELAY        2.490        23.660  1       
i26453_4_lut/C->i26453_4_lut/Z            SLICE_R18C19B   B1_TO_F1_DELAY   0.450        24.110  11      
n99917                                                    NET DELAY        3.258        27.368  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i7/CK",
        "phy_name":"SLICE_81/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : vga_driver/h_count_595__i9/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.6% (route), 16.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.529 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.741
-------------------------------------------   ------
End-of-path arrival time( ns )                27.368

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i9/SR",
        "phy_name":"SLICE_80/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":16.601,
        "delay":4.583
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11329_2_lut/B",
            "phy_name":"SLICE_1558/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11329_2_lut/Z",
            "phy_name":"SLICE_1558/F0"
        },
        "arrive":17.051,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111748",
            "phy_name":"n111748"
        },
        "arrive":20.720,
        "delay":3.669
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/C",
            "phy_name":"SLICE_1253/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1253/F1"
        },
        "arrive":21.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10_adj_1368",
            "phy_name":"n10_adj_1368"
        },
        "arrive":23.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i26453_4_lut/C",
            "phy_name":"SLICE_1252/B1"
        },
        "pin1":
        {
            "log_name":"i26453_4_lut/Z",
            "phy_name":"SLICE_1252/F1"
        },
        "arrive":24.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99917",
            "phy_name":"n99917"
        },
        "arrive":27.368,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        4.583        16.601  1       
vga_driver/i11329_2_lut/B->vga_driver/i11329_2_lut/Z
                                          SLICE_R14C23A   D0_TO_F0_DELAY   0.450        17.051  2       
n111748                                                   NET DELAY        3.669        20.720  1       
vga_driver/i4_4_lut/C->vga_driver/i4_4_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        21.170  1       
n10_adj_1368                                              NET DELAY        2.490        23.660  1       
i26453_4_lut/C->i26453_4_lut/Z            SLICE_R18C19B   B1_TO_F1_DELAY   0.450        24.110  11      
n99917                                                    NET DELAY        3.258        27.368  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i9/CK",
        "phy_name":"SLICE_80/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : {vga_driver/v_count__i1/SP   vga_driver/v_count__i0/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.8% (route), 16.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.714 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.887
-------------------------------------------   ------
End-of-path arrival time( ns )                27.514

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/v_count__i1/SP   vga_driver/v_count__i0/SP}",
        "phy_name":"SLICE_251/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":16.601,
        "delay":4.583
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11329_2_lut/B",
            "phy_name":"SLICE_1558/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11329_2_lut/Z",
            "phy_name":"SLICE_1558/F0"
        },
        "arrive":17.051,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111748",
            "phy_name":"n111748"
        },
        "arrive":20.720,
        "delay":3.669
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/C",
            "phy_name":"SLICE_1253/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1253/F1"
        },
        "arrive":21.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10_adj_1368",
            "phy_name":"n10_adj_1368"
        },
        "arrive":23.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i26453_4_lut/C",
            "phy_name":"SLICE_1252/B1"
        },
        "pin1":
        {
            "log_name":"i26453_4_lut/Z",
            "phy_name":"SLICE_1252/F1"
        },
        "arrive":24.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99917",
            "phy_name":"n99917"
        },
        "arrive":27.514,
        "delay":3.404
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        4.583        16.601  1       
vga_driver/i11329_2_lut/B->vga_driver/i11329_2_lut/Z
                                          SLICE_R14C23A   D0_TO_F0_DELAY   0.450        17.051  2       
n111748                                                   NET DELAY        3.669        20.720  1       
vga_driver/i4_4_lut/C->vga_driver/i4_4_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        21.170  1       
n10_adj_1368                                              NET DELAY        2.490        23.660  1       
i26453_4_lut/C->i26453_4_lut/Z            SLICE_R18C19B   B1_TO_F1_DELAY   0.450        24.110  11      
n99917                                                    NET DELAY        3.404        27.514  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : {vga_driver/v_count__i3/SP   vga_driver/v_count__i2/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.8% (route), 16.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.714 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.887
-------------------------------------------   ------
End-of-path arrival time( ns )                27.514

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/v_count__i3/SP   vga_driver/v_count__i2/SP}",
        "phy_name":"SLICE_249/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":16.601,
        "delay":4.583
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11329_2_lut/B",
            "phy_name":"SLICE_1558/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11329_2_lut/Z",
            "phy_name":"SLICE_1558/F0"
        },
        "arrive":17.051,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111748",
            "phy_name":"n111748"
        },
        "arrive":20.720,
        "delay":3.669
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/C",
            "phy_name":"SLICE_1253/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1253/F1"
        },
        "arrive":21.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10_adj_1368",
            "phy_name":"n10_adj_1368"
        },
        "arrive":23.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i26453_4_lut/C",
            "phy_name":"SLICE_1252/B1"
        },
        "pin1":
        {
            "log_name":"i26453_4_lut/Z",
            "phy_name":"SLICE_1252/F1"
        },
        "arrive":24.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99917",
            "phy_name":"n99917"
        },
        "arrive":27.514,
        "delay":3.404
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        4.583        16.601  1       
vga_driver/i11329_2_lut/B->vga_driver/i11329_2_lut/Z
                                          SLICE_R14C23A   D0_TO_F0_DELAY   0.450        17.051  2       
n111748                                                   NET DELAY        3.669        20.720  1       
vga_driver/i4_4_lut/C->vga_driver/i4_4_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        21.170  1       
n10_adj_1368                                              NET DELAY        2.490        23.660  1       
i26453_4_lut/C->i26453_4_lut/Z            SLICE_R18C19B   B1_TO_F1_DELAY   0.450        24.110  11      
n99917                                                    NET DELAY        3.404        27.514  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i3/CK",
        "phy_name":"SLICE_249/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : {vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.8% (route), 16.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.714 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.887
-------------------------------------------   ------
End-of-path arrival time( ns )                27.514

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}",
        "phy_name":"SLICE_247/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":16.601,
        "delay":4.583
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11329_2_lut/B",
            "phy_name":"SLICE_1558/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11329_2_lut/Z",
            "phy_name":"SLICE_1558/F0"
        },
        "arrive":17.051,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111748",
            "phy_name":"n111748"
        },
        "arrive":20.720,
        "delay":3.669
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/C",
            "phy_name":"SLICE_1253/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1253/F1"
        },
        "arrive":21.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10_adj_1368",
            "phy_name":"n10_adj_1368"
        },
        "arrive":23.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i26453_4_lut/C",
            "phy_name":"SLICE_1252/B1"
        },
        "pin1":
        {
            "log_name":"i26453_4_lut/Z",
            "phy_name":"SLICE_1252/F1"
        },
        "arrive":24.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99917",
            "phy_name":"n99917"
        },
        "arrive":27.514,
        "delay":3.404
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        4.583        16.601  1       
vga_driver/i11329_2_lut/B->vga_driver/i11329_2_lut/Z
                                          SLICE_R14C23A   D0_TO_F0_DELAY   0.450        17.051  2       
n111748                                                   NET DELAY        3.669        20.720  1       
vga_driver/i4_4_lut/C->vga_driver/i4_4_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        21.170  1       
n10_adj_1368                                              NET DELAY        2.490        23.660  1       
i26453_4_lut/C->i26453_4_lut/Z            SLICE_R18C19B   B1_TO_F1_DELAY   0.450        24.110  11      
n99917                                                    NET DELAY        3.404        27.514  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/CK",
        "phy_name":"SLICE_247/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : {vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.794 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.807
-------------------------------------------   ------
End-of-path arrival time( ns )                27.434

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}",
        "phy_name":"SLICE_245/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":16.601,
        "delay":4.583
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11329_2_lut/B",
            "phy_name":"SLICE_1558/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11329_2_lut/Z",
            "phy_name":"SLICE_1558/F0"
        },
        "arrive":17.051,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111748",
            "phy_name":"n111748"
        },
        "arrive":20.720,
        "delay":3.669
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/C",
            "phy_name":"SLICE_1253/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1253/F1"
        },
        "arrive":21.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10_adj_1368",
            "phy_name":"n10_adj_1368"
        },
        "arrive":23.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i26453_4_lut/C",
            "phy_name":"SLICE_1252/B1"
        },
        "pin1":
        {
            "log_name":"i26453_4_lut/Z",
            "phy_name":"SLICE_1252/F1"
        },
        "arrive":24.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99917",
            "phy_name":"n99917"
        },
        "arrive":27.434,
        "delay":3.324
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        4.583        16.601  1       
vga_driver/i11329_2_lut/B->vga_driver/i11329_2_lut/Z
                                          SLICE_R14C23A   D0_TO_F0_DELAY   0.450        17.051  2       
n111748                                                   NET DELAY        3.669        20.720  1       
vga_driver/i4_4_lut/C->vga_driver/i4_4_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        21.170  1       
n10_adj_1368                                              NET DELAY        2.490        23.660  1       
i26453_4_lut/C->i26453_4_lut/Z            SLICE_R18C19B   B1_TO_F1_DELAY   0.450        24.110  11      
n99917                                                    NET DELAY        3.324        27.434  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/CK",
        "phy_name":"SLICE_245/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i0/Q
Path End         : buzzer_clock_594__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i0/CK",
        "phy_name":"SLICE_78/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i0/Q",
        "phy_name":"SLICE_78/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i0/D",
        "phy_name":"SLICE_78/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594__i0/CK",
            "phy_name":"SLICE_78/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594__i0/Q",
            "phy_name":"SLICE_78/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[0]",
            "phy_name":"buzzer_clock[0]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594_add_4_1/C1",
            "phy_name":"SLICE_78/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594_add_4_1/S1",
            "phy_name":"SLICE_78/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n55_adj_1370",
            "phy_name":"n55_adj_1370"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_594__i0/CK->buzzer_clock_594__i0/Q
                                          SLICE_R5C25A    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[0]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_594_add_4_1/C1->buzzer_clock_594_add_4_1/S1
                                          SLICE_R5C25A    C1_TO_F1_DELAY   0.450         8.927  1       
n55_adj_1370                                              NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i0/CK",
        "phy_name":"SLICE_78/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i2/Q
Path End         : buzzer_clock_594__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i1/CK",
        "phy_name":"SLICE_77/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i2/Q",
        "phy_name":"SLICE_77/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i2/D",
        "phy_name":"SLICE_77/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594__i2/CK",
            "phy_name":"SLICE_77/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594__i2/Q",
            "phy_name":"SLICE_77/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[2]",
            "phy_name":"buzzer_clock[2]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594_add_4_3/C1",
            "phy_name":"SLICE_77/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594_add_4_3/S1",
            "phy_name":"SLICE_77/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n53",
            "phy_name":"n53"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i1/CK   buzzer_clock_594__i2/CK}->buzzer_clock_594__i2/Q
                                          SLICE_R5C25B    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[2]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_594_add_4_3/C1->buzzer_clock_594_add_4_3/S1
                                          SLICE_R5C25B    C1_TO_F1_DELAY   0.450         8.927  1       
n53                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i1/CK",
        "phy_name":"SLICE_77/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i1/Q
Path End         : buzzer_clock_594__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i1/CK",
        "phy_name":"SLICE_77/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i1/Q",
        "phy_name":"SLICE_77/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i1/D",
        "phy_name":"SLICE_77/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594__i1/CK",
            "phy_name":"SLICE_77/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594__i1/Q",
            "phy_name":"SLICE_77/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[1]",
            "phy_name":"buzzer_clock[1]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594_add_4_3/C0",
            "phy_name":"SLICE_77/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594_add_4_3/S0",
            "phy_name":"SLICE_77/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n54",
            "phy_name":"n54"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i1/CK   buzzer_clock_594__i2/CK}->buzzer_clock_594__i1/Q
                                          SLICE_R5C25B    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[1]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_594_add_4_3/C0->buzzer_clock_594_add_4_3/S0
                                          SLICE_R5C25B    C0_TO_F0_DELAY   0.450         8.927  1       
n54                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i1/CK",
        "phy_name":"SLICE_77/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i4/Q
Path End         : buzzer_clock_594__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i3/CK",
        "phy_name":"SLICE_76/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i4/Q",
        "phy_name":"SLICE_76/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i4/D",
        "phy_name":"SLICE_76/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594__i4/CK",
            "phy_name":"SLICE_76/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594__i4/Q",
            "phy_name":"SLICE_76/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[4]",
            "phy_name":"buzzer_clock[4]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594_add_4_5/C1",
            "phy_name":"SLICE_76/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594_add_4_5/S1",
            "phy_name":"SLICE_76/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n51",
            "phy_name":"n51"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i3/CK   buzzer_clock_594__i4/CK}->buzzer_clock_594__i4/Q
                                          SLICE_R5C25C    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[4]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_594_add_4_5/C1->buzzer_clock_594_add_4_5/S1
                                          SLICE_R5C25C    C1_TO_F1_DELAY   0.450         8.927  1       
n51                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i3/CK",
        "phy_name":"SLICE_76/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i3/Q
Path End         : buzzer_clock_594__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i3/CK",
        "phy_name":"SLICE_76/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i3/Q",
        "phy_name":"SLICE_76/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i3/D",
        "phy_name":"SLICE_76/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594__i3/CK",
            "phy_name":"SLICE_76/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594__i3/Q",
            "phy_name":"SLICE_76/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[3]",
            "phy_name":"buzzer_clock[3]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594_add_4_5/C0",
            "phy_name":"SLICE_76/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594_add_4_5/S0",
            "phy_name":"SLICE_76/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n52",
            "phy_name":"n52"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i3/CK   buzzer_clock_594__i4/CK}->buzzer_clock_594__i3/Q
                                          SLICE_R5C25C    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[3]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_594_add_4_5/C0->buzzer_clock_594_add_4_5/S0
                                          SLICE_R5C25C    C0_TO_F0_DELAY   0.450         8.927  1       
n52                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i3/CK",
        "phy_name":"SLICE_76/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i6/Q
Path End         : buzzer_clock_594__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i5/CK",
        "phy_name":"SLICE_75/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i6/Q",
        "phy_name":"SLICE_75/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i6/D",
        "phy_name":"SLICE_75/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594__i6/CK",
            "phy_name":"SLICE_75/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594__i6/Q",
            "phy_name":"SLICE_75/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[6]",
            "phy_name":"buzzer_clock[6]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594_add_4_7/C1",
            "phy_name":"SLICE_75/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594_add_4_7/S1",
            "phy_name":"SLICE_75/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n49_adj_1371",
            "phy_name":"n49_adj_1371"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i5/CK   buzzer_clock_594__i6/CK}->buzzer_clock_594__i6/Q
                                          SLICE_R5C25D    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[6]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_594_add_4_7/C1->buzzer_clock_594_add_4_7/S1
                                          SLICE_R5C25D    C1_TO_F1_DELAY   0.450         8.927  1       
n49_adj_1371                                              NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i5/CK",
        "phy_name":"SLICE_75/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i5/Q
Path End         : buzzer_clock_594__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i5/CK",
        "phy_name":"SLICE_75/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i5/Q",
        "phy_name":"SLICE_75/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i5/D",
        "phy_name":"SLICE_75/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594__i5/CK",
            "phy_name":"SLICE_75/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594__i5/Q",
            "phy_name":"SLICE_75/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[5]",
            "phy_name":"buzzer_clock[5]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594_add_4_7/C0",
            "phy_name":"SLICE_75/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594_add_4_7/S0",
            "phy_name":"SLICE_75/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n50",
            "phy_name":"n50"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i5/CK   buzzer_clock_594__i6/CK}->buzzer_clock_594__i5/Q
                                          SLICE_R5C25D    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[5]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_594_add_4_7/C0->buzzer_clock_594_add_4_7/S0
                                          SLICE_R5C25D    C0_TO_F0_DELAY   0.450         8.927  1       
n50                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i5/CK",
        "phy_name":"SLICE_75/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i8/Q
Path End         : buzzer_clock_594__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i7/CK",
        "phy_name":"SLICE_74/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i8/Q",
        "phy_name":"SLICE_74/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i8/D",
        "phy_name":"SLICE_74/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594__i8/CK",
            "phy_name":"SLICE_74/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594__i8/Q",
            "phy_name":"SLICE_74/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[8]",
            "phy_name":"buzzer_clock[8]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594_add_4_9/C1",
            "phy_name":"SLICE_74/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594_add_4_9/S1",
            "phy_name":"SLICE_74/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n47_2",
            "phy_name":"n47_2"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i7/CK   buzzer_clock_594__i8/CK}->buzzer_clock_594__i8/Q
                                          SLICE_R5C26A    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[8]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_594_add_4_9/C1->buzzer_clock_594_add_4_9/S1
                                          SLICE_R5C26A    C1_TO_F1_DELAY   0.450         8.927  1       
n47_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i7/CK",
        "phy_name":"SLICE_74/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i7/Q
Path End         : buzzer_clock_594__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i7/CK",
        "phy_name":"SLICE_74/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i7/Q",
        "phy_name":"SLICE_74/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i7/D",
        "phy_name":"SLICE_74/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594__i7/CK",
            "phy_name":"SLICE_74/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594__i7/Q",
            "phy_name":"SLICE_74/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[7]",
            "phy_name":"buzzer_clock[7]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594_add_4_9/C0",
            "phy_name":"SLICE_74/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594_add_4_9/S0",
            "phy_name":"SLICE_74/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n48",
            "phy_name":"n48"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i7/CK   buzzer_clock_594__i8/CK}->buzzer_clock_594__i7/Q
                                          SLICE_R5C26A    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[7]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_594_add_4_9/C0->buzzer_clock_594_add_4_9/S0
                                          SLICE_R5C26A    C0_TO_F0_DELAY   0.450         8.927  1       
n48                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i7/CK",
        "phy_name":"SLICE_74/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i9/Q
Path End         : buzzer_clock_594__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i9/CK",
        "phy_name":"SLICE_73/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i9/Q",
        "phy_name":"SLICE_73/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i9/D",
        "phy_name":"SLICE_73/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594__i9/CK",
            "phy_name":"SLICE_73/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594__i9/Q",
            "phy_name":"SLICE_73/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[9]",
            "phy_name":"buzzer_clock[9]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_594_add_4_11/C0",
            "phy_name":"SLICE_73/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_594_add_4_11/S0",
            "phy_name":"SLICE_73/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n46",
            "phy_name":"n46"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_594__i9/CK->buzzer_clock_594__i9/Q
                                          SLICE_R5C26B    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[9]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_594_add_4_11/C0->buzzer_clock_594_add_4_11/S0
                                          SLICE_R5C26B    C0_TO_F0_DELAY   0.450         8.927  1       
n46                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_594__i9/CK",
        "phy_name":"SLICE_73/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i2/Q
Path End         : vga_driver/h_count_595__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i1/CK",
        "phy_name":"SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i2/Q",
        "phy_name":"SLICE_87/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i2/D",
        "phy_name":"SLICE_87/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i2/CK",
            "phy_name":"SLICE_87/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i2/Q",
            "phy_name":"SLICE_87/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[2]",
            "phy_name":"pixel_col[2]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595_add_4_3/C1",
            "phy_name":"SLICE_87/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595_add_4_3/S1",
            "phy_name":"SLICE_87/F1"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[2]",
            "phy_name":"vga_driver/n45[2]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i1/CK   vga_driver/h_count_595__i2/CK}->vga_driver/h_count_595__i2/Q
                                          SLICE_R23C18B   CLK_TO_Q1_DELAY  1.391        12.018  20      
pixel_col[2]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_595_add_4_3/C1->vga_driver/h_count_595_add_4_3/S1
                                          SLICE_R23C18B   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[2]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i1/CK",
        "phy_name":"SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i1/Q
Path End         : vga_driver/h_count_595__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i1/CK",
        "phy_name":"SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i1/Q",
        "phy_name":"SLICE_87/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i1/D",
        "phy_name":"SLICE_87/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i1/CK",
            "phy_name":"SLICE_87/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i1/Q",
            "phy_name":"SLICE_87/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595_add_4_3/C0",
            "phy_name":"SLICE_87/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595_add_4_3/S0",
            "phy_name":"SLICE_87/F0"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[1]",
            "phy_name":"vga_driver/n45[1]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i1/CK   vga_driver/h_count_595__i2/CK}->vga_driver/h_count_595__i1/Q
                                          SLICE_R23C18B   CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_595_add_4_3/C0->vga_driver/h_count_595_add_4_3/S0
                                          SLICE_R23C18B   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[1]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i1/CK",
        "phy_name":"SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i4/Q
Path End         : vga_driver/h_count_595__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/Q",
        "phy_name":"SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i4/D",
        "phy_name":"SLICE_85/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i4/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i4/Q",
            "phy_name":"SLICE_85/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595_add_4_5/C1",
            "phy_name":"SLICE_85/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595_add_4_5/S1",
            "phy_name":"SLICE_85/F1"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[4]",
            "phy_name":"vga_driver/n45[4]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i4/Q
                                          SLICE_R23C18C   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[4]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_595_add_4_5/C1->vga_driver/h_count_595_add_4_5/S1
                                          SLICE_R23C18C   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[4]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i3/Q
Path End         : vga_driver/h_count_595__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/Q",
        "phy_name":"SLICE_85/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/D",
        "phy_name":"SLICE_85/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i3/CK",
            "phy_name":"SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i3/Q",
            "phy_name":"SLICE_85/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[3]",
            "phy_name":"pixel_col[3]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595_add_4_5/C0",
            "phy_name":"SLICE_85/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595_add_4_5/S0",
            "phy_name":"SLICE_85/F0"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[3]",
            "phy_name":"vga_driver/n45[3]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i3/Q
                                          SLICE_R23C18C   CLK_TO_Q0_DELAY  1.391        12.018  25      
pixel_col[3]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_595_add_4_5/C0->vga_driver/h_count_595_add_4_5/S0
                                          SLICE_R23C18C   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[3]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i3/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i5/Q
Path End         : vga_driver/h_count_595__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i5/CK",
        "phy_name":"SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i5/Q",
        "phy_name":"SLICE_83/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i5/D",
        "phy_name":"SLICE_83/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i5/CK",
            "phy_name":"SLICE_83/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i5/Q",
            "phy_name":"SLICE_83/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[5]",
            "phy_name":"pixel_col[5]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595_add_4_7/C0",
            "phy_name":"SLICE_83/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595_add_4_7/S0",
            "phy_name":"SLICE_83/F0"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[5]",
            "phy_name":"vga_driver/n45[5]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i5/CK   vga_driver/h_count_595__i6/CK}->vga_driver/h_count_595__i5/Q
                                          SLICE_R23C18D   CLK_TO_Q0_DELAY  1.391        12.018  23      
pixel_col[5]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_595_add_4_7/C0->vga_driver/h_count_595_add_4_7/S0
                                          SLICE_R23C18D   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i5/CK",
        "phy_name":"SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i8/Q
Path End         : vga_driver/h_count_595__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i7/CK",
        "phy_name":"SLICE_81/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i8/Q",
        "phy_name":"SLICE_81/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i8/D",
        "phy_name":"SLICE_81/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i8/CK",
            "phy_name":"SLICE_81/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i8/Q",
            "phy_name":"SLICE_81/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[8]",
            "phy_name":"pixel_col[8]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595_add_4_9/C1",
            "phy_name":"SLICE_81/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595_add_4_9/S1",
            "phy_name":"SLICE_81/F1"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[8]",
            "phy_name":"vga_driver/n45[8]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i7/CK   vga_driver/h_count_595__i8/CK}->vga_driver/h_count_595__i8/Q
                                          SLICE_R23C19A   CLK_TO_Q1_DELAY  1.391        12.018  20      
pixel_col[8]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_595_add_4_9/C1->vga_driver/h_count_595_add_4_9/S1
                                          SLICE_R23C19A   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[8]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i7/CK",
        "phy_name":"SLICE_81/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i7/Q
Path End         : vga_driver/h_count_595__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i7/CK",
        "phy_name":"SLICE_81/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i7/Q",
        "phy_name":"SLICE_81/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i7/D",
        "phy_name":"SLICE_81/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i7/CK",
            "phy_name":"SLICE_81/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i7/Q",
            "phy_name":"SLICE_81/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[7]",
            "phy_name":"pixel_col[7]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595_add_4_9/C0",
            "phy_name":"SLICE_81/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595_add_4_9/S0",
            "phy_name":"SLICE_81/F0"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[7]",
            "phy_name":"vga_driver/n45[7]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i7/CK   vga_driver/h_count_595__i8/CK}->vga_driver/h_count_595__i7/Q
                                          SLICE_R23C19A   CLK_TO_Q0_DELAY  1.391        12.018  25      
pixel_col[7]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_595_add_4_9/C0->vga_driver/h_count_595_add_4_9/S0
                                          SLICE_R23C19A   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i7/CK",
        "phy_name":"SLICE_81/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i5/Q
Path End         : vga_driver/h_count_595__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 45.4% (route), 54.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.470 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.470
-------------------------------------------   ------
End-of-path arrival time( ns )                14.097

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i5/CK",
        "phy_name":"SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i5/Q",
        "phy_name":"SLICE_83/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i6/D",
        "phy_name":"SLICE_83/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595__i5/CK",
            "phy_name":"SLICE_83/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595__i5/Q",
            "phy_name":"SLICE_83/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[5]",
            "phy_name":"pixel_col[5]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595_add_4_7/C0",
            "phy_name":"SLICE_83/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595_add_4_7/CO0",
            "phy_name":"SLICE_83/COUT0"
        },
        "arrive":13.647,
        "delay":0.053
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n133101",
            "phy_name":"vga_driver/n133101"
        },
        "arrive":13.647,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_595_add_4_7/D1",
            "phy_name":"SLICE_83/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_595_add_4_7/S1",
            "phy_name":"SLICE_83/F1"
        },
        "arrive":14.097,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[6]",
            "phy_name":"vga_driver/n45[6]"
        },
        "arrive":14.097,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
{vga_driver/h_count_595__i5/CK   vga_driver/h_count_595__i6/CK}->vga_driver/h_count_595__i5/Q
                                          SLICE_R23C18D   CLK_TO_Q0_DELAY    1.391        12.018  23      
pixel_col[5]                                              NET DELAY          1.576        13.594  1       
vga_driver/h_count_595_add_4_7/C0->vga_driver/h_count_595_add_4_7/CO0
                                          SLICE_R23C18D   C0_TO_COUT0_DELAY  0.053        13.647  2       
vga_driver/n133101                                        NET DELAY          0.000        13.647  1       
vga_driver/h_count_595_add_4_7/D1->vga_driver/h_count_595_add_4_7/S1
                                          SLICE_R23C18D   D1_TO_F1_DELAY     0.450        14.097  1       
vga_driver/n45[6]                                         NET DELAY          0.000        14.097  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_595__i5/CK",
        "phy_name":"SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 51.1% (route), 48.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.761 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.761
-------------------------------------------   ------
End-of-path arrival time( ns )                14.388

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_251/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/D",
        "phy_name":"SLICE_247/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_251/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_251/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":13.938,
        "delay":1.920
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i10924_2_lut_4_lut/A",
            "phy_name":"SLICE_247/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i10924_2_lut_4_lut/Z",
            "phy_name":"SLICE_247/F0"
        },
        "arrive":14.388,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[5]",
            "phy_name":"vga_driver/n38[5]"
        },
        "arrive":14.388,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i1/CK   vga_driver/v_count__i0/CK}->vga_driver/v_count__i0/Q
                                          SLICE_R21C18B   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_row[0]                                              NET DELAY        1.920        13.938  1       
vga_driver/i10924_2_lut_4_lut/A->vga_driver/i10924_2_lut_4_lut/Z
                                          SLICE_R21C18D   D0_TO_F0_DELAY   0.450        14.388  1       
vga_driver/n38[5]                                         NET DELAY        0.000        14.388  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/CK",
        "phy_name":"SLICE_247/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 51.1% (route), 48.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.761 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.761
-------------------------------------------   ------
End-of-path arrival time( ns )                14.388

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_251/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/D",
        "phy_name":"SLICE_251/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_251/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_251/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":13.938,
        "delay":1.920
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_4_lut_adj_163/A",
            "phy_name":"SLICE_251/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_4_lut_adj_163/Z",
            "phy_name":"SLICE_251/F0"
        },
        "arrive":14.388,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[1]",
            "phy_name":"vga_driver/n38[1]"
        },
        "arrive":14.388,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i1/CK   vga_driver/v_count__i0/CK}->vga_driver/v_count__i0/Q
                                          SLICE_R21C18B   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_row[0]                                              NET DELAY        1.920        13.938  1       
vga_driver/i1_2_lut_4_lut_adj_163/A->vga_driver/i1_2_lut_4_lut_adj_163/Z
                                          SLICE_R21C18B   D0_TO_F0_DELAY   0.450        14.388  1       
vga_driver/n38[1]                                         NET DELAY        0.000        14.388  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
