

================================================================
== Vitis HLS Report for 'cnn_Pipeline_1'
================================================================
* Date:           Tue Jan 28 18:27:01 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.915 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       42|       42|        11|          1|          1|    33|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arrayinit_curidx = alloca i32 1"   --->   Operation 14 'alloca' 'arrayinit_curidx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 1, i6 %arrayinit_curidx"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.body"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arrayinit_curidx_load = load i6 %arrayinit_curidx" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 17 'load' 'arrayinit_curidx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i6 %arrayinit_curidx_load" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 18 'zext' 'zext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (4.17ns)   --->   "%mul_ln69 = mul i13 %zext_ln69_2, i13 74" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 19 'mul' 'mul_ln69' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln69, i32 9, i32 12" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [10/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 21 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln69 = add i6 %arrayinit_curidx_load, i6 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 22 'add' 'add_ln69' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%icmp_ln69 = icmp_eq  i6 %arrayinit_curidx_load, i6 33" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 23 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 %add_ln69, i6 %arrayinit_curidx" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 24 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %arrayinit.body, void %arrayinit.body2.preheader.exitStub" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 25 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.04>
ST_2 : Operation 26 [9/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 26 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.04>
ST_3 : Operation 27 [8/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 27 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.04>
ST_4 : Operation 28 [7/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 28 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.04>
ST_5 : Operation 29 [6/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 29 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.04>
ST_6 : Operation 30 [5/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 30 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.04>
ST_7 : Operation 31 [4/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 31 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.04>
ST_8 : Operation 32 [3/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 32 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.04>
ST_9 : Operation 33 [2/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 33 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.91>
ST_10 : Operation 34 [1/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 34 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i3 %urem_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 35 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (1.87ns)   --->   "%switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur2_0.case.6, i3 0, void %arrayinit.cur2_0.case.0, i3 1, void %arrayinit.cur2_0.case.1, i3 2, void %arrayinit.cur2_0.case.2, i3 3, void %arrayinit.cur2_0.case.3, i3 4, void %arrayinit.cur2_0.case.4, i3 5, void %arrayinit.cur2_0.case.5" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 36 'switch' 'switch_ln69' <Predicate = true> <Delay = 1.87>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 37 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %tmp" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 39 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 40 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%pad_img0_1_addr = getelementptr i24 %pad_img0_1, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 41 'getelementptr' 'pad_img0_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%pad_img0_2_addr = getelementptr i24 %pad_img0_2, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 42 'getelementptr' 'pad_img0_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%pad_img0_3_addr = getelementptr i24 %pad_img0_3, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 43 'getelementptr' 'pad_img0_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%pad_img0_4_addr = getelementptr i24 %pad_img0_4, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 44 'getelementptr' 'pad_img0_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%pad_img0_5_addr = getelementptr i24 %pad_img0_5, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 45 'getelementptr' 'pad_img0_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%pad_img0_6_addr = getelementptr i24 %pad_img0_6, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 46 'getelementptr' 'pad_img0_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_5_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 47 'store' 'store_ln69' <Predicate = (trunc_ln69 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (trunc_ln69 == 5)> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_4_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 49 'store' 'store_ln69' <Predicate = (trunc_ln69 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (trunc_ln69 == 4)> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_3_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 51 'store' 'store_ln69' <Predicate = (trunc_ln69 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 52 'br' 'br_ln0' <Predicate = (trunc_ln69 == 3)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_2_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 53 'store' 'store_ln69' <Predicate = (trunc_ln69 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (trunc_ln69 == 2)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_1_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 55 'store' 'store_ln69' <Predicate = (trunc_ln69 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = (trunc_ln69 == 1)> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 57 'store' 'store_ln69' <Predicate = (trunc_ln69 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 58 'br' 'br_ln0' <Predicate = (trunc_ln69 == 0)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_6_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 59 'store' 'store_ln69' <Predicate = (trunc_ln69 == 7) | (trunc_ln69 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 60 'br' 'br_ln0' <Predicate = (trunc_ln69 == 7) | (trunc_ln69 == 6)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pad_img0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arrayinit_curidx       (alloca           ) [ 010000000000]
store_ln0              (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
arrayinit_curidx_load  (load             ) [ 011111111110]
zext_ln69_2            (zext             ) [ 000000000000]
mul_ln69               (mul              ) [ 000000000000]
tmp                    (partselect       ) [ 011111111111]
add_ln69               (add              ) [ 000000000000]
icmp_ln69              (icmp             ) [ 011111111111]
store_ln69             (store            ) [ 000000000000]
br_ln69                (br               ) [ 000000000000]
urem_ln69              (urem             ) [ 000000000000]
trunc_ln69             (trunc            ) [ 010000000001]
switch_ln69            (switch           ) [ 000000000000]
specpipeline_ln69      (specpipeline     ) [ 000000000000]
speclooptripcount_ln69 (speclooptripcount) [ 000000000000]
zext_ln69              (zext             ) [ 000000000000]
pad_img0_addr          (getelementptr    ) [ 000000000000]
pad_img0_1_addr        (getelementptr    ) [ 000000000000]
pad_img0_2_addr        (getelementptr    ) [ 000000000000]
pad_img0_3_addr        (getelementptr    ) [ 000000000000]
pad_img0_4_addr        (getelementptr    ) [ 000000000000]
pad_img0_5_addr        (getelementptr    ) [ 000000000000]
pad_img0_6_addr        (getelementptr    ) [ 000000000000]
store_ln69             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
store_ln69             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
store_ln69             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
store_ln69             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
store_ln69             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
store_ln69             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
store_ln69             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pad_img0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pad_img0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pad_img0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pad_img0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pad_img0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pad_img0_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pad_img0_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="arrayinit_curidx_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayinit_curidx/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="pad_img0_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="24" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_addr/11 "/>
</bind>
</comp>

<comp id="69" class="1004" name="pad_img0_1_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="24" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_1_addr/11 "/>
</bind>
</comp>

<comp id="76" class="1004" name="pad_img0_2_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="24" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_2_addr/11 "/>
</bind>
</comp>

<comp id="83" class="1004" name="pad_img0_3_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="24" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_3_addr/11 "/>
</bind>
</comp>

<comp id="90" class="1004" name="pad_img0_4_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_4_addr/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="pad_img0_5_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="24" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_5_addr/11 "/>
</bind>
</comp>

<comp id="104" class="1004" name="pad_img0_6_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_6_addr/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln69_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="24" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln69_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="24" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln69_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="24" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln69_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln69_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="24" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln69_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln69_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="24" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="arrayinit_curidx_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayinit_curidx_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln69_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mul_ln69_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln69/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="13" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="0" index="3" bw="5" slack="0"/>
<pin id="183" dir="1" index="4" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln69/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln69_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln69_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln69_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="6" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln69_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/10 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln69_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="10"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/11 "/>
</bind>
</comp>

<comp id="225" class="1005" name="arrayinit_curidx_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="arrayinit_curidx "/>
</bind>
</comp>

<comp id="232" class="1005" name="arrayinit_curidx_load_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="arrayinit_curidx_load "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="10"/>
<pin id="239" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="242" class="1005" name="icmp_ln69_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="10"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="246" class="1005" name="trunc_ln69_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="1"/>
<pin id="248" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="54" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="54" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="97" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="56" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="90" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="56" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="83" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="56" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="76" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="69" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="56" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="62" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="104" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="165" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="165" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="165" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="194" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="188" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="228"><net_src comp="58" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="235"><net_src comp="165" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="240"><net_src comp="178" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="245"><net_src comp="200" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="211" pin="1"/><net_sink comp="246" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pad_img0 | {11 }
	Port: pad_img0_1 | {11 }
	Port: pad_img0_2 | {11 }
	Port: pad_img0_3 | {11 }
	Port: pad_img0_4 | {11 }
	Port: pad_img0_5 | {11 }
	Port: pad_img0_6 | {11 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		arrayinit_curidx_load : 1
		zext_ln69_2 : 2
		mul_ln69 : 3
		tmp : 4
		urem_ln69 : 2
		add_ln69 : 2
		icmp_ln69 : 2
		store_ln69 : 3
		br_ln69 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		trunc_ln69 : 1
		switch_ln69 : 2
	State 11
		pad_img0_addr : 1
		pad_img0_1_addr : 1
		pad_img0_2_addr : 1
		pad_img0_3_addr : 1
		pad_img0_4_addr : 1
		pad_img0_5_addr : 1
		pad_img0_6_addr : 1
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   urem   |     grp_fu_188     |    0    |   130   |    79   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln69_fu_172  |    0    |    0    |    41   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln69_fu_194  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln69_fu_200  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|   zext   | zext_ln69_2_fu_168 |    0    |    0    |    0    |
|          |  zext_ln69_fu_215  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_178     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln69_fu_211 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |   130   |   148   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|arrayinit_curidx_load_reg_232|    6   |
|   arrayinit_curidx_reg_225  |    6   |
|      icmp_ln69_reg_242      |    1   |
|         tmp_reg_237         |    4   |
|      trunc_ln69_reg_246     |    3   |
+-----------------------------+--------+
|            Total            |   20   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_188 |  p0  |   2  |   6  |   12   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   12   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   130  |   148  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   20   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   150  |   157  |
+-----------+--------+--------+--------+--------+
