set clock_constraint { \
    name clk \
    module DCT_8x8_2D \
    port ap_clk \
    period 18 \
    uncertainty 2.25 \
}

set all_path {}

set false_path {}

