Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan  4 20:40:25 2019
| Host         : NGJINYEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/solveCube_timing_routed.rpt
| Design       : solveCube
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 62 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.377        0.000                      0                 5263        0.096        0.000                      0                 5263        4.750        0.000                       0                  2744  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.377        0.000                      0                 5263        0.096        0.000                      0                 5263        4.750        0.000                       0                  2744  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.616ns  (logic 2.815ns (24.233%)  route 8.801ns (75.767%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    grp_solveStage5b_fu_280/ap_clk
    SLICE_X41Y112        FDRE                                         r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/Q
                         net (fo=6, routed)           0.620     2.049    grp_solveStage5b_fu_280/ap_CS_fsm_state62
    SLICE_X40Y111        LUT3 (Prop_lut3_I0_O)        0.124     2.173 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_201__1/O
                         net (fo=3, routed)           0.655     2.829    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_201__1_n_0
    SLICE_X40Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.953 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_203__1/O
                         net (fo=1, routed)           0.570     3.523    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_203__1_n_0
    SLICE_X41Y111        LUT6 (Prop_lut6_I5_O)        0.124     3.647 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_172__3/O
                         net (fo=5, routed)           0.796     4.443    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_172__3_n_0
    SLICE_X42Y114        LUT2 (Prop_lut2_I1_O)        0.149     4.592 f  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_74__5/O
                         net (fo=87, routed)          1.120     5.712    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[81]_0
    SLICE_X40Y119        LUT4 (Prop_lut4_I3_O)        0.381     6.093 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_176__2/O
                         net (fo=2, routed)           0.664     6.757    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_176__2_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.326     7.083 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_111__3/O
                         net (fo=7, routed)           0.450     7.533    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_111__3_n_0
    SLICE_X41Y121        LUT5 (Prop_lut5_I4_O)        0.124     7.657 f  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_66__8/O
                         net (fo=2, routed)           0.487     8.145    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_66__8_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.269 f  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_71__5/O
                         net (fo=1, routed)           0.481     8.750    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_71__5_n_0
    SLICE_X43Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_13__13/O
                         net (fo=1, routed)           0.580     9.454    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_13__13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_2__13/O
                         net (fo=27, routed)          1.223    10.800    grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/A0
    SLICE_X42Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156    10.956 r  grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/SP/O
                         net (fo=1, routed)           0.658    11.615    grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_22
    SLICE_X43Y118        LUT5 (Prop_lut5_I4_O)        0.355    11.970 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/__16/q0[1]_i_2/O
                         net (fo=1, routed)           0.495    12.465    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[1]
    SLICE_X42Y117        LUT5 (Prop_lut5_I2_O)        0.124    12.589 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1__8/O
                         net (fo=1, routed)           0.000    12.589    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1__8_n_0
    SLICE_X42Y117        FDRE                                         r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X42Y117        FDRE                                         r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X42Y117        FDRE (Setup_fdre_C_D)        0.077    12.966    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rdata_reg[10]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solveCube_add_io_s_axi_U/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    ap_clk
    SLICE_X55Y60         FDRE                                         r  rdata_reg[10]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[10]_i_2/Q
                         net (fo=1, routed)           0.052     0.603    solveCube_add_io_s_axi_U/int_rMoves_V/rdata_reg[10]_i_2
    SLICE_X54Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.648 r  solveCube_add_io_s_axi_U/int_rMoves_V/rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.648    solveCube_add_io_s_axi_U/int_rMoves_V_n_57
    SLICE_X54Y60         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    solveCube_add_io_s_axi_U/ap_clk
    SLICE_X54Y60         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y60         FDRE (Hold_fdre_C_D)         0.121     0.553    solveCube_add_io_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.000      9.056      RAMB36_X3Y12   solveCube_add_io_s_axi_U/int_rMoves_V/gen_write[1].mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/DP/CLK



