Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2746
design__instance__area,24768.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,21
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0006386552122421563
power__switching__total,0.00032475125044584274
power__leakage__total,2.9581602944972474E-8
power__total,0.000963436032179743
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.27764621942959183
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2775643959903628
timing__hold__ws__corner:nom_tt_025C_1v80,0.29188918774859973
timing__setup__ws__corner:nom_tt_025C_1v80,35.806661760220905
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.291889
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,45.002262
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,9
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,21
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.28803191202947775
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2893748378380449
timing__hold__ws__corner:nom_ss_100C_1v60,0.8080731867920316
timing__setup__ws__corner:nom_ss_100C_1v60,31.431199865796238
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.808073
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,39.766891
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,21
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2714188672860453
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.27106687106613275
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11091389232102011
timing__setup__ws__corner:nom_ff_n40C_1v95,37.3143375648745
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110914
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,46.767948
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,12
design__max_fanout_violation__count,21
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2696217492252586
clock__skew__worst_setup,0.268486990239696
timing__hold__ws,0.10825984859444096
timing__setup__ws,31.35934622961034
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108260
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,39.681923
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 218.065 228.785
design__core__bbox,5.52 10.88 212.52 217.6
design__io,33
design__die__area,49890
design__core__area,42791
design__instance__count__stdcell,2746
design__instance__area__stdcell,24768.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.57883
design__instance__utilization__stdcell,0.57883
design__instance__count__class:inverter,35
design__instance__count__class:sequential_cell,397
design__instance__count__class:multi_input_combinational_cell,1193
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2618
design__instance__count__class:tap_cell,585
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,31
design__io__hpwl,2560247
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,44195.5
design__violations,0
design__instance__count__class:timing_repair_buffer,450
design__instance__count__class:clock_buffer,47
design__instance__count__class:clock_inverter,37
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,290
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,2126
route__net__special,2
route__drc_errors__iter:1,1074
route__wirelength__iter:1,50836
route__drc_errors__iter:2,388
route__wirelength__iter:2,50389
route__drc_errors__iter:3,247
route__wirelength__iter:3,50177
route__drc_errors__iter:4,25
route__wirelength__iter:4,50134
route__drc_errors__iter:5,0
route__wirelength__iter:5,50132
route__drc_errors,0
route__wirelength,50132
route__vias,14886
route__vias__singlecut,14886
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,311.1
timing__unannotated_net__count__corner:nom_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,21
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.27530564718288114
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2741070503715972
timing__hold__ws__corner:min_tt_025C_1v80,0.28784092590826516
timing__setup__ws__corner:min_tt_025C_1v80,35.86060261353169
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.287841
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,45.071949
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,9
design__max_fanout_violation__count__corner:min_ss_100C_1v60,21
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2849075223052139
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.28436617754309634
timing__hold__ws__corner:min_ss_100C_1v60,0.8011034284909215
timing__setup__ws__corner:min_ss_100C_1v60,31.511732781744914
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.801103
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,39.872154
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,21
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2696217492252586
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.268486990239696
timing__hold__ws__corner:min_ff_n40C_1v95,0.10825984859444096
timing__setup__ws__corner:min_ff_n40C_1v95,37.35288450937966
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108260
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,46.815052
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,21
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2829145053861917
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.28248279515085656
timing__hold__ws__corner:max_tt_025C_1v80,0.2957532080727871
timing__setup__ws__corner:max_tt_025C_1v80,35.755989403587066
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.295753
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,44.946152
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,12
design__max_fanout_violation__count__corner:max_ss_100C_1v60,21
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2946206417777602
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.29558353823425015
timing__hold__ws__corner:max_ss_100C_1v60,0.8148192351473527
timing__setup__ws__corner:max_ss_100C_1v60,31.35934622961034
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.814819
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,39.681923
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,21
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2760869111474055
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2752579631026249
timing__hold__ws__corner:max_ff_n40C_1v95,0.11347167970864194
timing__setup__ws__corner:max_ff_n40C_1v95,37.278160280460106
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113472
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,46.730061
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,39
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79986
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000144699
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000146158
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000330351
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000146158
design_powergrid__voltage__worst,0.000146158
design_powergrid__voltage__worst__net:VPWR,1.79986
design_powergrid__drop__worst,0.000146158
design_powergrid__drop__worst__net:VPWR,0.000144699
design_powergrid__voltage__worst__net:VGND,0.000146158
design_powergrid__drop__worst__net:VGND,0.000146158
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00003470000000000000319431980866369258365011774003505706787109375
ir__drop__worst,0.0001450000000000000008500145032286354762618429958820343017578125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
