
*** Running vivado
    with args -log Nahid.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nahid.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Nahid.tcl -notrace
Command: synth_design -top Nahid -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p-ffvb676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p-ffvb676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8896 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 522.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nahid' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/Nahid.sv:21]
INFO: [Synth 8-638] synthesizing module 'Datapath' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:22]
INFO: [Synth 8-638] synthesizing module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:23]
INFO: [Synth 8-256] done synthesizing module 'extend' (1#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:23]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (24) of module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:49]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (24) of module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:50]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (24) of module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:51]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (24) of module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:52]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (24) of module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:53]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (24) of module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:54]
INFO: [Synth 8-638] synthesizing module 'extend__parameterized0' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:23]
INFO: [Synth 8-256] done synthesizing module 'extend__parameterized0' (1#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:23]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (12) of module 'extend__parameterized0' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:55]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (24) of module 'extend__parameterized0' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:55]
INFO: [Synth 8-638] synthesizing module 'extend__parameterized1' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:23]
INFO: [Synth 8-256] done synthesizing module 'extend__parameterized1' (1#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:23]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (16) of module 'extend__parameterized1' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:56]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (11) of module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:57]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (24) of module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:57]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (11) of module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:58]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (24) of module 'extend' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:58]
INFO: [Synth 8-638] synthesizing module 'extend__parameterized2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:23]
INFO: [Synth 8-256] done synthesizing module 'extend__parameterized2' (1#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:23]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (20) of module 'extend__parameterized2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:59]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (24) of module 'extend__parameterized2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:59]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (24) of module 'extend__parameterized2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:60]
INFO: [Synth 8-638] synthesizing module 'reduce' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/reduce.sv:21]
INFO: [Synth 8-256] done synthesizing module 'reduce' (2#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/reduce.sv:21]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (11) of module 'reduce' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:67]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (11) of module 'reduce' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:68]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux.sv:27]
INFO: [Synth 8-256] done synthesizing module 'mux2' (3#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux.sv:22]
WARNING: [Synth 8-689] width (11) of port connection 'a' does not match port width (23) of module 'mux2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:80]
WARNING: [Synth 8-689] width (11) of port connection 'b' does not match port width (23) of module 'mux2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:80]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (23) of module 'mux2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:80]
WARNING: [Synth 8-689] width (11) of port connection 'a' does not match port width (23) of module 'mux2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:81]
WARNING: [Synth 8-689] width (11) of port connection 'b' does not match port width (23) of module 'mux2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:81]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (23) of module 'mux2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:81]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux4.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux4.sv:29]
INFO: [Synth 8-256] done synthesizing module 'mux4' (4#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux4.sv:23]
WARNING: [Synth 8-689] width (11) of port connection 'a' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:83]
WARNING: [Synth 8-689] width (11) of port connection 'b' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:83]
WARNING: [Synth 8-689] width (11) of port connection 'c' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:83]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:83]
WARNING: [Synth 8-350] instance 'mux2mul2' of module 'mux4' requires 7 connections, but only 6 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:83]
WARNING: [Synth 8-689] width (11) of port connection 'a' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:84]
WARNING: [Synth 8-689] width (11) of port connection 'b' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:84]
WARNING: [Synth 8-689] width (11) of port connection 'c' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:84]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:84]
WARNING: [Synth 8-350] instance 'mux1mul2' of module 'mux4' requires 7 connections, but only 6 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:84]
WARNING: [Synth 8-689] width (11) of port connection 'a' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:86]
WARNING: [Synth 8-689] width (11) of port connection 'b' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:86]
WARNING: [Synth 8-689] width (11) of port connection 'c' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:86]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:86]
WARNING: [Synth 8-350] instance 'mux2mul1' of module 'mux4' requires 7 connections, but only 6 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:86]
WARNING: [Synth 8-689] width (11) of port connection 'a' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:87]
WARNING: [Synth 8-689] width (11) of port connection 'b' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:87]
WARNING: [Synth 8-689] width (11) of port connection 'c' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:87]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:87]
WARNING: [Synth 8-350] instance 'mux1mul1' of module 'mux4' requires 7 connections, but only 6 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:87]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (23) of module 'mux2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:94]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (23) of module 'mux2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:95]
INFO: [Synth 8-638] synthesizing module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux6.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux6.sv:29]
INFO: [Synth 8-256] done synthesizing module 'mux6' (5#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux6.sv:23]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:97]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:97]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:97]
WARNING: [Synth 8-350] instance 'mux2add4' of module 'mux6' requires 11 connections, but only 10 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:97]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:98]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:98]
WARNING: [Synth 8-350] instance 'mux1add4' of module 'mux4' requires 7 connections, but only 6 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:98]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:100]
WARNING: [Synth 8-689] width (24) of port connection 'd' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:100]
WARNING: [Synth 8-689] width (24) of port connection 'e' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:100]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:100]
WARNING: [Synth 8-350] instance 'mux2add3' of module 'mux6' requires 11 connections, but only 10 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:100]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:101]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:101]
WARNING: [Synth 8-689] width (24) of port connection 'c' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:101]
WARNING: [Synth 8-689] width (24) of port connection 'd' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:101]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:101]
WARNING: [Synth 8-350] instance 'mux1add3' of module 'mux6' requires 11 connections, but only 10 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:101]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:103]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:103]
WARNING: [Synth 8-689] width (24) of port connection 'c' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:103]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:103]
WARNING: [Synth 8-350] instance 'mux2add2' of module 'mux4' requires 7 connections, but only 6 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:103]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:104]
WARNING: [Synth 8-689] width (24) of port connection 'c' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:104]
WARNING: [Synth 8-689] width (24) of port connection 'd' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:104]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:104]
WARNING: [Synth 8-350] instance 'mux1add2' of module 'mux6' requires 11 connections, but only 10 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:104]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:106]
WARNING: [Synth 8-689] width (24) of port connection 'c' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:106]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (23) of module 'mux6' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:106]
WARNING: [Synth 8-350] instance 'mux2add1' of module 'mux6' requires 11 connections, but only 10 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:106]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:107]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:107]
WARNING: [Synth 8-689] width (24) of port connection 'c' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:107]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (23) of module 'mux4' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:107]
WARNING: [Synth 8-350] instance 'mux1add1' of module 'mux4' requires 7 connections, but only 6 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:107]
INFO: [Synth 8-638] synthesizing module 'mul' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mult.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mul' (6#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mult.sv:23]
WARNING: [Synth 8-689] width (24) of port connection 'mul' does not match port width (25) of module 'mul' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:114]
WARNING: [Synth 8-689] width (24) of port connection 'mul' does not match port width (25) of module 'mul' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:115]
WARNING: [Synth 8-689] width (24) of port connection 'mul' does not match port width (25) of module 'mul' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:116]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/adder.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/adder.sv:28]
INFO: [Synth 8-256] done synthesizing module 'adder' (7#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/adder.sv:22]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:118]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:118]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:119]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:119]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:120]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:120]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:121]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:121]
WARNING: [Synth 8-689] width (24) of port connection 'a' does not match port width (23) of module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:122]
WARNING: [Synth 8-689] width (24) of port connection 'b' does not match port width (23) of module 'adder' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:122]
INFO: [Synth 8-638] synthesizing module 'mux2r' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux2r.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux2r.sv:28]
INFO: [Synth 8-256] done synthesizing module 'mux2r' (8#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux2r.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux4r' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux4r.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux4r.sv:28]
INFO: [Synth 8-256] done synthesizing module 'mux4r' (9#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux4r.sv:23]
WARNING: [Synth 8-350] instance 'mux2div' of module 'mux4r' requires 6 connections, but only 5 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-689] width (23) of port connection 'c' does not match port width (24) of module 'mux4r' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-350] instance 'mux1div' of module 'mux4r' requires 6 connections, but only 5 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-689] width (20) of port connection 'c' does not match port width (24) of module 'mux4r' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-350] instance 'muxr11' of module 'mux4r' requires 6 connections, but only 5 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-350] instance 'muxr9' of module 'mux4r' requires 6 connections, but only 5 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-350] instance 'muxr8' of module 'mux4r' requires 6 connections, but only 5 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:142]
WARNING: [Synth 8-350] instance 'muxr4' of module 'mux4r' requires 6 connections, but only 5 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:148]
WARNING: [Synth 8-350] instance 'muxr2' of module 'mux4r' requires 6 connections, but only 5 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:152]
WARNING: [Synth 8-350] instance 'muxr1' of module 'mux4r' requires 6 connections, but only 5 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:154]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [c:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'c:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [c:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (19#1) [c:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:71]
WARNING: [Synth 8-689] width (24) of port connection 's_axis_divisor_tdata' does not match port width (16) of module 'div_gen_0' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:163]
WARNING: [Synth 8-689] width (24) of port connection 's_axis_dividend_tdata' does not match port width (16) of module 'div_gen_0' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:163]
WARNING: [Synth 8-689] width (20) of port connection 'm_axis_dout_tdata' does not match port width (24) of module 'div_gen_0' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:163]
INFO: [Synth 8-638] synthesizing module 'cordic_0' [C:/Users/pedro/Documents/arm7/tcc-arm7.runs/synth_1/.Xil/Vivado-10576-DESKTOP-BV4C82J/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cordic_0' (20#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.runs/synth_1/.Xil/Vivado-10576-DESKTOP-BV4C82J/realtime/cordic_0_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'm_axis_dout_tdata' does not match port width (16) of module 'cordic_0' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:167]
INFO: [Synth 8-638] synthesizing module 'register' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv:23]
INFO: [Synth 8-256] done synthesizing module 'register' (21#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv:23]
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv:23]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (21#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv:23]
WARNING: [Synth 8-689] width (24) of port connection 'in' does not match port width (11) of module 'register__parameterized0' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:174]
WARNING: [Synth 8-689] width (24) of port connection 'o' does not match port width (11) of module 'register__parameterized0' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:174]
INFO: [Synth 8-638] synthesizing module 'register__parameterized1' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv:23]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized1' (21#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv:23]
WARNING: [Synth 8-689] width (24) of port connection 'in' does not match port width (12) of module 'register__parameterized1' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:176]
WARNING: [Synth 8-689] width (24) of port connection 'o' does not match port width (12) of module 'register__parameterized1' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:176]
INFO: [Synth 8-638] synthesizing module 'register__parameterized2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv:23]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized2' (21#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv:23]
WARNING: [Synth 8-689] width (24) of port connection 'in' does not match port width (20) of module 'register__parameterized2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:180]
WARNING: [Synth 8-689] width (24) of port connection 'o' does not match port width (20) of module 'register__parameterized2' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:180]
WARNING: [Synth 8-3848] Net add1shifted in module/entity Datapath does not have driver. [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:35]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (22#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:22]
WARNING: [Synth 8-689] width (3) of port connection 'seladd4_1' does not match port width (2) of module 'Datapath' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/Nahid.sv:33]
WARNING: [Synth 8-350] instance 'data1' of module 'Datapath' requires 94 connections, but only 81 given [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/Nahid.sv:33]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:523]
WARNING: [Synth 8-3848] Net clrx1 in module/entity controller does not have driver. [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:35]
WARNING: [Synth 8-3848] Net clrx2 in module/entity controller does not have driver. [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:35]
WARNING: [Synth 8-3848] Net clrx3 in module/entity controller does not have driver. [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:35]
WARNING: [Synth 8-3848] Net clry1 in module/entity controller does not have driver. [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:35]
WARNING: [Synth 8-3848] Net clry2 in module/entity controller does not have driver. [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:35]
WARNING: [Synth 8-3848] Net clry3 in module/entity controller does not have driver. [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:35]
INFO: [Synth 8-256] done synthesizing module 'controller' (23#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:23]
WARNING: [Synth 8-3848] Net R11Resul in module/entity Nahid does not have driver. [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/Nahid.sv:26]
INFO: [Synth 8-256] done synthesizing module 'Nahid' (24#1) [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/Nahid.sv:21]
WARNING: [Synth 8-3331] design controller has unconnected port clrx1
WARNING: [Synth 8-3331] design controller has unconnected port clrx2
WARNING: [Synth 8-3331] design controller has unconnected port clrx3
WARNING: [Synth 8-3331] design controller has unconnected port clry1
WARNING: [Synth 8-3331] design controller has unconnected port clry2
WARNING: [Synth 8-3331] design controller has unconnected port clry3
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized65 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized52 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized52 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized52 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized52 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized50 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized50 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized50 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized50 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port c_out
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_viv has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_viv has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_viv has unconnected port b_signed
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 522.137 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[23] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[22] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[21] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[20] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[19] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[18] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[17] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[16] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[15] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[14] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[13] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[12] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[11] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[10] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[9] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[8] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[7] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[6] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[5] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[4] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[3] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[2] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[1] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux2div:d[0] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[23] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[22] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[21] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[20] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[19] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[18] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[17] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[16] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[15] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[14] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[13] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[12] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[11] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[10] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[9] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[8] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[7] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[6] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[5] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[4] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[3] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[2] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[1] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin mux1div:d[0] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[23] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[22] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[21] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[20] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[19] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[18] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[17] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[16] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[15] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[14] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[13] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[12] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[11] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[10] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[9] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[8] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[7] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[6] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[5] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[4] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[3] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[2] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[1] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr11:d[0] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[23] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[22] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[21] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[20] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[19] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[18] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[17] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[16] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[15] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[14] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[13] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[12] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[11] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[10] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[9] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[8] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[7] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[6] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[5] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[4] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[3] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[2] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[1] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr9:d[0] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:140]
WARNING: [Synth 8-3295] tying undriven pin muxr8:d[23] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:142]
WARNING: [Synth 8-3295] tying undriven pin muxr8:d[22] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:142]
WARNING: [Synth 8-3295] tying undriven pin muxr8:d[21] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:142]
WARNING: [Synth 8-3295] tying undriven pin muxr8:d[20] to constant 0 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:142]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 522.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pedro/Documents/arm7/tcc-arm7.runs/synth_1/.Xil/Vivado-10576-DESKTOP-BV4C82J/dcp3/cordic_0_in_context.xdc] for cell 'data1/sqrtcalc'
Finished Parsing XDC File [C:/Users/pedro/Documents/arm7/tcc-arm7.runs/synth_1/.Xil/Vivado-10576-DESKTOP-BV4C82J/dcp3/cordic_0_in_context.xdc] for cell 'data1/sqrtcalc'
Parsing XDC File [C:/Users/pedro/Documents/arm7/tcc-arm7.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/pedro/Documents/arm7/tcc-arm7.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1153.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1153.219 ; gain = 631.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1153.219 ; gain = 631.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for data1/divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data1/sqrtcalc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1153.219 ; gain = 631.082
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/adder.sv:31]
WARNING: [Synth 8-6014] Unused sequential element enablex2_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:47]
WARNING: [Synth 8-6014] Unused sequential element enablex3_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:48]
WARNING: [Synth 8-6014] Unused sequential element enabley1_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:49]
WARNING: [Synth 8-6014] Unused sequential element enabley2_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:50]
WARNING: [Synth 8-6014] Unused sequential element enabley3_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:51]
WARNING: [Synth 8-6014] Unused sequential element selmul1_2_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:83]
WARNING: [Synth 8-6014] Unused sequential element selmul2_1_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:90]
WARNING: [Synth 8-6014] Unused sequential element selmul2_2_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:91]
WARNING: [Synth 8-6014] Unused sequential element selmul3_1_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:98]
WARNING: [Synth 8-6014] Unused sequential element selmul3_2_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:99]
WARNING: [Synth 8-6014] Unused sequential element intop_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:460]
WARNING: [Synth 8-6014] Unused sequential element seldiv_1_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:463]
WARNING: [Synth 8-6014] Unused sequential element seladd5_1_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:492]
INFO: [Synth 8-802] inferred FSM for state register 'cycle_reg' in module 'controller'
WARNING: [Synth 8-6014] Unused sequential element cycle_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:521]
INFO: [Synth 8-5546] ROM "enablex1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "enable5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "enable6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "enable9" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "enable10" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "enable11" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "seladd1_2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "selr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "seladd2_2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "selr7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "enable7" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "selmul1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selr2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selr3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selr4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "seladd3_2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "clr8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "clr9" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "clr10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "seladd4_2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "clr5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selr6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selsqrt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inbottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selr11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seladd5_2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'selr7_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:77]
WARNING: [Synth 8-6014] Unused sequential element cycle_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:521]
WARNING: [Synth 8-6014] Unused sequential element cycle_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:521]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00000 |                           000000
                 iSTATE0 |                            00001 |                           000001
                 iSTATE1 |                            00010 |                           000010
                 iSTATE2 |                            00011 |                           000011
                 iSTATE3 |                            00100 |                           000100
                 iSTATE4 |                            00101 |                           000101
                 iSTATE5 |                            00110 |                           000110
                 iSTATE6 |                            00111 |                           001101
                 iSTATE7 |                            01000 |                           001110
                 iSTATE8 |                            01001 |                           001111
                 iSTATE9 |                            01010 |                           010000
                iSTATE10 |                            01011 |                           010001
                iSTATE11 |                            01100 |                           010010
                iSTATE12 |                            01101 |                           010011
                iSTATE13 |                            01110 |                           100111
                iSTATE14 |                            01111 |                           101000
                iSTATE15 |                            10000 |                           101001
                iSTATE16 |                            10001 |                           101010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cycle_reg' using encoding 'sequential' in module 'controller'
WARNING: [Synth 8-6014] Unused sequential element cycle_reg was removed.  [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:521]
WARNING: [Synth 8-327] inferring latch for variable 'seladd5_2_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:491]
WARNING: [Synth 8-327] inferring latch for variable 'selsqrt_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:265]
WARNING: [Synth 8-327] inferring latch for variable 'clr1_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:69]
WARNING: [Synth 8-327] inferring latch for variable 'clr2_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:86]
WARNING: [Synth 8-327] inferring latch for variable 'clr3_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:94]
WARNING: [Synth 8-327] inferring latch for variable 'clr4_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'clr5_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:196]
WARNING: [Synth 8-327] inferring latch for variable 'clr6_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:205]
WARNING: [Synth 8-327] inferring latch for variable 'clr7_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'clr8_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:145]
WARNING: [Synth 8-327] inferring latch for variable 'clr9_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'clr10_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:161]
WARNING: [Synth 8-327] inferring latch for variable 'clr11_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:466]
WARNING: [Synth 8-327] inferring latch for variable 'enable1_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:70]
WARNING: [Synth 8-327] inferring latch for variable 'enable2_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:87]
WARNING: [Synth 8-327] inferring latch for variable 'enable3_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:95]
WARNING: [Synth 8-327] inferring latch for variable 'enable4_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:103]
WARNING: [Synth 8-327] inferring latch for variable 'enable5_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'enable6_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:57]
WARNING: [Synth 8-327] inferring latch for variable 'enable7_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'enable8_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'enable9_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'enable10_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'enable11_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'insqrt_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:266]
WARNING: [Synth 8-327] inferring latch for variable 'inbottom_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:459]
WARNING: [Synth 8-327] inferring latch for variable 'enablex1_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'selmul1_1_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:82]
WARNING: [Synth 8-327] inferring latch for variable 'seladd2_2_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'seladd1_1_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:65]
WARNING: [Synth 8-327] inferring latch for variable 'seldiv_2_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:462]
WARNING: [Synth 8-327] inferring latch for variable 'selr11_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:465]
WARNING: [Synth 8-327] inferring latch for variable 'selr10_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:163]
WARNING: [Synth 8-327] inferring latch for variable 'selr9_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:155]
WARNING: [Synth 8-327] inferring latch for variable 'selr8_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:147]
WARNING: [Synth 8-327] inferring latch for variable 'selr6_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:204]
WARNING: [Synth 8-327] inferring latch for variable 'selr4_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:101]
WARNING: [Synth 8-327] inferring latch for variable 'selr3_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:93]
WARNING: [Synth 8-327] inferring latch for variable 'selr2_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'selr1_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:68]
WARNING: [Synth 8-327] inferring latch for variable 'seladd4_2_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:192]
WARNING: [Synth 8-327] inferring latch for variable 'seladd4_1_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:193]
WARNING: [Synth 8-327] inferring latch for variable 'seladd3_2_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:124]
WARNING: [Synth 8-327] inferring latch for variable 'seladd3_1_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:125]
WARNING: [Synth 8-327] inferring latch for variable 'seladd2_1_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:74]
WARNING: [Synth 8-327] inferring latch for variable 'seladd1_2_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'opadd1_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'opadd2_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:75]
WARNING: [Synth 8-327] inferring latch for variable 'opadd3_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:126]
WARNING: [Synth 8-327] inferring latch for variable 'opadd4_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:194]
WARNING: [Synth 8-327] inferring latch for variable 'opadd5_reg' [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv:493]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1153.219 ; gain = 631.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (r2/o_reg[23]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r8/o_reg[23]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (c1/seladd4_1_reg[2]) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[19]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[18]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[17]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[16]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[15]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[14]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[13]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[12]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[11]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[10]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[9]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[8]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[7]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[6]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[5]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[4]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[3]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[2]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[1]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r11/o_reg[0]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r1/o_reg[23]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r4/o_reg[23]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r6/o_reg[23]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (r10/o_reg[23]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (c1/seladd5_2_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/clr11_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/enable11_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/selr11_reg[1]) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/selr11_reg[0]) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/opadd5_reg[1]) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/opadd5_reg[0]) is unused and will be removed from module Nahid.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1153.219 ; gain = 631.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1736.336 ; gain = 1214.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1736.336 ; gain = 1214.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (c1/clr1_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/clr2_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/clr3_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/clr4_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/clr5_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/clr6_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/clr7_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/clr8_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/clr9_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/clr10_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/insqrt_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/inbottom_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/enablex1_reg) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/selr1_reg[0]) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/opadd2_reg[0]) is unused and will be removed from module Nahid.
WARNING: [Synth 8-3332] Sequential element (c1/opadd4_reg[0]) is unused and will be removed from module Nahid.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1760.461 ; gain = 1238.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1760.461 ; gain = 1238.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1760.461 ; gain = 1238.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1760.461 ; gain = 1238.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1760.461 ; gain = 1238.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1760.461 ; gain = 1238.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1760.461 ; gain = 1238.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cordic_0      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |cordic_0        |     1|
|2     |BUFG            |     1|
|3     |CARRY8          |    38|
|4     |DSP_ALU         |     3|
|5     |DSP_A_B_DATA    |     3|
|6     |DSP_C_DATA      |     3|
|7     |DSP_MULTIPLIER  |     3|
|8     |DSP_M_DATA      |     3|
|9     |DSP_OUTPUT      |     3|
|10    |DSP_PREADD      |     3|
|11    |DSP_PREADD_DATA |     3|
|12    |LUT1            |    52|
|13    |LUT2            |   210|
|14    |LUT3            |   448|
|15    |LUT4            |   119|
|16    |LUT5            |   366|
|17    |LUT6            |   291|
|18    |MUXCY           |   260|
|19    |SRLC32E         |     1|
|20    |XORCY           |   260|
|21    |FDCE            |     5|
|22    |FDRE            |  1117|
|23    |LD              |    58|
|24    |IBUF            |    68|
|25    |OBUFT           |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1760.461 ; gain = 1238.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 375 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1760.461 ; gain = 607.242
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1760.461 ; gain = 1238.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 688 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  (CARRY4) => CARRY8: 40 instances
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 68 instances
  LD => LDCE: 58 instances

96 Infos, 446 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1782.328 ; gain = 1260.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/pedro/Documents/arm7/tcc-arm7.runs/synth_1/Nahid.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1782.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 11:11:16 2017...
