$date
	Sat Oct 22 23:41:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#73505
b10100 !
1"
#73506
b10100 &
b10100 %
1$
#73507
0"
#73510
b1010 &
b1010 %
#73514
b101 &
b101 %
#73518
b10000 &
b10000 %
#73522
b1000 &
b1000 %
#73526
b100 &
b100 %
#73530
b10 &
b10 %
#73534
b1 &
1#
b1 %
#73538
b0 &
b0 %
0#
0$
#1090545
b11 !
1"
#1090546
b11 &
b11 %
1$
#1090547
0"
#1090550
b1010 &
b1010 %
#1090554
b101 &
b101 %
#1090558
b10000 &
b10000 %
#1090562
b1000 &
b1000 %
#1090566
b100 &
b100 %
#1090570
b10 &
b10 %
#1090574
b1 &
1#
b1 %
#1090578
b0 &
b0 %
0#
0$
#2049962
b100 &
b100 %
1$
b100 !
1"
#2049963
0"
#2049966
b10 &
b10 %
#2049970
b1 &
b1 %
1#
#2049974
b0 &
0#
b0 %
0$
#4500012
