Starting process: Module

Starting process: 

SCUBA, Version Diamond_1.4_Production (87)
Sat Jul 21 20:10:48 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/1.4/ispfpga/bin/lin/scuba -w -n Pll125to100x50 -lang vhdl -synth synplify -arch mg5a00 -type pll -fin 125 -phase_cntl STATIC -fclkop 100 -fclkop_tol 0.0 -fb_mode CLOCKTREE -noclkos -fclkok 50 -fclkok_tol 0.0 -norst -noclkok2 -e 
    Circuit name     : Pll125to100x50
    Module type      : pll
    Module Version   : 5.2
    Ports            : 
	Inputs       : CLK
	Outputs      : CLKOP, CLKOK, LOCK
    I/O buffer       : not inserted
    EDIF output      : suppressed
    VHDL output      : Pll125to100x50.vhd
    VHDL template    : Pll125to100x50_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : not used
    Report output    : Pll125to100x50.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: Pll125to100x50.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


