/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  reg [16:0] _02_;
  reg [10:0] _03_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~((celloutsig_0_6z | celloutsig_0_29z) & celloutsig_0_6z);
  assign celloutsig_0_29z = ~((celloutsig_0_0z | celloutsig_0_1z) & celloutsig_0_2z);
  assign celloutsig_0_31z = ~(celloutsig_0_16z[2] ^ in_data[14]);
  reg [5:0] _07_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 6'h00;
    else _07_ <= in_data[148:143];
  assign { _01_[5:2], _00_, _01_[0] } = _07_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 17'h00000;
    else _02_ <= { celloutsig_1_5z[3:2], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_3z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 11'h000;
    else _03_ <= { celloutsig_0_4z[1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_29z };
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z } & { celloutsig_0_11z[3:1], celloutsig_0_6z };
  assign celloutsig_0_36z = { celloutsig_0_18z, celloutsig_0_31z } >= { celloutsig_0_5z[5:2], celloutsig_0_22z, celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[70:66], celloutsig_0_0z } >= in_data[39:34];
  assign celloutsig_1_8z = { celloutsig_1_7z[5], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } && celloutsig_1_3z[9:4];
  assign celloutsig_1_19z = in_data[153:144] && in_data[130:121];
  assign celloutsig_1_2z = { _01_[3:2], celloutsig_1_1z } || { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[73:58], celloutsig_0_2z } || { celloutsig_0_5z[3:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_29z };
  assign celloutsig_1_18z = { _02_[9:2], celloutsig_1_8z } < celloutsig_1_3z[8:0];
  assign celloutsig_0_6z = celloutsig_0_5z[0] & ~(celloutsig_0_1z);
  assign celloutsig_0_14z = in_data[50] & ~(celloutsig_0_6z);
  assign celloutsig_0_4z = in_data[32:27] % { 1'h1, in_data[29], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_29z };
  assign celloutsig_0_17z = { celloutsig_0_13z[8:6], celloutsig_0_7z } % { 1'h1, celloutsig_0_15z[7:6], celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[16:13], celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_29z } * { celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_11z = { in_data[76:69], celloutsig_0_7z } * { celloutsig_0_5z[6:1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[76:62] != in_data[30:16];
  assign celloutsig_1_11z = - celloutsig_1_3z[4:2];
  assign celloutsig_0_35z = ~ celloutsig_0_18z;
  assign celloutsig_1_7z = ~ celloutsig_1_5z[6:0];
  assign celloutsig_0_10z = ~ _03_[10:3];
  assign celloutsig_0_18z = ~ { celloutsig_0_5z[4], celloutsig_0_10z };
  assign celloutsig_1_4z = ~^ celloutsig_1_3z[2:0];
  assign celloutsig_0_2z = ^ { in_data[41:39], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_22z = ^ { celloutsig_0_11z[6:3], celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_8z = { celloutsig_0_5z[5:2], celloutsig_0_0z } <<< celloutsig_0_5z[4:0];
  assign celloutsig_0_15z = { celloutsig_0_8z[1:0], celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_29z } <<< { celloutsig_0_5z[6:2], celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_4z };
  assign celloutsig_1_5z = in_data[125:112] - { in_data[187:181], celloutsig_1_2z, _01_[5:2], _00_, _01_[0] };
  assign celloutsig_0_13z = { _03_[8:3], celloutsig_0_10z, celloutsig_0_29z } - { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_3z = { in_data[150:141], celloutsig_1_2z } ^ { _01_[4:2], _00_, _01_[0], _01_[5:2], _00_, _01_[0] };
  assign celloutsig_1_1z = ~((_01_[3] & _01_[2]) | (in_data[118] & _01_[0]));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
