/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for ENET_PHY_MAC_ADAPTER
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file ENET_PHY_MAC_ADAPTER.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for ENET_PHY_MAC_ADAPTER
 *
 * CMSIS Peripheral Access Layer for ENET_PHY_MAC_ADAPTER
 */

#if !defined(ENET_PHY_MAC_ADAPTER_H_)
#define ENET_PHY_MAC_ADAPTER_H_                  /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ENET_PHY_MAC_ADAPTER Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_MAC_ADAPTER_Peripheral_Access_Layer ENET_PHY_MAC_ADAPTER Peripheral Access Layer
 * @{
 */

/** ENET_PHY_MAC_ADAPTER - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[512];
  __IO uint16_t MAC_ADAPTER_LOCK_PHY;              /**< PHY Lock, offset: 0x200 */
       uint8_t RESERVED_1[2];
  __IO uint16_t MAC_ADAPTER_LOCK_MPLLA;            /**< MPLLA Lock, offset: 0x204 */
       uint8_t RESERVED_2[2];
  __IO uint16_t MAC_ADAPTER_LOCK_MPLLB;            /**< MPLLB Lock, offset: 0x208 */
       uint8_t RESERVED_3[2];
  __IO uint16_t MAC_ADAPTER_LOCK_RAM;              /**< RAM Lock, offset: 0x20C */
} ENET_PHY_MAC_ADAPTER_Type;

/* ----------------------------------------------------------------------------
   -- ENET_PHY_MAC_ADAPTER Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_MAC_ADAPTER_Register_Masks ENET_PHY_MAC_ADAPTER Register Masks
 * @{
 */

/*! @name MAC_ADAPTER_LOCK_PHY - PHY Lock */
/*! @{ */

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_LOCK_OWNER_MASK (0xFU)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_LOCK_OWNER_SHIFT (0U)
/*! LOCK_OWNER - Lock Owner */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_LOCK_OWNER(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_LOCK_OWNER_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_LOCK_OWNER_MASK)

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_LOCK_MASK (0x80U)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_LOCK_SHIFT (7U)
/*! LOCK - Lock Bit
 *  0b0..Unlocked
 *  0b1..Locked
 */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_LOCK(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_LOCK_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_LOCK_MASK)

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_WHOAMI_MASK (0xF000U)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_WHOAMI_SHIFT (12U)
/*! WHOAMI - Port ID */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_WHOAMI(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_WHOAMI_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_PHY_WHOAMI_MASK)
/*! @} */

/*! @name MAC_ADAPTER_LOCK_MPLLA - MPLLA Lock */
/*! @{ */

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_LOCK_OWNER_MASK (0xFU)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_LOCK_OWNER_SHIFT (0U)
/*! LOCK_OWNER - Lock Owner */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_LOCK_OWNER(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_LOCK_OWNER_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_LOCK_OWNER_MASK)

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_LOCK_MASK (0x80U)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_LOCK_SHIFT (7U)
/*! LOCK - Lock Bit
 *  0b0..Unlocked
 *  0b1..Locked
 */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_LOCK(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_LOCK_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_LOCK_MASK)

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_WHOAMI_MASK (0xF000U)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_WHOAMI_SHIFT (12U)
/*! WHOAMI - Port ID */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_WHOAMI(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_WHOAMI_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLA_WHOAMI_MASK)
/*! @} */

/*! @name MAC_ADAPTER_LOCK_MPLLB - MPLLB Lock */
/*! @{ */

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_LOCK_OWNER_MASK (0xFU)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_LOCK_OWNER_SHIFT (0U)
/*! LOCK_OWNER - Lock Owner */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_LOCK_OWNER(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_LOCK_OWNER_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_LOCK_OWNER_MASK)

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_LOCK_MASK (0x80U)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_LOCK_SHIFT (7U)
/*! LOCK - Lock Bit
 *  0b0..Unlocked
 *  0b1..Locked
 */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_LOCK(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_LOCK_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_LOCK_MASK)

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_WHOAMI_MASK (0xF000U)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_WHOAMI_SHIFT (12U)
/*! WHOAMI - Port ID */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_WHOAMI(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_WHOAMI_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_MPLLB_WHOAMI_MASK)
/*! @} */

/*! @name MAC_ADAPTER_LOCK_RAM - RAM Lock */
/*! @{ */

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_LOCK_OWNER_MASK (0xFU)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_LOCK_OWNER_SHIFT (0U)
/*! LOCK_OWNER - Lock Owner */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_LOCK_OWNER(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_LOCK_OWNER_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_LOCK_OWNER_MASK)

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_LOCK_MASK (0x80U)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_LOCK_SHIFT (7U)
/*! LOCK - Lock Bit
 *  0b0..Unlocked
 *  0b1..Locked
 */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_LOCK(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_LOCK_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_LOCK_MASK)

#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_WHOAMI_MASK (0xF000U)
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_WHOAMI_SHIFT (12U)
/*! WHOAMI - Port ID */
#define ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_WHOAMI(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_WHOAMI_SHIFT)) & ENET_PHY_MAC_ADAPTER_MAC_ADAPTER_LOCK_RAM_WHOAMI_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ENET_PHY_MAC_ADAPTER_Register_Masks */


/*!
 * @}
 */ /* end of group ENET_PHY_MAC_ADAPTER_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* ENET_PHY_MAC_ADAPTER_H_ */

