git clone --depth 1 --no-tags https://github.com/Iareafishes/bath_heater.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435530778
git clone --depth 1 --no-tags https://github.com/rogerpease/AXISlaveStreamTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435664161
git clone --depth 1 --no-tags https://github.com/EzraCharles/Equipo_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437157208
git clone --depth 1 --no-tags https://github.com/DanielSimone/ECE206-Lab-0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437681730
git clone --depth 1 --no-tags https://github.com/123swk123/Tang4k_M3_EMPU_apb3_SPIController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437684209
git clone --depth 1 --no-tags https://github.com/mc1017/MIPS-Harvard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432737858
git clone --depth 1 --no-tags https://github.com/NithinBabuEE/EE2003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432803083
git clone --depth 1 --no-tags https://github.com/mustafa7755/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433423960
git clone --depth 1 --no-tags https://github.com/ae2079/CAD_midterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433191050
git clone --depth 1 --no-tags https://github.com/MtyldZ/CENG311-P3-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441733183
git clone --depth 1 --no-tags https://github.com/fmm170/cpu_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437572989
git clone --depth 1 --no-tags https://github.com/Breiztiger/AMSTRAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437492275
git clone --depth 1 --no-tags https://github.com/arka84/Verilog-I2S-for-INMP441.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437758251
git clone --depth 1 --no-tags https://github.com/DanielSimone/ECE206-Lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437682933
git clone --depth 1 --no-tags https://github.com/DanielSimone/ECE206-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437682465
git clone --depth 1 --no-tags https://github.com/LuigiGalasso/Digital-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437821107
git clone --depth 1 --no-tags https://github.com/YousefYGhanem/Low-Power-Comparator-Logic-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440225468
git clone --depth 1 --no-tags https://github.com/void7920/Verilog_OnBoard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440852720
git clone --depth 1 --no-tags https://github.com/Hoaru/FPGA-VGA-Retro-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441055852
git clone --depth 1 --no-tags https://github.com/Che-Kwanga-11/Digital-Logic-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441569231
git clone --depth 1 --no-tags https://github.com/Iman-7/8-bit-signed-sequential-multiplier-divider-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442582975
git clone --depth 1 --no-tags https://github.com/Tun-wq/simple_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442687924
git clone --depth 1 --no-tags https://github.com/eruiz04/Sistema_Mem_Ruiz_Eugenio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432888643
git clone --depth 1 --no-tags https://github.com/floriafz23/CodingInVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433640910
git clone --depth 1 --no-tags https://github.com/GusSolorio/Sistema_Mem_Solorio_Gustavo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433698103
git clone --depth 1 --no-tags https://github.com/sworup-bhattarai/trisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435008139
git clone --depth 1 --no-tags https://github.com/bhyou/digital_scan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435341100
git clone --depth 1 --no-tags https://github.com/alxcode-x/Sistema_Mem_Lopez_Francisco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433632848
git clone --depth 1 --no-tags https://github.com/mpsis-2021/miriscv_ci_templ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434117701
git clone --depth 1 --no-tags https://github.com/ttrsato/TangPrimer_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434886680
git clone --depth 1 --no-tags https://github.com/horiondreher/integrated-systems-classes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435235622
git clone --depth 1 --no-tags https://github.com/AlexeyAbramov93/test_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438198091
git clone --depth 1 --no-tags https://github.com/bezhkodi/FGPA_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439370492
git clone --depth 1 --no-tags https://github.com/Stressvogel/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439280743
git clone --depth 1 --no-tags https://github.com/sai-shi/Hardware-Acceleration-of-Neural-Networks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439222243
git clone --depth 1 --no-tags https://github.com/satya123bora/riscv-iitg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436540885
git clone --depth 1 --no-tags https://github.com/Jiovana/booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436739537
git clone --depth 1 --no-tags https://github.com/AlmazShai/spi_module_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437561526
git clone --depth 1 --no-tags https://github.com/IAmDylanDennison/Advance-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438004054
git clone --depth 1 --no-tags https://github.com/daniasalman63/T-Rex-Runner-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439780945
git clone --depth 1 --no-tags https://github.com/zeynepoztekin/Aes-encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439852251
git clone --depth 1 --no-tags https://github.com/photonPrograms/IEEEFloatingPointDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443394236
git clone --depth 1 --no-tags https://github.com/TimoThans33/fpga-development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434565516
git clone --depth 1 --no-tags https://github.com/jrmoulton/Simple-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436827343
git clone --depth 1 --no-tags https://github.com/KIKS1797/Equipo_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437193695
git clone --depth 1 --no-tags https://github.com/calvar122/Equipo_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437157089
git clone --depth 1 --no-tags https://github.com/mid2sick/CA_CPU_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442816168
git clone --depth 1 --no-tags https://github.com/apurbaanik/3-Bit-Ripple-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443094612
git clone --depth 1 --no-tags https://github.com/AnvithPabba/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443010694
git clone --depth 1 --no-tags https://github.com/LeeMyeongbo/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443281532
git clone --depth 1 --no-tags https://github.com/astonastonaston/MIPS_Assembler_Simulator_and_CPU_implementations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442397090
git clone --depth 1 --no-tags https://github.com/ChipFlow/caravel_user_project_mpw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440517687
git clone --depth 1 --no-tags https://github.com/WLLEGit/VerilogCPU-CKernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433278998
git clone --depth 1 --no-tags https://github.com/Lighti67/verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442800826
git clone --depth 1 --no-tags https://github.com/Andy245Liu/ECE253-Digital-Logic-and-Computer-Organization-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442664842
git clone --depth 1 --no-tags https://github.com/faede/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443092408
git clone --depth 1 --no-tags https://github.com/hyemmie/2021f-logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436256982
git clone --depth 1 --no-tags https://github.com/shcho1904/digital_system_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436314838
git clone --depth 1 --no-tags https://github.com/kamran-yousafzai/RISC-V-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434560963
git clone --depth 1 --no-tags https://github.com/Equationzhao/USTB_digital_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434840709
git clone --depth 1 --no-tags https://github.com/NicolasRochaPacheco/verilog_self.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438074823
git clone --depth 1 --no-tags https://github.com/hugodiasg/vahid6i-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434417806
git clone --depth 1 --no-tags https://github.com/DanielSimone/ECE206-Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437682023
git clone --depth 1 --no-tags https://github.com/DanielSimone/ECE206-Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437683110
git clone --depth 1 --no-tags https://github.com/TreeOck/VLSI_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434933606
git clone --depth 1 --no-tags https://github.com/rocketproplab/AtMotion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435000545
git clone --depth 1 --no-tags https://github.com/rf-andrey/reaction-tester-nios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436031842
git clone --depth 1 --no-tags https://github.com/Chaiinito/ATM_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437399780
git clone --depth 1 --no-tags https://github.com/TonyJekyll/QuartusSortingModule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432829367
git clone --depth 1 --no-tags https://github.com/Demid65/cyclone4_musicbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434177894
git clone --depth 1 --no-tags https://github.com/dovuthanhhien1609/elevator_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442836631
git clone --depth 1 --no-tags https://github.com/jeffrey8373/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442633432
git clone --depth 1 --no-tags https://github.com/PJunyeong/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441207670
git clone --depth 1 --no-tags https://github.com/Vishal2020Raja/lift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436952177
git clone --depth 1 --no-tags https://github.com/H-Vlad-Montes/MIPS_MULTI_MONTES_HUGO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435362210
git clone --depth 1 --no-tags https://github.com/olivamadrigal/MIPs-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437141606
git clone --depth 1 --no-tags https://github.com/gyaanantia/pipeline_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433187821
git clone --depth 1 --no-tags https://github.com/trunghieu-99/vexRiscv_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432903057
git clone --depth 1 --no-tags https://github.com/andrew76214/FPGA_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439635488
git clone --depth 1 --no-tags https://github.com/yomna-gamal/Y.G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438607869
git clone --depth 1 --no-tags https://github.com/embelon/wb_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439137466
git clone --depth 1 --no-tags https://github.com/seyyedAlirezaGhazanfari/uart_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438227673
git clone --depth 1 --no-tags https://github.com/usman747/Processor-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439362390
git clone --depth 1 --no-tags https://github.com/G-Motivation/frontend-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439374837
git clone --depth 1 --no-tags https://github.com/alvinpane/Multicycle-Processor-Implementation-ECE352-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439408767
git clone --depth 1 --no-tags https://github.com/SwingM/BIT_CS_-_Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438549936
git clone --depth 1 --no-tags https://github.com/AntonioDrusin/fpga_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441956866
git clone --depth 1 --no-tags https://github.com/arciellabrience/Simplified-SLEX-Southwoods-Toll-Matrix-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441512511
git clone --depth 1 --no-tags https://github.com/Ever-glow/DIC_TermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442667400
git clone --depth 1 --no-tags https://github.com/min4604/Verliog_RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439865166
git clone --depth 1 --no-tags https://github.com/russ-klein/platforms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443169561
git clone --depth 1 --no-tags https://github.com/raramsden/PHYS332_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434301092
git clone --depth 1 --no-tags https://github.com/elkinn/tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434437150
git clone --depth 1 --no-tags https://github.com/oiramS/ProyectoVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438092820
git clone --depth 1 --no-tags https://github.com/davenakasone/verilogHDL_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438101648
git clone --depth 1 --no-tags https://github.com/LucasVanLume/Microwave_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439914874
git clone --depth 1 --no-tags https://github.com/ayliniremkara/VSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440337282
git clone --depth 1 --no-tags https://github.com/pedromiguelcp/VotingConvolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440894977
git clone --depth 1 --no-tags https://github.com/KarmaD7/cod-ind-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441181350
git clone --depth 1 --no-tags https://github.com/lulu9312/caravel_user_project_updown.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441248555
