// Seed: 1029117415
module module_0;
  localparam id_1 = 1, id_2 = id_1;
  assign id_3 = -1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    id_11,
    input  wire  id_2,
    input  wire  id_3,
    input  logic id_4,
    output tri1  id_5,
    input  tri1  id_6,
    input  tri   id_7,
    input  uwire id_8,
    output wor   id_9
);
  wire id_12;
  assign id_9 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  initial id_11 <= id_4;
  assign id_11 = id_11;
endmodule
module module_2;
  assign id_1 = 1;
  wor  id_2;
  tri0 id_3;
  assign id_2 = 1;
  id_4(
      1, -1
  );
  assign id_3 = -1 == 1'b0;
  uwire id_5;
  tri0  id_6;
  wire  id_7;
  assign id_5 = -1;
  id_8(
      -1, id_3, -1, id_6
  );
  assign id_6 = -1;
  wire id_9;
  assign module_0.id_1 = 0;
endmodule
