#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ca6de79f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001ca6e0de1f0_0 .net "PC", 31 0, L_000001ca6e168c60;  1 drivers
v000001ca6e0de3d0_0 .net "cycles_consumed", 31 0, v000001ca6e0dfa50_0;  1 drivers
v000001ca6e0dd6b0_0 .var "input_clk", 0 0;
v000001ca6e0dd890_0 .var "rst", 0 0;
S_000001ca6de896a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001ca6de79f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001ca6e0212c0 .functor NOR 1, v000001ca6e0dd6b0_0, v000001ca6e0cfd40_0, C4<0>, C4<0>;
L_000001ca6e020990 .functor AND 1, v000001ca6e0b3ca0_0, v000001ca6e0b3a20_0, C4<1>, C4<1>;
L_000001ca6e021e90 .functor AND 1, L_000001ca6e020990, L_000001ca6e0df410, C4<1>, C4<1>;
L_000001ca6e020b50 .functor AND 1, v000001ca6e0a2b40_0, v000001ca6e0a2780_0, C4<1>, C4<1>;
L_000001ca6e021db0 .functor AND 1, L_000001ca6e020b50, L_000001ca6e0dd930, C4<1>, C4<1>;
L_000001ca6e021480 .functor AND 1, v000001ca6e0cdd60_0, v000001ca6e0cf840_0, C4<1>, C4<1>;
L_000001ca6e021e20 .functor AND 1, L_000001ca6e021480, L_000001ca6e0de470, C4<1>, C4<1>;
L_000001ca6e020a00 .functor AND 1, v000001ca6e0b3ca0_0, v000001ca6e0b3a20_0, C4<1>, C4<1>;
L_000001ca6e0218e0 .functor AND 1, L_000001ca6e020a00, L_000001ca6e0dd9d0, C4<1>, C4<1>;
L_000001ca6e020d10 .functor AND 1, v000001ca6e0a2b40_0, v000001ca6e0a2780_0, C4<1>, C4<1>;
L_000001ca6e020a70 .functor AND 1, L_000001ca6e020d10, L_000001ca6e0de650, C4<1>, C4<1>;
L_000001ca6e021720 .functor AND 1, v000001ca6e0cdd60_0, v000001ca6e0cf840_0, C4<1>, C4<1>;
L_000001ca6e020ca0 .functor AND 1, L_000001ca6e021720, L_000001ca6e0de6f0, C4<1>, C4<1>;
L_000001ca6e0e5eb0 .functor NOT 1, L_000001ca6e0212c0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e5b30 .functor NOT 1, L_000001ca6e0212c0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fbed0 .functor NOT 1, L_000001ca6e0212c0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fd2f0 .functor NOT 1, L_000001ca6e0212c0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fd360 .functor NOT 1, L_000001ca6e0212c0, C4<0>, C4<0>, C4<0>;
L_000001ca6e168c60 .functor BUFZ 32, v000001ca6e0cc960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6e0d1320_0 .net "EX1_ALU_OPER1", 31 0, L_000001ca6e0e70a0;  1 drivers
v000001ca6e0d20e0_0 .net "EX1_ALU_OPER2", 31 0, L_000001ca6e0fb6f0;  1 drivers
v000001ca6e0d15a0_0 .net "EX1_PC", 31 0, v000001ca6e0b5140_0;  1 drivers
v000001ca6e0d1140_0 .net "EX1_PFC", 31 0, v000001ca6e0b5b40_0;  1 drivers
v000001ca6e0d1640_0 .net "EX1_PFC_to_IF", 31 0, L_000001ca6e0e49b0;  1 drivers
v000001ca6e0d04c0_0 .net "EX1_forward_to_B", 31 0, v000001ca6e0b5280_0;  1 drivers
v000001ca6e0d1960_0 .net "EX1_is_beq", 0 0, v000001ca6e0b44c0_0;  1 drivers
v000001ca6e0d0060_0 .net "EX1_is_bne", 0 0, v000001ca6e0b5500_0;  1 drivers
v000001ca6e0d0f60_0 .net "EX1_is_jal", 0 0, v000001ca6e0b55a0_0;  1 drivers
v000001ca6e0d0560_0 .net "EX1_is_jr", 0 0, v000001ca6e0b4d80_0;  1 drivers
v000001ca6e0d10a0_0 .net "EX1_is_oper2_immed", 0 0, v000001ca6e0b46a0_0;  1 drivers
v000001ca6e0d07e0_0 .net "EX1_memread", 0 0, v000001ca6e0b4ec0_0;  1 drivers
v000001ca6e0d0b00_0 .net "EX1_memwrite", 0 0, v000001ca6e0b4f60_0;  1 drivers
v000001ca6e0cffc0_0 .net "EX1_opcode", 11 0, v000001ca6e0b4740_0;  1 drivers
v000001ca6e0d0600_0 .net "EX1_predicted", 0 0, v000001ca6e0b4b00_0;  1 drivers
v000001ca6e0d0ba0_0 .net "EX1_rd_ind", 4 0, v000001ca6e0b4920_0;  1 drivers
v000001ca6e0d06a0_0 .net "EX1_rd_indzero", 0 0, v000001ca6e0b4ce0_0;  1 drivers
v000001ca6e0d2400_0 .net "EX1_regwrite", 0 0, v000001ca6e0b5820_0;  1 drivers
v000001ca6e0d0100_0 .net "EX1_rs1", 31 0, v000001ca6e0b51e0_0;  1 drivers
v000001ca6e0d1f00_0 .net "EX1_rs1_ind", 4 0, v000001ca6e0b56e0_0;  1 drivers
v000001ca6e0d16e0_0 .net "EX1_rs2", 31 0, v000001ca6e0b5780_0;  1 drivers
v000001ca6e0d1dc0_0 .net "EX1_rs2_ind", 4 0, v000001ca6e0b58c0_0;  1 drivers
v000001ca6e0d1500_0 .net "EX1_rs2_out", 31 0, L_000001ca6e0fcf70;  1 drivers
v000001ca6e0d22c0_0 .net "EX2_ALU_OPER1", 31 0, v000001ca6e0b2d00_0;  1 drivers
v000001ca6e0d0880_0 .net "EX2_ALU_OPER2", 31 0, v000001ca6e0b24e0_0;  1 drivers
v000001ca6e0d2360_0 .net "EX2_ALU_OUT", 31 0, L_000001ca6e0e24d0;  1 drivers
v000001ca6e0d1fa0_0 .net "EX2_PC", 31 0, v000001ca6e0b3840_0;  1 drivers
v000001ca6e0d1780_0 .net "EX2_PFC_to_IF", 31 0, v000001ca6e0b4380_0;  1 drivers
v000001ca6e0d0740_0 .net "EX2_forward_to_B", 31 0, v000001ca6e0b3b60_0;  1 drivers
v000001ca6e0d1820_0 .net "EX2_is_beq", 0 0, v000001ca6e0b2760_0;  1 drivers
v000001ca6e0d0920_0 .net "EX2_is_bne", 0 0, v000001ca6e0b2c60_0;  1 drivers
v000001ca6e0d1aa0_0 .net "EX2_is_jal", 0 0, v000001ca6e0b2800_0;  1 drivers
v000001ca6e0d1a00_0 .net "EX2_is_jr", 0 0, v000001ca6e0b2ee0_0;  1 drivers
v000001ca6e0d13c0_0 .net "EX2_is_oper2_immed", 0 0, v000001ca6e0b3ac0_0;  1 drivers
v000001ca6e0d1460_0 .net "EX2_memread", 0 0, v000001ca6e0b3480_0;  1 drivers
v000001ca6e0d0ce0_0 .net "EX2_memwrite", 0 0, v000001ca6e0b2f80_0;  1 drivers
v000001ca6e0d25e0_0 .net "EX2_opcode", 11 0, v000001ca6e0b3520_0;  1 drivers
v000001ca6e0d18c0_0 .net "EX2_predicted", 0 0, v000001ca6e0b38e0_0;  1 drivers
v000001ca6e0cfe80_0 .net "EX2_rd_ind", 4 0, v000001ca6e0b3980_0;  1 drivers
v000001ca6e0d1b40_0 .net "EX2_rd_indzero", 0 0, v000001ca6e0b3a20_0;  1 drivers
v000001ca6e0d1be0_0 .net "EX2_regwrite", 0 0, v000001ca6e0b3ca0_0;  1 drivers
v000001ca6e0d1c80_0 .net "EX2_rs1", 31 0, v000001ca6e0b3fc0_0;  1 drivers
v000001ca6e0d1d20_0 .net "EX2_rs1_ind", 4 0, v000001ca6e0b4100_0;  1 drivers
v000001ca6e0d0c40_0 .net "EX2_rs2_ind", 4 0, v000001ca6e0b4240_0;  1 drivers
v000001ca6e0d01a0_0 .net "EX2_rs2_out", 31 0, v000001ca6e0b42e0_0;  1 drivers
v000001ca6e0d09c0_0 .net "ID_INST", 31 0, v000001ca6e0bb230_0;  1 drivers
v000001ca6e0d2180_0 .net "ID_PC", 31 0, v000001ca6e0bb2d0_0;  1 drivers
v000001ca6e0d24a0_0 .net "ID_PFC_to_EX", 31 0, L_000001ca6e0e0bd0;  1 drivers
v000001ca6e0d1e60_0 .net "ID_PFC_to_IF", 31 0, L_000001ca6e0e0db0;  1 drivers
v000001ca6e0d0240_0 .net "ID_forward_to_B", 31 0, L_000001ca6e0e0450;  1 drivers
v000001ca6e0d0a60_0 .net "ID_is_beq", 0 0, L_000001ca6e0e0810;  1 drivers
v000001ca6e0d0d80_0 .net "ID_is_bne", 0 0, L_000001ca6e0e1170;  1 drivers
v000001ca6e0d2540_0 .net "ID_is_j", 0 0, L_000001ca6e0e3b50;  1 drivers
v000001ca6e0d0e20_0 .net "ID_is_jal", 0 0, L_000001ca6e0e4870;  1 drivers
v000001ca6e0d1000_0 .net "ID_is_jr", 0 0, L_000001ca6e0e1210;  1 drivers
v000001ca6e0d02e0_0 .net "ID_is_oper2_immed", 0 0, L_000001ca6e0e59e0;  1 drivers
v000001ca6e0d2040_0 .net "ID_memread", 0 0, L_000001ca6e0e2750;  1 drivers
v000001ca6e0d2220_0 .net "ID_memwrite", 0 0, L_000001ca6e0e3a10;  1 drivers
v000001ca6e0d0380_0 .net "ID_opcode", 11 0, v000001ca6e0ccbe0_0;  1 drivers
v000001ca6e0d0420_0 .net "ID_predicted", 0 0, v000001ca6e0bde90_0;  1 drivers
v000001ca6e0d27c0_0 .net "ID_rd_ind", 4 0, v000001ca6e0cc640_0;  1 drivers
v000001ca6e0d2b80_0 .net "ID_regwrite", 0 0, L_000001ca6e0e3330;  1 drivers
v000001ca6e0d2860_0 .net "ID_rs1", 31 0, v000001ca6e0b6910_0;  1 drivers
v000001ca6e0d2720_0 .net "ID_rs1_ind", 4 0, v000001ca6e0cc8c0_0;  1 drivers
v000001ca6e0d2680_0 .net "ID_rs2", 31 0, v000001ca6e0b7a90_0;  1 drivers
v000001ca6e0d2d60_0 .net "ID_rs2_ind", 4 0, v000001ca6e0cafc0_0;  1 drivers
v000001ca6e0d2c20_0 .net "IF_INST", 31 0, L_000001ca6e0e69a0;  1 drivers
v000001ca6e0d2900_0 .net "IF_pc", 31 0, v000001ca6e0cc960_0;  1 drivers
v000001ca6e0d29a0_0 .net "MEM_ALU_OUT", 31 0, v000001ca6e0a3040_0;  1 drivers
v000001ca6e0d2a40_0 .net "MEM_Data_mem_out", 31 0, v000001ca6e0cf7a0_0;  1 drivers
v000001ca6e0d2cc0_0 .net "MEM_memread", 0 0, v000001ca6e0a35e0_0;  1 drivers
v000001ca6e0d2ae0_0 .net "MEM_memwrite", 0 0, v000001ca6e0a2aa0_0;  1 drivers
v000001ca6e0ddbb0_0 .net "MEM_opcode", 11 0, v000001ca6e0a4120_0;  1 drivers
v000001ca6e0df7d0_0 .net "MEM_rd_ind", 4 0, v000001ca6e0a26e0_0;  1 drivers
v000001ca6e0dd430_0 .net "MEM_rd_indzero", 0 0, v000001ca6e0a2780_0;  1 drivers
v000001ca6e0deb50_0 .net "MEM_regwrite", 0 0, v000001ca6e0a2b40_0;  1 drivers
v000001ca6e0deab0_0 .net "MEM_rs2", 31 0, v000001ca6e0a2dc0_0;  1 drivers
v000001ca6e0df4b0_0 .net "PC", 31 0, L_000001ca6e168c60;  alias, 1 drivers
v000001ca6e0df190_0 .net "STALL_ID1_FLUSH", 0 0, v000001ca6e0bd670_0;  1 drivers
v000001ca6e0df050_0 .net "STALL_ID2_FLUSH", 0 0, v000001ca6e0bc090_0;  1 drivers
v000001ca6e0de150_0 .net "STALL_IF_FLUSH", 0 0, v000001ca6e0be2f0_0;  1 drivers
v000001ca6e0df550_0 .net "WB_ALU_OUT", 31 0, v000001ca6e0cf160_0;  1 drivers
v000001ca6e0de5b0_0 .net "WB_Data_mem_out", 31 0, v000001ca6e0cfca0_0;  1 drivers
v000001ca6e0ddcf0_0 .net "WB_memread", 0 0, v000001ca6e0cf480_0;  1 drivers
v000001ca6e0dee70_0 .net "WB_rd_ind", 4 0, v000001ca6e0cf200_0;  1 drivers
v000001ca6e0df0f0_0 .net "WB_rd_indzero", 0 0, v000001ca6e0cf840_0;  1 drivers
v000001ca6e0dd570_0 .net "WB_regwrite", 0 0, v000001ca6e0cdd60_0;  1 drivers
v000001ca6e0dedd0_0 .net "Wrong_prediction", 0 0, L_000001ca6e0fd600;  1 drivers
v000001ca6e0df910_0 .net *"_ivl_1", 0 0, L_000001ca6e020990;  1 drivers
v000001ca6e0debf0_0 .net *"_ivl_13", 0 0, L_000001ca6e021480;  1 drivers
v000001ca6e0df5f0_0 .net *"_ivl_14", 0 0, L_000001ca6e0de470;  1 drivers
v000001ca6e0dded0_0 .net *"_ivl_19", 0 0, L_000001ca6e020a00;  1 drivers
v000001ca6e0df230_0 .net *"_ivl_2", 0 0, L_000001ca6e0df410;  1 drivers
v000001ca6e0de790_0 .net *"_ivl_20", 0 0, L_000001ca6e0dd9d0;  1 drivers
v000001ca6e0ddc50_0 .net *"_ivl_25", 0 0, L_000001ca6e020d10;  1 drivers
v000001ca6e0df690_0 .net *"_ivl_26", 0 0, L_000001ca6e0de650;  1 drivers
v000001ca6e0de8d0_0 .net *"_ivl_31", 0 0, L_000001ca6e021720;  1 drivers
v000001ca6e0de970_0 .net *"_ivl_32", 0 0, L_000001ca6e0de6f0;  1 drivers
v000001ca6e0dd750_0 .net *"_ivl_40", 31 0, L_000001ca6e0e2ed0;  1 drivers
L_000001ca6e100c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0de830_0 .net *"_ivl_43", 26 0, L_000001ca6e100c58;  1 drivers
L_000001ca6e100ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0dd7f0_0 .net/2u *"_ivl_44", 31 0, L_000001ca6e100ca0;  1 drivers
v000001ca6e0def10_0 .net *"_ivl_52", 31 0, L_000001ca6e153e10;  1 drivers
L_000001ca6e100d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0dda70_0 .net *"_ivl_55", 26 0, L_000001ca6e100d30;  1 drivers
L_000001ca6e100d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0df870_0 .net/2u *"_ivl_56", 31 0, L_000001ca6e100d78;  1 drivers
v000001ca6e0dfaf0_0 .net *"_ivl_7", 0 0, L_000001ca6e020b50;  1 drivers
v000001ca6e0dde30_0 .net *"_ivl_8", 0 0, L_000001ca6e0dd930;  1 drivers
v000001ca6e0dfb90_0 .net "alu_selA", 1 0, L_000001ca6e0de510;  1 drivers
v000001ca6e0ddb10_0 .net "alu_selB", 1 0, L_000001ca6e0dfcd0;  1 drivers
v000001ca6e0de290_0 .net "clk", 0 0, L_000001ca6e0212c0;  1 drivers
v000001ca6e0dfa50_0 .var "cycles_consumed", 31 0;
v000001ca6e0dea10_0 .net "exhaz", 0 0, L_000001ca6e021db0;  1 drivers
v000001ca6e0dec90_0 .net "exhaz2", 0 0, L_000001ca6e020a70;  1 drivers
v000001ca6e0de330_0 .net "hlt", 0 0, v000001ca6e0cfd40_0;  1 drivers
v000001ca6e0ded30_0 .net "idhaz", 0 0, L_000001ca6e021e90;  1 drivers
v000001ca6e0ddd90_0 .net "idhaz2", 0 0, L_000001ca6e0218e0;  1 drivers
v000001ca6e0df730_0 .net "if_id_write", 0 0, v000001ca6e0be250_0;  1 drivers
v000001ca6e0defb0_0 .net "input_clk", 0 0, v000001ca6e0dd6b0_0;  1 drivers
v000001ca6e0df9b0_0 .net "is_branch_and_taken", 0 0, L_000001ca6e0e5ba0;  1 drivers
v000001ca6e0df2d0_0 .net "memhaz", 0 0, L_000001ca6e021e20;  1 drivers
v000001ca6e0dd610_0 .net "memhaz2", 0 0, L_000001ca6e020ca0;  1 drivers
v000001ca6e0df370_0 .net "pc_src", 2 0, L_000001ca6e0e1fd0;  1 drivers
v000001ca6e0dd4d0_0 .net "pc_write", 0 0, v000001ca6e0be390_0;  1 drivers
v000001ca6e0ddf70_0 .net "rst", 0 0, v000001ca6e0dd890_0;  1 drivers
v000001ca6e0de010_0 .net "store_rs2_forward", 1 0, L_000001ca6e0e2110;  1 drivers
v000001ca6e0de0b0_0 .net "wdata_to_reg_file", 31 0, L_000001ca6e0fd520;  1 drivers
E_000001ca6e02b4b0/0 .event negedge, v000001ca6e0bc450_0;
E_000001ca6e02b4b0/1 .event posedge, v000001ca6e0a2e60_0;
E_000001ca6e02b4b0 .event/or E_000001ca6e02b4b0/0, E_000001ca6e02b4b0/1;
L_000001ca6e0df410 .cmp/eq 5, v000001ca6e0b3980_0, v000001ca6e0b56e0_0;
L_000001ca6e0dd930 .cmp/eq 5, v000001ca6e0a26e0_0, v000001ca6e0b56e0_0;
L_000001ca6e0de470 .cmp/eq 5, v000001ca6e0cf200_0, v000001ca6e0b56e0_0;
L_000001ca6e0dd9d0 .cmp/eq 5, v000001ca6e0b3980_0, v000001ca6e0b58c0_0;
L_000001ca6e0de650 .cmp/eq 5, v000001ca6e0a26e0_0, v000001ca6e0b58c0_0;
L_000001ca6e0de6f0 .cmp/eq 5, v000001ca6e0cf200_0, v000001ca6e0b58c0_0;
L_000001ca6e0e2ed0 .concat [ 5 27 0 0], v000001ca6e0cc640_0, L_000001ca6e100c58;
L_000001ca6e0e4b90 .cmp/ne 32, L_000001ca6e0e2ed0, L_000001ca6e100ca0;
L_000001ca6e153e10 .concat [ 5 27 0 0], v000001ca6e0b3980_0, L_000001ca6e100d30;
L_000001ca6e153eb0 .cmp/ne 32, L_000001ca6e153e10, L_000001ca6e100d78;
S_000001ca6dd8d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001ca6e021410 .functor NOT 1, L_000001ca6e021db0, C4<0>, C4<0>, C4<0>;
L_000001ca6e021560 .functor AND 1, L_000001ca6e021e20, L_000001ca6e021410, C4<1>, C4<1>;
L_000001ca6e0221a0 .functor OR 1, L_000001ca6e021e90, L_000001ca6e021560, C4<0>, C4<0>;
L_000001ca6e0223d0 .functor OR 1, L_000001ca6e021e90, L_000001ca6e021db0, C4<0>, C4<0>;
v000001ca6e047650_0 .net *"_ivl_12", 0 0, L_000001ca6e0223d0;  1 drivers
v000001ca6e047290_0 .net *"_ivl_2", 0 0, L_000001ca6e021410;  1 drivers
v000001ca6e0485f0_0 .net *"_ivl_5", 0 0, L_000001ca6e021560;  1 drivers
v000001ca6e047c90_0 .net *"_ivl_7", 0 0, L_000001ca6e0221a0;  1 drivers
v000001ca6e047b50_0 .net "alu_selA", 1 0, L_000001ca6e0de510;  alias, 1 drivers
v000001ca6e046bb0_0 .net "exhaz", 0 0, L_000001ca6e021db0;  alias, 1 drivers
v000001ca6e047f10_0 .net "idhaz", 0 0, L_000001ca6e021e90;  alias, 1 drivers
v000001ca6e047dd0_0 .net "memhaz", 0 0, L_000001ca6e021e20;  alias, 1 drivers
L_000001ca6e0de510 .concat8 [ 1 1 0 0], L_000001ca6e0221a0, L_000001ca6e0223d0;
S_000001ca6dd8d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001ca6e021950 .functor NOT 1, L_000001ca6e020a70, C4<0>, C4<0>, C4<0>;
L_000001ca6e021790 .functor AND 1, L_000001ca6e020ca0, L_000001ca6e021950, C4<1>, C4<1>;
L_000001ca6e020ae0 .functor OR 1, L_000001ca6e0218e0, L_000001ca6e021790, C4<0>, C4<0>;
L_000001ca6e020e60 .functor NOT 1, v000001ca6e0b46a0_0, C4<0>, C4<0>, C4<0>;
L_000001ca6e020fb0 .functor AND 1, L_000001ca6e020ae0, L_000001ca6e020e60, C4<1>, C4<1>;
L_000001ca6e021020 .functor OR 1, L_000001ca6e0218e0, L_000001ca6e020a70, C4<0>, C4<0>;
L_000001ca6e021090 .functor NOT 1, v000001ca6e0b46a0_0, C4<0>, C4<0>, C4<0>;
L_000001ca6e021100 .functor AND 1, L_000001ca6e021020, L_000001ca6e021090, C4<1>, C4<1>;
v000001ca6e047fb0_0 .net "EX1_is_oper2_immed", 0 0, v000001ca6e0b46a0_0;  alias, 1 drivers
v000001ca6e048230_0 .net *"_ivl_11", 0 0, L_000001ca6e020fb0;  1 drivers
v000001ca6e048050_0 .net *"_ivl_16", 0 0, L_000001ca6e021020;  1 drivers
v000001ca6e0480f0_0 .net *"_ivl_17", 0 0, L_000001ca6e021090;  1 drivers
v000001ca6e048190_0 .net *"_ivl_2", 0 0, L_000001ca6e021950;  1 drivers
v000001ca6e047150_0 .net *"_ivl_20", 0 0, L_000001ca6e021100;  1 drivers
v000001ca6e0482d0_0 .net *"_ivl_5", 0 0, L_000001ca6e021790;  1 drivers
v000001ca6e048370_0 .net *"_ivl_7", 0 0, L_000001ca6e020ae0;  1 drivers
v000001ca6e046b10_0 .net *"_ivl_8", 0 0, L_000001ca6e020e60;  1 drivers
v000001ca6e048690_0 .net "alu_selB", 1 0, L_000001ca6e0dfcd0;  alias, 1 drivers
v000001ca6e046a70_0 .net "exhaz", 0 0, L_000001ca6e020a70;  alias, 1 drivers
v000001ca6e046c50_0 .net "idhaz", 0 0, L_000001ca6e0218e0;  alias, 1 drivers
v000001ca6e046cf0_0 .net "memhaz", 0 0, L_000001ca6e020ca0;  alias, 1 drivers
L_000001ca6e0dfcd0 .concat8 [ 1 1 0 0], L_000001ca6e020fb0, L_000001ca6e021100;
S_000001ca6de46000 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001ca6e0224b0 .functor NOT 1, L_000001ca6e020a70, C4<0>, C4<0>, C4<0>;
L_000001ca6e022600 .functor AND 1, L_000001ca6e020ca0, L_000001ca6e0224b0, C4<1>, C4<1>;
L_000001ca6e0226e0 .functor OR 1, L_000001ca6e0218e0, L_000001ca6e022600, C4<0>, C4<0>;
L_000001ca6e022670 .functor OR 1, L_000001ca6e0218e0, L_000001ca6e020a70, C4<0>, C4<0>;
v000001ca6e046d90_0 .net *"_ivl_12", 0 0, L_000001ca6e022670;  1 drivers
v000001ca6e046e30_0 .net *"_ivl_2", 0 0, L_000001ca6e0224b0;  1 drivers
v000001ca6e046ed0_0 .net *"_ivl_5", 0 0, L_000001ca6e022600;  1 drivers
v000001ca6e047010_0 .net *"_ivl_7", 0 0, L_000001ca6e0226e0;  1 drivers
v000001ca6e0470b0_0 .net "exhaz", 0 0, L_000001ca6e020a70;  alias, 1 drivers
v000001ca6e047330_0 .net "idhaz", 0 0, L_000001ca6e0218e0;  alias, 1 drivers
v000001ca6dfc7630_0 .net "memhaz", 0 0, L_000001ca6e020ca0;  alias, 1 drivers
v000001ca6dfc6c30_0 .net "store_rs2_forward", 1 0, L_000001ca6e0e2110;  alias, 1 drivers
L_000001ca6e0e2110 .concat8 [ 1 1 0 0], L_000001ca6e0226e0, L_000001ca6e022670;
S_000001ca6de46190 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001ca6dfc5f10_0 .net "EX_ALU_OUT", 31 0, L_000001ca6e0e24d0;  alias, 1 drivers
v000001ca6dfc65f0_0 .net "EX_memread", 0 0, v000001ca6e0b3480_0;  alias, 1 drivers
v000001ca6dfae100_0 .net "EX_memwrite", 0 0, v000001ca6e0b2f80_0;  alias, 1 drivers
v000001ca6dfae240_0 .net "EX_opcode", 11 0, v000001ca6e0b3520_0;  alias, 1 drivers
v000001ca6e0a25a0_0 .net "EX_rd_ind", 4 0, v000001ca6e0b3980_0;  alias, 1 drivers
v000001ca6e0a48a0_0 .net "EX_rd_indzero", 0 0, L_000001ca6e153eb0;  1 drivers
v000001ca6e0a2be0_0 .net "EX_regwrite", 0 0, v000001ca6e0b3ca0_0;  alias, 1 drivers
v000001ca6e0a2640_0 .net "EX_rs2_out", 31 0, v000001ca6e0b42e0_0;  alias, 1 drivers
v000001ca6e0a3040_0 .var "MEM_ALU_OUT", 31 0;
v000001ca6e0a35e0_0 .var "MEM_memread", 0 0;
v000001ca6e0a2aa0_0 .var "MEM_memwrite", 0 0;
v000001ca6e0a4120_0 .var "MEM_opcode", 11 0;
v000001ca6e0a26e0_0 .var "MEM_rd_ind", 4 0;
v000001ca6e0a2780_0 .var "MEM_rd_indzero", 0 0;
v000001ca6e0a2b40_0 .var "MEM_regwrite", 0 0;
v000001ca6e0a2dc0_0 .var "MEM_rs2", 31 0;
v000001ca6e0a3fe0_0 .net "clk", 0 0, L_000001ca6e0fd2f0;  1 drivers
v000001ca6e0a2e60_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
E_000001ca6e02b1b0 .event posedge, v000001ca6e0a2e60_0, v000001ca6e0a3fe0_0;
S_000001ca6dd869c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001ca6de51470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6de514a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6de514e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6de51518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6de51550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6de51588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6de515c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6de515f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6de51630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6de51668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6de516a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6de516d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6de51710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6de51748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6de51780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6de517b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6de517f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6de51828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6de51860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6de51898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6de518d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6de51908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6de51940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6de51978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6de519b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ca6e0fd210 .functor XOR 1, L_000001ca6e0fd130, v000001ca6e0b38e0_0, C4<0>, C4<0>;
L_000001ca6e0fb7d0 .functor NOT 1, L_000001ca6e0fd210, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fd590 .functor OR 1, v000001ca6e0dd890_0, L_000001ca6e0fb7d0, C4<0>, C4<0>;
L_000001ca6e0fd600 .functor NOT 1, L_000001ca6e0fd590, C4<0>, C4<0>, C4<0>;
v000001ca6e0a68d0_0 .net "ALU_OP", 3 0, v000001ca6e0a89f0_0;  1 drivers
v000001ca6e0a8c70_0 .net "BranchDecision", 0 0, L_000001ca6e0fd130;  1 drivers
v000001ca6e0a8db0_0 .net "CF", 0 0, v000001ca6e0a83b0_0;  1 drivers
v000001ca6e0a9fd0_0 .net "EX_opcode", 11 0, v000001ca6e0b3520_0;  alias, 1 drivers
v000001ca6e0aa250_0 .net "Wrong_prediction", 0 0, L_000001ca6e0fd600;  alias, 1 drivers
v000001ca6e0a97b0_0 .net "ZF", 0 0, L_000001ca6e0fc100;  1 drivers
L_000001ca6e100ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ca6e0a9d50_0 .net/2u *"_ivl_0", 31 0, L_000001ca6e100ce8;  1 drivers
v000001ca6e0a9ad0_0 .net *"_ivl_11", 0 0, L_000001ca6e0fd590;  1 drivers
v000001ca6e0a9b70_0 .net *"_ivl_2", 31 0, L_000001ca6e0e4af0;  1 drivers
v000001ca6e0a9490_0 .net *"_ivl_6", 0 0, L_000001ca6e0fd210;  1 drivers
v000001ca6e0aa2f0_0 .net *"_ivl_8", 0 0, L_000001ca6e0fb7d0;  1 drivers
v000001ca6e0a9c10_0 .net "alu_out", 31 0, L_000001ca6e0e24d0;  alias, 1 drivers
v000001ca6e0a92b0_0 .net "alu_outw", 31 0, v000001ca6e0a88b0_0;  1 drivers
v000001ca6e0a9710_0 .net "is_beq", 0 0, v000001ca6e0b2760_0;  alias, 1 drivers
v000001ca6e0aa110_0 .net "is_bne", 0 0, v000001ca6e0b2c60_0;  alias, 1 drivers
v000001ca6e0a95d0_0 .net "is_jal", 0 0, v000001ca6e0b2800_0;  alias, 1 drivers
v000001ca6e0a9e90_0 .net "oper1", 31 0, v000001ca6e0b2d00_0;  alias, 1 drivers
v000001ca6e0a8d10_0 .net "oper2", 31 0, v000001ca6e0b24e0_0;  alias, 1 drivers
v000001ca6e0a9cb0_0 .net "pc", 31 0, v000001ca6e0b3840_0;  alias, 1 drivers
v000001ca6e0a8e50_0 .net "predicted", 0 0, v000001ca6e0b38e0_0;  alias, 1 drivers
v000001ca6e0a9670_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
L_000001ca6e0e4af0 .arith/sum 32, v000001ca6e0b3840_0, L_000001ca6e100ce8;
L_000001ca6e0e24d0 .functor MUXZ 32, v000001ca6e0a88b0_0, L_000001ca6e0e4af0, v000001ca6e0b2800_0, C4<>;
S_000001ca6dd86b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001ca6dd869c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001ca6e0fc790 .functor AND 1, v000001ca6e0b2760_0, L_000001ca6e0fb920, C4<1>, C4<1>;
L_000001ca6e0fccd0 .functor NOT 1, L_000001ca6e0fb920, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fcd40 .functor AND 1, v000001ca6e0b2c60_0, L_000001ca6e0fccd0, C4<1>, C4<1>;
L_000001ca6e0fd130 .functor OR 1, L_000001ca6e0fc790, L_000001ca6e0fcd40, C4<0>, C4<0>;
v000001ca6e0a66f0_0 .net "BranchDecision", 0 0, L_000001ca6e0fd130;  alias, 1 drivers
v000001ca6e0a7690_0 .net *"_ivl_2", 0 0, L_000001ca6e0fccd0;  1 drivers
v000001ca6e0a8130_0 .net "is_beq", 0 0, v000001ca6e0b2760_0;  alias, 1 drivers
v000001ca6e0a6830_0 .net "is_beq_taken", 0 0, L_000001ca6e0fc790;  1 drivers
v000001ca6e0a8090_0 .net "is_bne", 0 0, v000001ca6e0b2c60_0;  alias, 1 drivers
v000001ca6e0a75f0_0 .net "is_bne_taken", 0 0, L_000001ca6e0fcd40;  1 drivers
v000001ca6e0a7c30_0 .net "is_eq", 0 0, L_000001ca6e0fb920;  1 drivers
v000001ca6e0a7cd0_0 .net "oper1", 31 0, v000001ca6e0b2d00_0;  alias, 1 drivers
v000001ca6e0a7d70_0 .net "oper2", 31 0, v000001ca6e0b24e0_0;  alias, 1 drivers
S_000001ca6de69ad0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001ca6dd86b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001ca6e0fd050 .functor XOR 1, L_000001ca6e0e4c30, L_000001ca6e0e5270, C4<0>, C4<0>;
L_000001ca6e0fbae0 .functor XOR 1, L_000001ca6e0e51d0, L_000001ca6e0e4e10, C4<0>, C4<0>;
L_000001ca6e0fc020 .functor XOR 1, L_000001ca6e0e5310, L_000001ca6e0e4f50, C4<0>, C4<0>;
L_000001ca6e0fc330 .functor XOR 1, L_000001ca6e0e4eb0, L_000001ca6e0e5090, C4<0>, C4<0>;
L_000001ca6e0fbb50 .functor XOR 1, L_000001ca6e0e4d70, L_000001ca6e0e4cd0, C4<0>, C4<0>;
L_000001ca6e0fcb10 .functor XOR 1, L_000001ca6e0e4ff0, L_000001ca6e0e5130, C4<0>, C4<0>;
L_000001ca6e0fbc30 .functor XOR 1, L_000001ca6e152650, L_000001ca6e151890, C4<0>, C4<0>;
L_000001ca6e0fbf40 .functor XOR 1, L_000001ca6e1511b0, L_000001ca6e1517f0, C4<0>, C4<0>;
L_000001ca6e0fc2c0 .functor XOR 1, L_000001ca6e1512f0, L_000001ca6e151070, C4<0>, C4<0>;
L_000001ca6e0fbbc0 .functor XOR 1, L_000001ca6e1523d0, L_000001ca6e150c10, C4<0>, C4<0>;
L_000001ca6e0fc8e0 .functor XOR 1, L_000001ca6e151ed0, L_000001ca6e151610, C4<0>, C4<0>;
L_000001ca6e0fd0c0 .functor XOR 1, L_000001ca6e1520b0, L_000001ca6e152470, C4<0>, C4<0>;
L_000001ca6e0fd1a0 .functor XOR 1, L_000001ca6e151c50, L_000001ca6e150670, C4<0>, C4<0>;
L_000001ca6e0fba00 .functor XOR 1, L_000001ca6e1526f0, L_000001ca6e1516b0, C4<0>, C4<0>;
L_000001ca6e0fb760 .functor XOR 1, L_000001ca6e151390, L_000001ca6e151e30, C4<0>, C4<0>;
L_000001ca6e0fcaa0 .functor XOR 1, L_000001ca6e151750, L_000001ca6e151b10, C4<0>, C4<0>;
L_000001ca6e0fc800 .functor XOR 1, L_000001ca6e151f70, L_000001ca6e152010, C4<0>, C4<0>;
L_000001ca6e0fbfb0 .functor XOR 1, L_000001ca6e150490, L_000001ca6e1521f0, C4<0>, C4<0>;
L_000001ca6e0fcb80 .functor XOR 1, L_000001ca6e151430, L_000001ca6e150990, C4<0>, C4<0>;
L_000001ca6e0fb990 .functor XOR 1, L_000001ca6e150df0, L_000001ca6e152510, C4<0>, C4<0>;
L_000001ca6e0fc950 .functor XOR 1, L_000001ca6e151cf0, L_000001ca6e150710, C4<0>, C4<0>;
L_000001ca6e0fb840 .functor XOR 1, L_000001ca6e1503f0, L_000001ca6e150030, C4<0>, C4<0>;
L_000001ca6e0fcc60 .functor XOR 1, L_000001ca6e1507b0, L_000001ca6e1505d0, C4<0>, C4<0>;
L_000001ca6e0fc090 .functor XOR 1, L_000001ca6e151930, L_000001ca6e150cb0, C4<0>, C4<0>;
L_000001ca6e0fc250 .functor XOR 1, L_000001ca6e1519d0, L_000001ca6e152150, C4<0>, C4<0>;
L_000001ca6e0fc3a0 .functor XOR 1, L_000001ca6e152330, L_000001ca6e150e90, C4<0>, C4<0>;
L_000001ca6e0fc410 .functor XOR 1, L_000001ca6e1502b0, L_000001ca6e1514d0, C4<0>, C4<0>;
L_000001ca6e0fc480 .functor XOR 1, L_000001ca6e150850, L_000001ca6e152290, C4<0>, C4<0>;
L_000001ca6e0fc4f0 .functor XOR 1, L_000001ca6e150350, L_000001ca6e1525b0, C4<0>, C4<0>;
L_000001ca6e0fbca0 .functor XOR 1, L_000001ca6e14ff90, L_000001ca6e1500d0, C4<0>, C4<0>;
L_000001ca6e0fc720 .functor XOR 1, L_000001ca6e151110, L_000001ca6e150170, C4<0>, C4<0>;
L_000001ca6e0fb8b0 .functor XOR 1, L_000001ca6e151d90, L_000001ca6e1508f0, C4<0>, C4<0>;
L_000001ca6e0fb920/0/0 .functor OR 1, L_000001ca6e150d50, L_000001ca6e150530, L_000001ca6e151570, L_000001ca6e150f30;
L_000001ca6e0fb920/0/4 .functor OR 1, L_000001ca6e150a30, L_000001ca6e151250, L_000001ca6e150ad0, L_000001ca6e150b70;
L_000001ca6e0fb920/0/8 .functor OR 1, L_000001ca6e150fd0, L_000001ca6e151a70, L_000001ca6e151bb0, L_000001ca6e154d10;
L_000001ca6e0fb920/0/12 .functor OR 1, L_000001ca6e152dd0, L_000001ca6e1546d0, L_000001ca6e153af0, L_000001ca6e154e50;
L_000001ca6e0fb920/0/16 .functor OR 1, L_000001ca6e153190, L_000001ca6e154ef0, L_000001ca6e152e70, L_000001ca6e153c30;
L_000001ca6e0fb920/0/20 .functor OR 1, L_000001ca6e153690, L_000001ca6e154b30, L_000001ca6e152790, L_000001ca6e153b90;
L_000001ca6e0fb920/0/24 .functor OR 1, L_000001ca6e153410, L_000001ca6e1530f0, L_000001ca6e153cd0, L_000001ca6e1534b0;
L_000001ca6e0fb920/0/28 .functor OR 1, L_000001ca6e1539b0, L_000001ca6e152970, L_000001ca6e153d70, L_000001ca6e1549f0;
L_000001ca6e0fb920/1/0 .functor OR 1, L_000001ca6e0fb920/0/0, L_000001ca6e0fb920/0/4, L_000001ca6e0fb920/0/8, L_000001ca6e0fb920/0/12;
L_000001ca6e0fb920/1/4 .functor OR 1, L_000001ca6e0fb920/0/16, L_000001ca6e0fb920/0/20, L_000001ca6e0fb920/0/24, L_000001ca6e0fb920/0/28;
L_000001ca6e0fb920 .functor NOR 1, L_000001ca6e0fb920/1/0, L_000001ca6e0fb920/1/4, C4<0>, C4<0>;
v000001ca6e0a30e0_0 .net *"_ivl_0", 0 0, L_000001ca6e0fd050;  1 drivers
v000001ca6e0a2820_0 .net *"_ivl_101", 0 0, L_000001ca6e152010;  1 drivers
v000001ca6e0a3220_0 .net *"_ivl_102", 0 0, L_000001ca6e0fbfb0;  1 drivers
v000001ca6e0a37c0_0 .net *"_ivl_105", 0 0, L_000001ca6e150490;  1 drivers
v000001ca6e0a3d60_0 .net *"_ivl_107", 0 0, L_000001ca6e1521f0;  1 drivers
v000001ca6e0a3680_0 .net *"_ivl_108", 0 0, L_000001ca6e0fcb80;  1 drivers
v000001ca6e0a3180_0 .net *"_ivl_11", 0 0, L_000001ca6e0e4e10;  1 drivers
v000001ca6e0a3e00_0 .net *"_ivl_111", 0 0, L_000001ca6e151430;  1 drivers
v000001ca6e0a3900_0 .net *"_ivl_113", 0 0, L_000001ca6e150990;  1 drivers
v000001ca6e0a2c80_0 .net *"_ivl_114", 0 0, L_000001ca6e0fb990;  1 drivers
v000001ca6e0a28c0_0 .net *"_ivl_117", 0 0, L_000001ca6e150df0;  1 drivers
v000001ca6e0a32c0_0 .net *"_ivl_119", 0 0, L_000001ca6e152510;  1 drivers
v000001ca6e0a34a0_0 .net *"_ivl_12", 0 0, L_000001ca6e0fc020;  1 drivers
v000001ca6e0a2d20_0 .net *"_ivl_120", 0 0, L_000001ca6e0fc950;  1 drivers
v000001ca6e0a3f40_0 .net *"_ivl_123", 0 0, L_000001ca6e151cf0;  1 drivers
v000001ca6e0a4b20_0 .net *"_ivl_125", 0 0, L_000001ca6e150710;  1 drivers
v000001ca6e0a4300_0 .net *"_ivl_126", 0 0, L_000001ca6e0fb840;  1 drivers
v000001ca6e0a4940_0 .net *"_ivl_129", 0 0, L_000001ca6e1503f0;  1 drivers
v000001ca6e0a2500_0 .net *"_ivl_131", 0 0, L_000001ca6e150030;  1 drivers
v000001ca6e0a2f00_0 .net *"_ivl_132", 0 0, L_000001ca6e0fcc60;  1 drivers
v000001ca6e0a3c20_0 .net *"_ivl_135", 0 0, L_000001ca6e1507b0;  1 drivers
v000001ca6e0a49e0_0 .net *"_ivl_137", 0 0, L_000001ca6e1505d0;  1 drivers
v000001ca6e0a4bc0_0 .net *"_ivl_138", 0 0, L_000001ca6e0fc090;  1 drivers
v000001ca6e0a3360_0 .net *"_ivl_141", 0 0, L_000001ca6e151930;  1 drivers
v000001ca6e0a4580_0 .net *"_ivl_143", 0 0, L_000001ca6e150cb0;  1 drivers
v000001ca6e0a43a0_0 .net *"_ivl_144", 0 0, L_000001ca6e0fc250;  1 drivers
v000001ca6e0a3ae0_0 .net *"_ivl_147", 0 0, L_000001ca6e1519d0;  1 drivers
v000001ca6e0a2460_0 .net *"_ivl_149", 0 0, L_000001ca6e152150;  1 drivers
v000001ca6e0a4a80_0 .net *"_ivl_15", 0 0, L_000001ca6e0e5310;  1 drivers
v000001ca6e0a3ea0_0 .net *"_ivl_150", 0 0, L_000001ca6e0fc3a0;  1 drivers
v000001ca6e0a3400_0 .net *"_ivl_153", 0 0, L_000001ca6e152330;  1 drivers
v000001ca6e0a39a0_0 .net *"_ivl_155", 0 0, L_000001ca6e150e90;  1 drivers
v000001ca6e0a3b80_0 .net *"_ivl_156", 0 0, L_000001ca6e0fc410;  1 drivers
v000001ca6e0a44e0_0 .net *"_ivl_159", 0 0, L_000001ca6e1502b0;  1 drivers
v000001ca6e0a46c0_0 .net *"_ivl_161", 0 0, L_000001ca6e1514d0;  1 drivers
v000001ca6e0a2fa0_0 .net *"_ivl_162", 0 0, L_000001ca6e0fc480;  1 drivers
v000001ca6e0a3cc0_0 .net *"_ivl_165", 0 0, L_000001ca6e150850;  1 drivers
v000001ca6e0a3540_0 .net *"_ivl_167", 0 0, L_000001ca6e152290;  1 drivers
v000001ca6e0a41c0_0 .net *"_ivl_168", 0 0, L_000001ca6e0fc4f0;  1 drivers
v000001ca6e0a3720_0 .net *"_ivl_17", 0 0, L_000001ca6e0e4f50;  1 drivers
v000001ca6e0a4080_0 .net *"_ivl_171", 0 0, L_000001ca6e150350;  1 drivers
v000001ca6e0a4440_0 .net *"_ivl_173", 0 0, L_000001ca6e1525b0;  1 drivers
v000001ca6e0a4620_0 .net *"_ivl_174", 0 0, L_000001ca6e0fbca0;  1 drivers
v000001ca6e0a4760_0 .net *"_ivl_177", 0 0, L_000001ca6e14ff90;  1 drivers
v000001ca6e0a2960_0 .net *"_ivl_179", 0 0, L_000001ca6e1500d0;  1 drivers
v000001ca6e0a4800_0 .net *"_ivl_18", 0 0, L_000001ca6e0fc330;  1 drivers
v000001ca6e0a2a00_0 .net *"_ivl_180", 0 0, L_000001ca6e0fc720;  1 drivers
v000001ca6e0a3860_0 .net *"_ivl_183", 0 0, L_000001ca6e151110;  1 drivers
v000001ca6e0a3a40_0 .net *"_ivl_185", 0 0, L_000001ca6e150170;  1 drivers
v000001ca6e0a5200_0 .net *"_ivl_186", 0 0, L_000001ca6e0fb8b0;  1 drivers
v000001ca6e0a62e0_0 .net *"_ivl_190", 0 0, L_000001ca6e151d90;  1 drivers
v000001ca6e0a5160_0 .net *"_ivl_192", 0 0, L_000001ca6e1508f0;  1 drivers
v000001ca6e0a57a0_0 .net *"_ivl_194", 0 0, L_000001ca6e150d50;  1 drivers
v000001ca6e0a5d40_0 .net *"_ivl_196", 0 0, L_000001ca6e150530;  1 drivers
v000001ca6e0a6100_0 .net *"_ivl_198", 0 0, L_000001ca6e151570;  1 drivers
v000001ca6e0a5980_0 .net *"_ivl_200", 0 0, L_000001ca6e150f30;  1 drivers
v000001ca6e0a61a0_0 .net *"_ivl_202", 0 0, L_000001ca6e150a30;  1 drivers
v000001ca6e0a4da0_0 .net *"_ivl_204", 0 0, L_000001ca6e151250;  1 drivers
v000001ca6e0a5840_0 .net *"_ivl_206", 0 0, L_000001ca6e150ad0;  1 drivers
v000001ca6e0a5f20_0 .net *"_ivl_208", 0 0, L_000001ca6e150b70;  1 drivers
v000001ca6e0a5480_0 .net *"_ivl_21", 0 0, L_000001ca6e0e4eb0;  1 drivers
v000001ca6e0a6240_0 .net *"_ivl_210", 0 0, L_000001ca6e150fd0;  1 drivers
v000001ca6e0a50c0_0 .net *"_ivl_212", 0 0, L_000001ca6e151a70;  1 drivers
v000001ca6e0a5ca0_0 .net *"_ivl_214", 0 0, L_000001ca6e151bb0;  1 drivers
v000001ca6e0a4e40_0 .net *"_ivl_216", 0 0, L_000001ca6e154d10;  1 drivers
v000001ca6e0a5660_0 .net *"_ivl_218", 0 0, L_000001ca6e152dd0;  1 drivers
v000001ca6e0a5020_0 .net *"_ivl_220", 0 0, L_000001ca6e1546d0;  1 drivers
v000001ca6e0a5a20_0 .net *"_ivl_222", 0 0, L_000001ca6e153af0;  1 drivers
v000001ca6e0a55c0_0 .net *"_ivl_224", 0 0, L_000001ca6e154e50;  1 drivers
v000001ca6e0a52a0_0 .net *"_ivl_226", 0 0, L_000001ca6e153190;  1 drivers
v000001ca6e0a4c60_0 .net *"_ivl_228", 0 0, L_000001ca6e154ef0;  1 drivers
v000001ca6e0a4d00_0 .net *"_ivl_23", 0 0, L_000001ca6e0e5090;  1 drivers
v000001ca6e0a5340_0 .net *"_ivl_230", 0 0, L_000001ca6e152e70;  1 drivers
v000001ca6e0a5de0_0 .net *"_ivl_232", 0 0, L_000001ca6e153c30;  1 drivers
v000001ca6e0a4ee0_0 .net *"_ivl_234", 0 0, L_000001ca6e153690;  1 drivers
v000001ca6e0a4f80_0 .net *"_ivl_236", 0 0, L_000001ca6e154b30;  1 drivers
v000001ca6e0a5b60_0 .net *"_ivl_238", 0 0, L_000001ca6e152790;  1 drivers
v000001ca6e0a53e0_0 .net *"_ivl_24", 0 0, L_000001ca6e0fbb50;  1 drivers
v000001ca6e0a5520_0 .net *"_ivl_240", 0 0, L_000001ca6e153b90;  1 drivers
v000001ca6e0a5700_0 .net *"_ivl_242", 0 0, L_000001ca6e153410;  1 drivers
v000001ca6e0a58e0_0 .net *"_ivl_244", 0 0, L_000001ca6e1530f0;  1 drivers
v000001ca6e0a5ac0_0 .net *"_ivl_246", 0 0, L_000001ca6e153cd0;  1 drivers
v000001ca6e0a5c00_0 .net *"_ivl_248", 0 0, L_000001ca6e1534b0;  1 drivers
v000001ca6e0a5e80_0 .net *"_ivl_250", 0 0, L_000001ca6e1539b0;  1 drivers
v000001ca6e0a5fc0_0 .net *"_ivl_252", 0 0, L_000001ca6e152970;  1 drivers
v000001ca6e0a6060_0 .net *"_ivl_254", 0 0, L_000001ca6e153d70;  1 drivers
v000001ca6dfc6e10_0 .net *"_ivl_256", 0 0, L_000001ca6e1549f0;  1 drivers
v000001ca6e0a6ab0_0 .net *"_ivl_27", 0 0, L_000001ca6e0e4d70;  1 drivers
v000001ca6e0a8bd0_0 .net *"_ivl_29", 0 0, L_000001ca6e0e4cd0;  1 drivers
v000001ca6e0a6d30_0 .net *"_ivl_3", 0 0, L_000001ca6e0e4c30;  1 drivers
v000001ca6e0a79b0_0 .net *"_ivl_30", 0 0, L_000001ca6e0fcb10;  1 drivers
v000001ca6e0a70f0_0 .net *"_ivl_33", 0 0, L_000001ca6e0e4ff0;  1 drivers
v000001ca6e0a8310_0 .net *"_ivl_35", 0 0, L_000001ca6e0e5130;  1 drivers
v000001ca6e0a7a50_0 .net *"_ivl_36", 0 0, L_000001ca6e0fbc30;  1 drivers
v000001ca6e0a7370_0 .net *"_ivl_39", 0 0, L_000001ca6e152650;  1 drivers
v000001ca6e0a72d0_0 .net *"_ivl_41", 0 0, L_000001ca6e151890;  1 drivers
v000001ca6e0a8770_0 .net *"_ivl_42", 0 0, L_000001ca6e0fbf40;  1 drivers
v000001ca6e0a8630_0 .net *"_ivl_45", 0 0, L_000001ca6e1511b0;  1 drivers
v000001ca6e0a7eb0_0 .net *"_ivl_47", 0 0, L_000001ca6e1517f0;  1 drivers
v000001ca6e0a6470_0 .net *"_ivl_48", 0 0, L_000001ca6e0fc2c0;  1 drivers
v000001ca6e0a7b90_0 .net *"_ivl_5", 0 0, L_000001ca6e0e5270;  1 drivers
v000001ca6e0a6bf0_0 .net *"_ivl_51", 0 0, L_000001ca6e1512f0;  1 drivers
v000001ca6e0a7e10_0 .net *"_ivl_53", 0 0, L_000001ca6e151070;  1 drivers
v000001ca6e0a7af0_0 .net *"_ivl_54", 0 0, L_000001ca6e0fbbc0;  1 drivers
v000001ca6e0a6b50_0 .net *"_ivl_57", 0 0, L_000001ca6e1523d0;  1 drivers
v000001ca6e0a7f50_0 .net *"_ivl_59", 0 0, L_000001ca6e150c10;  1 drivers
v000001ca6e0a8a90_0 .net *"_ivl_6", 0 0, L_000001ca6e0fbae0;  1 drivers
v000001ca6e0a6c90_0 .net *"_ivl_60", 0 0, L_000001ca6e0fc8e0;  1 drivers
v000001ca6e0a6f10_0 .net *"_ivl_63", 0 0, L_000001ca6e151ed0;  1 drivers
v000001ca6e0a7730_0 .net *"_ivl_65", 0 0, L_000001ca6e151610;  1 drivers
v000001ca6e0a6970_0 .net *"_ivl_66", 0 0, L_000001ca6e0fd0c0;  1 drivers
v000001ca6e0a7190_0 .net *"_ivl_69", 0 0, L_000001ca6e1520b0;  1 drivers
v000001ca6e0a6dd0_0 .net *"_ivl_71", 0 0, L_000001ca6e152470;  1 drivers
v000001ca6e0a6fb0_0 .net *"_ivl_72", 0 0, L_000001ca6e0fd1a0;  1 drivers
v000001ca6e0a6510_0 .net *"_ivl_75", 0 0, L_000001ca6e151c50;  1 drivers
v000001ca6e0a65b0_0 .net *"_ivl_77", 0 0, L_000001ca6e150670;  1 drivers
v000001ca6e0a84f0_0 .net *"_ivl_78", 0 0, L_000001ca6e0fba00;  1 drivers
v000001ca6e0a8950_0 .net *"_ivl_81", 0 0, L_000001ca6e1526f0;  1 drivers
v000001ca6e0a77d0_0 .net *"_ivl_83", 0 0, L_000001ca6e1516b0;  1 drivers
v000001ca6e0a7ff0_0 .net *"_ivl_84", 0 0, L_000001ca6e0fb760;  1 drivers
v000001ca6e0a6e70_0 .net *"_ivl_87", 0 0, L_000001ca6e151390;  1 drivers
v000001ca6e0a7230_0 .net *"_ivl_89", 0 0, L_000001ca6e151e30;  1 drivers
v000001ca6e0a6650_0 .net *"_ivl_9", 0 0, L_000001ca6e0e51d0;  1 drivers
v000001ca6e0a8590_0 .net *"_ivl_90", 0 0, L_000001ca6e0fcaa0;  1 drivers
v000001ca6e0a86d0_0 .net *"_ivl_93", 0 0, L_000001ca6e151750;  1 drivers
v000001ca6e0a7550_0 .net *"_ivl_95", 0 0, L_000001ca6e151b10;  1 drivers
v000001ca6e0a7870_0 .net *"_ivl_96", 0 0, L_000001ca6e0fc800;  1 drivers
v000001ca6e0a7410_0 .net *"_ivl_99", 0 0, L_000001ca6e151f70;  1 drivers
v000001ca6e0a6a10_0 .net "a", 31 0, v000001ca6e0b2d00_0;  alias, 1 drivers
v000001ca6e0a7910_0 .net "b", 31 0, v000001ca6e0b24e0_0;  alias, 1 drivers
v000001ca6e0a7050_0 .net "out", 0 0, L_000001ca6e0fb920;  alias, 1 drivers
v000001ca6e0a74b0_0 .net "temp", 31 0, L_000001ca6e150210;  1 drivers
L_000001ca6e0e4c30 .part v000001ca6e0b2d00_0, 0, 1;
L_000001ca6e0e5270 .part v000001ca6e0b24e0_0, 0, 1;
L_000001ca6e0e51d0 .part v000001ca6e0b2d00_0, 1, 1;
L_000001ca6e0e4e10 .part v000001ca6e0b24e0_0, 1, 1;
L_000001ca6e0e5310 .part v000001ca6e0b2d00_0, 2, 1;
L_000001ca6e0e4f50 .part v000001ca6e0b24e0_0, 2, 1;
L_000001ca6e0e4eb0 .part v000001ca6e0b2d00_0, 3, 1;
L_000001ca6e0e5090 .part v000001ca6e0b24e0_0, 3, 1;
L_000001ca6e0e4d70 .part v000001ca6e0b2d00_0, 4, 1;
L_000001ca6e0e4cd0 .part v000001ca6e0b24e0_0, 4, 1;
L_000001ca6e0e4ff0 .part v000001ca6e0b2d00_0, 5, 1;
L_000001ca6e0e5130 .part v000001ca6e0b24e0_0, 5, 1;
L_000001ca6e152650 .part v000001ca6e0b2d00_0, 6, 1;
L_000001ca6e151890 .part v000001ca6e0b24e0_0, 6, 1;
L_000001ca6e1511b0 .part v000001ca6e0b2d00_0, 7, 1;
L_000001ca6e1517f0 .part v000001ca6e0b24e0_0, 7, 1;
L_000001ca6e1512f0 .part v000001ca6e0b2d00_0, 8, 1;
L_000001ca6e151070 .part v000001ca6e0b24e0_0, 8, 1;
L_000001ca6e1523d0 .part v000001ca6e0b2d00_0, 9, 1;
L_000001ca6e150c10 .part v000001ca6e0b24e0_0, 9, 1;
L_000001ca6e151ed0 .part v000001ca6e0b2d00_0, 10, 1;
L_000001ca6e151610 .part v000001ca6e0b24e0_0, 10, 1;
L_000001ca6e1520b0 .part v000001ca6e0b2d00_0, 11, 1;
L_000001ca6e152470 .part v000001ca6e0b24e0_0, 11, 1;
L_000001ca6e151c50 .part v000001ca6e0b2d00_0, 12, 1;
L_000001ca6e150670 .part v000001ca6e0b24e0_0, 12, 1;
L_000001ca6e1526f0 .part v000001ca6e0b2d00_0, 13, 1;
L_000001ca6e1516b0 .part v000001ca6e0b24e0_0, 13, 1;
L_000001ca6e151390 .part v000001ca6e0b2d00_0, 14, 1;
L_000001ca6e151e30 .part v000001ca6e0b24e0_0, 14, 1;
L_000001ca6e151750 .part v000001ca6e0b2d00_0, 15, 1;
L_000001ca6e151b10 .part v000001ca6e0b24e0_0, 15, 1;
L_000001ca6e151f70 .part v000001ca6e0b2d00_0, 16, 1;
L_000001ca6e152010 .part v000001ca6e0b24e0_0, 16, 1;
L_000001ca6e150490 .part v000001ca6e0b2d00_0, 17, 1;
L_000001ca6e1521f0 .part v000001ca6e0b24e0_0, 17, 1;
L_000001ca6e151430 .part v000001ca6e0b2d00_0, 18, 1;
L_000001ca6e150990 .part v000001ca6e0b24e0_0, 18, 1;
L_000001ca6e150df0 .part v000001ca6e0b2d00_0, 19, 1;
L_000001ca6e152510 .part v000001ca6e0b24e0_0, 19, 1;
L_000001ca6e151cf0 .part v000001ca6e0b2d00_0, 20, 1;
L_000001ca6e150710 .part v000001ca6e0b24e0_0, 20, 1;
L_000001ca6e1503f0 .part v000001ca6e0b2d00_0, 21, 1;
L_000001ca6e150030 .part v000001ca6e0b24e0_0, 21, 1;
L_000001ca6e1507b0 .part v000001ca6e0b2d00_0, 22, 1;
L_000001ca6e1505d0 .part v000001ca6e0b24e0_0, 22, 1;
L_000001ca6e151930 .part v000001ca6e0b2d00_0, 23, 1;
L_000001ca6e150cb0 .part v000001ca6e0b24e0_0, 23, 1;
L_000001ca6e1519d0 .part v000001ca6e0b2d00_0, 24, 1;
L_000001ca6e152150 .part v000001ca6e0b24e0_0, 24, 1;
L_000001ca6e152330 .part v000001ca6e0b2d00_0, 25, 1;
L_000001ca6e150e90 .part v000001ca6e0b24e0_0, 25, 1;
L_000001ca6e1502b0 .part v000001ca6e0b2d00_0, 26, 1;
L_000001ca6e1514d0 .part v000001ca6e0b24e0_0, 26, 1;
L_000001ca6e150850 .part v000001ca6e0b2d00_0, 27, 1;
L_000001ca6e152290 .part v000001ca6e0b24e0_0, 27, 1;
L_000001ca6e150350 .part v000001ca6e0b2d00_0, 28, 1;
L_000001ca6e1525b0 .part v000001ca6e0b24e0_0, 28, 1;
L_000001ca6e14ff90 .part v000001ca6e0b2d00_0, 29, 1;
L_000001ca6e1500d0 .part v000001ca6e0b24e0_0, 29, 1;
L_000001ca6e151110 .part v000001ca6e0b2d00_0, 30, 1;
L_000001ca6e150170 .part v000001ca6e0b24e0_0, 30, 1;
LS_000001ca6e150210_0_0 .concat8 [ 1 1 1 1], L_000001ca6e0fd050, L_000001ca6e0fbae0, L_000001ca6e0fc020, L_000001ca6e0fc330;
LS_000001ca6e150210_0_4 .concat8 [ 1 1 1 1], L_000001ca6e0fbb50, L_000001ca6e0fcb10, L_000001ca6e0fbc30, L_000001ca6e0fbf40;
LS_000001ca6e150210_0_8 .concat8 [ 1 1 1 1], L_000001ca6e0fc2c0, L_000001ca6e0fbbc0, L_000001ca6e0fc8e0, L_000001ca6e0fd0c0;
LS_000001ca6e150210_0_12 .concat8 [ 1 1 1 1], L_000001ca6e0fd1a0, L_000001ca6e0fba00, L_000001ca6e0fb760, L_000001ca6e0fcaa0;
LS_000001ca6e150210_0_16 .concat8 [ 1 1 1 1], L_000001ca6e0fc800, L_000001ca6e0fbfb0, L_000001ca6e0fcb80, L_000001ca6e0fb990;
LS_000001ca6e150210_0_20 .concat8 [ 1 1 1 1], L_000001ca6e0fc950, L_000001ca6e0fb840, L_000001ca6e0fcc60, L_000001ca6e0fc090;
LS_000001ca6e150210_0_24 .concat8 [ 1 1 1 1], L_000001ca6e0fc250, L_000001ca6e0fc3a0, L_000001ca6e0fc410, L_000001ca6e0fc480;
LS_000001ca6e150210_0_28 .concat8 [ 1 1 1 1], L_000001ca6e0fc4f0, L_000001ca6e0fbca0, L_000001ca6e0fc720, L_000001ca6e0fb8b0;
LS_000001ca6e150210_1_0 .concat8 [ 4 4 4 4], LS_000001ca6e150210_0_0, LS_000001ca6e150210_0_4, LS_000001ca6e150210_0_8, LS_000001ca6e150210_0_12;
LS_000001ca6e150210_1_4 .concat8 [ 4 4 4 4], LS_000001ca6e150210_0_16, LS_000001ca6e150210_0_20, LS_000001ca6e150210_0_24, LS_000001ca6e150210_0_28;
L_000001ca6e150210 .concat8 [ 16 16 0 0], LS_000001ca6e150210_1_0, LS_000001ca6e150210_1_4;
L_000001ca6e151d90 .part v000001ca6e0b2d00_0, 31, 1;
L_000001ca6e1508f0 .part v000001ca6e0b24e0_0, 31, 1;
L_000001ca6e150d50 .part L_000001ca6e150210, 0, 1;
L_000001ca6e150530 .part L_000001ca6e150210, 1, 1;
L_000001ca6e151570 .part L_000001ca6e150210, 2, 1;
L_000001ca6e150f30 .part L_000001ca6e150210, 3, 1;
L_000001ca6e150a30 .part L_000001ca6e150210, 4, 1;
L_000001ca6e151250 .part L_000001ca6e150210, 5, 1;
L_000001ca6e150ad0 .part L_000001ca6e150210, 6, 1;
L_000001ca6e150b70 .part L_000001ca6e150210, 7, 1;
L_000001ca6e150fd0 .part L_000001ca6e150210, 8, 1;
L_000001ca6e151a70 .part L_000001ca6e150210, 9, 1;
L_000001ca6e151bb0 .part L_000001ca6e150210, 10, 1;
L_000001ca6e154d10 .part L_000001ca6e150210, 11, 1;
L_000001ca6e152dd0 .part L_000001ca6e150210, 12, 1;
L_000001ca6e1546d0 .part L_000001ca6e150210, 13, 1;
L_000001ca6e153af0 .part L_000001ca6e150210, 14, 1;
L_000001ca6e154e50 .part L_000001ca6e150210, 15, 1;
L_000001ca6e153190 .part L_000001ca6e150210, 16, 1;
L_000001ca6e154ef0 .part L_000001ca6e150210, 17, 1;
L_000001ca6e152e70 .part L_000001ca6e150210, 18, 1;
L_000001ca6e153c30 .part L_000001ca6e150210, 19, 1;
L_000001ca6e153690 .part L_000001ca6e150210, 20, 1;
L_000001ca6e154b30 .part L_000001ca6e150210, 21, 1;
L_000001ca6e152790 .part L_000001ca6e150210, 22, 1;
L_000001ca6e153b90 .part L_000001ca6e150210, 23, 1;
L_000001ca6e153410 .part L_000001ca6e150210, 24, 1;
L_000001ca6e1530f0 .part L_000001ca6e150210, 25, 1;
L_000001ca6e153cd0 .part L_000001ca6e150210, 26, 1;
L_000001ca6e1534b0 .part L_000001ca6e150210, 27, 1;
L_000001ca6e1539b0 .part L_000001ca6e150210, 28, 1;
L_000001ca6e152970 .part L_000001ca6e150210, 29, 1;
L_000001ca6e153d70 .part L_000001ca6e150210, 30, 1;
L_000001ca6e1549f0 .part L_000001ca6e150210, 31, 1;
S_000001ca6de69c60 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001ca6dd869c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001ca6e02b570 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001ca6e0fc100 .functor NOT 1, L_000001ca6e0e4a50, C4<0>, C4<0>, C4<0>;
v000001ca6e0a8270_0 .net "A", 31 0, v000001ca6e0b2d00_0;  alias, 1 drivers
v000001ca6e0a81d0_0 .net "ALUOP", 3 0, v000001ca6e0a89f0_0;  alias, 1 drivers
v000001ca6e0a6790_0 .net "B", 31 0, v000001ca6e0b24e0_0;  alias, 1 drivers
v000001ca6e0a83b0_0 .var "CF", 0 0;
v000001ca6e0a8810_0 .net "ZF", 0 0, L_000001ca6e0fc100;  alias, 1 drivers
v000001ca6e0a8450_0 .net *"_ivl_1", 0 0, L_000001ca6e0e4a50;  1 drivers
v000001ca6e0a88b0_0 .var "res", 31 0;
E_000001ca6e02b7b0 .event anyedge, v000001ca6e0a81d0_0, v000001ca6e0a6a10_0, v000001ca6e0a7910_0, v000001ca6e0a83b0_0;
L_000001ca6e0e4a50 .reduce/or v000001ca6e0a88b0_0;
S_000001ca6deb3170 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001ca6dd869c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001ca6e05d260 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e05d298 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e05d2d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e05d308 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e05d340 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e05d378 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e05d3b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e05d3e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e05d420 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e05d458 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e05d490 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e05d4c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e05d500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e05d538 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e05d570 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e05d5a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e05d5e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e05d618 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e05d650 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e05d688 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e05d6c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e05d6f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e05d730 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e05d768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e05d7a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ca6e0a89f0_0 .var "ALU_OP", 3 0;
v000001ca6e0a8b30_0 .net "opcode", 11 0, v000001ca6e0b3520_0;  alias, 1 drivers
E_000001ca6e02ad30 .event anyedge, v000001ca6dfae240_0;
S_000001ca6deb3300 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001ca6e0b50a0_0 .net "EX1_forward_to_B", 31 0, v000001ca6e0b5280_0;  alias, 1 drivers
v000001ca6e0b5000_0 .net "EX_PFC", 31 0, v000001ca6e0b5b40_0;  alias, 1 drivers
v000001ca6e0b5960_0 .net "EX_PFC_to_IF", 31 0, L_000001ca6e0e49b0;  alias, 1 drivers
v000001ca6e0b4560_0 .net "alu_selA", 1 0, L_000001ca6e0de510;  alias, 1 drivers
v000001ca6e0b5a00_0 .net "alu_selB", 1 0, L_000001ca6e0dfcd0;  alias, 1 drivers
v000001ca6e0b5320_0 .net "ex_haz", 31 0, v000001ca6e0a3040_0;  alias, 1 drivers
v000001ca6e0b47e0_0 .net "id_haz", 31 0, L_000001ca6e0e24d0;  alias, 1 drivers
v000001ca6e0b4600_0 .net "is_jr", 0 0, v000001ca6e0b4d80_0;  alias, 1 drivers
v000001ca6e0b4e20_0 .net "mem_haz", 31 0, L_000001ca6e0fd520;  alias, 1 drivers
v000001ca6e0b4880_0 .net "oper1", 31 0, L_000001ca6e0e70a0;  alias, 1 drivers
v000001ca6e0b53c0_0 .net "oper2", 31 0, L_000001ca6e0fb6f0;  alias, 1 drivers
v000001ca6e0b5aa0_0 .net "pc", 31 0, v000001ca6e0b5140_0;  alias, 1 drivers
v000001ca6e0b5640_0 .net "rs1", 31 0, v000001ca6e0b51e0_0;  alias, 1 drivers
v000001ca6e0b49c0_0 .net "rs2_in", 31 0, v000001ca6e0b5780_0;  alias, 1 drivers
v000001ca6e0b5460_0 .net "rs2_out", 31 0, L_000001ca6e0fcf70;  alias, 1 drivers
v000001ca6e0b4a60_0 .net "store_rs2_forward", 1 0, L_000001ca6e0e2110;  alias, 1 drivers
L_000001ca6e0e49b0 .functor MUXZ 32, v000001ca6e0b5b40_0, L_000001ca6e0e70a0, v000001ca6e0b4d80_0, C4<>;
S_000001ca6deac8c0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001ca6deb3300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ca6e02a9f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ca6e0e6af0 .functor NOT 1, L_000001ca6e0e4190, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e5c80 .functor NOT 1, L_000001ca6e0e40f0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e6310 .functor NOT 1, L_000001ca6e0e3bf0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e6540 .functor NOT 1, L_000001ca6e0e2bb0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e68c0 .functor AND 32, L_000001ca6e0e67e0, v000001ca6e0b51e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0e6b60 .functor AND 32, L_000001ca6e0e6850, L_000001ca6e0fd520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0e6c40 .functor OR 32, L_000001ca6e0e68c0, L_000001ca6e0e6b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca6e0e6cb0 .functor AND 32, L_000001ca6e0e6460, v000001ca6e0a3040_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0e6e00 .functor OR 32, L_000001ca6e0e6c40, L_000001ca6e0e6cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca6e0e72d0 .functor AND 32, L_000001ca6e0e6a10, L_000001ca6e0e24d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0e70a0 .functor OR 32, L_000001ca6e0e6e00, L_000001ca6e0e72d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6e0a8ef0_0 .net *"_ivl_1", 0 0, L_000001ca6e0e4190;  1 drivers
v000001ca6e0a8f90_0 .net *"_ivl_13", 0 0, L_000001ca6e0e3bf0;  1 drivers
v000001ca6e0a9030_0 .net *"_ivl_14", 0 0, L_000001ca6e0e6310;  1 drivers
v000001ca6e0a90d0_0 .net *"_ivl_19", 0 0, L_000001ca6e0e36f0;  1 drivers
v000001ca6e0a9170_0 .net *"_ivl_2", 0 0, L_000001ca6e0e6af0;  1 drivers
v000001ca6e0abe80_0 .net *"_ivl_23", 0 0, L_000001ca6e0e4370;  1 drivers
v000001ca6e0add20_0 .net *"_ivl_27", 0 0, L_000001ca6e0e2bb0;  1 drivers
v000001ca6e0ad460_0 .net *"_ivl_28", 0 0, L_000001ca6e0e6540;  1 drivers
v000001ca6e0abf20_0 .net *"_ivl_33", 0 0, L_000001ca6e0e3d30;  1 drivers
v000001ca6e0ae0e0_0 .net *"_ivl_37", 0 0, L_000001ca6e0e3dd0;  1 drivers
v000001ca6e0adf00_0 .net *"_ivl_40", 31 0, L_000001ca6e0e68c0;  1 drivers
v000001ca6e0addc0_0 .net *"_ivl_42", 31 0, L_000001ca6e0e6b60;  1 drivers
v000001ca6e0ac2e0_0 .net *"_ivl_44", 31 0, L_000001ca6e0e6c40;  1 drivers
v000001ca6e0ad500_0 .net *"_ivl_46", 31 0, L_000001ca6e0e6cb0;  1 drivers
v000001ca6e0ac420_0 .net *"_ivl_48", 31 0, L_000001ca6e0e6e00;  1 drivers
v000001ca6e0ad820_0 .net *"_ivl_50", 31 0, L_000001ca6e0e72d0;  1 drivers
v000001ca6e0aca60_0 .net *"_ivl_7", 0 0, L_000001ca6e0e40f0;  1 drivers
v000001ca6e0ac6a0_0 .net *"_ivl_8", 0 0, L_000001ca6e0e5c80;  1 drivers
v000001ca6e0ad3c0_0 .net "ina", 31 0, v000001ca6e0b51e0_0;  alias, 1 drivers
v000001ca6e0acb00_0 .net "inb", 31 0, L_000001ca6e0fd520;  alias, 1 drivers
v000001ca6e0ad960_0 .net "inc", 31 0, v000001ca6e0a3040_0;  alias, 1 drivers
v000001ca6e0acba0_0 .net "ind", 31 0, L_000001ca6e0e24d0;  alias, 1 drivers
v000001ca6e0ad780_0 .net "out", 31 0, L_000001ca6e0e70a0;  alias, 1 drivers
v000001ca6e0ad5a0_0 .net "s0", 31 0, L_000001ca6e0e67e0;  1 drivers
v000001ca6e0ad640_0 .net "s1", 31 0, L_000001ca6e0e6850;  1 drivers
v000001ca6e0ade60_0 .net "s2", 31 0, L_000001ca6e0e6460;  1 drivers
v000001ca6e0ae220_0 .net "s3", 31 0, L_000001ca6e0e6a10;  1 drivers
v000001ca6e0ad6e0_0 .net "sel", 1 0, L_000001ca6e0de510;  alias, 1 drivers
L_000001ca6e0e4190 .part L_000001ca6e0de510, 1, 1;
LS_000001ca6e0e2430_0_0 .concat [ 1 1 1 1], L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0;
LS_000001ca6e0e2430_0_4 .concat [ 1 1 1 1], L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0;
LS_000001ca6e0e2430_0_8 .concat [ 1 1 1 1], L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0;
LS_000001ca6e0e2430_0_12 .concat [ 1 1 1 1], L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0;
LS_000001ca6e0e2430_0_16 .concat [ 1 1 1 1], L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0;
LS_000001ca6e0e2430_0_20 .concat [ 1 1 1 1], L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0;
LS_000001ca6e0e2430_0_24 .concat [ 1 1 1 1], L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0;
LS_000001ca6e0e2430_0_28 .concat [ 1 1 1 1], L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0, L_000001ca6e0e6af0;
LS_000001ca6e0e2430_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e2430_0_0, LS_000001ca6e0e2430_0_4, LS_000001ca6e0e2430_0_8, LS_000001ca6e0e2430_0_12;
LS_000001ca6e0e2430_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e2430_0_16, LS_000001ca6e0e2430_0_20, LS_000001ca6e0e2430_0_24, LS_000001ca6e0e2430_0_28;
L_000001ca6e0e2430 .concat [ 16 16 0 0], LS_000001ca6e0e2430_1_0, LS_000001ca6e0e2430_1_4;
L_000001ca6e0e40f0 .part L_000001ca6e0de510, 0, 1;
LS_000001ca6e0e3fb0_0_0 .concat [ 1 1 1 1], L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80;
LS_000001ca6e0e3fb0_0_4 .concat [ 1 1 1 1], L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80;
LS_000001ca6e0e3fb0_0_8 .concat [ 1 1 1 1], L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80;
LS_000001ca6e0e3fb0_0_12 .concat [ 1 1 1 1], L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80;
LS_000001ca6e0e3fb0_0_16 .concat [ 1 1 1 1], L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80;
LS_000001ca6e0e3fb0_0_20 .concat [ 1 1 1 1], L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80;
LS_000001ca6e0e3fb0_0_24 .concat [ 1 1 1 1], L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80;
LS_000001ca6e0e3fb0_0_28 .concat [ 1 1 1 1], L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80, L_000001ca6e0e5c80;
LS_000001ca6e0e3fb0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e3fb0_0_0, LS_000001ca6e0e3fb0_0_4, LS_000001ca6e0e3fb0_0_8, LS_000001ca6e0e3fb0_0_12;
LS_000001ca6e0e3fb0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e3fb0_0_16, LS_000001ca6e0e3fb0_0_20, LS_000001ca6e0e3fb0_0_24, LS_000001ca6e0e3fb0_0_28;
L_000001ca6e0e3fb0 .concat [ 16 16 0 0], LS_000001ca6e0e3fb0_1_0, LS_000001ca6e0e3fb0_1_4;
L_000001ca6e0e3bf0 .part L_000001ca6e0de510, 1, 1;
LS_000001ca6e0e3790_0_0 .concat [ 1 1 1 1], L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310;
LS_000001ca6e0e3790_0_4 .concat [ 1 1 1 1], L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310;
LS_000001ca6e0e3790_0_8 .concat [ 1 1 1 1], L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310;
LS_000001ca6e0e3790_0_12 .concat [ 1 1 1 1], L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310;
LS_000001ca6e0e3790_0_16 .concat [ 1 1 1 1], L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310;
LS_000001ca6e0e3790_0_20 .concat [ 1 1 1 1], L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310;
LS_000001ca6e0e3790_0_24 .concat [ 1 1 1 1], L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310;
LS_000001ca6e0e3790_0_28 .concat [ 1 1 1 1], L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310, L_000001ca6e0e6310;
LS_000001ca6e0e3790_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e3790_0_0, LS_000001ca6e0e3790_0_4, LS_000001ca6e0e3790_0_8, LS_000001ca6e0e3790_0_12;
LS_000001ca6e0e3790_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e3790_0_16, LS_000001ca6e0e3790_0_20, LS_000001ca6e0e3790_0_24, LS_000001ca6e0e3790_0_28;
L_000001ca6e0e3790 .concat [ 16 16 0 0], LS_000001ca6e0e3790_1_0, LS_000001ca6e0e3790_1_4;
L_000001ca6e0e36f0 .part L_000001ca6e0de510, 0, 1;
LS_000001ca6e0e29d0_0_0 .concat [ 1 1 1 1], L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0;
LS_000001ca6e0e29d0_0_4 .concat [ 1 1 1 1], L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0;
LS_000001ca6e0e29d0_0_8 .concat [ 1 1 1 1], L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0;
LS_000001ca6e0e29d0_0_12 .concat [ 1 1 1 1], L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0;
LS_000001ca6e0e29d0_0_16 .concat [ 1 1 1 1], L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0;
LS_000001ca6e0e29d0_0_20 .concat [ 1 1 1 1], L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0;
LS_000001ca6e0e29d0_0_24 .concat [ 1 1 1 1], L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0;
LS_000001ca6e0e29d0_0_28 .concat [ 1 1 1 1], L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0, L_000001ca6e0e36f0;
LS_000001ca6e0e29d0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e29d0_0_0, LS_000001ca6e0e29d0_0_4, LS_000001ca6e0e29d0_0_8, LS_000001ca6e0e29d0_0_12;
LS_000001ca6e0e29d0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e29d0_0_16, LS_000001ca6e0e29d0_0_20, LS_000001ca6e0e29d0_0_24, LS_000001ca6e0e29d0_0_28;
L_000001ca6e0e29d0 .concat [ 16 16 0 0], LS_000001ca6e0e29d0_1_0, LS_000001ca6e0e29d0_1_4;
L_000001ca6e0e4370 .part L_000001ca6e0de510, 1, 1;
LS_000001ca6e0e31f0_0_0 .concat [ 1 1 1 1], L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370;
LS_000001ca6e0e31f0_0_4 .concat [ 1 1 1 1], L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370;
LS_000001ca6e0e31f0_0_8 .concat [ 1 1 1 1], L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370;
LS_000001ca6e0e31f0_0_12 .concat [ 1 1 1 1], L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370;
LS_000001ca6e0e31f0_0_16 .concat [ 1 1 1 1], L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370;
LS_000001ca6e0e31f0_0_20 .concat [ 1 1 1 1], L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370;
LS_000001ca6e0e31f0_0_24 .concat [ 1 1 1 1], L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370;
LS_000001ca6e0e31f0_0_28 .concat [ 1 1 1 1], L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370, L_000001ca6e0e4370;
LS_000001ca6e0e31f0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e31f0_0_0, LS_000001ca6e0e31f0_0_4, LS_000001ca6e0e31f0_0_8, LS_000001ca6e0e31f0_0_12;
LS_000001ca6e0e31f0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e31f0_0_16, LS_000001ca6e0e31f0_0_20, LS_000001ca6e0e31f0_0_24, LS_000001ca6e0e31f0_0_28;
L_000001ca6e0e31f0 .concat [ 16 16 0 0], LS_000001ca6e0e31f0_1_0, LS_000001ca6e0e31f0_1_4;
L_000001ca6e0e2bb0 .part L_000001ca6e0de510, 0, 1;
LS_000001ca6e0e3830_0_0 .concat [ 1 1 1 1], L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540;
LS_000001ca6e0e3830_0_4 .concat [ 1 1 1 1], L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540;
LS_000001ca6e0e3830_0_8 .concat [ 1 1 1 1], L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540;
LS_000001ca6e0e3830_0_12 .concat [ 1 1 1 1], L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540;
LS_000001ca6e0e3830_0_16 .concat [ 1 1 1 1], L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540;
LS_000001ca6e0e3830_0_20 .concat [ 1 1 1 1], L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540;
LS_000001ca6e0e3830_0_24 .concat [ 1 1 1 1], L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540;
LS_000001ca6e0e3830_0_28 .concat [ 1 1 1 1], L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540, L_000001ca6e0e6540;
LS_000001ca6e0e3830_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e3830_0_0, LS_000001ca6e0e3830_0_4, LS_000001ca6e0e3830_0_8, LS_000001ca6e0e3830_0_12;
LS_000001ca6e0e3830_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e3830_0_16, LS_000001ca6e0e3830_0_20, LS_000001ca6e0e3830_0_24, LS_000001ca6e0e3830_0_28;
L_000001ca6e0e3830 .concat [ 16 16 0 0], LS_000001ca6e0e3830_1_0, LS_000001ca6e0e3830_1_4;
L_000001ca6e0e3d30 .part L_000001ca6e0de510, 1, 1;
LS_000001ca6e0e3970_0_0 .concat [ 1 1 1 1], L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30;
LS_000001ca6e0e3970_0_4 .concat [ 1 1 1 1], L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30;
LS_000001ca6e0e3970_0_8 .concat [ 1 1 1 1], L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30;
LS_000001ca6e0e3970_0_12 .concat [ 1 1 1 1], L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30;
LS_000001ca6e0e3970_0_16 .concat [ 1 1 1 1], L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30;
LS_000001ca6e0e3970_0_20 .concat [ 1 1 1 1], L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30;
LS_000001ca6e0e3970_0_24 .concat [ 1 1 1 1], L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30;
LS_000001ca6e0e3970_0_28 .concat [ 1 1 1 1], L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30, L_000001ca6e0e3d30;
LS_000001ca6e0e3970_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e3970_0_0, LS_000001ca6e0e3970_0_4, LS_000001ca6e0e3970_0_8, LS_000001ca6e0e3970_0_12;
LS_000001ca6e0e3970_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e3970_0_16, LS_000001ca6e0e3970_0_20, LS_000001ca6e0e3970_0_24, LS_000001ca6e0e3970_0_28;
L_000001ca6e0e3970 .concat [ 16 16 0 0], LS_000001ca6e0e3970_1_0, LS_000001ca6e0e3970_1_4;
L_000001ca6e0e3dd0 .part L_000001ca6e0de510, 0, 1;
LS_000001ca6e0e2f70_0_0 .concat [ 1 1 1 1], L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0;
LS_000001ca6e0e2f70_0_4 .concat [ 1 1 1 1], L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0;
LS_000001ca6e0e2f70_0_8 .concat [ 1 1 1 1], L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0;
LS_000001ca6e0e2f70_0_12 .concat [ 1 1 1 1], L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0;
LS_000001ca6e0e2f70_0_16 .concat [ 1 1 1 1], L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0;
LS_000001ca6e0e2f70_0_20 .concat [ 1 1 1 1], L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0;
LS_000001ca6e0e2f70_0_24 .concat [ 1 1 1 1], L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0;
LS_000001ca6e0e2f70_0_28 .concat [ 1 1 1 1], L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0, L_000001ca6e0e3dd0;
LS_000001ca6e0e2f70_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e2f70_0_0, LS_000001ca6e0e2f70_0_4, LS_000001ca6e0e2f70_0_8, LS_000001ca6e0e2f70_0_12;
LS_000001ca6e0e2f70_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e2f70_0_16, LS_000001ca6e0e2f70_0_20, LS_000001ca6e0e2f70_0_24, LS_000001ca6e0e2f70_0_28;
L_000001ca6e0e2f70 .concat [ 16 16 0 0], LS_000001ca6e0e2f70_1_0, LS_000001ca6e0e2f70_1_4;
S_000001ca6deaca50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ca6deac8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0e67e0 .functor AND 32, L_000001ca6e0e2430, L_000001ca6e0e3fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0a9a30_0 .net "in1", 31 0, L_000001ca6e0e2430;  1 drivers
v000001ca6e0a93f0_0 .net "in2", 31 0, L_000001ca6e0e3fb0;  1 drivers
v000001ca6e0a9850_0 .net "out", 31 0, L_000001ca6e0e67e0;  alias, 1 drivers
S_000001ca6de68230 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ca6deac8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0e6850 .functor AND 32, L_000001ca6e0e3790, L_000001ca6e0e29d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0a98f0_0 .net "in1", 31 0, L_000001ca6e0e3790;  1 drivers
v000001ca6e0a9990_0 .net "in2", 31 0, L_000001ca6e0e29d0;  1 drivers
v000001ca6e0a9df0_0 .net "out", 31 0, L_000001ca6e0e6850;  alias, 1 drivers
S_000001ca6de683c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ca6deac8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0e6460 .functor AND 32, L_000001ca6e0e31f0, L_000001ca6e0e3830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0a9350_0 .net "in1", 31 0, L_000001ca6e0e31f0;  1 drivers
v000001ca6e0a9f30_0 .net "in2", 31 0, L_000001ca6e0e3830;  1 drivers
v000001ca6e0aa070_0 .net "out", 31 0, L_000001ca6e0e6460;  alias, 1 drivers
S_000001ca6e0ab900 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ca6deac8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0e6a10 .functor AND 32, L_000001ca6e0e3970, L_000001ca6e0e2f70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0a9210_0 .net "in1", 31 0, L_000001ca6e0e3970;  1 drivers
v000001ca6e0aa1b0_0 .net "in2", 31 0, L_000001ca6e0e2f70;  1 drivers
v000001ca6e0a9530_0 .net "out", 31 0, L_000001ca6e0e6a10;  alias, 1 drivers
S_000001ca6e0aae10 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001ca6deb3300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ca6e02b670 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ca6e0e7260 .functor NOT 1, L_000001ca6e0e4050, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e7030 .functor NOT 1, L_000001ca6e0e47d0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e7180 .functor NOT 1, L_000001ca6e0e2a70, C4<0>, C4<0>, C4<0>;
L_000001ca6e020df0 .functor NOT 1, L_000001ca6e0e27f0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fcf00 .functor AND 32, L_000001ca6e0e7340, v000001ca6e0b5280_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0fd280 .functor AND 32, L_000001ca6e0e7110, L_000001ca6e0fd520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0fcfe0 .functor OR 32, L_000001ca6e0fcf00, L_000001ca6e0fd280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca6e0fbd10 .functor AND 32, L_000001ca6e0e71f0, v000001ca6e0a3040_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0fbd80 .functor OR 32, L_000001ca6e0fcfe0, L_000001ca6e0fbd10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca6e0fc9c0 .functor AND 32, L_000001ca6e0fc170, L_000001ca6e0e24d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0fb6f0 .functor OR 32, L_000001ca6e0fbd80, L_000001ca6e0fc9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6e0ace20_0 .net *"_ivl_1", 0 0, L_000001ca6e0e4050;  1 drivers
v000001ca6e0abd40_0 .net *"_ivl_13", 0 0, L_000001ca6e0e2a70;  1 drivers
v000001ca6e0ae2c0_0 .net *"_ivl_14", 0 0, L_000001ca6e0e7180;  1 drivers
v000001ca6e0ae400_0 .net *"_ivl_19", 0 0, L_000001ca6e0e2570;  1 drivers
v000001ca6e0abde0_0 .net *"_ivl_2", 0 0, L_000001ca6e0e7260;  1 drivers
v000001ca6e0acd80_0 .net *"_ivl_23", 0 0, L_000001ca6e0e2610;  1 drivers
v000001ca6e0acec0_0 .net *"_ivl_27", 0 0, L_000001ca6e0e27f0;  1 drivers
v000001ca6e0ad000_0 .net *"_ivl_28", 0 0, L_000001ca6e020df0;  1 drivers
v000001ca6e0adbe0_0 .net *"_ivl_33", 0 0, L_000001ca6e0e2c50;  1 drivers
v000001ca6e0acf60_0 .net *"_ivl_37", 0 0, L_000001ca6e0e3150;  1 drivers
v000001ca6e0ac920_0 .net *"_ivl_40", 31 0, L_000001ca6e0fcf00;  1 drivers
v000001ca6e0ac600_0 .net *"_ivl_42", 31 0, L_000001ca6e0fd280;  1 drivers
v000001ca6e0ae180_0 .net *"_ivl_44", 31 0, L_000001ca6e0fcfe0;  1 drivers
v000001ca6e0ad0a0_0 .net *"_ivl_46", 31 0, L_000001ca6e0fbd10;  1 drivers
v000001ca6e0abfc0_0 .net *"_ivl_48", 31 0, L_000001ca6e0fbd80;  1 drivers
v000001ca6e0ae360_0 .net *"_ivl_50", 31 0, L_000001ca6e0fc9c0;  1 drivers
v000001ca6e0adfa0_0 .net *"_ivl_7", 0 0, L_000001ca6e0e47d0;  1 drivers
v000001ca6e0ac240_0 .net *"_ivl_8", 0 0, L_000001ca6e0e7030;  1 drivers
v000001ca6e0adc80_0 .net "ina", 31 0, v000001ca6e0b5280_0;  alias, 1 drivers
v000001ca6e0ac060_0 .net "inb", 31 0, L_000001ca6e0fd520;  alias, 1 drivers
v000001ca6e0ac100_0 .net "inc", 31 0, v000001ca6e0a3040_0;  alias, 1 drivers
v000001ca6e0ac1a0_0 .net "ind", 31 0, L_000001ca6e0e24d0;  alias, 1 drivers
v000001ca6e0ad1e0_0 .net "out", 31 0, L_000001ca6e0fb6f0;  alias, 1 drivers
v000001ca6e0ac380_0 .net "s0", 31 0, L_000001ca6e0e7340;  1 drivers
v000001ca6e0ac560_0 .net "s1", 31 0, L_000001ca6e0e7110;  1 drivers
v000001ca6e0ac740_0 .net "s2", 31 0, L_000001ca6e0e71f0;  1 drivers
v000001ca6e0ac7e0_0 .net "s3", 31 0, L_000001ca6e0fc170;  1 drivers
v000001ca6e0ac880_0 .net "sel", 1 0, L_000001ca6e0dfcd0;  alias, 1 drivers
L_000001ca6e0e4050 .part L_000001ca6e0dfcd0, 1, 1;
LS_000001ca6e0e44b0_0_0 .concat [ 1 1 1 1], L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260;
LS_000001ca6e0e44b0_0_4 .concat [ 1 1 1 1], L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260;
LS_000001ca6e0e44b0_0_8 .concat [ 1 1 1 1], L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260;
LS_000001ca6e0e44b0_0_12 .concat [ 1 1 1 1], L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260;
LS_000001ca6e0e44b0_0_16 .concat [ 1 1 1 1], L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260;
LS_000001ca6e0e44b0_0_20 .concat [ 1 1 1 1], L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260;
LS_000001ca6e0e44b0_0_24 .concat [ 1 1 1 1], L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260;
LS_000001ca6e0e44b0_0_28 .concat [ 1 1 1 1], L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260, L_000001ca6e0e7260;
LS_000001ca6e0e44b0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e44b0_0_0, LS_000001ca6e0e44b0_0_4, LS_000001ca6e0e44b0_0_8, LS_000001ca6e0e44b0_0_12;
LS_000001ca6e0e44b0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e44b0_0_16, LS_000001ca6e0e44b0_0_20, LS_000001ca6e0e44b0_0_24, LS_000001ca6e0e44b0_0_28;
L_000001ca6e0e44b0 .concat [ 16 16 0 0], LS_000001ca6e0e44b0_1_0, LS_000001ca6e0e44b0_1_4;
L_000001ca6e0e47d0 .part L_000001ca6e0dfcd0, 0, 1;
LS_000001ca6e0e2d90_0_0 .concat [ 1 1 1 1], L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030;
LS_000001ca6e0e2d90_0_4 .concat [ 1 1 1 1], L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030;
LS_000001ca6e0e2d90_0_8 .concat [ 1 1 1 1], L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030;
LS_000001ca6e0e2d90_0_12 .concat [ 1 1 1 1], L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030;
LS_000001ca6e0e2d90_0_16 .concat [ 1 1 1 1], L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030;
LS_000001ca6e0e2d90_0_20 .concat [ 1 1 1 1], L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030;
LS_000001ca6e0e2d90_0_24 .concat [ 1 1 1 1], L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030;
LS_000001ca6e0e2d90_0_28 .concat [ 1 1 1 1], L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030, L_000001ca6e0e7030;
LS_000001ca6e0e2d90_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e2d90_0_0, LS_000001ca6e0e2d90_0_4, LS_000001ca6e0e2d90_0_8, LS_000001ca6e0e2d90_0_12;
LS_000001ca6e0e2d90_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e2d90_0_16, LS_000001ca6e0e2d90_0_20, LS_000001ca6e0e2d90_0_24, LS_000001ca6e0e2d90_0_28;
L_000001ca6e0e2d90 .concat [ 16 16 0 0], LS_000001ca6e0e2d90_1_0, LS_000001ca6e0e2d90_1_4;
L_000001ca6e0e2a70 .part L_000001ca6e0dfcd0, 1, 1;
LS_000001ca6e0e3010_0_0 .concat [ 1 1 1 1], L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180;
LS_000001ca6e0e3010_0_4 .concat [ 1 1 1 1], L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180;
LS_000001ca6e0e3010_0_8 .concat [ 1 1 1 1], L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180;
LS_000001ca6e0e3010_0_12 .concat [ 1 1 1 1], L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180;
LS_000001ca6e0e3010_0_16 .concat [ 1 1 1 1], L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180;
LS_000001ca6e0e3010_0_20 .concat [ 1 1 1 1], L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180;
LS_000001ca6e0e3010_0_24 .concat [ 1 1 1 1], L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180;
LS_000001ca6e0e3010_0_28 .concat [ 1 1 1 1], L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180, L_000001ca6e0e7180;
LS_000001ca6e0e3010_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e3010_0_0, LS_000001ca6e0e3010_0_4, LS_000001ca6e0e3010_0_8, LS_000001ca6e0e3010_0_12;
LS_000001ca6e0e3010_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e3010_0_16, LS_000001ca6e0e3010_0_20, LS_000001ca6e0e3010_0_24, LS_000001ca6e0e3010_0_28;
L_000001ca6e0e3010 .concat [ 16 16 0 0], LS_000001ca6e0e3010_1_0, LS_000001ca6e0e3010_1_4;
L_000001ca6e0e2570 .part L_000001ca6e0dfcd0, 0, 1;
LS_000001ca6e0e30b0_0_0 .concat [ 1 1 1 1], L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570;
LS_000001ca6e0e30b0_0_4 .concat [ 1 1 1 1], L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570;
LS_000001ca6e0e30b0_0_8 .concat [ 1 1 1 1], L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570;
LS_000001ca6e0e30b0_0_12 .concat [ 1 1 1 1], L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570;
LS_000001ca6e0e30b0_0_16 .concat [ 1 1 1 1], L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570;
LS_000001ca6e0e30b0_0_20 .concat [ 1 1 1 1], L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570;
LS_000001ca6e0e30b0_0_24 .concat [ 1 1 1 1], L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570;
LS_000001ca6e0e30b0_0_28 .concat [ 1 1 1 1], L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570, L_000001ca6e0e2570;
LS_000001ca6e0e30b0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e30b0_0_0, LS_000001ca6e0e30b0_0_4, LS_000001ca6e0e30b0_0_8, LS_000001ca6e0e30b0_0_12;
LS_000001ca6e0e30b0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e30b0_0_16, LS_000001ca6e0e30b0_0_20, LS_000001ca6e0e30b0_0_24, LS_000001ca6e0e30b0_0_28;
L_000001ca6e0e30b0 .concat [ 16 16 0 0], LS_000001ca6e0e30b0_1_0, LS_000001ca6e0e30b0_1_4;
L_000001ca6e0e2610 .part L_000001ca6e0dfcd0, 1, 1;
LS_000001ca6e0e2930_0_0 .concat [ 1 1 1 1], L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610;
LS_000001ca6e0e2930_0_4 .concat [ 1 1 1 1], L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610;
LS_000001ca6e0e2930_0_8 .concat [ 1 1 1 1], L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610;
LS_000001ca6e0e2930_0_12 .concat [ 1 1 1 1], L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610;
LS_000001ca6e0e2930_0_16 .concat [ 1 1 1 1], L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610;
LS_000001ca6e0e2930_0_20 .concat [ 1 1 1 1], L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610;
LS_000001ca6e0e2930_0_24 .concat [ 1 1 1 1], L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610;
LS_000001ca6e0e2930_0_28 .concat [ 1 1 1 1], L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610, L_000001ca6e0e2610;
LS_000001ca6e0e2930_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e2930_0_0, LS_000001ca6e0e2930_0_4, LS_000001ca6e0e2930_0_8, LS_000001ca6e0e2930_0_12;
LS_000001ca6e0e2930_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e2930_0_16, LS_000001ca6e0e2930_0_20, LS_000001ca6e0e2930_0_24, LS_000001ca6e0e2930_0_28;
L_000001ca6e0e2930 .concat [ 16 16 0 0], LS_000001ca6e0e2930_1_0, LS_000001ca6e0e2930_1_4;
L_000001ca6e0e27f0 .part L_000001ca6e0dfcd0, 0, 1;
LS_000001ca6e0e4230_0_0 .concat [ 1 1 1 1], L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0;
LS_000001ca6e0e4230_0_4 .concat [ 1 1 1 1], L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0;
LS_000001ca6e0e4230_0_8 .concat [ 1 1 1 1], L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0;
LS_000001ca6e0e4230_0_12 .concat [ 1 1 1 1], L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0;
LS_000001ca6e0e4230_0_16 .concat [ 1 1 1 1], L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0;
LS_000001ca6e0e4230_0_20 .concat [ 1 1 1 1], L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0;
LS_000001ca6e0e4230_0_24 .concat [ 1 1 1 1], L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0;
LS_000001ca6e0e4230_0_28 .concat [ 1 1 1 1], L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0, L_000001ca6e020df0;
LS_000001ca6e0e4230_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e4230_0_0, LS_000001ca6e0e4230_0_4, LS_000001ca6e0e4230_0_8, LS_000001ca6e0e4230_0_12;
LS_000001ca6e0e4230_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e4230_0_16, LS_000001ca6e0e4230_0_20, LS_000001ca6e0e4230_0_24, LS_000001ca6e0e4230_0_28;
L_000001ca6e0e4230 .concat [ 16 16 0 0], LS_000001ca6e0e4230_1_0, LS_000001ca6e0e4230_1_4;
L_000001ca6e0e2c50 .part L_000001ca6e0dfcd0, 1, 1;
LS_000001ca6e0e42d0_0_0 .concat [ 1 1 1 1], L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50;
LS_000001ca6e0e42d0_0_4 .concat [ 1 1 1 1], L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50;
LS_000001ca6e0e42d0_0_8 .concat [ 1 1 1 1], L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50;
LS_000001ca6e0e42d0_0_12 .concat [ 1 1 1 1], L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50;
LS_000001ca6e0e42d0_0_16 .concat [ 1 1 1 1], L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50;
LS_000001ca6e0e42d0_0_20 .concat [ 1 1 1 1], L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50;
LS_000001ca6e0e42d0_0_24 .concat [ 1 1 1 1], L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50;
LS_000001ca6e0e42d0_0_28 .concat [ 1 1 1 1], L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50, L_000001ca6e0e2c50;
LS_000001ca6e0e42d0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e42d0_0_0, LS_000001ca6e0e42d0_0_4, LS_000001ca6e0e42d0_0_8, LS_000001ca6e0e42d0_0_12;
LS_000001ca6e0e42d0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e42d0_0_16, LS_000001ca6e0e42d0_0_20, LS_000001ca6e0e42d0_0_24, LS_000001ca6e0e42d0_0_28;
L_000001ca6e0e42d0 .concat [ 16 16 0 0], LS_000001ca6e0e42d0_1_0, LS_000001ca6e0e42d0_1_4;
L_000001ca6e0e3150 .part L_000001ca6e0dfcd0, 0, 1;
LS_000001ca6e0e3e70_0_0 .concat [ 1 1 1 1], L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150;
LS_000001ca6e0e3e70_0_4 .concat [ 1 1 1 1], L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150;
LS_000001ca6e0e3e70_0_8 .concat [ 1 1 1 1], L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150;
LS_000001ca6e0e3e70_0_12 .concat [ 1 1 1 1], L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150;
LS_000001ca6e0e3e70_0_16 .concat [ 1 1 1 1], L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150;
LS_000001ca6e0e3e70_0_20 .concat [ 1 1 1 1], L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150;
LS_000001ca6e0e3e70_0_24 .concat [ 1 1 1 1], L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150;
LS_000001ca6e0e3e70_0_28 .concat [ 1 1 1 1], L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150, L_000001ca6e0e3150;
LS_000001ca6e0e3e70_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e3e70_0_0, LS_000001ca6e0e3e70_0_4, LS_000001ca6e0e3e70_0_8, LS_000001ca6e0e3e70_0_12;
LS_000001ca6e0e3e70_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e3e70_0_16, LS_000001ca6e0e3e70_0_20, LS_000001ca6e0e3e70_0_24, LS_000001ca6e0e3e70_0_28;
L_000001ca6e0e3e70 .concat [ 16 16 0 0], LS_000001ca6e0e3e70_1_0, LS_000001ca6e0e3e70_1_4;
S_000001ca6e0aafa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ca6e0aae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0e7340 .functor AND 32, L_000001ca6e0e44b0, L_000001ca6e0e2d90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0ada00_0 .net "in1", 31 0, L_000001ca6e0e44b0;  1 drivers
v000001ca6e0ac4c0_0 .net "in2", 31 0, L_000001ca6e0e2d90;  1 drivers
v000001ca6e0ac9c0_0 .net "out", 31 0, L_000001ca6e0e7340;  alias, 1 drivers
S_000001ca6e0ab130 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ca6e0aae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0e7110 .functor AND 32, L_000001ca6e0e3010, L_000001ca6e0e30b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0acc40_0 .net "in1", 31 0, L_000001ca6e0e3010;  1 drivers
v000001ca6e0abca0_0 .net "in2", 31 0, L_000001ca6e0e30b0;  1 drivers
v000001ca6e0ad320_0 .net "out", 31 0, L_000001ca6e0e7110;  alias, 1 drivers
S_000001ca6e0ab2c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ca6e0aae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0e71f0 .functor AND 32, L_000001ca6e0e2930, L_000001ca6e0e4230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0ad8c0_0 .net "in1", 31 0, L_000001ca6e0e2930;  1 drivers
v000001ca6e0acce0_0 .net "in2", 31 0, L_000001ca6e0e4230;  1 drivers
v000001ca6e0adaa0_0 .net "out", 31 0, L_000001ca6e0e71f0;  alias, 1 drivers
S_000001ca6e0ab450 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ca6e0aae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0fc170 .functor AND 32, L_000001ca6e0e42d0, L_000001ca6e0e3e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0ae040_0 .net "in1", 31 0, L_000001ca6e0e42d0;  1 drivers
v000001ca6e0adb40_0 .net "in2", 31 0, L_000001ca6e0e3e70;  1 drivers
v000001ca6e0ad140_0 .net "out", 31 0, L_000001ca6e0fc170;  alias, 1 drivers
S_000001ca6e0aba90 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001ca6deb3300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ca6e02b6f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ca6e0fc640 .functor NOT 1, L_000001ca6e0e4410, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fcdb0 .functor NOT 1, L_000001ca6e0e2890, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fc870 .functor NOT 1, L_000001ca6e0e3ab0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fc6b0 .functor NOT 1, L_000001ca6e0e4550, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fc560 .functor AND 32, L_000001ca6e0fc5d0, v000001ca6e0b5780_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0fc1e0 .functor AND 32, L_000001ca6e0fba70, L_000001ca6e0fd520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0fca30 .functor OR 32, L_000001ca6e0fc560, L_000001ca6e0fc1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca6e0fce90 .functor AND 32, L_000001ca6e0fcbf0, v000001ca6e0a3040_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0fce20 .functor OR 32, L_000001ca6e0fca30, L_000001ca6e0fce90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca6e0fbe60 .functor AND 32, L_000001ca6e0fbdf0, L_000001ca6e0e24d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0fcf70 .functor OR 32, L_000001ca6e0fce20, L_000001ca6e0fbe60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6e0ae900_0 .net *"_ivl_1", 0 0, L_000001ca6e0e4410;  1 drivers
v000001ca6e0aec20_0 .net *"_ivl_13", 0 0, L_000001ca6e0e3ab0;  1 drivers
v000001ca6e0ae5e0_0 .net *"_ivl_14", 0 0, L_000001ca6e0fc870;  1 drivers
v000001ca6e0aeb80_0 .net *"_ivl_19", 0 0, L_000001ca6e0e26b0;  1 drivers
v000001ca6e0aecc0_0 .net *"_ivl_2", 0 0, L_000001ca6e0fc640;  1 drivers
v000001ca6e0aed60_0 .net *"_ivl_23", 0 0, L_000001ca6e0e3470;  1 drivers
v000001ca6e0ae720_0 .net *"_ivl_27", 0 0, L_000001ca6e0e4550;  1 drivers
v000001ca6e0af3a0_0 .net *"_ivl_28", 0 0, L_000001ca6e0fc6b0;  1 drivers
v000001ca6e0af4e0_0 .net *"_ivl_33", 0 0, L_000001ca6e0e3650;  1 drivers
v000001ca6e0af580_0 .net *"_ivl_37", 0 0, L_000001ca6e0e4730;  1 drivers
v000001ca6e0af620_0 .net *"_ivl_40", 31 0, L_000001ca6e0fc560;  1 drivers
v000001ca6e0af6c0_0 .net *"_ivl_42", 31 0, L_000001ca6e0fc1e0;  1 drivers
v000001ca6e0af760_0 .net *"_ivl_44", 31 0, L_000001ca6e0fca30;  1 drivers
v000001ca6e0aee00_0 .net *"_ivl_46", 31 0, L_000001ca6e0fce90;  1 drivers
v000001ca6e0af9e0_0 .net *"_ivl_48", 31 0, L_000001ca6e0fce20;  1 drivers
v000001ca6e0af800_0 .net *"_ivl_50", 31 0, L_000001ca6e0fbe60;  1 drivers
v000001ca6e0aeea0_0 .net *"_ivl_7", 0 0, L_000001ca6e0e2890;  1 drivers
v000001ca6e0aef40_0 .net *"_ivl_8", 0 0, L_000001ca6e0fcdb0;  1 drivers
v000001ca6e0aefe0_0 .net "ina", 31 0, v000001ca6e0b5780_0;  alias, 1 drivers
v000001ca6e0ae7c0_0 .net "inb", 31 0, L_000001ca6e0fd520;  alias, 1 drivers
v000001ca6e0af940_0 .net "inc", 31 0, v000001ca6e0a3040_0;  alias, 1 drivers
v000001ca6e0afa80_0 .net "ind", 31 0, L_000001ca6e0e24d0;  alias, 1 drivers
v000001ca6e0afb20_0 .net "out", 31 0, L_000001ca6e0fcf70;  alias, 1 drivers
v000001ca6e0ae4a0_0 .net "s0", 31 0, L_000001ca6e0fc5d0;  1 drivers
v000001ca6e0ae860_0 .net "s1", 31 0, L_000001ca6e0fba70;  1 drivers
v000001ca6e0ae540_0 .net "s2", 31 0, L_000001ca6e0fcbf0;  1 drivers
v000001ca6e0b4c40_0 .net "s3", 31 0, L_000001ca6e0fbdf0;  1 drivers
v000001ca6e0b4ba0_0 .net "sel", 1 0, L_000001ca6e0e2110;  alias, 1 drivers
L_000001ca6e0e4410 .part L_000001ca6e0e2110, 1, 1;
LS_000001ca6e0e3c90_0_0 .concat [ 1 1 1 1], L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640;
LS_000001ca6e0e3c90_0_4 .concat [ 1 1 1 1], L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640;
LS_000001ca6e0e3c90_0_8 .concat [ 1 1 1 1], L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640;
LS_000001ca6e0e3c90_0_12 .concat [ 1 1 1 1], L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640;
LS_000001ca6e0e3c90_0_16 .concat [ 1 1 1 1], L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640;
LS_000001ca6e0e3c90_0_20 .concat [ 1 1 1 1], L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640;
LS_000001ca6e0e3c90_0_24 .concat [ 1 1 1 1], L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640;
LS_000001ca6e0e3c90_0_28 .concat [ 1 1 1 1], L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640, L_000001ca6e0fc640;
LS_000001ca6e0e3c90_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e3c90_0_0, LS_000001ca6e0e3c90_0_4, LS_000001ca6e0e3c90_0_8, LS_000001ca6e0e3c90_0_12;
LS_000001ca6e0e3c90_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e3c90_0_16, LS_000001ca6e0e3c90_0_20, LS_000001ca6e0e3c90_0_24, LS_000001ca6e0e3c90_0_28;
L_000001ca6e0e3c90 .concat [ 16 16 0 0], LS_000001ca6e0e3c90_1_0, LS_000001ca6e0e3c90_1_4;
L_000001ca6e0e2890 .part L_000001ca6e0e2110, 0, 1;
LS_000001ca6e0e33d0_0_0 .concat [ 1 1 1 1], L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0;
LS_000001ca6e0e33d0_0_4 .concat [ 1 1 1 1], L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0;
LS_000001ca6e0e33d0_0_8 .concat [ 1 1 1 1], L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0;
LS_000001ca6e0e33d0_0_12 .concat [ 1 1 1 1], L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0;
LS_000001ca6e0e33d0_0_16 .concat [ 1 1 1 1], L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0;
LS_000001ca6e0e33d0_0_20 .concat [ 1 1 1 1], L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0;
LS_000001ca6e0e33d0_0_24 .concat [ 1 1 1 1], L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0;
LS_000001ca6e0e33d0_0_28 .concat [ 1 1 1 1], L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0, L_000001ca6e0fcdb0;
LS_000001ca6e0e33d0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e33d0_0_0, LS_000001ca6e0e33d0_0_4, LS_000001ca6e0e33d0_0_8, LS_000001ca6e0e33d0_0_12;
LS_000001ca6e0e33d0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e33d0_0_16, LS_000001ca6e0e33d0_0_20, LS_000001ca6e0e33d0_0_24, LS_000001ca6e0e33d0_0_28;
L_000001ca6e0e33d0 .concat [ 16 16 0 0], LS_000001ca6e0e33d0_1_0, LS_000001ca6e0e33d0_1_4;
L_000001ca6e0e3ab0 .part L_000001ca6e0e2110, 1, 1;
LS_000001ca6e0e3510_0_0 .concat [ 1 1 1 1], L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870;
LS_000001ca6e0e3510_0_4 .concat [ 1 1 1 1], L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870;
LS_000001ca6e0e3510_0_8 .concat [ 1 1 1 1], L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870;
LS_000001ca6e0e3510_0_12 .concat [ 1 1 1 1], L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870;
LS_000001ca6e0e3510_0_16 .concat [ 1 1 1 1], L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870;
LS_000001ca6e0e3510_0_20 .concat [ 1 1 1 1], L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870;
LS_000001ca6e0e3510_0_24 .concat [ 1 1 1 1], L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870;
LS_000001ca6e0e3510_0_28 .concat [ 1 1 1 1], L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870, L_000001ca6e0fc870;
LS_000001ca6e0e3510_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e3510_0_0, LS_000001ca6e0e3510_0_4, LS_000001ca6e0e3510_0_8, LS_000001ca6e0e3510_0_12;
LS_000001ca6e0e3510_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e3510_0_16, LS_000001ca6e0e3510_0_20, LS_000001ca6e0e3510_0_24, LS_000001ca6e0e3510_0_28;
L_000001ca6e0e3510 .concat [ 16 16 0 0], LS_000001ca6e0e3510_1_0, LS_000001ca6e0e3510_1_4;
L_000001ca6e0e26b0 .part L_000001ca6e0e2110, 0, 1;
LS_000001ca6e0e3290_0_0 .concat [ 1 1 1 1], L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0;
LS_000001ca6e0e3290_0_4 .concat [ 1 1 1 1], L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0;
LS_000001ca6e0e3290_0_8 .concat [ 1 1 1 1], L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0;
LS_000001ca6e0e3290_0_12 .concat [ 1 1 1 1], L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0;
LS_000001ca6e0e3290_0_16 .concat [ 1 1 1 1], L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0;
LS_000001ca6e0e3290_0_20 .concat [ 1 1 1 1], L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0;
LS_000001ca6e0e3290_0_24 .concat [ 1 1 1 1], L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0;
LS_000001ca6e0e3290_0_28 .concat [ 1 1 1 1], L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0, L_000001ca6e0e26b0;
LS_000001ca6e0e3290_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e3290_0_0, LS_000001ca6e0e3290_0_4, LS_000001ca6e0e3290_0_8, LS_000001ca6e0e3290_0_12;
LS_000001ca6e0e3290_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e3290_0_16, LS_000001ca6e0e3290_0_20, LS_000001ca6e0e3290_0_24, LS_000001ca6e0e3290_0_28;
L_000001ca6e0e3290 .concat [ 16 16 0 0], LS_000001ca6e0e3290_1_0, LS_000001ca6e0e3290_1_4;
L_000001ca6e0e3470 .part L_000001ca6e0e2110, 1, 1;
LS_000001ca6e0e35b0_0_0 .concat [ 1 1 1 1], L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470;
LS_000001ca6e0e35b0_0_4 .concat [ 1 1 1 1], L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470;
LS_000001ca6e0e35b0_0_8 .concat [ 1 1 1 1], L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470;
LS_000001ca6e0e35b0_0_12 .concat [ 1 1 1 1], L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470;
LS_000001ca6e0e35b0_0_16 .concat [ 1 1 1 1], L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470;
LS_000001ca6e0e35b0_0_20 .concat [ 1 1 1 1], L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470;
LS_000001ca6e0e35b0_0_24 .concat [ 1 1 1 1], L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470;
LS_000001ca6e0e35b0_0_28 .concat [ 1 1 1 1], L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470, L_000001ca6e0e3470;
LS_000001ca6e0e35b0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e35b0_0_0, LS_000001ca6e0e35b0_0_4, LS_000001ca6e0e35b0_0_8, LS_000001ca6e0e35b0_0_12;
LS_000001ca6e0e35b0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e35b0_0_16, LS_000001ca6e0e35b0_0_20, LS_000001ca6e0e35b0_0_24, LS_000001ca6e0e35b0_0_28;
L_000001ca6e0e35b0 .concat [ 16 16 0 0], LS_000001ca6e0e35b0_1_0, LS_000001ca6e0e35b0_1_4;
L_000001ca6e0e4550 .part L_000001ca6e0e2110, 0, 1;
LS_000001ca6e0e4690_0_0 .concat [ 1 1 1 1], L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0;
LS_000001ca6e0e4690_0_4 .concat [ 1 1 1 1], L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0;
LS_000001ca6e0e4690_0_8 .concat [ 1 1 1 1], L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0;
LS_000001ca6e0e4690_0_12 .concat [ 1 1 1 1], L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0;
LS_000001ca6e0e4690_0_16 .concat [ 1 1 1 1], L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0;
LS_000001ca6e0e4690_0_20 .concat [ 1 1 1 1], L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0;
LS_000001ca6e0e4690_0_24 .concat [ 1 1 1 1], L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0;
LS_000001ca6e0e4690_0_28 .concat [ 1 1 1 1], L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0, L_000001ca6e0fc6b0;
LS_000001ca6e0e4690_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e4690_0_0, LS_000001ca6e0e4690_0_4, LS_000001ca6e0e4690_0_8, LS_000001ca6e0e4690_0_12;
LS_000001ca6e0e4690_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e4690_0_16, LS_000001ca6e0e4690_0_20, LS_000001ca6e0e4690_0_24, LS_000001ca6e0e4690_0_28;
L_000001ca6e0e4690 .concat [ 16 16 0 0], LS_000001ca6e0e4690_1_0, LS_000001ca6e0e4690_1_4;
L_000001ca6e0e3650 .part L_000001ca6e0e2110, 1, 1;
LS_000001ca6e0e45f0_0_0 .concat [ 1 1 1 1], L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650;
LS_000001ca6e0e45f0_0_4 .concat [ 1 1 1 1], L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650;
LS_000001ca6e0e45f0_0_8 .concat [ 1 1 1 1], L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650;
LS_000001ca6e0e45f0_0_12 .concat [ 1 1 1 1], L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650;
LS_000001ca6e0e45f0_0_16 .concat [ 1 1 1 1], L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650;
LS_000001ca6e0e45f0_0_20 .concat [ 1 1 1 1], L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650;
LS_000001ca6e0e45f0_0_24 .concat [ 1 1 1 1], L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650;
LS_000001ca6e0e45f0_0_28 .concat [ 1 1 1 1], L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650, L_000001ca6e0e3650;
LS_000001ca6e0e45f0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e45f0_0_0, LS_000001ca6e0e45f0_0_4, LS_000001ca6e0e45f0_0_8, LS_000001ca6e0e45f0_0_12;
LS_000001ca6e0e45f0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e45f0_0_16, LS_000001ca6e0e45f0_0_20, LS_000001ca6e0e45f0_0_24, LS_000001ca6e0e45f0_0_28;
L_000001ca6e0e45f0 .concat [ 16 16 0 0], LS_000001ca6e0e45f0_1_0, LS_000001ca6e0e45f0_1_4;
L_000001ca6e0e4730 .part L_000001ca6e0e2110, 0, 1;
LS_000001ca6e0e4910_0_0 .concat [ 1 1 1 1], L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730;
LS_000001ca6e0e4910_0_4 .concat [ 1 1 1 1], L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730;
LS_000001ca6e0e4910_0_8 .concat [ 1 1 1 1], L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730;
LS_000001ca6e0e4910_0_12 .concat [ 1 1 1 1], L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730;
LS_000001ca6e0e4910_0_16 .concat [ 1 1 1 1], L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730;
LS_000001ca6e0e4910_0_20 .concat [ 1 1 1 1], L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730;
LS_000001ca6e0e4910_0_24 .concat [ 1 1 1 1], L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730;
LS_000001ca6e0e4910_0_28 .concat [ 1 1 1 1], L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730, L_000001ca6e0e4730;
LS_000001ca6e0e4910_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e4910_0_0, LS_000001ca6e0e4910_0_4, LS_000001ca6e0e4910_0_8, LS_000001ca6e0e4910_0_12;
LS_000001ca6e0e4910_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e4910_0_16, LS_000001ca6e0e4910_0_20, LS_000001ca6e0e4910_0_24, LS_000001ca6e0e4910_0_28;
L_000001ca6e0e4910 .concat [ 16 16 0 0], LS_000001ca6e0e4910_1_0, LS_000001ca6e0e4910_1_4;
S_000001ca6e0ab5e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ca6e0aba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0fc5d0 .functor AND 32, L_000001ca6e0e3c90, L_000001ca6e0e33d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0ad280_0 .net "in1", 31 0, L_000001ca6e0e3c90;  1 drivers
v000001ca6e0ae680_0 .net "in2", 31 0, L_000001ca6e0e33d0;  1 drivers
v000001ca6e0af260_0 .net "out", 31 0, L_000001ca6e0fc5d0;  alias, 1 drivers
S_000001ca6e0ab770 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ca6e0aba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0fba70 .functor AND 32, L_000001ca6e0e3510, L_000001ca6e0e3290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0aea40_0 .net "in1", 31 0, L_000001ca6e0e3510;  1 drivers
v000001ca6e0ae9a0_0 .net "in2", 31 0, L_000001ca6e0e3290;  1 drivers
v000001ca6e0af080_0 .net "out", 31 0, L_000001ca6e0fba70;  alias, 1 drivers
S_000001ca6e0aac80 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ca6e0aba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0fcbf0 .functor AND 32, L_000001ca6e0e35b0, L_000001ca6e0e4690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0af1c0_0 .net "in1", 31 0, L_000001ca6e0e35b0;  1 drivers
v000001ca6e0af8a0_0 .net "in2", 31 0, L_000001ca6e0e4690;  1 drivers
v000001ca6e0af440_0 .net "out", 31 0, L_000001ca6e0fcbf0;  alias, 1 drivers
S_000001ca6e0b0790 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ca6e0aba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ca6e0fbdf0 .functor AND 32, L_000001ca6e0e45f0, L_000001ca6e0e4910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ca6e0aeae0_0 .net "in1", 31 0, L_000001ca6e0e45f0;  1 drivers
v000001ca6e0af120_0 .net "in2", 31 0, L_000001ca6e0e4910;  1 drivers
v000001ca6e0af300_0 .net "out", 31 0, L_000001ca6e0fbdf0;  alias, 1 drivers
S_000001ca6e0afe30 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001ca6e0b5c70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e0b5ca8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e0b5ce0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e0b5d18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e0b5d50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e0b5d88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e0b5dc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e0b5df8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e0b5e30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e0b5e68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e0b5ea0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e0b5ed8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e0b5f10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e0b5f48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e0b5f80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e0b5fb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e0b5ff0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e0b6028 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e0b6060 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e0b6098 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e0b60d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e0b6108 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e0b6140 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e0b6178 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e0b61b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ca6e0b5140_0 .var "EX1_PC", 31 0;
v000001ca6e0b5b40_0 .var "EX1_PFC", 31 0;
v000001ca6e0b5280_0 .var "EX1_forward_to_B", 31 0;
v000001ca6e0b44c0_0 .var "EX1_is_beq", 0 0;
v000001ca6e0b5500_0 .var "EX1_is_bne", 0 0;
v000001ca6e0b55a0_0 .var "EX1_is_jal", 0 0;
v000001ca6e0b4d80_0 .var "EX1_is_jr", 0 0;
v000001ca6e0b46a0_0 .var "EX1_is_oper2_immed", 0 0;
v000001ca6e0b4ec0_0 .var "EX1_memread", 0 0;
v000001ca6e0b4f60_0 .var "EX1_memwrite", 0 0;
v000001ca6e0b4740_0 .var "EX1_opcode", 11 0;
v000001ca6e0b4b00_0 .var "EX1_predicted", 0 0;
v000001ca6e0b4920_0 .var "EX1_rd_ind", 4 0;
v000001ca6e0b4ce0_0 .var "EX1_rd_indzero", 0 0;
v000001ca6e0b5820_0 .var "EX1_regwrite", 0 0;
v000001ca6e0b51e0_0 .var "EX1_rs1", 31 0;
v000001ca6e0b56e0_0 .var "EX1_rs1_ind", 4 0;
v000001ca6e0b5780_0 .var "EX1_rs2", 31 0;
v000001ca6e0b58c0_0 .var "EX1_rs2_ind", 4 0;
v000001ca6e0b3660_0 .net "FLUSH", 0 0, v000001ca6e0bd670_0;  alias, 1 drivers
v000001ca6e0b3d40_0 .net "ID_PC", 31 0, v000001ca6e0bb2d0_0;  alias, 1 drivers
v000001ca6e0b3de0_0 .net "ID_PFC_to_EX", 31 0, L_000001ca6e0e0bd0;  alias, 1 drivers
v000001ca6e0b2da0_0 .net "ID_forward_to_B", 31 0, L_000001ca6e0e0450;  alias, 1 drivers
v000001ca6e0b3020_0 .net "ID_is_beq", 0 0, L_000001ca6e0e0810;  alias, 1 drivers
v000001ca6e0b2440_0 .net "ID_is_bne", 0 0, L_000001ca6e0e1170;  alias, 1 drivers
v000001ca6e0b3340_0 .net "ID_is_jal", 0 0, L_000001ca6e0e4870;  alias, 1 drivers
v000001ca6e0b21c0_0 .net "ID_is_jr", 0 0, L_000001ca6e0e1210;  alias, 1 drivers
v000001ca6e0b4420_0 .net "ID_is_oper2_immed", 0 0, L_000001ca6e0e59e0;  alias, 1 drivers
v000001ca6e0b3200_0 .net "ID_memread", 0 0, L_000001ca6e0e2750;  alias, 1 drivers
v000001ca6e0b26c0_0 .net "ID_memwrite", 0 0, L_000001ca6e0e3a10;  alias, 1 drivers
v000001ca6e0b2580_0 .net "ID_opcode", 11 0, v000001ca6e0ccbe0_0;  alias, 1 drivers
v000001ca6e0b2e40_0 .net "ID_predicted", 0 0, v000001ca6e0bde90_0;  alias, 1 drivers
v000001ca6e0b3e80_0 .net "ID_rd_ind", 4 0, v000001ca6e0cc640_0;  alias, 1 drivers
v000001ca6e0b2300_0 .net "ID_rd_indzero", 0 0, L_000001ca6e0e4b90;  1 drivers
v000001ca6e0b3c00_0 .net "ID_regwrite", 0 0, L_000001ca6e0e3330;  alias, 1 drivers
v000001ca6e0b30c0_0 .net "ID_rs1", 31 0, v000001ca6e0b6910_0;  alias, 1 drivers
v000001ca6e0b1cc0_0 .net "ID_rs1_ind", 4 0, v000001ca6e0cc8c0_0;  alias, 1 drivers
v000001ca6e0b1d60_0 .net "ID_rs2", 31 0, v000001ca6e0b7a90_0;  alias, 1 drivers
v000001ca6e0b2120_0 .net "ID_rs2_ind", 4 0, v000001ca6e0cafc0_0;  alias, 1 drivers
v000001ca6e0b2a80_0 .net "clk", 0 0, L_000001ca6e0e5b30;  1 drivers
v000001ca6e0b3160_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
E_000001ca6e02ad70 .event posedge, v000001ca6e0a2e60_0, v000001ca6e0b2a80_0;
S_000001ca6e0b0150 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001ca6e0b61f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e0b6228 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e0b6260 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e0b6298 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e0b62d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e0b6308 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e0b6340 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e0b6378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e0b63b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e0b63e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e0b6420 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e0b6458 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e0b6490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e0b64c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e0b6500 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e0b6538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e0b6570 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e0b65a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e0b65e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e0b6618 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e0b6650 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e0b6688 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e0b66c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e0b66f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e0b6730 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ca6e0b2620_0 .net "EX1_ALU_OPER1", 31 0, L_000001ca6e0e70a0;  alias, 1 drivers
v000001ca6e0b35c0_0 .net "EX1_ALU_OPER2", 31 0, L_000001ca6e0fb6f0;  alias, 1 drivers
v000001ca6e0b23a0_0 .net "EX1_PC", 31 0, v000001ca6e0b5140_0;  alias, 1 drivers
v000001ca6e0b32a0_0 .net "EX1_PFC_to_IF", 31 0, L_000001ca6e0e49b0;  alias, 1 drivers
v000001ca6e0b1e00_0 .net "EX1_forward_to_B", 31 0, v000001ca6e0b5280_0;  alias, 1 drivers
v000001ca6e0b1ea0_0 .net "EX1_is_beq", 0 0, v000001ca6e0b44c0_0;  alias, 1 drivers
v000001ca6e0b1f40_0 .net "EX1_is_bne", 0 0, v000001ca6e0b5500_0;  alias, 1 drivers
v000001ca6e0b2b20_0 .net "EX1_is_jal", 0 0, v000001ca6e0b55a0_0;  alias, 1 drivers
v000001ca6e0b2bc0_0 .net "EX1_is_jr", 0 0, v000001ca6e0b4d80_0;  alias, 1 drivers
v000001ca6e0b3f20_0 .net "EX1_is_oper2_immed", 0 0, v000001ca6e0b46a0_0;  alias, 1 drivers
v000001ca6e0b29e0_0 .net "EX1_memread", 0 0, v000001ca6e0b4ec0_0;  alias, 1 drivers
v000001ca6e0b3700_0 .net "EX1_memwrite", 0 0, v000001ca6e0b4f60_0;  alias, 1 drivers
v000001ca6e0b1fe0_0 .net "EX1_opcode", 11 0, v000001ca6e0b4740_0;  alias, 1 drivers
v000001ca6e0b33e0_0 .net "EX1_predicted", 0 0, v000001ca6e0b4b00_0;  alias, 1 drivers
v000001ca6e0b2940_0 .net "EX1_rd_ind", 4 0, v000001ca6e0b4920_0;  alias, 1 drivers
v000001ca6e0b37a0_0 .net "EX1_rd_indzero", 0 0, v000001ca6e0b4ce0_0;  alias, 1 drivers
v000001ca6e0b2080_0 .net "EX1_regwrite", 0 0, v000001ca6e0b5820_0;  alias, 1 drivers
v000001ca6e0b4060_0 .net "EX1_rs1", 31 0, v000001ca6e0b51e0_0;  alias, 1 drivers
v000001ca6e0b41a0_0 .net "EX1_rs1_ind", 4 0, v000001ca6e0b56e0_0;  alias, 1 drivers
v000001ca6e0b2260_0 .net "EX1_rs2_ind", 4 0, v000001ca6e0b58c0_0;  alias, 1 drivers
v000001ca6e0b28a0_0 .net "EX1_rs2_out", 31 0, L_000001ca6e0fcf70;  alias, 1 drivers
v000001ca6e0b2d00_0 .var "EX2_ALU_OPER1", 31 0;
v000001ca6e0b24e0_0 .var "EX2_ALU_OPER2", 31 0;
v000001ca6e0b3840_0 .var "EX2_PC", 31 0;
v000001ca6e0b4380_0 .var "EX2_PFC_to_IF", 31 0;
v000001ca6e0b3b60_0 .var "EX2_forward_to_B", 31 0;
v000001ca6e0b2760_0 .var "EX2_is_beq", 0 0;
v000001ca6e0b2c60_0 .var "EX2_is_bne", 0 0;
v000001ca6e0b2800_0 .var "EX2_is_jal", 0 0;
v000001ca6e0b2ee0_0 .var "EX2_is_jr", 0 0;
v000001ca6e0b3ac0_0 .var "EX2_is_oper2_immed", 0 0;
v000001ca6e0b3480_0 .var "EX2_memread", 0 0;
v000001ca6e0b2f80_0 .var "EX2_memwrite", 0 0;
v000001ca6e0b3520_0 .var "EX2_opcode", 11 0;
v000001ca6e0b38e0_0 .var "EX2_predicted", 0 0;
v000001ca6e0b3980_0 .var "EX2_rd_ind", 4 0;
v000001ca6e0b3a20_0 .var "EX2_rd_indzero", 0 0;
v000001ca6e0b3ca0_0 .var "EX2_regwrite", 0 0;
v000001ca6e0b3fc0_0 .var "EX2_rs1", 31 0;
v000001ca6e0b4100_0 .var "EX2_rs1_ind", 4 0;
v000001ca6e0b4240_0 .var "EX2_rs2_ind", 4 0;
v000001ca6e0b42e0_0 .var "EX2_rs2_out", 31 0;
v000001ca6e0bdcb0_0 .net "FLUSH", 0 0, v000001ca6e0bc090_0;  alias, 1 drivers
v000001ca6e0bdd50_0 .net "clk", 0 0, L_000001ca6e0fbed0;  1 drivers
v000001ca6e0bddf0_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
E_000001ca6e02aa30 .event posedge, v000001ca6e0a2e60_0, v000001ca6e0bdd50_0;
S_000001ca6e0b0920 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001ca6e0be780 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e0be7b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e0be7f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e0be828 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e0be860 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e0be898 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e0be8d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e0be908 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e0be940 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e0be978 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e0be9b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e0be9e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e0bea20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e0bea58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e0bea90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e0beac8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e0beb00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e0beb38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e0beb70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e0beba8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e0bebe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e0bec18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e0bec50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e0bec88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e0becc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ca6e0e6380 .functor OR 1, L_000001ca6e0e0810, L_000001ca6e0e1170, C4<0>, C4<0>;
L_000001ca6e0e5ba0 .functor AND 1, L_000001ca6e0e6380, L_000001ca6e0e5890, C4<1>, C4<1>;
L_000001ca6e0e5970 .functor OR 1, L_000001ca6e0e0810, L_000001ca6e0e1170, C4<0>, C4<0>;
L_000001ca6e0e5f90 .functor AND 1, L_000001ca6e0e5970, L_000001ca6e0e5890, C4<1>, C4<1>;
L_000001ca6e0e6a80 .functor OR 1, L_000001ca6e0e0810, L_000001ca6e0e1170, C4<0>, C4<0>;
L_000001ca6e0e6000 .functor AND 1, L_000001ca6e0e6a80, v000001ca6e0bde90_0, C4<1>, C4<1>;
v000001ca6e0b9110_0 .net "EX1_memread", 0 0, v000001ca6e0b4ec0_0;  alias, 1 drivers
v000001ca6e0bb4b0_0 .net "EX1_opcode", 11 0, v000001ca6e0b4740_0;  alias, 1 drivers
v000001ca6e0ba8d0_0 .net "EX1_rd_ind", 4 0, v000001ca6e0b4920_0;  alias, 1 drivers
v000001ca6e0b9a70_0 .net "EX1_rd_indzero", 0 0, v000001ca6e0b4ce0_0;  alias, 1 drivers
v000001ca6e0ba0b0_0 .net "EX2_memread", 0 0, v000001ca6e0b3480_0;  alias, 1 drivers
v000001ca6e0ba150_0 .net "EX2_opcode", 11 0, v000001ca6e0b3520_0;  alias, 1 drivers
v000001ca6e0bb370_0 .net "EX2_rd_ind", 4 0, v000001ca6e0b3980_0;  alias, 1 drivers
v000001ca6e0b9ed0_0 .net "EX2_rd_indzero", 0 0, v000001ca6e0b3a20_0;  alias, 1 drivers
v000001ca6e0bae70_0 .net "ID_EX1_flush", 0 0, v000001ca6e0bd670_0;  alias, 1 drivers
v000001ca6e0bb730_0 .net "ID_EX2_flush", 0 0, v000001ca6e0bc090_0;  alias, 1 drivers
v000001ca6e0ba510_0 .net "ID_is_beq", 0 0, L_000001ca6e0e0810;  alias, 1 drivers
v000001ca6e0b99d0_0 .net "ID_is_bne", 0 0, L_000001ca6e0e1170;  alias, 1 drivers
v000001ca6e0b9890_0 .net "ID_is_j", 0 0, L_000001ca6e0e3b50;  alias, 1 drivers
v000001ca6e0b9610_0 .net "ID_is_jal", 0 0, L_000001ca6e0e4870;  alias, 1 drivers
v000001ca6e0ba970_0 .net "ID_is_jr", 0 0, L_000001ca6e0e1210;  alias, 1 drivers
v000001ca6e0bb550_0 .net "ID_opcode", 11 0, v000001ca6e0ccbe0_0;  alias, 1 drivers
v000001ca6e0b96b0_0 .net "ID_rs1_ind", 4 0, v000001ca6e0cc8c0_0;  alias, 1 drivers
v000001ca6e0bb410_0 .net "ID_rs2_ind", 4 0, v000001ca6e0cafc0_0;  alias, 1 drivers
v000001ca6e0b9d90_0 .net "IF_ID_flush", 0 0, v000001ca6e0be2f0_0;  alias, 1 drivers
v000001ca6e0ba790_0 .net "IF_ID_write", 0 0, v000001ca6e0be250_0;  alias, 1 drivers
v000001ca6e0b92f0_0 .net "PC_src", 2 0, L_000001ca6e0e1fd0;  alias, 1 drivers
v000001ca6e0b9750_0 .net "PFC_to_EX", 31 0, L_000001ca6e0e0bd0;  alias, 1 drivers
v000001ca6e0bb5f0_0 .net "PFC_to_IF", 31 0, L_000001ca6e0e0db0;  alias, 1 drivers
v000001ca6e0ba470_0 .net "WB_rd_ind", 4 0, v000001ca6e0cf200_0;  alias, 1 drivers
v000001ca6e0b9cf0_0 .net "Wrong_prediction", 0 0, L_000001ca6e0fd600;  alias, 1 drivers
v000001ca6e0baa10_0 .net *"_ivl_11", 0 0, L_000001ca6e0e5f90;  1 drivers
v000001ca6e0b9070_0 .net *"_ivl_13", 9 0, L_000001ca6e0e1530;  1 drivers
v000001ca6e0ba330_0 .net *"_ivl_15", 9 0, L_000001ca6e0e1990;  1 drivers
v000001ca6e0bb690_0 .net *"_ivl_16", 9 0, L_000001ca6e0e21b0;  1 drivers
v000001ca6e0b91b0_0 .net *"_ivl_19", 9 0, L_000001ca6e0e0f90;  1 drivers
v000001ca6e0b94d0_0 .net *"_ivl_20", 9 0, L_000001ca6e0e0130;  1 drivers
v000001ca6e0b8fd0_0 .net *"_ivl_25", 0 0, L_000001ca6e0e6a80;  1 drivers
v000001ca6e0baab0_0 .net *"_ivl_27", 0 0, L_000001ca6e0e6000;  1 drivers
v000001ca6e0badd0_0 .net *"_ivl_29", 9 0, L_000001ca6e0e13f0;  1 drivers
v000001ca6e0b9250_0 .net *"_ivl_3", 0 0, L_000001ca6e0e6380;  1 drivers
L_000001ca6e1001f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001ca6e0ba010_0 .net/2u *"_ivl_30", 9 0, L_000001ca6e1001f0;  1 drivers
v000001ca6e0b97f0_0 .net *"_ivl_32", 9 0, L_000001ca6e0e10d0;  1 drivers
v000001ca6e0bab50_0 .net *"_ivl_35", 9 0, L_000001ca6e0e0a90;  1 drivers
v000001ca6e0b9390_0 .net *"_ivl_37", 9 0, L_000001ca6e0e1490;  1 drivers
v000001ca6e0ba3d0_0 .net *"_ivl_38", 9 0, L_000001ca6e0e1670;  1 drivers
v000001ca6e0b9430_0 .net *"_ivl_40", 9 0, L_000001ca6e0e22f0;  1 drivers
L_000001ca6e100238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b9570_0 .net/2s *"_ivl_45", 21 0, L_000001ca6e100238;  1 drivers
L_000001ca6e100280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b9930_0 .net/2s *"_ivl_50", 21 0, L_000001ca6e100280;  1 drivers
v000001ca6e0b9b10_0 .net *"_ivl_9", 0 0, L_000001ca6e0e5970;  1 drivers
v000001ca6e0babf0_0 .net "clk", 0 0, L_000001ca6e0212c0;  alias, 1 drivers
v000001ca6e0b9bb0_0 .net "forward_to_B", 31 0, L_000001ca6e0e0450;  alias, 1 drivers
v000001ca6e0b9c50_0 .net "imm", 31 0, v000001ca6e0b8f30_0;  1 drivers
v000001ca6e0ba1f0_0 .net "inst", 31 0, v000001ca6e0bb230_0;  alias, 1 drivers
v000001ca6e0b9e30_0 .net "is_branch_and_taken", 0 0, L_000001ca6e0e5ba0;  alias, 1 drivers
v000001ca6e0bac90_0 .net "is_oper2_immed", 0 0, L_000001ca6e0e59e0;  alias, 1 drivers
v000001ca6e0ba830_0 .net "mem_read", 0 0, L_000001ca6e0e2750;  alias, 1 drivers
v000001ca6e0b9f70_0 .net "mem_write", 0 0, L_000001ca6e0e3a10;  alias, 1 drivers
v000001ca6e0ba290_0 .net "pc", 31 0, v000001ca6e0bb2d0_0;  alias, 1 drivers
v000001ca6e0ba5b0_0 .net "pc_write", 0 0, v000001ca6e0be390_0;  alias, 1 drivers
v000001ca6e0ba650_0 .net "predicted", 0 0, L_000001ca6e0e5890;  1 drivers
v000001ca6e0bad30_0 .net "predicted_to_EX", 0 0, v000001ca6e0bde90_0;  alias, 1 drivers
v000001ca6e0ba6f0_0 .net "reg_write", 0 0, L_000001ca6e0e3330;  alias, 1 drivers
v000001ca6e0baf10_0 .net "reg_write_from_wb", 0 0, v000001ca6e0cdd60_0;  alias, 1 drivers
v000001ca6e0bafb0_0 .net "rs1", 31 0, v000001ca6e0b6910_0;  alias, 1 drivers
v000001ca6e0bb050_0 .net "rs2", 31 0, v000001ca6e0b7a90_0;  alias, 1 drivers
v000001ca6e0bb0f0_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
v000001ca6e0bb190_0 .net "wr_reg_data", 31 0, L_000001ca6e0fd520;  alias, 1 drivers
L_000001ca6e0e0450 .functor MUXZ 32, v000001ca6e0b7a90_0, v000001ca6e0b8f30_0, L_000001ca6e0e59e0, C4<>;
L_000001ca6e0e1530 .part v000001ca6e0bb2d0_0, 0, 10;
L_000001ca6e0e1990 .part v000001ca6e0bb230_0, 0, 10;
L_000001ca6e0e21b0 .arith/sum 10, L_000001ca6e0e1530, L_000001ca6e0e1990;
L_000001ca6e0e0f90 .part v000001ca6e0bb230_0, 0, 10;
L_000001ca6e0e0130 .functor MUXZ 10, L_000001ca6e0e0f90, L_000001ca6e0e21b0, L_000001ca6e0e5f90, C4<>;
L_000001ca6e0e13f0 .part v000001ca6e0bb2d0_0, 0, 10;
L_000001ca6e0e10d0 .arith/sum 10, L_000001ca6e0e13f0, L_000001ca6e1001f0;
L_000001ca6e0e0a90 .part v000001ca6e0bb2d0_0, 0, 10;
L_000001ca6e0e1490 .part v000001ca6e0bb230_0, 0, 10;
L_000001ca6e0e1670 .arith/sum 10, L_000001ca6e0e0a90, L_000001ca6e0e1490;
L_000001ca6e0e22f0 .functor MUXZ 10, L_000001ca6e0e1670, L_000001ca6e0e10d0, L_000001ca6e0e6000, C4<>;
L_000001ca6e0e0db0 .concat8 [ 10 22 0 0], L_000001ca6e0e0130, L_000001ca6e100238;
L_000001ca6e0e0bd0 .concat8 [ 10 22 0 0], L_000001ca6e0e22f0, L_000001ca6e100280;
S_000001ca6e0b02e0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001ca6e0b0920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001ca6e0bed00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e0bed38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e0bed70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e0beda8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e0bede0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e0bee18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e0bee50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e0bee88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e0beec0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e0beef8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e0bef30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e0bef68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e0befa0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e0befd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e0bf010 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e0bf048 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e0bf080 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e0bf0b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e0bf0f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e0bf128 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e0bf160 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e0bf198 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e0bf1d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e0bf208 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e0bf240 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ca6e0e5510 .functor OR 1, L_000001ca6e0e5890, L_000001ca6e0e15d0, C4<0>, C4<0>;
L_000001ca6e0e5ac0 .functor OR 1, L_000001ca6e0e5510, L_000001ca6e0e0e50, C4<0>, C4<0>;
v000001ca6e0bd210_0 .net "EX1_opcode", 11 0, v000001ca6e0b4740_0;  alias, 1 drivers
v000001ca6e0bd170_0 .net "EX2_opcode", 11 0, v000001ca6e0b3520_0;  alias, 1 drivers
v000001ca6e0bd3f0_0 .net "ID_opcode", 11 0, v000001ca6e0ccbe0_0;  alias, 1 drivers
v000001ca6e0bdf30_0 .net "PC_src", 2 0, L_000001ca6e0e1fd0;  alias, 1 drivers
v000001ca6e0bd0d0_0 .net "Wrong_prediction", 0 0, L_000001ca6e0fd600;  alias, 1 drivers
L_000001ca6e1003e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bc590_0 .net/2u *"_ivl_0", 2 0, L_000001ca6e1003e8;  1 drivers
v000001ca6e0bc950_0 .net *"_ivl_10", 0 0, L_000001ca6e0e1a30;  1 drivers
L_000001ca6e100508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bdc10_0 .net/2u *"_ivl_12", 2 0, L_000001ca6e100508;  1 drivers
L_000001ca6e100550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bce50_0 .net/2u *"_ivl_14", 11 0, L_000001ca6e100550;  1 drivers
v000001ca6e0bb7d0_0 .net *"_ivl_16", 0 0, L_000001ca6e0e15d0;  1 drivers
v000001ca6e0bcf90_0 .net *"_ivl_19", 0 0, L_000001ca6e0e5510;  1 drivers
L_000001ca6e100430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bc630_0 .net/2u *"_ivl_2", 11 0, L_000001ca6e100430;  1 drivers
L_000001ca6e100598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bc770_0 .net/2u *"_ivl_20", 11 0, L_000001ca6e100598;  1 drivers
v000001ca6e0bd2b0_0 .net *"_ivl_22", 0 0, L_000001ca6e0e0e50;  1 drivers
v000001ca6e0bba50_0 .net *"_ivl_25", 0 0, L_000001ca6e0e5ac0;  1 drivers
L_000001ca6e1005e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bbe10_0 .net/2u *"_ivl_26", 2 0, L_000001ca6e1005e0;  1 drivers
L_000001ca6e100628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bbaf0_0 .net/2u *"_ivl_28", 2 0, L_000001ca6e100628;  1 drivers
v000001ca6e0bc810_0 .net *"_ivl_30", 2 0, L_000001ca6e0e0270;  1 drivers
v000001ca6e0bbb90_0 .net *"_ivl_32", 2 0, L_000001ca6e0e1c10;  1 drivers
v000001ca6e0bc8b0_0 .net *"_ivl_34", 2 0, L_000001ca6e0e1cb0;  1 drivers
v000001ca6e0bc9f0_0 .net *"_ivl_4", 0 0, L_000001ca6e0e1e90;  1 drivers
L_000001ca6e100478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bd850_0 .net/2u *"_ivl_6", 2 0, L_000001ca6e100478;  1 drivers
L_000001ca6e1004c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bcbd0_0 .net/2u *"_ivl_8", 11 0, L_000001ca6e1004c0;  1 drivers
v000001ca6e0bbcd0_0 .net "clk", 0 0, L_000001ca6e0212c0;  alias, 1 drivers
v000001ca6e0bcc70_0 .net "predicted", 0 0, L_000001ca6e0e5890;  alias, 1 drivers
v000001ca6e0bbd70_0 .net "predicted_to_EX", 0 0, v000001ca6e0bde90_0;  alias, 1 drivers
v000001ca6e0bbeb0_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
v000001ca6e0bd030_0 .net "state", 1 0, v000001ca6e0bb870_0;  1 drivers
L_000001ca6e0e1e90 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100430;
L_000001ca6e0e1a30 .cmp/eq 12, v000001ca6e0b4740_0, L_000001ca6e1004c0;
L_000001ca6e0e15d0 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100550;
L_000001ca6e0e0e50 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100598;
L_000001ca6e0e0270 .functor MUXZ 3, L_000001ca6e100628, L_000001ca6e1005e0, L_000001ca6e0e5ac0, C4<>;
L_000001ca6e0e1c10 .functor MUXZ 3, L_000001ca6e0e0270, L_000001ca6e100508, L_000001ca6e0e1a30, C4<>;
L_000001ca6e0e1cb0 .functor MUXZ 3, L_000001ca6e0e1c10, L_000001ca6e100478, L_000001ca6e0e1e90, C4<>;
L_000001ca6e0e1fd0 .functor MUXZ 3, L_000001ca6e0e1cb0, L_000001ca6e1003e8, L_000001ca6e0fd600, C4<>;
S_000001ca6e0b18c0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001ca6e0b02e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001ca6e0bf280 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e0bf2b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e0bf2f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e0bf328 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e0bf360 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e0bf398 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e0bf3d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e0bf408 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e0bf440 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e0bf478 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e0bf4b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e0bf4e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e0bf520 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e0bf558 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e0bf590 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e0bf5c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e0bf600 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e0bf638 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e0bf670 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e0bf6a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e0bf6e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e0bf718 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e0bf750 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e0bf788 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e0bf7c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ca6e0e6e70 .functor OR 1, L_000001ca6e0e01d0, L_000001ca6e0dfff0, C4<0>, C4<0>;
L_000001ca6e0e6f50 .functor OR 1, L_000001ca6e0e0c70, L_000001ca6e0e0090, C4<0>, C4<0>;
L_000001ca6e0e5d60 .functor AND 1, L_000001ca6e0e6e70, L_000001ca6e0e6f50, C4<1>, C4<1>;
L_000001ca6e0e6070 .functor NOT 1, L_000001ca6e0e5d60, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e60e0 .functor OR 1, v000001ca6e0dd890_0, L_000001ca6e0e6070, C4<0>, C4<0>;
L_000001ca6e0e5890 .functor NOT 1, L_000001ca6e0e60e0, C4<0>, C4<0>, C4<0>;
v000001ca6e0bd990_0 .net "EX_opcode", 11 0, v000001ca6e0b3520_0;  alias, 1 drivers
v000001ca6e0bb910_0 .net "ID_opcode", 11 0, v000001ca6e0ccbe0_0;  alias, 1 drivers
v000001ca6e0bc6d0_0 .net "Wrong_prediction", 0 0, L_000001ca6e0fd600;  alias, 1 drivers
L_000001ca6e1002c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bc130_0 .net/2u *"_ivl_0", 11 0, L_000001ca6e1002c8;  1 drivers
L_000001ca6e100358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bc270_0 .net/2u *"_ivl_10", 1 0, L_000001ca6e100358;  1 drivers
v000001ca6e0bcdb0_0 .net *"_ivl_12", 0 0, L_000001ca6e0e0c70;  1 drivers
L_000001ca6e1003a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bc1d0_0 .net/2u *"_ivl_14", 1 0, L_000001ca6e1003a0;  1 drivers
v000001ca6e0bcb30_0 .net *"_ivl_16", 0 0, L_000001ca6e0e0090;  1 drivers
v000001ca6e0bc3b0_0 .net *"_ivl_19", 0 0, L_000001ca6e0e6f50;  1 drivers
v000001ca6e0bdb70_0 .net *"_ivl_2", 0 0, L_000001ca6e0e01d0;  1 drivers
v000001ca6e0bbff0_0 .net *"_ivl_21", 0 0, L_000001ca6e0e5d60;  1 drivers
v000001ca6e0bcef0_0 .net *"_ivl_22", 0 0, L_000001ca6e0e6070;  1 drivers
v000001ca6e0bca90_0 .net *"_ivl_25", 0 0, L_000001ca6e0e60e0;  1 drivers
L_000001ca6e100310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0bb9b0_0 .net/2u *"_ivl_4", 11 0, L_000001ca6e100310;  1 drivers
v000001ca6e0bcd10_0 .net *"_ivl_6", 0 0, L_000001ca6e0dfff0;  1 drivers
v000001ca6e0bda30_0 .net *"_ivl_9", 0 0, L_000001ca6e0e6e70;  1 drivers
v000001ca6e0bc450_0 .net "clk", 0 0, L_000001ca6e0212c0;  alias, 1 drivers
v000001ca6e0bc4f0_0 .net "predicted", 0 0, L_000001ca6e0e5890;  alias, 1 drivers
v000001ca6e0bde90_0 .var "predicted_to_EX", 0 0;
v000001ca6e0bbc30_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
v000001ca6e0bb870_0 .var "state", 1 0;
E_000001ca6e02adf0 .event posedge, v000001ca6e0bc450_0, v000001ca6e0a2e60_0;
L_000001ca6e0e01d0 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e1002c8;
L_000001ca6e0dfff0 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100310;
L_000001ca6e0e0c70 .cmp/eq 2, v000001ca6e0bb870_0, L_000001ca6e100358;
L_000001ca6e0e0090 .cmp/eq 2, v000001ca6e0bb870_0, L_000001ca6e1003a0;
S_000001ca6e0affc0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001ca6e0b0920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001ca6e0c9820 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e0c9858 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e0c9890 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e0c98c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e0c9900 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e0c9938 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e0c9970 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e0c99a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e0c99e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e0c9a18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e0c9a50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e0c9a88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e0c9ac0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e0c9af8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e0c9b30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e0c9b68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e0c9ba0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e0c9bd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e0c9c10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e0c9c48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e0c9c80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e0c9cb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e0c9cf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e0c9d28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e0c9d60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ca6e0bd350_0 .net "EX1_memread", 0 0, v000001ca6e0b4ec0_0;  alias, 1 drivers
v000001ca6e0bd490_0 .net "EX1_rd_ind", 4 0, v000001ca6e0b4920_0;  alias, 1 drivers
v000001ca6e0bd530_0 .net "EX1_rd_indzero", 0 0, v000001ca6e0b4ce0_0;  alias, 1 drivers
v000001ca6e0bd5d0_0 .net "EX2_memread", 0 0, v000001ca6e0b3480_0;  alias, 1 drivers
v000001ca6e0bbf50_0 .net "EX2_rd_ind", 4 0, v000001ca6e0b3980_0;  alias, 1 drivers
v000001ca6e0bd8f0_0 .net "EX2_rd_indzero", 0 0, v000001ca6e0b3a20_0;  alias, 1 drivers
v000001ca6e0bd670_0 .var "ID_EX1_flush", 0 0;
v000001ca6e0bc090_0 .var "ID_EX2_flush", 0 0;
v000001ca6e0bd710_0 .net "ID_opcode", 11 0, v000001ca6e0ccbe0_0;  alias, 1 drivers
v000001ca6e0bd7b0_0 .net "ID_rs1_ind", 4 0, v000001ca6e0cc8c0_0;  alias, 1 drivers
v000001ca6e0bdad0_0 .net "ID_rs2_ind", 4 0, v000001ca6e0cafc0_0;  alias, 1 drivers
v000001ca6e0be250_0 .var "IF_ID_Write", 0 0;
v000001ca6e0be2f0_0 .var "IF_ID_flush", 0 0;
v000001ca6e0be390_0 .var "PC_Write", 0 0;
v000001ca6e0be430_0 .net "Wrong_prediction", 0 0, L_000001ca6e0fd600;  alias, 1 drivers
E_000001ca6e02c8b0/0 .event anyedge, v000001ca6e0aa250_0, v000001ca6e0b4ec0_0, v000001ca6e0b4ce0_0, v000001ca6e0b1cc0_0;
E_000001ca6e02c8b0/1 .event anyedge, v000001ca6e0b4920_0, v000001ca6e0b2120_0, v000001ca6dfc65f0_0, v000001ca6e0b3a20_0;
E_000001ca6e02c8b0/2 .event anyedge, v000001ca6e0a25a0_0, v000001ca6e0b2580_0;
E_000001ca6e02c8b0 .event/or E_000001ca6e02c8b0/0, E_000001ca6e02c8b0/1, E_000001ca6e02c8b0/2;
S_000001ca6e0b0470 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001ca6e0b0920;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001ca6e0c9da0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e0c9dd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e0c9e10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e0c9e48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e0c9e80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e0c9eb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e0c9ef0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e0c9f28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e0c9f60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e0c9f98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e0c9fd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e0ca008 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e0ca040 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e0ca078 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e0ca0b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e0ca0e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e0ca120 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e0ca158 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e0ca190 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e0ca1c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e0ca200 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e0ca238 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e0ca270 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e0ca2a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e0ca2e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ca6e0e5740 .functor OR 1, L_000001ca6e0e04f0, L_000001ca6e0e1d50, C4<0>, C4<0>;
L_000001ca6e0e5f20 .functor OR 1, L_000001ca6e0e5740, L_000001ca6e0e1f30, C4<0>, C4<0>;
L_000001ca6e0e5cf0 .functor OR 1, L_000001ca6e0e5f20, L_000001ca6e0e0310, C4<0>, C4<0>;
L_000001ca6e0e6bd0 .functor OR 1, L_000001ca6e0e5cf0, L_000001ca6e0e0590, C4<0>, C4<0>;
L_000001ca6e0e56d0 .functor OR 1, L_000001ca6e0e6bd0, L_000001ca6e0e0630, C4<0>, C4<0>;
L_000001ca6e0e5580 .functor OR 1, L_000001ca6e0e56d0, L_000001ca6e0e1030, C4<0>, C4<0>;
L_000001ca6e0e55f0 .functor OR 1, L_000001ca6e0e5580, L_000001ca6e0e06d0, C4<0>, C4<0>;
L_000001ca6e0e59e0 .functor OR 1, L_000001ca6e0e55f0, L_000001ca6e0e0770, C4<0>, C4<0>;
L_000001ca6e0e6690 .functor OR 1, L_000001ca6e0e2e30, L_000001ca6e0e2b10, C4<0>, C4<0>;
L_000001ca6e0e62a0 .functor OR 1, L_000001ca6e0e6690, L_000001ca6e0e2cf0, C4<0>, C4<0>;
L_000001ca6e0e6230 .functor OR 1, L_000001ca6e0e62a0, L_000001ca6e0e3f10, C4<0>, C4<0>;
L_000001ca6e0e6770 .functor OR 1, L_000001ca6e0e6230, L_000001ca6e0e38d0, C4<0>, C4<0>;
v000001ca6e0be070_0 .net "ID_opcode", 11 0, v000001ca6e0ccbe0_0;  alias, 1 drivers
L_000001ca6e100670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0be570_0 .net/2u *"_ivl_0", 11 0, L_000001ca6e100670;  1 drivers
L_000001ca6e100700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0be4d0_0 .net/2u *"_ivl_10", 11 0, L_000001ca6e100700;  1 drivers
L_000001ca6e100bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0be1b0_0 .net/2u *"_ivl_102", 11 0, L_000001ca6e100bc8;  1 drivers
L_000001ca6e100c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0be610_0 .net/2u *"_ivl_106", 11 0, L_000001ca6e100c10;  1 drivers
v000001ca6e0be6b0_0 .net *"_ivl_12", 0 0, L_000001ca6e0e1f30;  1 drivers
v000001ca6e0bdfd0_0 .net *"_ivl_15", 0 0, L_000001ca6e0e5f20;  1 drivers
L_000001ca6e100748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0be110_0 .net/2u *"_ivl_16", 11 0, L_000001ca6e100748;  1 drivers
v000001ca6e0b88f0_0 .net *"_ivl_18", 0 0, L_000001ca6e0e0310;  1 drivers
v000001ca6e0b8d50_0 .net *"_ivl_2", 0 0, L_000001ca6e0e04f0;  1 drivers
v000001ca6e0b8350_0 .net *"_ivl_21", 0 0, L_000001ca6e0e5cf0;  1 drivers
L_000001ca6e100790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b8670_0 .net/2u *"_ivl_22", 11 0, L_000001ca6e100790;  1 drivers
v000001ca6e0b7b30_0 .net *"_ivl_24", 0 0, L_000001ca6e0e0590;  1 drivers
v000001ca6e0b76d0_0 .net *"_ivl_27", 0 0, L_000001ca6e0e6bd0;  1 drivers
L_000001ca6e1007d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b7770_0 .net/2u *"_ivl_28", 11 0, L_000001ca6e1007d8;  1 drivers
v000001ca6e0b6af0_0 .net *"_ivl_30", 0 0, L_000001ca6e0e0630;  1 drivers
v000001ca6e0b8170_0 .net *"_ivl_33", 0 0, L_000001ca6e0e56d0;  1 drivers
L_000001ca6e100820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b7db0_0 .net/2u *"_ivl_34", 11 0, L_000001ca6e100820;  1 drivers
v000001ca6e0b6eb0_0 .net *"_ivl_36", 0 0, L_000001ca6e0e1030;  1 drivers
v000001ca6e0b7bd0_0 .net *"_ivl_39", 0 0, L_000001ca6e0e5580;  1 drivers
L_000001ca6e1006b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b71d0_0 .net/2u *"_ivl_4", 11 0, L_000001ca6e1006b8;  1 drivers
L_000001ca6e100868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b6b90_0 .net/2u *"_ivl_40", 11 0, L_000001ca6e100868;  1 drivers
v000001ca6e0b7ef0_0 .net *"_ivl_42", 0 0, L_000001ca6e0e06d0;  1 drivers
v000001ca6e0b7630_0 .net *"_ivl_45", 0 0, L_000001ca6e0e55f0;  1 drivers
L_000001ca6e1008b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b8df0_0 .net/2u *"_ivl_46", 11 0, L_000001ca6e1008b0;  1 drivers
v000001ca6e0b69b0_0 .net *"_ivl_48", 0 0, L_000001ca6e0e0770;  1 drivers
L_000001ca6e1008f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b8210_0 .net/2u *"_ivl_52", 11 0, L_000001ca6e1008f8;  1 drivers
L_000001ca6e100940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b8a30_0 .net/2u *"_ivl_56", 11 0, L_000001ca6e100940;  1 drivers
v000001ca6e0b73b0_0 .net *"_ivl_6", 0 0, L_000001ca6e0e1d50;  1 drivers
L_000001ca6e100988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b7270_0 .net/2u *"_ivl_60", 11 0, L_000001ca6e100988;  1 drivers
L_000001ca6e1009d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b67d0_0 .net/2u *"_ivl_64", 11 0, L_000001ca6e1009d0;  1 drivers
L_000001ca6e100a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b6870_0 .net/2u *"_ivl_68", 11 0, L_000001ca6e100a18;  1 drivers
L_000001ca6e100a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b8850_0 .net/2u *"_ivl_72", 11 0, L_000001ca6e100a60;  1 drivers
v000001ca6e0b8cb0_0 .net *"_ivl_74", 0 0, L_000001ca6e0e2e30;  1 drivers
L_000001ca6e100aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b83f0_0 .net/2u *"_ivl_76", 11 0, L_000001ca6e100aa8;  1 drivers
v000001ca6e0b8490_0 .net *"_ivl_78", 0 0, L_000001ca6e0e2b10;  1 drivers
v000001ca6e0b8ad0_0 .net *"_ivl_81", 0 0, L_000001ca6e0e6690;  1 drivers
L_000001ca6e100af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b7090_0 .net/2u *"_ivl_82", 11 0, L_000001ca6e100af0;  1 drivers
v000001ca6e0b74f0_0 .net *"_ivl_84", 0 0, L_000001ca6e0e2cf0;  1 drivers
v000001ca6e0b7590_0 .net *"_ivl_87", 0 0, L_000001ca6e0e62a0;  1 drivers
L_000001ca6e100b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b82b0_0 .net/2u *"_ivl_88", 11 0, L_000001ca6e100b38;  1 drivers
v000001ca6e0b7f90_0 .net *"_ivl_9", 0 0, L_000001ca6e0e5740;  1 drivers
v000001ca6e0b8990_0 .net *"_ivl_90", 0 0, L_000001ca6e0e3f10;  1 drivers
v000001ca6e0b7310_0 .net *"_ivl_93", 0 0, L_000001ca6e0e6230;  1 drivers
L_000001ca6e100b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0b8530_0 .net/2u *"_ivl_94", 11 0, L_000001ca6e100b80;  1 drivers
v000001ca6e0b8b70_0 .net *"_ivl_96", 0 0, L_000001ca6e0e38d0;  1 drivers
v000001ca6e0b7810_0 .net *"_ivl_99", 0 0, L_000001ca6e0e6770;  1 drivers
v000001ca6e0b8710_0 .net "is_beq", 0 0, L_000001ca6e0e0810;  alias, 1 drivers
v000001ca6e0b78b0_0 .net "is_bne", 0 0, L_000001ca6e0e1170;  alias, 1 drivers
v000001ca6e0b7c70_0 .net "is_j", 0 0, L_000001ca6e0e3b50;  alias, 1 drivers
v000001ca6e0b85d0_0 .net "is_jal", 0 0, L_000001ca6e0e4870;  alias, 1 drivers
v000001ca6e0b8e90_0 .net "is_jr", 0 0, L_000001ca6e0e1210;  alias, 1 drivers
v000001ca6e0b7450_0 .net "is_oper2_immed", 0 0, L_000001ca6e0e59e0;  alias, 1 drivers
v000001ca6e0b7950_0 .net "memread", 0 0, L_000001ca6e0e2750;  alias, 1 drivers
v000001ca6e0b8c10_0 .net "memwrite", 0 0, L_000001ca6e0e3a10;  alias, 1 drivers
v000001ca6e0b87b0_0 .net "regwrite", 0 0, L_000001ca6e0e3330;  alias, 1 drivers
L_000001ca6e0e04f0 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100670;
L_000001ca6e0e1d50 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e1006b8;
L_000001ca6e0e1f30 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100700;
L_000001ca6e0e0310 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100748;
L_000001ca6e0e0590 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100790;
L_000001ca6e0e0630 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e1007d8;
L_000001ca6e0e1030 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100820;
L_000001ca6e0e06d0 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100868;
L_000001ca6e0e0770 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e1008b0;
L_000001ca6e0e0810 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e1008f8;
L_000001ca6e0e1170 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100940;
L_000001ca6e0e1210 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100988;
L_000001ca6e0e4870 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e1009d0;
L_000001ca6e0e3b50 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100a18;
L_000001ca6e0e2e30 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100a60;
L_000001ca6e0e2b10 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100aa8;
L_000001ca6e0e2cf0 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100af0;
L_000001ca6e0e3f10 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100b38;
L_000001ca6e0e38d0 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100b80;
L_000001ca6e0e3330 .reduce/nor L_000001ca6e0e6770;
L_000001ca6e0e2750 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100bc8;
L_000001ca6e0e3a10 .cmp/eq 12, v000001ca6e0ccbe0_0, L_000001ca6e100c10;
S_000001ca6e0b10f0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001ca6e0b0920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001ca6e0ca320 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e0ca358 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e0ca390 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e0ca3c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e0ca400 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e0ca438 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e0ca470 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e0ca4a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e0ca4e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e0ca518 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e0ca550 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e0ca588 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e0ca5c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e0ca5f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e0ca630 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e0ca668 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e0ca6a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e0ca6d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e0ca710 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e0ca748 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e0ca780 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e0ca7b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e0ca7f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e0ca828 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e0ca860 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ca6e0b8f30_0 .var "Immed", 31 0;
v000001ca6e0b7d10_0 .net "Inst", 31 0, v000001ca6e0bb230_0;  alias, 1 drivers
v000001ca6e0b79f0_0 .net "opcode", 11 0, v000001ca6e0ccbe0_0;  alias, 1 drivers
E_000001ca6e02c7f0 .event anyedge, v000001ca6e0b2580_0, v000001ca6e0b7d10_0;
S_000001ca6e0b1a50 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001ca6e0b0920;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001ca6e0b6910_0 .var "Read_data1", 31 0;
v000001ca6e0b7a90_0 .var "Read_data2", 31 0;
v000001ca6e0b6a50_0 .net "Read_reg1", 4 0, v000001ca6e0cc8c0_0;  alias, 1 drivers
v000001ca6e0b6cd0_0 .net "Read_reg2", 4 0, v000001ca6e0cafc0_0;  alias, 1 drivers
v000001ca6e0b7e50_0 .net "Write_data", 31 0, L_000001ca6e0fd520;  alias, 1 drivers
v000001ca6e0b6d70_0 .net "Write_en", 0 0, v000001ca6e0cdd60_0;  alias, 1 drivers
v000001ca6e0b8030_0 .net "Write_reg", 4 0, v000001ca6e0cf200_0;  alias, 1 drivers
v000001ca6e0b6e10_0 .net "clk", 0 0, L_000001ca6e0212c0;  alias, 1 drivers
v000001ca6e0b6ff0_0 .var/i "i", 31 0;
v000001ca6e0b7130 .array "reg_file", 0 31, 31 0;
v000001ca6e0b80d0_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
E_000001ca6e02c2f0 .event posedge, v000001ca6e0bc450_0;
S_000001ca6e0b0600 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001ca6e0b1a50;
 .timescale 0 0;
v000001ca6e0b6c30_0 .var/i "i", 31 0;
S_000001ca6e0b0dd0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001ca6e0ca8a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e0ca8d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e0ca910 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e0ca948 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e0ca980 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e0ca9b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e0ca9f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e0caa28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e0caa60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e0caa98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e0caad0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e0cab08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e0cab40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e0cab78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e0cabb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e0cabe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e0cac20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e0cac58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e0cac90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e0cacc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e0cad00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e0cad38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e0cad70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e0cada8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e0cade0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ca6e0bb230_0 .var "ID_INST", 31 0;
v000001ca6e0bb2d0_0 .var "ID_PC", 31 0;
v000001ca6e0ccbe0_0 .var "ID_opcode", 11 0;
v000001ca6e0cc640_0 .var "ID_rd_ind", 4 0;
v000001ca6e0cc8c0_0 .var "ID_rs1_ind", 4 0;
v000001ca6e0cafc0_0 .var "ID_rs2_ind", 4 0;
v000001ca6e0ccf00_0 .net "IF_FLUSH", 0 0, v000001ca6e0be2f0_0;  alias, 1 drivers
v000001ca6e0cc780_0 .net "IF_INST", 31 0, L_000001ca6e0e69a0;  alias, 1 drivers
v000001ca6e0cb920_0 .net "IF_PC", 31 0, v000001ca6e0cc960_0;  alias, 1 drivers
v000001ca6e0cc1e0_0 .net "clk", 0 0, L_000001ca6e0e5eb0;  1 drivers
v000001ca6e0cb600_0 .net "if_id_Write", 0 0, v000001ca6e0be250_0;  alias, 1 drivers
v000001ca6e0cc500_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
E_000001ca6e02c230 .event posedge, v000001ca6e0a2e60_0, v000001ca6e0cc1e0_0;
S_000001ca6e0b15a0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001ca6e0ceda0_0 .net "EX1_PFC", 31 0, L_000001ca6e0e49b0;  alias, 1 drivers
v000001ca6e0ce6c0_0 .net "EX2_PFC", 31 0, v000001ca6e0b4380_0;  alias, 1 drivers
v000001ca6e0cd860_0 .net "ID_PFC", 31 0, L_000001ca6e0e0db0;  alias, 1 drivers
v000001ca6e0ce3a0_0 .net "PC_src", 2 0, L_000001ca6e0e1fd0;  alias, 1 drivers
v000001ca6e0ce080_0 .net "PC_write", 0 0, v000001ca6e0be390_0;  alias, 1 drivers
L_000001ca6e100088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ca6e0cef80_0 .net/2u *"_ivl_0", 31 0, L_000001ca6e100088;  1 drivers
v000001ca6e0ce1c0_0 .net "clk", 0 0, L_000001ca6e0212c0;  alias, 1 drivers
v000001ca6e0cf3e0_0 .net "inst", 31 0, L_000001ca6e0e69a0;  alias, 1 drivers
v000001ca6e0cd7c0_0 .net "inst_mem_in", 31 0, v000001ca6e0cc960_0;  alias, 1 drivers
v000001ca6e0ce760_0 .net "pc_reg_in", 31 0, L_000001ca6e0e63f0;  1 drivers
v000001ca6e0ce9e0_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
L_000001ca6e0dff50 .arith/sum 32, v000001ca6e0cc960_0, L_000001ca6e100088;
S_000001ca6e0b1280 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001ca6e0b15a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001ca6e0e69a0 .functor BUFZ 32, L_000001ca6e0e18f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6e0cd540_0 .net "Data_Out", 31 0, L_000001ca6e0e69a0;  alias, 1 drivers
v000001ca6e0cd5e0 .array "InstMem", 0 1023, 31 0;
v000001ca6e0cb560_0 .net *"_ivl_0", 31 0, L_000001ca6e0e18f0;  1 drivers
v000001ca6e0cbec0_0 .net *"_ivl_3", 9 0, L_000001ca6e0e0b30;  1 drivers
v000001ca6e0cc280_0 .net *"_ivl_4", 11 0, L_000001ca6e0e03b0;  1 drivers
L_000001ca6e1001a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca6e0cbb00_0 .net *"_ivl_7", 1 0, L_000001ca6e1001a8;  1 drivers
v000001ca6e0cb7e0_0 .net "addr", 31 0, v000001ca6e0cc960_0;  alias, 1 drivers
v000001ca6e0cb9c0_0 .net "clk", 0 0, L_000001ca6e0212c0;  alias, 1 drivers
v000001ca6e0cd360_0 .var/i "i", 31 0;
L_000001ca6e0e18f0 .array/port v000001ca6e0cd5e0, L_000001ca6e0e03b0;
L_000001ca6e0e0b30 .part v000001ca6e0cc960_0, 0, 10;
L_000001ca6e0e03b0 .concat [ 10 2 0 0], L_000001ca6e0e0b30, L_000001ca6e1001a8;
S_000001ca6e0b1410 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001ca6e0b15a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001ca6e02c430 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001ca6e0cd180_0 .net "DataIn", 31 0, L_000001ca6e0e63f0;  alias, 1 drivers
v000001ca6e0cc960_0 .var "DataOut", 31 0;
v000001ca6e0cb060_0 .net "PC_Write", 0 0, v000001ca6e0be390_0;  alias, 1 drivers
v000001ca6e0ccfa0_0 .net "clk", 0 0, L_000001ca6e0212c0;  alias, 1 drivers
v000001ca6e0cc6e0_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
S_000001ca6e0b0ab0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001ca6e0b15a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001ca6e02bef0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001ca6e022520 .functor NOT 1, L_000001ca6e0e17b0, C4<0>, C4<0>, C4<0>;
L_000001ca6e022590 .functor NOT 1, L_000001ca6e0e2390, C4<0>, C4<0>, C4<0>;
L_000001ca6e022750 .functor AND 1, L_000001ca6e022520, L_000001ca6e022590, C4<1>, C4<1>;
L_000001ca6e022440 .functor NOT 1, L_000001ca6e0e1710, C4<0>, C4<0>, C4<0>;
L_000001ca6dfbcaa0 .functor AND 1, L_000001ca6e022750, L_000001ca6e022440, C4<1>, C4<1>;
L_000001ca6dfbc2c0 .functor AND 32, L_000001ca6e0dfd70, L_000001ca6e0dff50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6dfbc410 .functor NOT 1, L_000001ca6e0e08b0, C4<0>, C4<0>, C4<0>;
L_000001ca6dfbc6b0 .functor NOT 1, L_000001ca6e0dfc30, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e5820 .functor AND 1, L_000001ca6dfbc410, L_000001ca6dfbc6b0, C4<1>, C4<1>;
L_000001ca6e0e5a50 .functor AND 1, L_000001ca6e0e5820, L_000001ca6e0e1850, C4<1>, C4<1>;
L_000001ca6e0e5dd0 .functor AND 32, L_000001ca6e0dfe10, L_000001ca6e0e0db0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0e6d20 .functor OR 32, L_000001ca6dfbc2c0, L_000001ca6e0e5dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca6e0e5660 .functor NOT 1, L_000001ca6e0e0ef0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e6ee0 .functor AND 1, L_000001ca6e0e5660, L_000001ca6e0e1df0, C4<1>, C4<1>;
L_000001ca6e0e5e40 .functor NOT 1, L_000001ca6e0e1b70, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e6fc0 .functor AND 1, L_000001ca6e0e6ee0, L_000001ca6e0e5e40, C4<1>, C4<1>;
L_000001ca6e0e65b0 .functor AND 32, L_000001ca6e0e09f0, v000001ca6e0cc960_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0e61c0 .functor OR 32, L_000001ca6e0e6d20, L_000001ca6e0e65b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca6e0e57b0 .functor NOT 1, L_000001ca6e0dfeb0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e6150 .functor AND 1, L_000001ca6e0e57b0, L_000001ca6e0e1350, C4<1>, C4<1>;
L_000001ca6e0e6700 .functor AND 1, L_000001ca6e0e6150, L_000001ca6e0e0d10, C4<1>, C4<1>;
L_000001ca6e0e54a0 .functor AND 32, L_000001ca6e0e1ad0, L_000001ca6e0e49b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0e6930 .functor OR 32, L_000001ca6e0e61c0, L_000001ca6e0e54a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca6e0e6620 .functor NOT 1, L_000001ca6e0e0950, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e64d0 .functor AND 1, L_000001ca6e0e2070, L_000001ca6e0e6620, C4<1>, C4<1>;
L_000001ca6e0e5430 .functor NOT 1, L_000001ca6e0e12b0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0e6d90 .functor AND 1, L_000001ca6e0e64d0, L_000001ca6e0e5430, C4<1>, C4<1>;
L_000001ca6e0e5900 .functor AND 32, L_000001ca6e0e2250, v000001ca6e0b4380_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0e63f0 .functor OR 32, L_000001ca6e0e6930, L_000001ca6e0e5900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6e0cc320_0 .net *"_ivl_1", 0 0, L_000001ca6e0e17b0;  1 drivers
v000001ca6e0cae80_0 .net *"_ivl_11", 0 0, L_000001ca6e0e1710;  1 drivers
v000001ca6e0cc000_0 .net *"_ivl_12", 0 0, L_000001ca6e022440;  1 drivers
v000001ca6e0cca00_0 .net *"_ivl_14", 0 0, L_000001ca6dfbcaa0;  1 drivers
v000001ca6e0ccdc0_0 .net *"_ivl_16", 31 0, L_000001ca6e0dfd70;  1 drivers
v000001ca6e0caf20_0 .net *"_ivl_18", 31 0, L_000001ca6dfbc2c0;  1 drivers
v000001ca6e0cb1a0_0 .net *"_ivl_2", 0 0, L_000001ca6e022520;  1 drivers
v000001ca6e0cb6a0_0 .net *"_ivl_21", 0 0, L_000001ca6e0e08b0;  1 drivers
v000001ca6e0cd4a0_0 .net *"_ivl_22", 0 0, L_000001ca6dfbc410;  1 drivers
v000001ca6e0cd040_0 .net *"_ivl_25", 0 0, L_000001ca6e0dfc30;  1 drivers
v000001ca6e0cc3c0_0 .net *"_ivl_26", 0 0, L_000001ca6dfbc6b0;  1 drivers
v000001ca6e0cb100_0 .net *"_ivl_28", 0 0, L_000001ca6e0e5820;  1 drivers
v000001ca6e0cc460_0 .net *"_ivl_31", 0 0, L_000001ca6e0e1850;  1 drivers
v000001ca6e0cd2c0_0 .net *"_ivl_32", 0 0, L_000001ca6e0e5a50;  1 drivers
v000001ca6e0cb240_0 .net *"_ivl_34", 31 0, L_000001ca6e0dfe10;  1 drivers
v000001ca6e0cb380_0 .net *"_ivl_36", 31 0, L_000001ca6e0e5dd0;  1 drivers
v000001ca6e0cd400_0 .net *"_ivl_38", 31 0, L_000001ca6e0e6d20;  1 drivers
v000001ca6e0cc140_0 .net *"_ivl_41", 0 0, L_000001ca6e0e0ef0;  1 drivers
v000001ca6e0cc5a0_0 .net *"_ivl_42", 0 0, L_000001ca6e0e5660;  1 drivers
v000001ca6e0cb2e0_0 .net *"_ivl_45", 0 0, L_000001ca6e0e1df0;  1 drivers
v000001ca6e0ccb40_0 .net *"_ivl_46", 0 0, L_000001ca6e0e6ee0;  1 drivers
v000001ca6e0cb420_0 .net *"_ivl_49", 0 0, L_000001ca6e0e1b70;  1 drivers
v000001ca6e0cb740_0 .net *"_ivl_5", 0 0, L_000001ca6e0e2390;  1 drivers
v000001ca6e0cc0a0_0 .net *"_ivl_50", 0 0, L_000001ca6e0e5e40;  1 drivers
v000001ca6e0cbba0_0 .net *"_ivl_52", 0 0, L_000001ca6e0e6fc0;  1 drivers
v000001ca6e0cbc40_0 .net *"_ivl_54", 31 0, L_000001ca6e0e09f0;  1 drivers
v000001ca6e0ccc80_0 .net *"_ivl_56", 31 0, L_000001ca6e0e65b0;  1 drivers
v000001ca6e0cc820_0 .net *"_ivl_58", 31 0, L_000001ca6e0e61c0;  1 drivers
v000001ca6e0cb880_0 .net *"_ivl_6", 0 0, L_000001ca6e022590;  1 drivers
v000001ca6e0cba60_0 .net *"_ivl_61", 0 0, L_000001ca6e0dfeb0;  1 drivers
v000001ca6e0cd0e0_0 .net *"_ivl_62", 0 0, L_000001ca6e0e57b0;  1 drivers
v000001ca6e0ccaa0_0 .net *"_ivl_65", 0 0, L_000001ca6e0e1350;  1 drivers
v000001ca6e0cbce0_0 .net *"_ivl_66", 0 0, L_000001ca6e0e6150;  1 drivers
v000001ca6e0ccd20_0 .net *"_ivl_69", 0 0, L_000001ca6e0e0d10;  1 drivers
v000001ca6e0cbd80_0 .net *"_ivl_70", 0 0, L_000001ca6e0e6700;  1 drivers
v000001ca6e0cd220_0 .net *"_ivl_72", 31 0, L_000001ca6e0e1ad0;  1 drivers
v000001ca6e0cbe20_0 .net *"_ivl_74", 31 0, L_000001ca6e0e54a0;  1 drivers
v000001ca6e0cbf60_0 .net *"_ivl_76", 31 0, L_000001ca6e0e6930;  1 drivers
v000001ca6e0cce60_0 .net *"_ivl_79", 0 0, L_000001ca6e0e2070;  1 drivers
v000001ca6e0cfac0_0 .net *"_ivl_8", 0 0, L_000001ca6e022750;  1 drivers
v000001ca6e0ce940_0 .net *"_ivl_81", 0 0, L_000001ca6e0e0950;  1 drivers
v000001ca6e0cdcc0_0 .net *"_ivl_82", 0 0, L_000001ca6e0e6620;  1 drivers
v000001ca6e0cfde0_0 .net *"_ivl_84", 0 0, L_000001ca6e0e64d0;  1 drivers
v000001ca6e0cdf40_0 .net *"_ivl_87", 0 0, L_000001ca6e0e12b0;  1 drivers
v000001ca6e0cebc0_0 .net *"_ivl_88", 0 0, L_000001ca6e0e5430;  1 drivers
v000001ca6e0ce300_0 .net *"_ivl_90", 0 0, L_000001ca6e0e6d90;  1 drivers
v000001ca6e0cf520_0 .net *"_ivl_92", 31 0, L_000001ca6e0e2250;  1 drivers
v000001ca6e0cec60_0 .net *"_ivl_94", 31 0, L_000001ca6e0e5900;  1 drivers
v000001ca6e0ce580_0 .net "ina", 31 0, L_000001ca6e0dff50;  1 drivers
v000001ca6e0ce4e0_0 .net "inb", 31 0, L_000001ca6e0e0db0;  alias, 1 drivers
v000001ca6e0cf980_0 .net "inc", 31 0, v000001ca6e0cc960_0;  alias, 1 drivers
v000001ca6e0cfc00_0 .net "ind", 31 0, L_000001ca6e0e49b0;  alias, 1 drivers
v000001ca6e0cf020_0 .net "ine", 31 0, v000001ca6e0b4380_0;  alias, 1 drivers
L_000001ca6e1000d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0cf700_0 .net "inf", 31 0, L_000001ca6e1000d0;  1 drivers
L_000001ca6e100118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0ce620_0 .net "ing", 31 0, L_000001ca6e100118;  1 drivers
L_000001ca6e100160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6e0cdfe0_0 .net "inh", 31 0, L_000001ca6e100160;  1 drivers
v000001ca6e0ce120_0 .net "out", 31 0, L_000001ca6e0e63f0;  alias, 1 drivers
v000001ca6e0cd680_0 .net "sel", 2 0, L_000001ca6e0e1fd0;  alias, 1 drivers
L_000001ca6e0e17b0 .part L_000001ca6e0e1fd0, 2, 1;
L_000001ca6e0e2390 .part L_000001ca6e0e1fd0, 1, 1;
L_000001ca6e0e1710 .part L_000001ca6e0e1fd0, 0, 1;
LS_000001ca6e0dfd70_0_0 .concat [ 1 1 1 1], L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0;
LS_000001ca6e0dfd70_0_4 .concat [ 1 1 1 1], L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0;
LS_000001ca6e0dfd70_0_8 .concat [ 1 1 1 1], L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0;
LS_000001ca6e0dfd70_0_12 .concat [ 1 1 1 1], L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0;
LS_000001ca6e0dfd70_0_16 .concat [ 1 1 1 1], L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0;
LS_000001ca6e0dfd70_0_20 .concat [ 1 1 1 1], L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0;
LS_000001ca6e0dfd70_0_24 .concat [ 1 1 1 1], L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0;
LS_000001ca6e0dfd70_0_28 .concat [ 1 1 1 1], L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0, L_000001ca6dfbcaa0;
LS_000001ca6e0dfd70_1_0 .concat [ 4 4 4 4], LS_000001ca6e0dfd70_0_0, LS_000001ca6e0dfd70_0_4, LS_000001ca6e0dfd70_0_8, LS_000001ca6e0dfd70_0_12;
LS_000001ca6e0dfd70_1_4 .concat [ 4 4 4 4], LS_000001ca6e0dfd70_0_16, LS_000001ca6e0dfd70_0_20, LS_000001ca6e0dfd70_0_24, LS_000001ca6e0dfd70_0_28;
L_000001ca6e0dfd70 .concat [ 16 16 0 0], LS_000001ca6e0dfd70_1_0, LS_000001ca6e0dfd70_1_4;
L_000001ca6e0e08b0 .part L_000001ca6e0e1fd0, 2, 1;
L_000001ca6e0dfc30 .part L_000001ca6e0e1fd0, 1, 1;
L_000001ca6e0e1850 .part L_000001ca6e0e1fd0, 0, 1;
LS_000001ca6e0dfe10_0_0 .concat [ 1 1 1 1], L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50;
LS_000001ca6e0dfe10_0_4 .concat [ 1 1 1 1], L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50;
LS_000001ca6e0dfe10_0_8 .concat [ 1 1 1 1], L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50;
LS_000001ca6e0dfe10_0_12 .concat [ 1 1 1 1], L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50;
LS_000001ca6e0dfe10_0_16 .concat [ 1 1 1 1], L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50;
LS_000001ca6e0dfe10_0_20 .concat [ 1 1 1 1], L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50;
LS_000001ca6e0dfe10_0_24 .concat [ 1 1 1 1], L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50;
LS_000001ca6e0dfe10_0_28 .concat [ 1 1 1 1], L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50, L_000001ca6e0e5a50;
LS_000001ca6e0dfe10_1_0 .concat [ 4 4 4 4], LS_000001ca6e0dfe10_0_0, LS_000001ca6e0dfe10_0_4, LS_000001ca6e0dfe10_0_8, LS_000001ca6e0dfe10_0_12;
LS_000001ca6e0dfe10_1_4 .concat [ 4 4 4 4], LS_000001ca6e0dfe10_0_16, LS_000001ca6e0dfe10_0_20, LS_000001ca6e0dfe10_0_24, LS_000001ca6e0dfe10_0_28;
L_000001ca6e0dfe10 .concat [ 16 16 0 0], LS_000001ca6e0dfe10_1_0, LS_000001ca6e0dfe10_1_4;
L_000001ca6e0e0ef0 .part L_000001ca6e0e1fd0, 2, 1;
L_000001ca6e0e1df0 .part L_000001ca6e0e1fd0, 1, 1;
L_000001ca6e0e1b70 .part L_000001ca6e0e1fd0, 0, 1;
LS_000001ca6e0e09f0_0_0 .concat [ 1 1 1 1], L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0;
LS_000001ca6e0e09f0_0_4 .concat [ 1 1 1 1], L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0;
LS_000001ca6e0e09f0_0_8 .concat [ 1 1 1 1], L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0;
LS_000001ca6e0e09f0_0_12 .concat [ 1 1 1 1], L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0;
LS_000001ca6e0e09f0_0_16 .concat [ 1 1 1 1], L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0;
LS_000001ca6e0e09f0_0_20 .concat [ 1 1 1 1], L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0;
LS_000001ca6e0e09f0_0_24 .concat [ 1 1 1 1], L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0;
LS_000001ca6e0e09f0_0_28 .concat [ 1 1 1 1], L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0, L_000001ca6e0e6fc0;
LS_000001ca6e0e09f0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e09f0_0_0, LS_000001ca6e0e09f0_0_4, LS_000001ca6e0e09f0_0_8, LS_000001ca6e0e09f0_0_12;
LS_000001ca6e0e09f0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e09f0_0_16, LS_000001ca6e0e09f0_0_20, LS_000001ca6e0e09f0_0_24, LS_000001ca6e0e09f0_0_28;
L_000001ca6e0e09f0 .concat [ 16 16 0 0], LS_000001ca6e0e09f0_1_0, LS_000001ca6e0e09f0_1_4;
L_000001ca6e0dfeb0 .part L_000001ca6e0e1fd0, 2, 1;
L_000001ca6e0e1350 .part L_000001ca6e0e1fd0, 1, 1;
L_000001ca6e0e0d10 .part L_000001ca6e0e1fd0, 0, 1;
LS_000001ca6e0e1ad0_0_0 .concat [ 1 1 1 1], L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700;
LS_000001ca6e0e1ad0_0_4 .concat [ 1 1 1 1], L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700;
LS_000001ca6e0e1ad0_0_8 .concat [ 1 1 1 1], L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700;
LS_000001ca6e0e1ad0_0_12 .concat [ 1 1 1 1], L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700;
LS_000001ca6e0e1ad0_0_16 .concat [ 1 1 1 1], L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700;
LS_000001ca6e0e1ad0_0_20 .concat [ 1 1 1 1], L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700;
LS_000001ca6e0e1ad0_0_24 .concat [ 1 1 1 1], L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700;
LS_000001ca6e0e1ad0_0_28 .concat [ 1 1 1 1], L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700, L_000001ca6e0e6700;
LS_000001ca6e0e1ad0_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e1ad0_0_0, LS_000001ca6e0e1ad0_0_4, LS_000001ca6e0e1ad0_0_8, LS_000001ca6e0e1ad0_0_12;
LS_000001ca6e0e1ad0_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e1ad0_0_16, LS_000001ca6e0e1ad0_0_20, LS_000001ca6e0e1ad0_0_24, LS_000001ca6e0e1ad0_0_28;
L_000001ca6e0e1ad0 .concat [ 16 16 0 0], LS_000001ca6e0e1ad0_1_0, LS_000001ca6e0e1ad0_1_4;
L_000001ca6e0e2070 .part L_000001ca6e0e1fd0, 2, 1;
L_000001ca6e0e0950 .part L_000001ca6e0e1fd0, 1, 1;
L_000001ca6e0e12b0 .part L_000001ca6e0e1fd0, 0, 1;
LS_000001ca6e0e2250_0_0 .concat [ 1 1 1 1], L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90;
LS_000001ca6e0e2250_0_4 .concat [ 1 1 1 1], L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90;
LS_000001ca6e0e2250_0_8 .concat [ 1 1 1 1], L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90;
LS_000001ca6e0e2250_0_12 .concat [ 1 1 1 1], L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90;
LS_000001ca6e0e2250_0_16 .concat [ 1 1 1 1], L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90;
LS_000001ca6e0e2250_0_20 .concat [ 1 1 1 1], L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90;
LS_000001ca6e0e2250_0_24 .concat [ 1 1 1 1], L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90;
LS_000001ca6e0e2250_0_28 .concat [ 1 1 1 1], L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90, L_000001ca6e0e6d90;
LS_000001ca6e0e2250_1_0 .concat [ 4 4 4 4], LS_000001ca6e0e2250_0_0, LS_000001ca6e0e2250_0_4, LS_000001ca6e0e2250_0_8, LS_000001ca6e0e2250_0_12;
LS_000001ca6e0e2250_1_4 .concat [ 4 4 4 4], LS_000001ca6e0e2250_0_16, LS_000001ca6e0e2250_0_20, LS_000001ca6e0e2250_0_24, LS_000001ca6e0e2250_0_28;
L_000001ca6e0e2250 .concat [ 16 16 0 0], LS_000001ca6e0e2250_1_0, LS_000001ca6e0e2250_1_4;
S_000001ca6e0b0c40 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001ca6e0ce800_0 .net "Write_Data", 31 0, v000001ca6e0a2dc0_0;  alias, 1 drivers
v000001ca6e0ce8a0_0 .net "addr", 31 0, v000001ca6e0a3040_0;  alias, 1 drivers
v000001ca6e0cdea0_0 .net "clk", 0 0, L_000001ca6e0212c0;  alias, 1 drivers
v000001ca6e0ceb20_0 .net "mem_out", 31 0, v000001ca6e0cf7a0_0;  alias, 1 drivers
v000001ca6e0cea80_0 .net "mem_read", 0 0, v000001ca6e0a35e0_0;  alias, 1 drivers
v000001ca6e0ced00_0 .net "mem_write", 0 0, v000001ca6e0a2aa0_0;  alias, 1 drivers
S_000001ca6e0afca0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001ca6e0b0c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001ca6e0cf5c0 .array "DataMem", 1023 0, 31 0;
v000001ca6e0cde00_0 .net "Data_In", 31 0, v000001ca6e0a2dc0_0;  alias, 1 drivers
v000001ca6e0cf7a0_0 .var "Data_Out", 31 0;
v000001ca6e0cfa20_0 .net "Write_en", 0 0, v000001ca6e0a2aa0_0;  alias, 1 drivers
v000001ca6e0ce260_0 .net "addr", 31 0, v000001ca6e0a3040_0;  alias, 1 drivers
v000001ca6e0ce440_0 .net "clk", 0 0, L_000001ca6e0212c0;  alias, 1 drivers
v000001ca6e0cf2a0_0 .var/i "i", 31 0;
S_000001ca6e0b1730 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001ca6e0dce50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ca6e0dce88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ca6e0dcec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ca6e0dcef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ca6e0dcf30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ca6e0dcf68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ca6e0dcfa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ca6e0dcfd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ca6e0dd010 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ca6e0dd048 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ca6e0dd080 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ca6e0dd0b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ca6e0dd0f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ca6e0dd128 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ca6e0dd160 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ca6e0dd198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ca6e0dd1d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ca6e0dd208 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ca6e0dd240 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ca6e0dd278 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ca6e0dd2b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ca6e0dd2e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ca6e0dd320 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ca6e0dd358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ca6e0dd390 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ca6e0cf340_0 .net "MEM_ALU_OUT", 31 0, v000001ca6e0a3040_0;  alias, 1 drivers
v000001ca6e0cee40_0 .net "MEM_Data_mem_out", 31 0, v000001ca6e0cf7a0_0;  alias, 1 drivers
v000001ca6e0cf660_0 .net "MEM_memread", 0 0, v000001ca6e0a35e0_0;  alias, 1 drivers
v000001ca6e0ceee0_0 .net "MEM_opcode", 11 0, v000001ca6e0a4120_0;  alias, 1 drivers
v000001ca6e0cd720_0 .net "MEM_rd_ind", 4 0, v000001ca6e0a26e0_0;  alias, 1 drivers
v000001ca6e0cfb60_0 .net "MEM_rd_indzero", 0 0, v000001ca6e0a2780_0;  alias, 1 drivers
v000001ca6e0cf0c0_0 .net "MEM_regwrite", 0 0, v000001ca6e0a2b40_0;  alias, 1 drivers
v000001ca6e0cf160_0 .var "WB_ALU_OUT", 31 0;
v000001ca6e0cfca0_0 .var "WB_Data_mem_out", 31 0;
v000001ca6e0cf480_0 .var "WB_memread", 0 0;
v000001ca6e0cf200_0 .var "WB_rd_ind", 4 0;
v000001ca6e0cf840_0 .var "WB_rd_indzero", 0 0;
v000001ca6e0cdd60_0 .var "WB_regwrite", 0 0;
v000001ca6e0cf8e0_0 .net "clk", 0 0, L_000001ca6e0fd360;  1 drivers
v000001ca6e0cfd40_0 .var "hlt", 0 0;
v000001ca6e0cd900_0 .net "rst", 0 0, v000001ca6e0dd890_0;  alias, 1 drivers
E_000001ca6e02c830 .event posedge, v000001ca6e0a2e60_0, v000001ca6e0cf8e0_0;
S_000001ca6e0b0f60 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001ca6de896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001ca6e0fd3d0 .functor AND 32, v000001ca6e0cfca0_0, L_000001ca6e154090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0fd440 .functor NOT 1, v000001ca6e0cf480_0, C4<0>, C4<0>, C4<0>;
L_000001ca6e0fd4b0 .functor AND 32, v000001ca6e0cf160_0, L_000001ca6e153f50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca6e0fd520 .functor OR 32, L_000001ca6e0fd3d0, L_000001ca6e0fd4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6e0cd9a0_0 .net "Write_Data_RegFile", 31 0, L_000001ca6e0fd520;  alias, 1 drivers
v000001ca6e0cda40_0 .net *"_ivl_0", 31 0, L_000001ca6e154090;  1 drivers
v000001ca6e0cdae0_0 .net *"_ivl_2", 31 0, L_000001ca6e0fd3d0;  1 drivers
v000001ca6e0cdb80_0 .net *"_ivl_4", 0 0, L_000001ca6e0fd440;  1 drivers
v000001ca6e0cdc20_0 .net *"_ivl_6", 31 0, L_000001ca6e153f50;  1 drivers
v000001ca6e0d0ec0_0 .net *"_ivl_8", 31 0, L_000001ca6e0fd4b0;  1 drivers
v000001ca6e0d1280_0 .net "alu_out", 31 0, v000001ca6e0cf160_0;  alias, 1 drivers
v000001ca6e0cff20_0 .net "mem_out", 31 0, v000001ca6e0cfca0_0;  alias, 1 drivers
v000001ca6e0d11e0_0 .net "mem_read", 0 0, v000001ca6e0cf480_0;  alias, 1 drivers
LS_000001ca6e154090_0_0 .concat [ 1 1 1 1], v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0;
LS_000001ca6e154090_0_4 .concat [ 1 1 1 1], v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0;
LS_000001ca6e154090_0_8 .concat [ 1 1 1 1], v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0;
LS_000001ca6e154090_0_12 .concat [ 1 1 1 1], v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0;
LS_000001ca6e154090_0_16 .concat [ 1 1 1 1], v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0;
LS_000001ca6e154090_0_20 .concat [ 1 1 1 1], v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0;
LS_000001ca6e154090_0_24 .concat [ 1 1 1 1], v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0;
LS_000001ca6e154090_0_28 .concat [ 1 1 1 1], v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0, v000001ca6e0cf480_0;
LS_000001ca6e154090_1_0 .concat [ 4 4 4 4], LS_000001ca6e154090_0_0, LS_000001ca6e154090_0_4, LS_000001ca6e154090_0_8, LS_000001ca6e154090_0_12;
LS_000001ca6e154090_1_4 .concat [ 4 4 4 4], LS_000001ca6e154090_0_16, LS_000001ca6e154090_0_20, LS_000001ca6e154090_0_24, LS_000001ca6e154090_0_28;
L_000001ca6e154090 .concat [ 16 16 0 0], LS_000001ca6e154090_1_0, LS_000001ca6e154090_1_4;
LS_000001ca6e153f50_0_0 .concat [ 1 1 1 1], L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440;
LS_000001ca6e153f50_0_4 .concat [ 1 1 1 1], L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440;
LS_000001ca6e153f50_0_8 .concat [ 1 1 1 1], L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440;
LS_000001ca6e153f50_0_12 .concat [ 1 1 1 1], L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440;
LS_000001ca6e153f50_0_16 .concat [ 1 1 1 1], L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440;
LS_000001ca6e153f50_0_20 .concat [ 1 1 1 1], L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440;
LS_000001ca6e153f50_0_24 .concat [ 1 1 1 1], L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440;
LS_000001ca6e153f50_0_28 .concat [ 1 1 1 1], L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440, L_000001ca6e0fd440;
LS_000001ca6e153f50_1_0 .concat [ 4 4 4 4], LS_000001ca6e153f50_0_0, LS_000001ca6e153f50_0_4, LS_000001ca6e153f50_0_8, LS_000001ca6e153f50_0_12;
LS_000001ca6e153f50_1_4 .concat [ 4 4 4 4], LS_000001ca6e153f50_0_16, LS_000001ca6e153f50_0_20, LS_000001ca6e153f50_0_24, LS_000001ca6e153f50_0_28;
L_000001ca6e153f50 .concat [ 16 16 0 0], LS_000001ca6e153f50_1_0, LS_000001ca6e153f50_1_4;
    .scope S_000001ca6e0b1410;
T_0 ;
    %wait E_000001ca6e02adf0;
    %load/vec4 v000001ca6e0cc6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ca6e0cc960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ca6e0cb060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ca6e0cd180_0;
    %assign/vec4 v000001ca6e0cc960_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ca6e0b1280;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca6e0cd360_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001ca6e0cd360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ca6e0cd360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %load/vec4 v000001ca6e0cd360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca6e0cd360_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cd5e0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001ca6e0b0dd0;
T_2 ;
    %wait E_000001ca6e02c230;
    %load/vec4 v000001ca6e0cc500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0bb2d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0bb230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0cc640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0cafc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0cc8c0_0, 0;
    %assign/vec4 v000001ca6e0ccbe0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ca6e0cb600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001ca6e0ccf00_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0bb2d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0bb230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0cc640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0cafc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0cc8c0_0, 0;
    %assign/vec4 v000001ca6e0ccbe0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001ca6e0cb600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001ca6e0cc780_0;
    %assign/vec4 v000001ca6e0bb230_0, 0;
    %load/vec4 v000001ca6e0cb920_0;
    %assign/vec4 v000001ca6e0bb2d0_0, 0;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ca6e0cafc0_0, 0;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca6e0ccbe0_0, 4, 5;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca6e0ccbe0_0, 4, 5;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001ca6e0cc8c0_0, 0;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001ca6e0cc640_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001ca6e0cc640_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001ca6e0cc780_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ca6e0cc640_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ca6e0b1a50;
T_3 ;
    %wait E_000001ca6e02adf0;
    %load/vec4 v000001ca6e0b80d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca6e0b6ff0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001ca6e0b6ff0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ca6e0b6ff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0b7130, 0, 4;
    %load/vec4 v000001ca6e0b6ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca6e0b6ff0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ca6e0b8030_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001ca6e0b6d70_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001ca6e0b7e50_0;
    %load/vec4 v000001ca6e0b8030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0b7130, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0b7130, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ca6e0b1a50;
T_4 ;
    %wait E_000001ca6e02c2f0;
    %load/vec4 v000001ca6e0b8030_0;
    %load/vec4 v000001ca6e0b6a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001ca6e0b8030_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001ca6e0b6d70_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ca6e0b7e50_0;
    %assign/vec4 v000001ca6e0b6910_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ca6e0b6a50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ca6e0b7130, 4;
    %assign/vec4 v000001ca6e0b6910_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ca6e0b1a50;
T_5 ;
    %wait E_000001ca6e02c2f0;
    %load/vec4 v000001ca6e0b8030_0;
    %load/vec4 v000001ca6e0b6cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001ca6e0b8030_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001ca6e0b6d70_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ca6e0b7e50_0;
    %assign/vec4 v000001ca6e0b7a90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ca6e0b6cd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ca6e0b7130, 4;
    %assign/vec4 v000001ca6e0b7a90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ca6e0b1a50;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001ca6e0b0600;
    %jmp t_0;
    .scope S_000001ca6e0b0600;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca6e0b6c30_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ca6e0b6c30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001ca6e0b6c30_0;
    %ix/getv/s 4, v000001ca6e0b6c30_0;
    %load/vec4a v000001ca6e0b7130, 4;
    %ix/getv/s 4, v000001ca6e0b6c30_0;
    %load/vec4a v000001ca6e0b7130, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ca6e0b6c30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca6e0b6c30_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001ca6e0b1a50;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001ca6e0b10f0;
T_7 ;
    %wait E_000001ca6e02c7f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca6e0b8f30_0, 0, 32;
    %load/vec4 v000001ca6e0b79f0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ca6e0b79f0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ca6e0b7d10_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ca6e0b8f30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ca6e0b79f0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ca6e0b79f0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ca6e0b79f0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ca6e0b7d10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ca6e0b8f30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001ca6e0b7d10_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001ca6e0b7d10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ca6e0b8f30_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ca6e0b18c0;
T_8 ;
    %wait E_000001ca6e02adf0;
    %load/vec4 v000001ca6e0bbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca6e0bb870_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ca6e0bd990_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ca6e0bd990_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001ca6e0bb870_0;
    %load/vec4 v000001ca6e0bc6d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ca6e0bb870_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca6e0bb870_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ca6e0bb870_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ca6e0bb870_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ca6e0bb870_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ca6e0bb870_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ca6e0b18c0;
T_9 ;
    %wait E_000001ca6e02adf0;
    %load/vec4 v000001ca6e0bbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0bde90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ca6e0bc4f0_0;
    %assign/vec4 v000001ca6e0bde90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ca6e0affc0;
T_10 ;
    %wait E_000001ca6e02c8b0;
    %load/vec4 v000001ca6e0be430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6e0be390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6e0be250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0be2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6e0bd670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6e0bc090_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ca6e0bd350_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001ca6e0bd530_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001ca6e0bd7b0_0;
    %load/vec4 v000001ca6e0bd490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001ca6e0bdad0_0;
    %load/vec4 v000001ca6e0bd490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001ca6e0bd5d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001ca6e0bd8f0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001ca6e0bd7b0_0;
    %load/vec4 v000001ca6e0bbf50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001ca6e0bdad0_0;
    %load/vec4 v000001ca6e0bbf50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0be390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0be250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0be2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6e0bd670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0bc090_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001ca6e0bd710_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0be390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6e0be250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6e0be2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0bd670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0bc090_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6e0be390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6e0be250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0be2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0bd670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0bc090_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ca6e0afe30;
T_11 ;
    %wait E_000001ca6e02ad70;
    %load/vec4 v000001ca6e0b3160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b4ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b4d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b5500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b46a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b4b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b5b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b4f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b4ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b5820_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b5780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b51e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b5140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b4920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b58c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b56e0_0, 0;
    %assign/vec4 v000001ca6e0b4740_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ca6e0b3660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ca6e0b2580_0;
    %assign/vec4 v000001ca6e0b4740_0, 0;
    %load/vec4 v000001ca6e0b1cc0_0;
    %assign/vec4 v000001ca6e0b56e0_0, 0;
    %load/vec4 v000001ca6e0b2120_0;
    %assign/vec4 v000001ca6e0b58c0_0, 0;
    %load/vec4 v000001ca6e0b3e80_0;
    %assign/vec4 v000001ca6e0b4920_0, 0;
    %load/vec4 v000001ca6e0b3d40_0;
    %assign/vec4 v000001ca6e0b5140_0, 0;
    %load/vec4 v000001ca6e0b30c0_0;
    %assign/vec4 v000001ca6e0b51e0_0, 0;
    %load/vec4 v000001ca6e0b1d60_0;
    %assign/vec4 v000001ca6e0b5780_0, 0;
    %load/vec4 v000001ca6e0b3c00_0;
    %assign/vec4 v000001ca6e0b5820_0, 0;
    %load/vec4 v000001ca6e0b3200_0;
    %assign/vec4 v000001ca6e0b4ec0_0, 0;
    %load/vec4 v000001ca6e0b26c0_0;
    %assign/vec4 v000001ca6e0b4f60_0, 0;
    %load/vec4 v000001ca6e0b3de0_0;
    %assign/vec4 v000001ca6e0b5b40_0, 0;
    %load/vec4 v000001ca6e0b2e40_0;
    %assign/vec4 v000001ca6e0b4b00_0, 0;
    %load/vec4 v000001ca6e0b4420_0;
    %assign/vec4 v000001ca6e0b46a0_0, 0;
    %load/vec4 v000001ca6e0b3020_0;
    %assign/vec4 v000001ca6e0b44c0_0, 0;
    %load/vec4 v000001ca6e0b2440_0;
    %assign/vec4 v000001ca6e0b5500_0, 0;
    %load/vec4 v000001ca6e0b21c0_0;
    %assign/vec4 v000001ca6e0b4d80_0, 0;
    %load/vec4 v000001ca6e0b3340_0;
    %assign/vec4 v000001ca6e0b55a0_0, 0;
    %load/vec4 v000001ca6e0b2da0_0;
    %assign/vec4 v000001ca6e0b5280_0, 0;
    %load/vec4 v000001ca6e0b2300_0;
    %assign/vec4 v000001ca6e0b4ce0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b4ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b4d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b5500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b46a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b4b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b5b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b4f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b4ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b5820_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b5780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b51e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b5140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b4920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b58c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b56e0_0, 0;
    %assign/vec4 v000001ca6e0b4740_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ca6e0b0150;
T_12 ;
    %wait E_000001ca6e02aa30;
    %load/vec4 v000001ca6e0bddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b3a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b4380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b3b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b2800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b2ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b2c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b2760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b38e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b2f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b3480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b3ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b42e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b3fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b3840_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b3980_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b4240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b4100_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ca6e0b3520_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b24e0_0, 0;
    %assign/vec4 v000001ca6e0b2d00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ca6e0bdcb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ca6e0b2620_0;
    %assign/vec4 v000001ca6e0b2d00_0, 0;
    %load/vec4 v000001ca6e0b35c0_0;
    %assign/vec4 v000001ca6e0b24e0_0, 0;
    %load/vec4 v000001ca6e0b1fe0_0;
    %assign/vec4 v000001ca6e0b3520_0, 0;
    %load/vec4 v000001ca6e0b41a0_0;
    %assign/vec4 v000001ca6e0b4100_0, 0;
    %load/vec4 v000001ca6e0b2260_0;
    %assign/vec4 v000001ca6e0b4240_0, 0;
    %load/vec4 v000001ca6e0b2940_0;
    %assign/vec4 v000001ca6e0b3980_0, 0;
    %load/vec4 v000001ca6e0b23a0_0;
    %assign/vec4 v000001ca6e0b3840_0, 0;
    %load/vec4 v000001ca6e0b4060_0;
    %assign/vec4 v000001ca6e0b3fc0_0, 0;
    %load/vec4 v000001ca6e0b28a0_0;
    %assign/vec4 v000001ca6e0b42e0_0, 0;
    %load/vec4 v000001ca6e0b2080_0;
    %assign/vec4 v000001ca6e0b3ca0_0, 0;
    %load/vec4 v000001ca6e0b29e0_0;
    %assign/vec4 v000001ca6e0b3480_0, 0;
    %load/vec4 v000001ca6e0b3700_0;
    %assign/vec4 v000001ca6e0b2f80_0, 0;
    %load/vec4 v000001ca6e0b33e0_0;
    %assign/vec4 v000001ca6e0b38e0_0, 0;
    %load/vec4 v000001ca6e0b3f20_0;
    %assign/vec4 v000001ca6e0b3ac0_0, 0;
    %load/vec4 v000001ca6e0b1ea0_0;
    %assign/vec4 v000001ca6e0b2760_0, 0;
    %load/vec4 v000001ca6e0b1f40_0;
    %assign/vec4 v000001ca6e0b2c60_0, 0;
    %load/vec4 v000001ca6e0b2bc0_0;
    %assign/vec4 v000001ca6e0b2ee0_0, 0;
    %load/vec4 v000001ca6e0b2b20_0;
    %assign/vec4 v000001ca6e0b2800_0, 0;
    %load/vec4 v000001ca6e0b1e00_0;
    %assign/vec4 v000001ca6e0b3b60_0, 0;
    %load/vec4 v000001ca6e0b32a0_0;
    %assign/vec4 v000001ca6e0b4380_0, 0;
    %load/vec4 v000001ca6e0b37a0_0;
    %assign/vec4 v000001ca6e0b3a20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b3a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b4380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b3b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b2800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b2ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b2c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b2760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b38e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b2f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b3480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0b3ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b42e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b3fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b3840_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b3980_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b4240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0b4100_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ca6e0b3520_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0b24e0_0, 0;
    %assign/vec4 v000001ca6e0b2d00_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ca6deb3170;
T_13 ;
    %wait E_000001ca6e02ad30;
    %load/vec4 v000001ca6e0a8b30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ca6e0a89f0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ca6de69c60;
T_14 ;
    %wait E_000001ca6e02b7b0;
    %load/vec4 v000001ca6e0a81d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001ca6e0a8270_0;
    %pad/u 33;
    %load/vec4 v000001ca6e0a6790_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0a88b0_0, 0;
    %assign/vec4 v000001ca6e0a83b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001ca6e0a8270_0;
    %pad/u 33;
    %load/vec4 v000001ca6e0a6790_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0a88b0_0, 0;
    %assign/vec4 v000001ca6e0a83b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001ca6e0a8270_0;
    %pad/u 33;
    %load/vec4 v000001ca6e0a6790_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0a88b0_0, 0;
    %assign/vec4 v000001ca6e0a83b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001ca6e0a8270_0;
    %pad/u 33;
    %load/vec4 v000001ca6e0a6790_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0a88b0_0, 0;
    %assign/vec4 v000001ca6e0a83b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001ca6e0a8270_0;
    %pad/u 33;
    %load/vec4 v000001ca6e0a6790_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0a88b0_0, 0;
    %assign/vec4 v000001ca6e0a83b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001ca6e0a8270_0;
    %pad/u 33;
    %load/vec4 v000001ca6e0a6790_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0a88b0_0, 0;
    %assign/vec4 v000001ca6e0a83b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001ca6e0a6790_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001ca6e0a83b0_0;
    %load/vec4 v000001ca6e0a6790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ca6e0a8270_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ca6e0a6790_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001ca6e0a6790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001ca6e0a83b0_0, 0;
    %load/vec4 v000001ca6e0a8270_0;
    %ix/getv 4, v000001ca6e0a6790_0;
    %shiftl 4;
    %assign/vec4 v000001ca6e0a88b0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001ca6e0a6790_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001ca6e0a83b0_0;
    %load/vec4 v000001ca6e0a6790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ca6e0a8270_0;
    %load/vec4 v000001ca6e0a6790_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001ca6e0a6790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001ca6e0a83b0_0, 0;
    %load/vec4 v000001ca6e0a8270_0;
    %ix/getv 4, v000001ca6e0a6790_0;
    %shiftr 4;
    %assign/vec4 v000001ca6e0a88b0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0a83b0_0, 0;
    %load/vec4 v000001ca6e0a8270_0;
    %load/vec4 v000001ca6e0a6790_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001ca6e0a88b0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6e0a83b0_0, 0;
    %load/vec4 v000001ca6e0a6790_0;
    %load/vec4 v000001ca6e0a8270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001ca6e0a88b0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ca6de46190;
T_15 ;
    %wait E_000001ca6e02b1b0;
    %load/vec4 v000001ca6e0a2e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0a2780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0a2b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0a2aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0a35e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ca6e0a4120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0a26e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0a2dc0_0, 0;
    %assign/vec4 v000001ca6e0a3040_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ca6dfc5f10_0;
    %assign/vec4 v000001ca6e0a3040_0, 0;
    %load/vec4 v000001ca6e0a2640_0;
    %assign/vec4 v000001ca6e0a2dc0_0, 0;
    %load/vec4 v000001ca6e0a25a0_0;
    %assign/vec4 v000001ca6e0a26e0_0, 0;
    %load/vec4 v000001ca6dfae240_0;
    %assign/vec4 v000001ca6e0a4120_0, 0;
    %load/vec4 v000001ca6dfc65f0_0;
    %assign/vec4 v000001ca6e0a35e0_0, 0;
    %load/vec4 v000001ca6dfae100_0;
    %assign/vec4 v000001ca6e0a2aa0_0, 0;
    %load/vec4 v000001ca6e0a2be0_0;
    %assign/vec4 v000001ca6e0a2b40_0, 0;
    %load/vec4 v000001ca6e0a48a0_0;
    %assign/vec4 v000001ca6e0a2780_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ca6e0afca0;
T_16 ;
    %wait E_000001ca6e02c2f0;
    %load/vec4 v000001ca6e0cfa20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001ca6e0cde00_0;
    %load/vec4 v000001ca6e0ce260_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cf5c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ca6e0afca0;
T_17 ;
    %wait E_000001ca6e02c2f0;
    %load/vec4 v000001ca6e0ce260_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ca6e0cf5c0, 4;
    %assign/vec4 v000001ca6e0cf7a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ca6e0afca0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca6e0cf2a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001ca6e0cf2a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ca6e0cf2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6e0cf5c0, 0, 4;
    %load/vec4 v000001ca6e0cf2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca6e0cf2a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001ca6e0afca0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca6e0cf2a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001ca6e0cf2a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001ca6e0cf2a0_0;
    %load/vec4a v000001ca6e0cf5c0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001ca6e0cf2a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ca6e0cf2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca6e0cf2a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001ca6e0b1730;
T_20 ;
    %wait E_000001ca6e02c830;
    %load/vec4 v000001ca6e0cd900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0cf840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0cfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0cdd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6e0cf480_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ca6e0cf200_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ca6e0cfca0_0, 0;
    %assign/vec4 v000001ca6e0cf160_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ca6e0cf340_0;
    %assign/vec4 v000001ca6e0cf160_0, 0;
    %load/vec4 v000001ca6e0cee40_0;
    %assign/vec4 v000001ca6e0cfca0_0, 0;
    %load/vec4 v000001ca6e0cf660_0;
    %assign/vec4 v000001ca6e0cf480_0, 0;
    %load/vec4 v000001ca6e0cd720_0;
    %assign/vec4 v000001ca6e0cf200_0, 0;
    %load/vec4 v000001ca6e0cf0c0_0;
    %assign/vec4 v000001ca6e0cdd60_0, 0;
    %load/vec4 v000001ca6e0cfb60_0;
    %assign/vec4 v000001ca6e0cf840_0, 0;
    %load/vec4 v000001ca6e0ceee0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001ca6e0cfd40_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ca6de896a0;
T_21 ;
    %wait E_000001ca6e02b4b0;
    %load/vec4 v000001ca6e0ddf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca6e0dfa50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ca6e0dfa50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ca6e0dfa50_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ca6de79f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca6e0dd6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca6e0dd890_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001ca6de79f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001ca6e0dd6b0_0;
    %inv;
    %assign/vec4 v000001ca6e0dd6b0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ca6de79f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca6e0dd890_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca6e0dd890_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001ca6e0de3d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
