
*** Running vivado
    with args -log CAN_RX_module.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CAN_RX_module.tcl -notrace



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Nov 12 17:00:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source CAN_RX_module.tcl -notrace
Command: link_design -top CAN_RX_module -part xc7a50tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 704.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 794.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 857.582 ; gain = 33.512

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dc1fc874

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1400.070 ; gain = 542.488

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: dc1fc874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.820 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: dc1fc874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1830.820 ; gain = 0.000
Phase 1 Initialization | Checksum: dc1fc874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1830.820 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: dc1fc874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1830.820 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: dc1fc874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1830.820 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: dc1fc874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1830.820 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: dc1fc874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1830.820 ; gain = 0.000
Retarget | Checksum: dc1fc874
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: dc1fc874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1830.820 ; gain = 0.000
Constant propagation | Checksum: dc1fc874
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.820 ; gain = 0.000
Phase 5 Sweep | Checksum: 1ade5a482

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1830.820 ; gain = 0.000
Sweep | Checksum: 1ade5a482
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ade5a482

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1830.820 ; gain = 0.000
BUFG optimization | Checksum: 1ade5a482
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ade5a482

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1830.820 ; gain = 0.000
Shift Register Optimization | Checksum: 1ade5a482
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1ade5a482

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1830.820 ; gain = 0.000
Post Processing Netlist | Checksum: 1ade5a482
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 110bc997a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1830.820 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1830.820 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 110bc997a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1830.820 ; gain = 0.000
Phase 9 Finalization | Checksum: 110bc997a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1830.820 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 110bc997a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1830.820 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 110bc997a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1830.820 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 110bc997a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.820 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.820 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 110bc997a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.820 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1830.820 ; gain = 1006.750
INFO: [Vivado 12-24828] Executing command : report_drc -file CAN_RX_module_drc_opted.rpt -pb CAN_RX_module_drc_opted.pb -rpx CAN_RX_module_drc_opted.rpx
Command: report_drc -file CAN_RX_module_drc_opted.rpt -pb CAN_RX_module_drc_opted.pb -rpx CAN_RX_module_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/croci/CAN/CAN.runs/impl_1/CAN_RX_module_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1830.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/croci/CAN/CAN.runs/impl_1/CAN_RX_module_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.820 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3ff92080

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.820 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 140 I/O ports
 while the target  device: 7a50t package: cpg236, contains only 106 available user I/O. The target device has 106 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-68] Instance ack_slot_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance clock_IBUF_BUFG_inst (BUFG) is not placed
ERROR: [Place 30-68] Instance clock_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance err_frame_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[100]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[101]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[102]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[103]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[104]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[105]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[106]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[107]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[18]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[19]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[20]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[21]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[22]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[23]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[24]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[25]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[26]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[27]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[28]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[29]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[30]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[31]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[32]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[33]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[34]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[35]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[36]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[37]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[38]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[39]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[40]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[41]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[42]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[43]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[44]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[45]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[46]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[47]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[48]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[49]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[50]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[51]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[52]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[53]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[54]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[55]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[56]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[57]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[58]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[59]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[60]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[61]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[62]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[63]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[64]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[65]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[66]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[67]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[68]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[69]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[70]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[71]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[72]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[73]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[74]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[75]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[76]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[77]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[78]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[79]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[80]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[81]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[82]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[83]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[84]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[85]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[86]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[87]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[88]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance frame_OBUF[89]_inst (OBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e27694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1830.820 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17e27694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1830.820 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 17e27694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1830.820 ; gain = 0.000
44 Infos, 0 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Nov 12 17:00:40 2025...
