[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BeginKeywords/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 19
LIB: work
FILE: ${SURELOG_DIR}/tests/BeginKeywords/top.v
n<> u<18> t<Top_level_rule> c<1> l<8:1> el<15:3>
  n<> u<1> t<Null_rule> p<18> s<17> l<8:1> el<8:1>
  n<> u<17> t<Source_text> p<18> c<16> l<8:1> el<10:10>
    n<> u<16> t<Description> p<17> c<15> l<8:1> el<10:10>
      n<> u<15> t<Module_declaration> p<16> c<5> l<8:1> el<10:10>
        n<> u<5> t<Module_nonansi_header> p<15> c<2> s<13> l<8:1> el<8:16>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<8:1> el<8:7>
          n<b_kw2> u<3> t<StringConst> p<5> s<4> l<8:8> el<8:13>
          n<> u<4> t<List_of_ports> p<5> l<8:13> el<8:15>
        n<> u<13> t<Module_item> p<15> c<12> s<14> l<9:1> el<9:11>
          n<> u<12> t<Port_declaration> p<13> c<11> l<9:1> el<9:10>
            n<> u<11> t<Interface_port_declaration> p<12> c<7> l<9:1> el<9:10>
              n<logic> u<7> t<Interface_identifier> p<11> c<6> s<10> l<9:1> el<9:6>
                n<logic> u<6> t<StringConst> p<7> l<9:1> el<9:6>
              n<> u<10> t<List_of_interface_identifiers> p<11> c<9> l<9:7> el<9:10>
                n<clk> u<9> t<Interface_identifier> p<10> c<8> l<9:7> el<9:10>
                  n<clk> u<8> t<StringConst> p<9> l<9:7> el<9:10>
        n<> u<14> t<ENDMODULE> p<15> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BeginKeywords/top.v:8:1: No timescale set for "b_kw2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BeginKeywords/top.v:8:1: Compile module "work@b_kw2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 1
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BeginKeywords/slpp_all/surelog.uhdm ...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
