// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

#include "vtss_ocelot_cil.h"

// Avoid Lint Warning 572: Excessive shift value (precision 1 shifted right by
// 2), which occurs in this file because (t) - VTSS_IO_ORIGIN1_OFFSET == 0 for t
// = VTSS_TO_CFG (i.e. ICPU_CFG), and 0 >> 2 gives a lint warning.
/*lint --e{572} */
#if defined(VTSS_ARCH_OCELOT)

static vtss_rc srvl_wr_indirect(vtss_state_t *vtss_state, u32 addr, u32 value);
static vtss_rc srvl_rd_indirect(vtss_state_t *vtss_state, u32 addr, u32 *value);

vtss_rc (*vtss_srvl_wr)(vtss_state_t *vtss_state,
                        u32           addr,
                        u32           value) = srvl_wr_indirect;
vtss_rc (*vtss_srvl_rd)(vtss_state_t *vtss_state,
                        u32           addr,
                        u32          *value) = srvl_rd_indirect;

/* Read target register using current CPU interface */
static inline vtss_rc srvl_rd_direct(vtss_state_t *vtss_state,
                                     u32           reg,
                                     u32          *value)
{
    return vtss_state->init_conf.reg_read(0, reg, value);
}

/* Write target register using current CPU interface */
static inline vtss_rc srvl_wr_direct(vtss_state_t *vtss_state,
                                     u32           reg,
                                     u32           value)
{
    return vtss_state->init_conf.reg_write(0, reg, value);
}

static inline BOOL srvl_reg_directly_accessible(vtss_state_t *vtss_state,
                                                u32           addr)
{
    /* Using SPI, VCoreIII registers require indirect access.
     * Otherwise, all registers are directly accessible.
     */
    return vtss_state->init_conf.spi_bus
               ? (addr >=
                  ((VTSS_IO_ORIGIN2_OFFSET - VTSS_IO_ORIGIN1_OFFSET) >> 2))
               : TRUE;
}

/* Read or write register indirectly */
static vtss_rc srvl_reg_indirect_access(vtss_state_t *vtss_state,
                                        u32           addr,
                                        u32          *value,
                                        BOOL          is_write)
{
    /* The following access must be executed atomically, and since this function
     * may be called without the API lock taken, we have to disable the scheduler
     */
    /*lint --e{529} */ // Avoid "Symbol 'flags' not subsequently referenced"
                       // Lint warning
    VTSS_OS_SCHEDULER_FLAGS flags = 0;
    u32                     ctrl;
    vtss_rc                 result;

    /* The @addr is an address suitable for the read or write callout function
     * installed by the application, i.e. it's a 32-bit address suitable for
     * presentation on a PI address bus, i.e. it's not suitable for presentation
     * on the VCore-III shared bus. In order to make it suitable for
     * presentation on the VCore-III shared bus, it must be made an 8-bit
     * address, so we multiply by 4, and it must be offset by the base address
     * of the switch core registers, so we add VTSS_IO_ORIGIN1_OFFSET.
     */
    addr <<= 2;
    addr += VTSS_IO_ORIGIN1_OFFSET;

    VTSS_OS_SCHEDULER_LOCK(flags);

    if ((result = vtss_srvl_wr(vtss_state, VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_ADDR,
                               addr)) != VTSS_RC_OK) {
        goto do_exit;
    }
    if (is_write) {
        if ((result =
                 vtss_srvl_wr(vtss_state, VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_DATA,
                              *value)) != VTSS_RC_OK) {
            goto do_exit;
        }
        // Wait for operation to complete
        do {
            if ((result = vtss_srvl_rd(vtss_state,
                                       VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL,
                                       &ctrl)) != VTSS_RC_OK) {
                goto do_exit;
            }
        } while (ctrl & VTSS_F_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_BUSY);
    } else {
        // Dummy read to initiate access
        if ((result =
                 vtss_srvl_rd(vtss_state, VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_DATA,
                              value)) != VTSS_RC_OK) {
            goto do_exit;
        }
        // Wait for operation to complete
        do {
            if ((result = vtss_srvl_rd(vtss_state,
                                       VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL,
                                       &ctrl)) != VTSS_RC_OK) {
                goto do_exit;
            }
        } while (ctrl & VTSS_F_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_BUSY);
        if ((result =
                 vtss_srvl_rd(vtss_state, VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_DATA,
                              value)) != VTSS_RC_OK) {
            goto do_exit;
        }
    }

do_exit:
    VTSS_OS_SCHEDULER_UNLOCK(flags);
    return result;
}

/* Read target register using current CPU interface */
static vtss_rc srvl_rd_indirect(vtss_state_t *vtss_state, u32 reg, u32 *value)
{
    if (srvl_reg_directly_accessible(vtss_state, reg)) {
        return vtss_state->init_conf.reg_read(0, reg, value);
    } else {
        return srvl_reg_indirect_access(vtss_state, reg, value, FALSE);
    }
}

/* Write target register using current CPU interface */
static vtss_rc srvl_wr_indirect(vtss_state_t *vtss_state, u32 reg, u32 value)
{
    if (srvl_reg_directly_accessible(vtss_state, reg)) {
        return vtss_state->init_conf.reg_write(0, reg, value);
    } else {
        return srvl_reg_indirect_access(vtss_state, reg, &value, TRUE);
    }
}

/* Read-modify-write target register using current CPU interface */
vtss_rc vtss_srvl_wrm(vtss_state_t *vtss_state, u32 reg, u32 value, u32 mask)
{
    vtss_rc rc;
    u32     val;

    if ((rc = vtss_srvl_rd(vtss_state, reg, &val)) == VTSS_RC_OK) {
        val = ((val & ~mask) | (value & mask));
        rc = vtss_srvl_wr(vtss_state, reg, val);
    }
    return rc;
}

/* ================================================================= *
 *  Utility functions
 * ================================================================= */

u32 vtss_srvl_port_mask(vtss_state_t *vtss_state, const BOOL member[])
{
    vtss_port_no_t port_no;
    u32            port, mask = 0;

    for (port_no = VTSS_PORT_NO_START; port_no < vtss_state->port_count;
         port_no++) {
        if (member[port_no]) {
            port = VTSS_CHIP_PORT(port_no);
            mask |= VTSS_BIT(port);
        }
    }
    return mask;
}

vtss_rc vtss_srvl_counter_update(vtss_state_t        *vtss_state,
                                 u32                 *addr,
                                 vtss_chip_counter_t *counter,
                                 BOOL                 clear)
{
    u32 value;

    SRVL_RD(VTSS_SYS_STAT_CNT(*addr), &value);
    *addr = (*addr + 1); /* Next counter address */
    vtss_cmn_counter_32_update(value, counter, clear);

    return VTSS_RC_OK;
}

/* ================================================================= *
 *  Debug print utility functions
 * ================================================================= */

void vtss_srvl_debug_print_port_header(vtss_state_t *vtss_state,
                                       lmu_ss_t     *ss,
                                       const char   *txt)
{
    vtss_debug_print_port_header(vtss_state, ss, txt, VTSS_CHIP_PORTS + 1, 1);
}

void vtss_srvl_debug_print_mask(lmu_ss_t *ss, u32 mask)
{
    u32 port;

    for (port = 0; port <= VTSS_CHIP_PORTS; port++) {
        pr("%s%s", port == 0 || (port & 7) ? "" : ".",
           ((1 << port) & mask) ? "1" : "0");
    }
    pr("  0x%08x\n", mask);
}

void vtss_srvl_debug_reg_header(lmu_ss_t *ss, const char *name)
{
    char buf[64];

    VTSS_SPRINTF(buf, "%-32s  Tgt   Addr  ", name);
    vtss_debug_print_reg_header(ss, buf);
}

void vtss_srvl_debug_reg(vtss_state_t *vtss_state,
                         lmu_ss_t     *ss,
                         u32           addr,
                         const char   *name)
{
    u32  value;
    char buf[200];

    if (vtss_srvl_rd(vtss_state, addr, &value) == VTSS_RC_OK) {
        VTSS_SPRINTF(buf, "%-32s  0x%02x  0x%04x", name, (addr >> 14) & 0x3f,
                     addr & 0x3fff);
        vtss_debug_print_reg(ss, buf, value);
    }
}

void vtss_srvl_debug_reg_inst(vtss_state_t *vtss_state,
                              lmu_ss_t     *ss,
                              u32           addr,
                              u32           i,
                              const char   *name)
{
    char buf[64];

    VTSS_SPRINTF(buf, "%s_%u", name, i);
    vtss_srvl_debug_reg(vtss_state, ss, addr, buf);
}

void vtss_srvl_debug_cnt(lmu_ss_t            *ss,
                         const char          *col1,
                         const char          *col2,
                         vtss_chip_counter_t *c1,
                         vtss_chip_counter_t *c2)
{
    char buf[80];

    if (col1 == NULL) {
        pr("%-41s", "");
    } else {
        VTSS_SPRINTF(buf, "rx_%s:", col1);
        pr("%-28s%10" PRIu64 "   ", buf, c1->prev);
    }
    if (col2 != NULL) {
        VTSS_SPRINTF(buf, "tx_%s:", VTSS_STRLEN(col2) ? col2 : col1);
        pr("%-28s%10" PRIu64, buf, c2 ? c2->prev : (u64)0);
    }
    pr("\n");
}

vtss_rc vtss_srvl_debug_isdx_list(vtss_state_t     *vtss_state,
                                  lmu_ss_t         *ss,
                                  vtss_sdx_entry_t *isdx_list,
                                  u32               id,
                                  BOOL             *header,
                                  BOOL              ece)
{
    vtss_sdx_entry_t *isdx;
    u32               value;

    for (isdx = isdx_list; isdx != NULL; isdx = isdx->next) {
        if (*header) {
            pr("ISDX  %s    Port  FORCE_ENA  ES0_ENA  SDLBI  VOE  ",
               ece ? "ECE ID" : "IFLOW");
            vtss_srvl_debug_print_port_header(vtss_state, ss, "");
            *header = 0;
        }
        SRVL_WR(VTSS_ANA_ANA_TABLES_ISDXTIDX,
                VTSS_F_ANA_ANA_TABLES_ISDXTIDX_ISDX_INDEX(isdx->sdx));
        SRVL_WR(VTSS_ANA_ANA_TABLES_ISDXACCESS,
                VTSS_F_ANA_ANA_TABLES_ISDXACCESS_ISDX_TBL_CMD(ISDX_CMD_READ));
        VTSS_RC(srvl_isdx_table_idle(vtss_state));
        SRVL_RD(VTSS_ANA_ANA_TABLES_ISDXTIDX, &value);
        pr("%-6u%-10X", isdx->sdx, id);
        if (isdx->port_no < vtss_state->port_count)
            pr("%-6u", VTSS_CHIP_PORT(isdx->port_no));
        else
            pr("%-6s", isdx->port_no == VTSS_PORT_NO_CPU ? "CPU" : "?");
        pr("%-11u%-9u%-7u",
           value & VTSS_F_ANA_ANA_TABLES_ISDXTIDX_ISDX_FORCE_ENA ? 1 : 0,
           value & VTSS_F_ANA_ANA_TABLES_ISDXTIDX_ISDX_ES0_KEY_ENA ? 1 : 0,
           VTSS_X_ANA_ANA_TABLES_ISDXTIDX_ISDX_SDLBI(value));

        SRVL_RD(VTSS_ANA_IPT_OAM_MEP_CFG(isdx->sdx), &value);
        if (value & VTSS_F_ANA_IPT_OAM_MEP_CFG_MEP_IDX_ENA)
            pr("%-5u", VTSS_X_ANA_IPT_OAM_MEP_CFG_MEP_IDX(value));
        else
            pr("None ");

        SRVL_RD(VTSS_ANA_ANA_TABLES_ISDXACCESS, &value);
        vtss_srvl_debug_print_mask(
            ss, VTSS_X_ANA_ANA_TABLES_ISDXACCESS_ISDX_PORT_MASK(value));
    }
    return VTSS_RC_OK;
}

vtss_rc vtss_cil_debug_info_print(vtss_state_t                  *vtss_state,
                                  lmu_ss_t                      *ss,
                                  const vtss_debug_info_t *const info)
{
    VTSS_RC(vtss_srvl_misc_debug_print(vtss_state, ss, info));
    VTSS_RC(vtss_srvl_port_debug_print(vtss_state, ss, info));
    VTSS_RC(vtss_srvl_l2_debug_print(vtss_state, ss, info));
    VTSS_RC(vtss_srvl_vcap_debug_print(vtss_state, ss, info));
    VTSS_RC(vtss_srvl_qos_debug_print(vtss_state, ss, info));
    VTSS_RC(vtss_srvl_packet_debug_print(vtss_state, ss, info));
#if defined(VTSS_FEATURE_AFI_SWC)
    VTSS_RC(vtss_srvl_afi_debug_print(vtss_state, ss, info));
#endif /* VTSS_FEATURE_AFI_SWC */
#if defined(VTSS_FEATURE_TIMESTAMP)
    VTSS_RC(vtss_srvl_ts_debug_print(vtss_state, ss, info));
#endif /* VTSS_FEATURE_TIMESTAMP */
#if defined(VTSS_FEATURE_VOP)
    VTSS_RC(vtss_srvl_oam_debug_print(vtss_state, ss, info));
#endif /* VTSS_FEATURE_VOP */
    return VTSS_RC_OK;
}

vtss_rc vtss_srvl_init_groups(vtss_state_t *vtss_state, vtss_init_cmd_t cmd)
{
    /* Initialize ports */
    VTSS_RC(vtss_srvl_port_init(vtss_state, cmd));

    /* Initialize miscellaneous */
    VTSS_RC(vtss_srvl_misc_init(vtss_state, cmd));

    /* Initialize packet before L2 to ensure that VLAN table clear does not
     * break VRAP access */
    VTSS_RC(vtss_srvl_packet_init(vtss_state, cmd));

    /* Initialize L2 */
    VTSS_RC(vtss_srvl_l2_init(vtss_state, cmd));

    /* Initialize VCAP */
    VTSS_RC(vtss_srvl_vcap_init(vtss_state, cmd));

    /* Initialize QoS */
    VTSS_RC(vtss_srvl_qos_init(vtss_state, cmd));

#if defined(VTSS_FEATURE_TIMESTAMP)
    VTSS_RC(vtss_srvl_ts_init(vtss_state, cmd));
#endif /* VTSS_FEATURE_TIMESTAMP */

#if defined(VTSS_FEATURE_VOP)
    VTSS_RC(vtss_srvl_oam_init(vtss_state, cmd));
#endif

    return VTSS_RC_OK;
}

vtss_rc vtss_cil_port_map_set(vtss_state_t *vtss_state)
{
    /* Initialize function groups */
    return vtss_srvl_init_groups(vtss_state, VTSS_INIT_CMD_PORT_MAP);
}

#define SRVL_API_VERSION 1

vtss_rc vtss_cil_restart_conf_set(vtss_state_t *vtss_state)
{
    SRVL_WR(VTSS_DEVCPU_GCB_CHIP_REGS_GPR,
            vtss_cmn_restart_value_get(vtss_state));

    return VTSS_RC_OK;
}

static vtss_rc srvl_stop_prepare(vtss_state_t *vtss_state)

{
    int i;
    /* This will discard all CPU queue data */
    SRVL_WRM(VTSS_QSYS_SYSTEM_EXT_CPU_CFG,
             VTSS_F_QSYS_SYSTEM_EXT_CPU_CFG_EXT_CPU_PORT(VTSS_CHIP_PORT_CPU_1),
             VTSS_M_QSYS_SYSTEM_EXT_CPU_CFG_EXT_CPU_PORT);
    /* All queues redirect to "discard" port */
    SRVL_WRM_SET(VTSS_QSYS_SYSTEM_EXT_CPU_CFG,
                 VTSS_M_QSYS_SYSTEM_EXT_CPU_CFG_EXT_CPUQ_MSK); /* All queues */
    /* Rx disable all ports */
    for (i = 0; i < VTSS_CHIP_PORTS; i++) {
        u32 tgt = VTSS_TO_DEV(i);
        SRVL_WRM_CLR(VTSS_DEV_MAC_CFG_STATUS_MAC_ENA_CFG(tgt),
                     VTSS_F_DEV_MAC_CFG_STATUS_MAC_ENA_CFG_RX_ENA);
    }
    /* Allow to settle/drain */
    VTSS_MSLEEP(500);
    return VTSS_RC_OK;
}

static vtss_rc srvl_fdma_flush(vtss_state_t *vtss_state)
{
    int i, max_qframes = 16 * 1024; /* Max arbitrarily chosen */
    u32 val, dummy;

    /* Be sure to flush to avoid PCIe bus lock-up. And 2 times due to buffer
     * architecture */
    for (i = 0; i < max_qframes; i++) {
        SRVL_RD(VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INTR, &val);
        if (val & VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INTR_INTR_XTR_ANY_RDY) {
            SRVL_RD(VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_XTR(0),
                    &dummy); /* Dummy read */
            SRVL_WR(VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_XTR(4096 - 1),
                    VTSS_BIT(18)); /* Force abort current frame */
            VTSS_NSLEEP(1000);     /* 1usec */
            SRVL_RD(VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_XTR(4096 - 1),
                    &dummy); /* bring manual DMA manual logic into known state */
        } else {
            break;
        }
    }
    return i < max_qframes ? VTSS_RC_OK : VTSS_RC_ERROR;
}
static vtss_rc vtss_lc_pll5g_setup(vtss_state_t *vtss_state)
{
    /* Setup the 5G LC-PLLs incl restart */
    vtss_pll5g_setup_args_t pll5g_args;
    vtss_rc                 rc;

    rc = vtss_pll5g_setup_args_init(&pll5g_args);
    pll5g_args.f_ref_kHz = 125000;
    pll5g_args.chip_name = VTSS_PLL5G_CHIP_OCELOT;
    rc |= vtss_ocelot_pll5g_setup(vtss_state, pll5g_args);
    return rc;
}

vtss_rc vtss_cil_init_conf_set(vtss_state_t *vtss_state)
{
    u32 value, i;
    /*lint -esym(459, vtss_srvl_rd, vtss_srvl_wr) */

    VTSS_D("enter");

    /* Read chip ID to check CPU interface */
    VTSS_RC(vtss_srvl_chip_id_get(vtss_state, &vtss_state->misc.chip_id));
    VTSS_I("chip_id: 0x%04x, revision: 0x%04x",
           vtss_state->misc.chip_id.part_number,
           vtss_state->misc.chip_id.revision);

    /* Use SEMA1_OWNER to determine if using VCOREIII or PCIe */
    SRVL_WR(VTSS_DEVCPU_ORG_ORG_SEMA1, 0xFFFFFFFF); /* Release sema */
    SRVL_RD(VTSS_DEVCPU_ORG_ORG_SEMA1, &value);     /* Get sema */
    SRVL_RD(VTSS_DEVCPU_ORG_ORG_SEMA1_OWNER, &value);
    SRVL_WR(VTSS_DEVCPU_ORG_ORG_SEMA1, 0xFFFFFFFF); /* Release again */
    if (value == 0x01) {                            /* VCoreIII/PCIe */
        VTSS_I("Has VCoreIII/PCIe, Acessing registers directly");
        vtss_srvl_rd = srvl_rd_direct;
        vtss_srvl_wr = srvl_wr_direct;
    }

    /* Read VCore_cfg */
    /*lint -e(572) ... bogus warning */
    SRVL_RD(VTSS_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT, &value);
    vtss_state->sys_config.vcore_cfg =
        VTSS_X_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_VCORE_CFG(value);
    /* See datasheet, Table 152 */
    vtss_state->sys_config.using_vcoreiii =
        (vtss_state->sys_config.vcore_cfg == 12 ||
         vtss_state->sys_config.vcore_cfg == 13);
    vtss_state->sys_config.using_vrap = (vtss_state->sys_config.vcore_cfg < 9);
    vtss_state->sys_config.using_pcie = (vtss_state->sys_config.vcore_cfg == 9);
    switch (vtss_state->init_conf.mux_mode) {
    case VTSS_PORT_MUX_MODE_1:
    case VTSS_PORT_MUX_MODE_3:
    case VTSS_PORT_MUX_MODE_5: vtss_state->sys_config.using_pcie = TRUE; break;
    default:                   break;
    }
    VTSS_I("Vcore_cfg: 0x%04x, VCOREIII: %d, VRAP: %d, PCIe: %d",
           vtss_state->sys_config.vcore_cfg,
           vtss_state->sys_config.using_vcoreiii,
           vtss_state->sys_config.using_vrap,
           vtss_state->sys_config.using_pcie);

    /* Read restart type */
    SRVL_RD(VTSS_DEVCPU_GCB_CHIP_REGS_GPR, &value);
    VTSS_RC(vtss_cmn_restart_update(vtss_state, value));

    /* Initialize the LC-PLL */
    if (!vtss_state->warm_start_cur && !vtss_state->sys_config.using_pcie &&
        vtss_lc_pll5g_setup(vtss_state) != VTSS_RC_OK) {
        VTSS_E("LC-PLL5G initialization error");
    }

    /* Enable i2c glitch filter */
    SRVL_WR(VTSS_ICPU_CFG_TWI_SPIKE_FILTER_TWI_SPIKE_FILTER_CFG, 5);

    if ((!vtss_state->sys_config.using_vcoreiii) &&
        (!vtss_state->sys_config.using_vrap)) {
        if (vtss_state->sys_config.using_pcie) {
            SRVL_RD(VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_CFG, &value);
            /* Only flush if manual DMA is active */
            if (value & VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_CFG_XTR_ENA) {
                VTSS_RC(srvl_stop_prepare(vtss_state));
                VTSS_RC(srvl_fdma_flush(vtss_state));
                /* Disable until further notice */
                SRVL_WRM_CLR(VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_CFG,
                             VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_CFG_XTR_ENA);
            }
        } else {
            /* In lack of better, reset extraction queue */
            SRVL_WRM_SET(VTSS_DEVCPU_QS_XTR_XTR_FLUSH,
                         VTSS_M_DEVCPU_QS_XTR_XTR_FLUSH_FLUSH); /* All Queues */
            VTSS_MSLEEP(1); /* Allow to drain */
            SRVL_WRM_CLR(VTSS_DEVCPU_QS_XTR_XTR_FLUSH,
                         VTSS_M_DEVCPU_QS_XTR_XTR_FLUSH_FLUSH);
        }
#if 0
        u32 endian;
        /* Reset, preserve endianess */
        SRVL_RD(VTSS_DEVCPU_ORG_ORG_IF_CTRL, &endian);
        VTSS_I("External CPU and not VRAP - Resetting (endian 0x%0x)", endian);
        SRVL_WR(VTSS_DEVCPU_GCB_CHIP_REGS_SOFT_RST,
                VTSS_F_DEVCPU_GCB_CHIP_REGS_SOFT_RST_SOFT_CHIP_RST);
        SRVL_RD(VTSS_DEVCPU_GCB_CHIP_REGS_SOFT_RST, &value);
        VTSS_MSLEEP(10);        /* For good measure...? */
        SRVL_WR(VTSS_DEVCPU_ORG_ORG_IF_CTRL, endian);
        SRVL_RD(VTSS_DEVCPU_ORG_ORG_IF_CTRL, &value);
        if (endian != value) {
            VTSS_E("Endianness changed after reset: 0x%0x >= 0x%0x", endian, value);
            return VTSS_RC_ERROR;
        }
#endif
    }

    /* Initialize memories */
    SRVL_RD(VTSS_SYS_SYSTEM_RESET_CFG, &value);
    if (!(value & VTSS_F_SYS_SYSTEM_RESET_CFG_MEM_ENA)) {
        /* Avoid initialization if already done by VRAP strapping */
        value = 0;
#if (VTSS_MPLS_OUT_ENCAP_CNT > 0)
        // We must reserve MPLS egress encapsulation memory. The chip field
        // semantics are:
        //  N == 0 => don't reserve;
        //  N > 0  => reserve 32 + N * 32 entries

#if (VTSS_MPLS_OUT_ENCAP_CNT < 64)
        value = VTSS_F_SYS_SYSTEM_RESET_CFG_ENCAP_CNT(1);
#else
        value = VTSS_F_SYS_SYSTEM_RESET_CFG_ENCAP_CNT((VTSS_MPLS_OUT_ENCAP_CNT +
                                                       31) /
                                                          32 -
                                                      1);
#endif
#endif
        SRVL_WR(VTSS_SYS_SYSTEM_RESET_CFG,
                VTSS_F_SYS_SYSTEM_RESET_CFG_MEM_ENA |
                    VTSS_F_SYS_SYSTEM_RESET_CFG_MEM_INIT | value);
        for (i = 0;; i++) {
            VTSS_MSLEEP(1); /* MEM_INIT should clear after appx. 22us */
            SRVL_RD(VTSS_SYS_SYSTEM_RESET_CFG, &value);
            if (value & VTSS_F_SYS_SYSTEM_RESET_CFG_MEM_INIT) {
                if (i == 10) {
                    VTSS_E("Memory initialization error, SYS::RESET_CFG: 0x%08x",
                           value);
                    return VTSS_RC_ERROR;
                }
            } else {
                break;
            }
        }

        /* Enable switch core */
        SRVL_WRM_SET(VTSS_SYS_SYSTEM_RESET_CFG,
                     VTSS_F_SYS_SYSTEM_RESET_CFG_CORE_ENA);
    }

    /* Initialize function groups */
    VTSS_RC(vtss_srvl_init_groups(vtss_state, VTSS_INIT_CMD_INIT));

    VTSS_D("exit");

    return VTSS_RC_OK;
}

vtss_rc vtss_cil_register_access_mode_set(vtss_state_t *vtss_state)
{
    if (vtss_state->init_conf.spi_bus) {
        vtss_srvl_rd = srvl_rd_indirect;
        vtss_srvl_wr = srvl_wr_indirect;
    } else {
        vtss_srvl_rd = srvl_rd_direct;
        vtss_srvl_wr = srvl_wr_direct;
    }

    return VTSS_RC_OK;
}

vtss_rc vtss_serval_inst_create(vtss_state_t *vtss_state)
{
    /* Create function groups */
    return vtss_srvl_init_groups(vtss_state, VTSS_INIT_CMD_CREATE);
}

#endif /* VTSS_ARCH_OCELOT */
