

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Fri Jun 18 23:28:23 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        3-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    272|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      5|
|Register         |        -|      -|      85|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      85|    277|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |sum_0_2_fu_280_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_1_2_fu_308_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_2_2_fu_350_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_3_2_fu_387_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_4_2_fu_429_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_5_2_fu_493_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_6_2_fu_556_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_7_2_fu_598_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_8_2_fu_659_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_9_2_fu_701_p2                           |     +    |      0|  0|   8|           8|           8|
    |tmp1_fu_298_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp2_fu_340_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp3_fu_364_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp4_fu_419_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp5_fu_449_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp6_fu_546_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp7_fu_588_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp8_fu_612_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp9_fu_691_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp_fu_270_p2                               |     +    |      0|  0|   7|           7|           7|
    |tmp_6_1_fu_314_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_2_fu_370_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_3_fu_393_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_4_fu_435_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_5_fu_499_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_6_fu_562_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_7_fu_618_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_8_fu_665_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_9_fu_707_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_1_fu_513_p2                             |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_630_p2                             |    or    |      0|  0|   1|           1|           1|
    |tmp_3_fu_721_p2                             |    or    |      0|  0|   1|           1|           1|
    |tmp_s_fu_465_p2                             |    or    |      0|  0|   1|           1|           1|
    |agg_result_V_0_agg_result_V_02_2_fu_458_p3  |  select  |      0|  0|   3|           1|           2|
    |agg_result_V_0_agg_result_V_02_3_fu_469_p3  |  select  |      0|  0|   2|           1|           2|
    |agg_result_V_0_agg_result_V_02_4_fu_505_p3  |  select  |      0|  0|   4|           1|           3|
    |agg_result_V_0_agg_result_V_02_5_fu_518_p3  |  select  |      0|  0|   3|           1|           3|
    |agg_result_V_0_agg_result_V_02_7_fu_635_p3  |  select  |      0|  0|   3|           1|           3|
    |agg_result_V_0_agg_result_V_02_8_fu_713_p3  |  select  |      0|  0|   5|           1|           4|
    |agg_result_V_0_agg_result_V_02_9_fu_727_p3  |  select  |      0|  0|   4|           1|           4|
    |agg_result_V_0_agg_result_V_02_fu_622_p3    |  select  |      0|  0|   3|           1|           2|
    |min_2_min_1_fu_320_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_2_fu_374_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_3_fu_399_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_4_fu_481_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_5_fu_526_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_6_fu_568_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_7_fu_646_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_8_fu_671_p3                       |  select  |      0|  0|   8|           1|           8|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0| 272|         242|         313|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          5|    1|          5|
    |ap_return  |   4|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   5|          7|    5|         13|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |agg_result_V_0_agg_result_V_02_5_reg_789  |  3|   0|    3|          0|
    |ap_CS_fsm                                 |  4|   0|    4|          0|
    |ap_return_preg                            |  4|   0|    4|          0|
    |min_2_min_1_reg_740                       |  8|   0|    8|          0|
    |min_2_min_3_reg_768                       |  8|   0|    8|          0|
    |min_2_min_6_reg_799                       |  8|   0|    8|          0|
    |sum_2_2_reg_746                           |  8|   0|    8|          0|
    |sum_4_2_reg_773                           |  8|   0|    8|          0|
    |sum_7_2_reg_805                           |  8|   0|    8|          0|
    |tmp3_reg_752                              |  7|   0|    7|          0|
    |tmp5_reg_784                              |  7|   0|    7|          0|
    |tmp8_reg_811                              |  7|   0|    7|          0|
    |tmp_6_1_reg_735                           |  1|   0|    1|          0|
    |tmp_6_2_reg_757                           |  1|   0|    1|          0|
    |tmp_6_3_reg_762                           |  1|   0|    1|          0|
    |tmp_6_4_reg_778                           |  1|   0|    1|          0|
    |tmp_6_6_reg_794                           |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     | 85|   0|   85|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_done             | out |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_return           | out |    4| ap_ctrl_hs |  digitrec_knn_vote | return value |
|knn_set_0_0_V_read  |  in |    6|   ap_none  | knn_set_0_0_V_read |    scalar    |
|knn_set_0_1_V_read  |  in |    6|   ap_none  | knn_set_0_1_V_read |    scalar    |
|knn_set_0_2_V_read  |  in |    6|   ap_none  | knn_set_0_2_V_read |    scalar    |
|knn_set_1_0_V_read  |  in |    6|   ap_none  | knn_set_1_0_V_read |    scalar    |
|knn_set_1_1_V_read  |  in |    6|   ap_none  | knn_set_1_1_V_read |    scalar    |
|knn_set_1_2_V_read  |  in |    6|   ap_none  | knn_set_1_2_V_read |    scalar    |
|knn_set_2_0_V_read  |  in |    6|   ap_none  | knn_set_2_0_V_read |    scalar    |
|knn_set_2_1_V_read  |  in |    6|   ap_none  | knn_set_2_1_V_read |    scalar    |
|knn_set_2_2_V_read  |  in |    6|   ap_none  | knn_set_2_2_V_read |    scalar    |
|knn_set_3_0_V_read  |  in |    6|   ap_none  | knn_set_3_0_V_read |    scalar    |
|knn_set_3_1_V_read  |  in |    6|   ap_none  | knn_set_3_1_V_read |    scalar    |
|knn_set_3_2_V_read  |  in |    6|   ap_none  | knn_set_3_2_V_read |    scalar    |
|knn_set_4_0_V_read  |  in |    6|   ap_none  | knn_set_4_0_V_read |    scalar    |
|knn_set_4_1_V_read  |  in |    6|   ap_none  | knn_set_4_1_V_read |    scalar    |
|knn_set_4_2_V_read  |  in |    6|   ap_none  | knn_set_4_2_V_read |    scalar    |
|knn_set_5_0_V_read  |  in |    6|   ap_none  | knn_set_5_0_V_read |    scalar    |
|knn_set_5_1_V_read  |  in |    6|   ap_none  | knn_set_5_1_V_read |    scalar    |
|knn_set_5_2_V_read  |  in |    6|   ap_none  | knn_set_5_2_V_read |    scalar    |
|knn_set_6_0_V_read  |  in |    6|   ap_none  | knn_set_6_0_V_read |    scalar    |
|knn_set_6_1_V_read  |  in |    6|   ap_none  | knn_set_6_1_V_read |    scalar    |
|knn_set_6_2_V_read  |  in |    6|   ap_none  | knn_set_6_2_V_read |    scalar    |
|knn_set_7_0_V_read  |  in |    6|   ap_none  | knn_set_7_0_V_read |    scalar    |
|knn_set_7_1_V_read  |  in |    6|   ap_none  | knn_set_7_1_V_read |    scalar    |
|knn_set_7_2_V_read  |  in |    6|   ap_none  | knn_set_7_2_V_read |    scalar    |
|knn_set_8_0_V_read  |  in |    6|   ap_none  | knn_set_8_0_V_read |    scalar    |
|knn_set_8_1_V_read  |  in |    6|   ap_none  | knn_set_8_1_V_read |    scalar    |
|knn_set_8_2_V_read  |  in |    6|   ap_none  | knn_set_8_2_V_read |    scalar    |
|knn_set_9_0_V_read  |  in |    6|   ap_none  | knn_set_9_0_V_read |    scalar    |
|knn_set_9_1_V_read  |  in |    6|   ap_none  | knn_set_9_1_V_read |    scalar    |
|knn_set_9_2_V_read  |  in |    6|   ap_none  | knn_set_9_2_V_read |    scalar    |
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 6.81ns
ST_1: knn_set_3_2_V_read_1 [1/1] 0.00ns
._crit_edge.0:18  %knn_set_3_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_2_V_read)

ST_1: knn_set_3_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:19  %knn_set_3_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_1_V_read)

ST_1: knn_set_2_2_V_read_1 [1/1] 0.00ns
._crit_edge.0:21  %knn_set_2_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_2_V_read)

ST_1: knn_set_2_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:22  %knn_set_2_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_1_V_read)

ST_1: knn_set_2_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:23  %knn_set_2_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_0_V_read)

ST_1: knn_set_1_2_V_read_1 [1/1] 0.00ns
._crit_edge.0:24  %knn_set_1_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_2_V_read)

ST_1: knn_set_1_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:25  %knn_set_1_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_1_V_read)

ST_1: knn_set_1_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:26  %knn_set_1_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_0_V_read)

ST_1: knn_set_0_2_V_read_1 [1/1] 0.00ns
._crit_edge.0:27  %knn_set_0_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_2_V_read)

ST_1: knn_set_0_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:28  %knn_set_0_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_V_read)

ST_1: knn_set_0_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:29  %knn_set_0_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_V_read)

ST_1: tmp_8_cast [1/1] 0.00ns
._crit_edge.0:30  %tmp_8_cast = zext i6 %knn_set_0_0_V_read_1 to i8

ST_1: tmp_8_0_1_cast [1/1] 0.00ns
._crit_edge.0:31  %tmp_8_0_1_cast = zext i6 %knn_set_0_1_V_read_1 to i7

ST_1: tmp_8_0_2_cast [1/1] 0.00ns
._crit_edge.0:32  %tmp_8_0_2_cast = zext i6 %knn_set_0_2_V_read_1 to i7

ST_1: tmp [1/1] 1.72ns
._crit_edge.0:33  %tmp = add i7 %tmp_8_0_2_cast, %tmp_8_0_1_cast

ST_1: tmp_cast [1/1] 0.00ns
._crit_edge.0:34  %tmp_cast = zext i7 %tmp to i8

ST_1: sum_0_2 [1/1] 1.72ns
._crit_edge.0:35  %sum_0_2 = add i8 %tmp_8_cast, %tmp_cast

ST_1: tmp_8_1_cast [1/1] 0.00ns
._crit_edge.0:36  %tmp_8_1_cast = zext i6 %knn_set_1_0_V_read_1 to i8

ST_1: tmp_8_1_1_cast [1/1] 0.00ns
._crit_edge.0:37  %tmp_8_1_1_cast = zext i6 %knn_set_1_1_V_read_1 to i7

ST_1: tmp_8_1_2_cast [1/1] 0.00ns
._crit_edge.0:38  %tmp_8_1_2_cast = zext i6 %knn_set_1_2_V_read_1 to i7

ST_1: tmp1 [1/1] 1.72ns
._crit_edge.0:39  %tmp1 = add i7 %tmp_8_1_2_cast, %tmp_8_1_1_cast

ST_1: tmp1_cast [1/1] 0.00ns
._crit_edge.0:40  %tmp1_cast = zext i7 %tmp1 to i8

ST_1: sum_1_2 [1/1] 1.72ns
._crit_edge.0:41  %sum_1_2 = add i8 %tmp_8_1_cast, %tmp1_cast

ST_1: tmp_6_1 [1/1] 2.00ns
._crit_edge.0:42  %tmp_6_1 = icmp ult i8 %sum_1_2, %sum_0_2

ST_1: min_2_min_1 [1/1] 1.37ns
._crit_edge.0:44  %min_2_min_1 = select i1 %tmp_6_1, i8 %sum_1_2, i8 %sum_0_2

ST_1: tmp_8_2_cast [1/1] 0.00ns
._crit_edge.0:45  %tmp_8_2_cast = zext i6 %knn_set_2_0_V_read_1 to i8

ST_1: tmp_8_2_1_cast [1/1] 0.00ns
._crit_edge.0:46  %tmp_8_2_1_cast = zext i6 %knn_set_2_1_V_read_1 to i7

ST_1: tmp_8_2_2_cast [1/1] 0.00ns
._crit_edge.0:47  %tmp_8_2_2_cast = zext i6 %knn_set_2_2_V_read_1 to i7

ST_1: tmp2 [1/1] 1.72ns
._crit_edge.0:48  %tmp2 = add i7 %tmp_8_2_2_cast, %tmp_8_2_1_cast

ST_1: tmp2_cast [1/1] 0.00ns
._crit_edge.0:49  %tmp2_cast = zext i7 %tmp2 to i8

ST_1: sum_2_2 [1/1] 1.72ns
._crit_edge.0:50  %sum_2_2 = add i8 %tmp_8_2_cast, %tmp2_cast

ST_1: tmp_8_3_1_cast [1/1] 0.00ns
._crit_edge.0:54  %tmp_8_3_1_cast = zext i6 %knn_set_3_1_V_read_1 to i7

ST_1: tmp_8_3_2_cast [1/1] 0.00ns
._crit_edge.0:55  %tmp_8_3_2_cast = zext i6 %knn_set_3_2_V_read_1 to i7

ST_1: tmp3 [1/1] 1.72ns
._crit_edge.0:56  %tmp3 = add i7 %tmp_8_3_2_cast, %tmp_8_3_1_cast


 <State 2>: 8.73ns
ST_2: knn_set_5_2_V_read_1 [1/1] 0.00ns
._crit_edge.0:12  %knn_set_5_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_2_V_read)

ST_2: knn_set_5_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:13  %knn_set_5_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_1_V_read)

ST_2: knn_set_4_2_V_read_1 [1/1] 0.00ns
._crit_edge.0:15  %knn_set_4_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_2_V_read)

ST_2: knn_set_4_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:16  %knn_set_4_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_1_V_read)

ST_2: knn_set_4_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:17  %knn_set_4_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_0_V_read)

ST_2: knn_set_3_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:20  %knn_set_3_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_0_V_read)

ST_2: tmp_6_2 [1/1] 2.00ns
._crit_edge.0:51  %tmp_6_2 = icmp ult i8 %sum_2_2, %min_2_min_1

ST_2: min_2_min_2 [1/1] 1.37ns
._crit_edge.0:52  %min_2_min_2 = select i1 %tmp_6_2, i8 %sum_2_2, i8 %min_2_min_1

ST_2: tmp_8_3_cast [1/1] 0.00ns
._crit_edge.0:53  %tmp_8_3_cast = zext i6 %knn_set_3_0_V_read_1 to i8

ST_2: tmp3_cast [1/1] 0.00ns
._crit_edge.0:57  %tmp3_cast = zext i7 %tmp3 to i8

ST_2: sum_3_2 [1/1] 1.72ns
._crit_edge.0:58  %sum_3_2 = add i8 %tmp_8_3_cast, %tmp3_cast

ST_2: tmp_6_3 [1/1] 2.00ns
._crit_edge.0:59  %tmp_6_3 = icmp ult i8 %sum_3_2, %min_2_min_2

ST_2: min_2_min_3 [1/1] 1.37ns
._crit_edge.0:64  %min_2_min_3 = select i1 %tmp_6_3, i8 %sum_3_2, i8 %min_2_min_2

ST_2: tmp_8_4_cast [1/1] 0.00ns
._crit_edge.0:65  %tmp_8_4_cast = zext i6 %knn_set_4_0_V_read_1 to i8

ST_2: tmp_8_4_1_cast [1/1] 0.00ns
._crit_edge.0:66  %tmp_8_4_1_cast = zext i6 %knn_set_4_1_V_read_1 to i7

ST_2: tmp_8_4_2_cast [1/1] 0.00ns
._crit_edge.0:67  %tmp_8_4_2_cast = zext i6 %knn_set_4_2_V_read_1 to i7

ST_2: tmp4 [1/1] 1.72ns
._crit_edge.0:68  %tmp4 = add i7 %tmp_8_4_2_cast, %tmp_8_4_1_cast

ST_2: tmp4_cast [1/1] 0.00ns
._crit_edge.0:69  %tmp4_cast = zext i7 %tmp4 to i8

ST_2: sum_4_2 [1/1] 1.72ns
._crit_edge.0:70  %sum_4_2 = add i8 %tmp_8_4_cast, %tmp4_cast

ST_2: tmp_6_4 [1/1] 2.00ns
._crit_edge.0:71  %tmp_6_4 = icmp ult i8 %sum_4_2, %min_2_min_3

ST_2: tmp_8_5_1_cast [1/1] 0.00ns
._crit_edge.0:74  %tmp_8_5_1_cast = zext i6 %knn_set_5_1_V_read_1 to i7

ST_2: tmp_8_5_2_cast [1/1] 0.00ns
._crit_edge.0:75  %tmp_8_5_2_cast = zext i6 %knn_set_5_2_V_read_1 to i7

ST_2: tmp5 [1/1] 1.72ns
._crit_edge.0:76  %tmp5 = add i7 %tmp_8_5_2_cast, %tmp_8_5_1_cast


 <State 3>: 8.46ns
ST_3: knn_set_8_2_V_read_1 [1/1] 0.00ns
._crit_edge.0:3  %knn_set_8_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_2_V_read)

ST_3: knn_set_8_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:4  %knn_set_8_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_1_V_read)

ST_3: knn_set_7_2_V_read_1 [1/1] 0.00ns
._crit_edge.0:6  %knn_set_7_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_2_V_read)

ST_3: knn_set_7_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:7  %knn_set_7_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_1_V_read)

ST_3: knn_set_7_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:8  %knn_set_7_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_0_V_read)

ST_3: knn_set_6_2_V_read_1 [1/1] 0.00ns
._crit_edge.0:9  %knn_set_6_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_2_V_read)

ST_3: knn_set_6_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:10  %knn_set_6_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_1_V_read)

ST_3: knn_set_6_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:11  %knn_set_6_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_0_V_read)

ST_3: knn_set_5_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:14  %knn_set_5_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_0_V_read)

ST_3: agg_result_V_0_agg_result_V_s [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:43  %agg_result_V_0_agg_result_V_s = zext i1 %tmp_6_1 to i2

ST_3: agg_result_V_0_agg_result_V_02_2 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:60  %agg_result_V_0_agg_result_V_02_2 = select i1 %tmp_6_3, i2 -1, i2 -2

ST_3: tmp_s [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:61  %tmp_s = or i1 %tmp_6_3, %tmp_6_2

ST_3: agg_result_V_0_agg_result_V_02_3 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:62  %agg_result_V_0_agg_result_V_02_3 = select i1 %tmp_s, i2 %agg_result_V_0_agg_result_V_02_2, i2 %agg_result_V_0_agg_result_V_s

ST_3: agg_result_V_0_agg_result_V_02_1 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:63  %agg_result_V_0_agg_result_V_02_1 = zext i2 %agg_result_V_0_agg_result_V_02_3 to i3

ST_3: min_2_min_4 [1/1] 1.37ns
._crit_edge.0:72  %min_2_min_4 = select i1 %tmp_6_4, i8 %sum_4_2, i8 %min_2_min_3

ST_3: tmp_8_5_cast [1/1] 0.00ns
._crit_edge.0:73  %tmp_8_5_cast = zext i6 %knn_set_5_0_V_read_1 to i8

ST_3: tmp5_cast [1/1] 0.00ns
._crit_edge.0:77  %tmp5_cast = zext i7 %tmp5 to i8

ST_3: sum_5_2 [1/1] 1.72ns
._crit_edge.0:78  %sum_5_2 = add i8 %tmp_8_5_cast, %tmp5_cast

ST_3: tmp_6_5 [1/1] 2.00ns
._crit_edge.0:79  %tmp_6_5 = icmp ult i8 %sum_5_2, %min_2_min_4

ST_3: agg_result_V_0_agg_result_V_02_4 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_5)
._crit_edge.0:80  %agg_result_V_0_agg_result_V_02_4 = select i1 %tmp_6_5, i3 -3, i3 -4

ST_3: tmp_1 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_5)
._crit_edge.0:81  %tmp_1 = or i1 %tmp_6_5, %tmp_6_4

ST_3: agg_result_V_0_agg_result_V_02_5 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:82  %agg_result_V_0_agg_result_V_02_5 = select i1 %tmp_1, i3 %agg_result_V_0_agg_result_V_02_4, i3 %agg_result_V_0_agg_result_V_02_1

ST_3: min_2_min_5 [1/1] 1.37ns
._crit_edge.0:83  %min_2_min_5 = select i1 %tmp_6_5, i8 %sum_5_2, i8 %min_2_min_4

ST_3: tmp_8_6_cast [1/1] 0.00ns
._crit_edge.0:84  %tmp_8_6_cast = zext i6 %knn_set_6_0_V_read_1 to i8

ST_3: tmp_8_6_1_cast [1/1] 0.00ns
._crit_edge.0:85  %tmp_8_6_1_cast = zext i6 %knn_set_6_1_V_read_1 to i7

ST_3: tmp_8_6_2_cast [1/1] 0.00ns
._crit_edge.0:86  %tmp_8_6_2_cast = zext i6 %knn_set_6_2_V_read_1 to i7

ST_3: tmp6 [1/1] 1.72ns
._crit_edge.0:87  %tmp6 = add i7 %tmp_8_6_2_cast, %tmp_8_6_1_cast

ST_3: tmp6_cast [1/1] 0.00ns
._crit_edge.0:88  %tmp6_cast = zext i7 %tmp6 to i8

ST_3: sum_6_2 [1/1] 1.72ns
._crit_edge.0:89  %sum_6_2 = add i8 %tmp_8_6_cast, %tmp6_cast

ST_3: tmp_6_6 [1/1] 2.00ns
._crit_edge.0:90  %tmp_6_6 = icmp ult i8 %sum_6_2, %min_2_min_5

ST_3: min_2_min_6 [1/1] 1.37ns
._crit_edge.0:91  %min_2_min_6 = select i1 %tmp_6_6, i8 %sum_6_2, i8 %min_2_min_5

ST_3: tmp_8_7_cast [1/1] 0.00ns
._crit_edge.0:92  %tmp_8_7_cast = zext i6 %knn_set_7_0_V_read_1 to i8

ST_3: tmp_8_7_1_cast [1/1] 0.00ns
._crit_edge.0:93  %tmp_8_7_1_cast = zext i6 %knn_set_7_1_V_read_1 to i7

ST_3: tmp_8_7_2_cast [1/1] 0.00ns
._crit_edge.0:94  %tmp_8_7_2_cast = zext i6 %knn_set_7_2_V_read_1 to i7

ST_3: tmp7 [1/1] 1.72ns
._crit_edge.0:95  %tmp7 = add i7 %tmp_8_7_2_cast, %tmp_8_7_1_cast

ST_3: tmp7_cast [1/1] 0.00ns
._crit_edge.0:96  %tmp7_cast = zext i7 %tmp7 to i8

ST_3: sum_7_2 [1/1] 1.72ns
._crit_edge.0:97  %sum_7_2 = add i8 %tmp_8_7_cast, %tmp7_cast

ST_3: tmp_8_8_1_cast [1/1] 0.00ns
._crit_edge.0:105  %tmp_8_8_1_cast = zext i6 %knn_set_8_1_V_read_1 to i7

ST_3: tmp_8_8_2_cast [1/1] 0.00ns
._crit_edge.0:106  %tmp_8_8_2_cast = zext i6 %knn_set_8_2_V_read_1 to i7

ST_3: tmp8 [1/1] 1.72ns
._crit_edge.0:107  %tmp8 = add i7 %tmp_8_8_2_cast, %tmp_8_8_1_cast


 <State 4>: 8.73ns
ST_4: knn_set_9_2_V_read_1 [1/1] 0.00ns
._crit_edge.0:0  %knn_set_9_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_2_V_read)

ST_4: knn_set_9_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:1  %knn_set_9_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_1_V_read)

ST_4: knn_set_9_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:2  %knn_set_9_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_0_V_read)

ST_4: knn_set_8_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:5  %knn_set_8_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_0_V_read)

ST_4: tmp_6_7 [1/1] 2.00ns
._crit_edge.0:98  %tmp_6_7 = icmp ult i8 %sum_7_2, %min_2_min_6

ST_4: agg_result_V_0_agg_result_V_02 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:99  %agg_result_V_0_agg_result_V_02 = select i1 %tmp_6_7, i3 -1, i3 -2

ST_4: tmp_2 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:100  %tmp_2 = or i1 %tmp_6_7, %tmp_6_6

ST_4: agg_result_V_0_agg_result_V_02_7 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:101  %agg_result_V_0_agg_result_V_02_7 = select i1 %tmp_2, i3 %agg_result_V_0_agg_result_V_02, i3 %agg_result_V_0_agg_result_V_02_5

ST_4: agg_result_V_0_agg_result_V_02_6 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:102  %agg_result_V_0_agg_result_V_02_6 = zext i3 %agg_result_V_0_agg_result_V_02_7 to i4

ST_4: min_2_min_7 [1/1] 1.37ns
._crit_edge.0:103  %min_2_min_7 = select i1 %tmp_6_7, i8 %sum_7_2, i8 %min_2_min_6

ST_4: tmp_8_8_cast [1/1] 0.00ns
._crit_edge.0:104  %tmp_8_8_cast = zext i6 %knn_set_8_0_V_read_1 to i8

ST_4: tmp8_cast [1/1] 0.00ns
._crit_edge.0:108  %tmp8_cast = zext i7 %tmp8 to i8

ST_4: sum_8_2 [1/1] 1.72ns
._crit_edge.0:109  %sum_8_2 = add i8 %tmp_8_8_cast, %tmp8_cast

ST_4: tmp_6_8 [1/1] 2.00ns
._crit_edge.0:110  %tmp_6_8 = icmp ult i8 %sum_8_2, %min_2_min_7

ST_4: min_2_min_8 [1/1] 0.00ns (grouped into LUT with out node tmp_6_9)
._crit_edge.0:111  %min_2_min_8 = select i1 %tmp_6_8, i8 %sum_8_2, i8 %min_2_min_7

ST_4: tmp_8_9_cast [1/1] 0.00ns
._crit_edge.0:112  %tmp_8_9_cast = zext i6 %knn_set_9_0_V_read_1 to i8

ST_4: tmp_8_9_1_cast [1/1] 0.00ns
._crit_edge.0:113  %tmp_8_9_1_cast = zext i6 %knn_set_9_1_V_read_1 to i7

ST_4: tmp_8_9_2_cast [1/1] 0.00ns
._crit_edge.0:114  %tmp_8_9_2_cast = zext i6 %knn_set_9_2_V_read_1 to i7

ST_4: tmp9 [1/1] 1.72ns
._crit_edge.0:115  %tmp9 = add i7 %tmp_8_9_2_cast, %tmp_8_9_1_cast

ST_4: tmp9_cast [1/1] 0.00ns
._crit_edge.0:116  %tmp9_cast = zext i7 %tmp9 to i8

ST_4: sum_9_2 [1/1] 1.72ns
._crit_edge.0:117  %sum_9_2 = add i8 %tmp_8_9_cast, %tmp9_cast

ST_4: tmp_6_9 [1/1] 2.00ns (out node of the LUT)
._crit_edge.0:118  %tmp_6_9 = icmp ult i8 %sum_9_2, %min_2_min_8

ST_4: agg_result_V_0_agg_result_V_02_8 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_9)
._crit_edge.0:119  %agg_result_V_0_agg_result_V_02_8 = select i1 %tmp_6_9, i4 -7, i4 -8

ST_4: tmp_3 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_9)
._crit_edge.0:120  %tmp_3 = or i1 %tmp_6_9, %tmp_6_8

ST_4: agg_result_V_0_agg_result_V_02_9 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:121  %agg_result_V_0_agg_result_V_02_9 = select i1 %tmp_3, i4 %agg_result_V_0_agg_result_V_02_8, i4 %agg_result_V_0_agg_result_V_02_6

ST_4: stg_127 [1/1] 0.00ns
._crit_edge.0:122  ret i4 %agg_result_V_0_agg_result_V_02_9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ knn_set_0_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_0_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_0_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_1_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_1_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_1_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_2_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_2_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_2_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_3_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_3_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_3_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_4_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_4_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_4_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_5_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_5_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_5_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_6_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_6_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_6_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_7_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_7_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_7_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_8_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_8_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_8_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_9_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_9_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_9_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
knn_set_3_2_V_read_1             (read  ) [ 00000]
knn_set_3_1_V_read_1             (read  ) [ 00000]
knn_set_2_2_V_read_1             (read  ) [ 00000]
knn_set_2_1_V_read_1             (read  ) [ 00000]
knn_set_2_0_V_read_1             (read  ) [ 00000]
knn_set_1_2_V_read_1             (read  ) [ 00000]
knn_set_1_1_V_read_1             (read  ) [ 00000]
knn_set_1_0_V_read_1             (read  ) [ 00000]
knn_set_0_2_V_read_1             (read  ) [ 00000]
knn_set_0_1_V_read_1             (read  ) [ 00000]
knn_set_0_0_V_read_1             (read  ) [ 00000]
tmp_8_cast                       (zext  ) [ 00000]
tmp_8_0_1_cast                   (zext  ) [ 00000]
tmp_8_0_2_cast                   (zext  ) [ 00000]
tmp                              (add   ) [ 00000]
tmp_cast                         (zext  ) [ 00000]
sum_0_2                          (add   ) [ 00000]
tmp_8_1_cast                     (zext  ) [ 00000]
tmp_8_1_1_cast                   (zext  ) [ 00000]
tmp_8_1_2_cast                   (zext  ) [ 00000]
tmp1                             (add   ) [ 00000]
tmp1_cast                        (zext  ) [ 00000]
sum_1_2                          (add   ) [ 00000]
tmp_6_1                          (icmp  ) [ 00110]
min_2_min_1                      (select) [ 00100]
tmp_8_2_cast                     (zext  ) [ 00000]
tmp_8_2_1_cast                   (zext  ) [ 00000]
tmp_8_2_2_cast                   (zext  ) [ 00000]
tmp2                             (add   ) [ 00000]
tmp2_cast                        (zext  ) [ 00000]
sum_2_2                          (add   ) [ 00100]
tmp_8_3_1_cast                   (zext  ) [ 00000]
tmp_8_3_2_cast                   (zext  ) [ 00000]
tmp3                             (add   ) [ 00100]
knn_set_5_2_V_read_1             (read  ) [ 00000]
knn_set_5_1_V_read_1             (read  ) [ 00000]
knn_set_4_2_V_read_1             (read  ) [ 00000]
knn_set_4_1_V_read_1             (read  ) [ 00000]
knn_set_4_0_V_read_1             (read  ) [ 00000]
knn_set_3_0_V_read_1             (read  ) [ 00000]
tmp_6_2                          (icmp  ) [ 00010]
min_2_min_2                      (select) [ 00000]
tmp_8_3_cast                     (zext  ) [ 00000]
tmp3_cast                        (zext  ) [ 00000]
sum_3_2                          (add   ) [ 00000]
tmp_6_3                          (icmp  ) [ 00010]
min_2_min_3                      (select) [ 00010]
tmp_8_4_cast                     (zext  ) [ 00000]
tmp_8_4_1_cast                   (zext  ) [ 00000]
tmp_8_4_2_cast                   (zext  ) [ 00000]
tmp4                             (add   ) [ 00000]
tmp4_cast                        (zext  ) [ 00000]
sum_4_2                          (add   ) [ 00010]
tmp_6_4                          (icmp  ) [ 00010]
tmp_8_5_1_cast                   (zext  ) [ 00000]
tmp_8_5_2_cast                   (zext  ) [ 00000]
tmp5                             (add   ) [ 00010]
knn_set_8_2_V_read_1             (read  ) [ 00000]
knn_set_8_1_V_read_1             (read  ) [ 00000]
knn_set_7_2_V_read_1             (read  ) [ 00000]
knn_set_7_1_V_read_1             (read  ) [ 00000]
knn_set_7_0_V_read_1             (read  ) [ 00000]
knn_set_6_2_V_read_1             (read  ) [ 00000]
knn_set_6_1_V_read_1             (read  ) [ 00000]
knn_set_6_0_V_read_1             (read  ) [ 00000]
knn_set_5_0_V_read_1             (read  ) [ 00000]
agg_result_V_0_agg_result_V_s    (zext  ) [ 00000]
agg_result_V_0_agg_result_V_02_2 (select) [ 00000]
tmp_s                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_3 (select) [ 00000]
agg_result_V_0_agg_result_V_02_1 (zext  ) [ 00000]
min_2_min_4                      (select) [ 00000]
tmp_8_5_cast                     (zext  ) [ 00000]
tmp5_cast                        (zext  ) [ 00000]
sum_5_2                          (add   ) [ 00000]
tmp_6_5                          (icmp  ) [ 00000]
agg_result_V_0_agg_result_V_02_4 (select) [ 00000]
tmp_1                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_5 (select) [ 00001]
min_2_min_5                      (select) [ 00000]
tmp_8_6_cast                     (zext  ) [ 00000]
tmp_8_6_1_cast                   (zext  ) [ 00000]
tmp_8_6_2_cast                   (zext  ) [ 00000]
tmp6                             (add   ) [ 00000]
tmp6_cast                        (zext  ) [ 00000]
sum_6_2                          (add   ) [ 00000]
tmp_6_6                          (icmp  ) [ 00001]
min_2_min_6                      (select) [ 00001]
tmp_8_7_cast                     (zext  ) [ 00000]
tmp_8_7_1_cast                   (zext  ) [ 00000]
tmp_8_7_2_cast                   (zext  ) [ 00000]
tmp7                             (add   ) [ 00000]
tmp7_cast                        (zext  ) [ 00000]
sum_7_2                          (add   ) [ 00001]
tmp_8_8_1_cast                   (zext  ) [ 00000]
tmp_8_8_2_cast                   (zext  ) [ 00000]
tmp8                             (add   ) [ 00001]
knn_set_9_2_V_read_1             (read  ) [ 00000]
knn_set_9_1_V_read_1             (read  ) [ 00000]
knn_set_9_0_V_read_1             (read  ) [ 00000]
knn_set_8_0_V_read_1             (read  ) [ 00000]
tmp_6_7                          (icmp  ) [ 00000]
agg_result_V_0_agg_result_V_02   (select) [ 00000]
tmp_2                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_7 (select) [ 00000]
agg_result_V_0_agg_result_V_02_6 (zext  ) [ 00000]
min_2_min_7                      (select) [ 00000]
tmp_8_8_cast                     (zext  ) [ 00000]
tmp8_cast                        (zext  ) [ 00000]
sum_8_2                          (add   ) [ 00000]
tmp_6_8                          (icmp  ) [ 00000]
min_2_min_8                      (select) [ 00000]
tmp_8_9_cast                     (zext  ) [ 00000]
tmp_8_9_1_cast                   (zext  ) [ 00000]
tmp_8_9_2_cast                   (zext  ) [ 00000]
tmp9                             (add   ) [ 00000]
tmp9_cast                        (zext  ) [ 00000]
sum_9_2                          (add   ) [ 00000]
tmp_6_9                          (icmp  ) [ 00000]
agg_result_V_0_agg_result_V_02_8 (select) [ 00000]
tmp_3                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_9 (select) [ 00000]
stg_127                          (ret   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="knn_set_0_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_0_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="knn_set_0_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_0_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="knn_set_0_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_0_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="knn_set_1_0_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_1_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="knn_set_1_1_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_1_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="knn_set_1_2_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_1_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="knn_set_2_0_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_2_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="knn_set_2_1_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_2_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="knn_set_2_2_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_2_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="knn_set_3_0_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_3_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="knn_set_3_1_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_3_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="knn_set_3_2_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_3_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="knn_set_4_0_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="knn_set_4_1_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="knn_set_4_2_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="knn_set_5_0_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_5_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="knn_set_5_1_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_5_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="knn_set_5_2_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_5_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="knn_set_6_0_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_6_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="knn_set_6_1_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_6_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="knn_set_6_2_V_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_6_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="knn_set_7_0_V_read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_7_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="knn_set_7_1_V_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_7_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="knn_set_7_2_V_read">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_7_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="knn_set_8_0_V_read">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_8_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="knn_set_8_1_V_read">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_8_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="knn_set_8_2_V_read">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_8_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="knn_set_9_0_V_read">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_9_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="knn_set_9_1_V_read">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_9_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="knn_set_9_2_V_read">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_9_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="knn_set_3_2_V_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_3_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="knn_set_3_1_V_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_3_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="knn_set_2_2_V_read_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_2_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="knn_set_2_1_V_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_2_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="knn_set_2_0_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_2_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="knn_set_1_2_V_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_1_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="knn_set_1_1_V_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="6" slack="0"/>
<pin id="117" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_1_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="knn_set_1_0_V_read_1_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_1_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="knn_set_0_2_V_read_1_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_0_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="knn_set_0_1_V_read_1_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_0_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="knn_set_0_0_V_read_1_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_0_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="knn_set_5_2_V_read_1_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_5_2_V_read_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="knn_set_5_1_V_read_1_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_5_1_V_read_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="knn_set_4_2_V_read_1_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_4_2_V_read_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="knn_set_4_1_V_read_1_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_4_1_V_read_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="knn_set_4_0_V_read_1_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_4_0_V_read_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="knn_set_3_0_V_read_1_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="0" index="1" bw="6" slack="0"/>
<pin id="177" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_3_0_V_read_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="knn_set_8_2_V_read_1_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_8_2_V_read_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="knn_set_8_1_V_read_1_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_8_1_V_read_1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="knn_set_7_2_V_read_1_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_7_2_V_read_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="knn_set_7_1_V_read_1_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_7_1_V_read_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="knn_set_7_0_V_read_1_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_7_0_V_read_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="knn_set_6_2_V_read_1_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_6_2_V_read_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="knn_set_6_1_V_read_1_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_6_1_V_read_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="knn_set_6_0_V_read_1_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_6_0_V_read_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="knn_set_5_0_V_read_1_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="6" slack="0"/>
<pin id="231" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_5_0_V_read_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="knn_set_9_2_V_read_1_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="6" slack="0"/>
<pin id="237" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_9_2_V_read_1/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="knn_set_9_1_V_read_1_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_9_1_V_read_1/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="knn_set_9_0_V_read_1_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_9_0_V_read_1/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="knn_set_8_0_V_read_1_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_8_0_V_read_1/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_8_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_8_0_1_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_0_1_cast/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_8_0_2_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_0_2_cast/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="6" slack="0"/>
<pin id="273" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sum_0_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_0_2/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_8_1_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_cast/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_8_1_1_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_1_cast/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_8_1_2_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_2_cast/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp1_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sum_1_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_6_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="min_2_min_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_8_2_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_cast/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_8_2_1_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_1_cast/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_8_2_2_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_2_cast/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp2_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sum_2_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_8_3_1_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_3_1_cast/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_8_3_2_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_3_2_cast/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_6_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="0" index="1" bw="8" slack="1"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_2/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="min_2_min_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="1"/>
<pin id="377" dir="0" index="2" bw="8" slack="1"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_8_3_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_3_cast/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp3_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sum_3_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="7" slack="0"/>
<pin id="390" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_3_2/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_6_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_3/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="min_2_min_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_3/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_8_4_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_4_cast/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_8_4_1_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_4_1_cast/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_8_4_2_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_4_2_cast/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp4_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sum_4_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="0" index="1" bw="7" slack="0"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4_2/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_6_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_4/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_8_5_1_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_5_1_cast/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_8_5_2_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_5_2_cast/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="0" index="1" bw="6" slack="0"/>
<pin id="452" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="agg_result_V_0_agg_result_V_s_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="2"/>
<pin id="457" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_0_agg_result_V_s/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="agg_result_V_0_agg_result_V_02_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="2" slack="0"/>
<pin id="461" dir="0" index="2" bw="2" slack="0"/>
<pin id="462" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_2/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_s_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="1" slack="1"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="agg_result_V_0_agg_result_V_02_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="0" index="2" bw="2" slack="0"/>
<pin id="473" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_3/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="agg_result_V_0_agg_result_V_02_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_0_agg_result_V_02_1/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="min_2_min_4_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="0" index="1" bw="8" slack="1"/>
<pin id="484" dir="0" index="2" bw="8" slack="1"/>
<pin id="485" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_4/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_8_5_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_5_cast/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp5_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="1"/>
<pin id="492" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sum_5_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_5_2/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_6_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_5/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="agg_result_V_0_agg_result_V_02_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="3" slack="0"/>
<pin id="508" dir="0" index="2" bw="3" slack="0"/>
<pin id="509" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_4/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="1"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="agg_result_V_0_agg_result_V_02_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="3" slack="0"/>
<pin id="521" dir="0" index="2" bw="3" slack="0"/>
<pin id="522" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_5/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="min_2_min_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="0" index="2" bw="8" slack="0"/>
<pin id="530" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_5/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_8_6_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_6_cast/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_8_6_1_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_6_1_cast/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_8_6_2_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_6_2_cast/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="0" index="1" bw="6" slack="0"/>
<pin id="549" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp6_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_cast/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sum_6_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="0" index="1" bw="7" slack="0"/>
<pin id="559" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_6_2/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_6_6_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_6/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="min_2_min_6_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="0" index="2" bw="8" slack="0"/>
<pin id="572" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_6/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_8_7_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="0"/>
<pin id="578" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_7_cast/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_8_7_1_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_7_1_cast/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_8_7_2_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_7_2_cast/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp7_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="0"/>
<pin id="590" dir="0" index="1" bw="6" slack="0"/>
<pin id="591" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp7_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sum_7_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="7" slack="0"/>
<pin id="601" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_7_2/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_8_8_1_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="0"/>
<pin id="606" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_8_1_cast/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_8_8_2_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="0"/>
<pin id="610" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_8_2_cast/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp8_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="0"/>
<pin id="614" dir="0" index="1" bw="6" slack="0"/>
<pin id="615" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_6_7_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="0" index="1" bw="8" slack="1"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_7/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="agg_result_V_0_agg_result_V_02_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="3" slack="0"/>
<pin id="625" dir="0" index="2" bw="3" slack="0"/>
<pin id="626" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="1"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="agg_result_V_0_agg_result_V_02_7_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="3" slack="0"/>
<pin id="638" dir="0" index="2" bw="3" slack="1"/>
<pin id="639" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_7/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="agg_result_V_0_agg_result_V_02_6_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_0_agg_result_V_02_6/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="min_2_min_7_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="1"/>
<pin id="649" dir="0" index="2" bw="8" slack="1"/>
<pin id="650" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_7/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_8_8_cast_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_8_cast/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp8_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="1"/>
<pin id="658" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp8_cast/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sum_8_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="0" index="1" bw="7" slack="0"/>
<pin id="662" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_8_2/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_6_8_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_8/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="min_2_min_8_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="0"/>
<pin id="674" dir="0" index="2" bw="8" slack="0"/>
<pin id="675" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_8/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_8_9_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="0"/>
<pin id="681" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_9_cast/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_8_9_1_cast_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="0"/>
<pin id="685" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_9_1_cast/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_8_9_2_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_9_2_cast/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp9_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="0" index="1" bw="6" slack="0"/>
<pin id="694" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp9_cast_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="0"/>
<pin id="699" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sum_9_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="0"/>
<pin id="703" dir="0" index="1" bw="7" slack="0"/>
<pin id="704" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_9_2/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_6_9_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="8" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_9/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="agg_result_V_0_agg_result_V_02_8_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="4" slack="0"/>
<pin id="716" dir="0" index="2" bw="4" slack="0"/>
<pin id="717" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_8/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_3_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="agg_result_V_0_agg_result_V_02_9_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="4" slack="0"/>
<pin id="730" dir="0" index="2" bw="4" slack="0"/>
<pin id="731" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_9/4 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_6_1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="2"/>
<pin id="737" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_1 "/>
</bind>
</comp>

<comp id="740" class="1005" name="min_2_min_1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="1"/>
<pin id="742" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_2_min_1 "/>
</bind>
</comp>

<comp id="746" class="1005" name="sum_2_2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp3_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="1"/>
<pin id="754" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_6_2_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_2 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_6_3_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_3 "/>
</bind>
</comp>

<comp id="768" class="1005" name="min_2_min_3_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_2_min_3 "/>
</bind>
</comp>

<comp id="773" class="1005" name="sum_4_2_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="1"/>
<pin id="775" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_4_2 "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_6_4_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_4 "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp5_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="7" slack="1"/>
<pin id="786" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="789" class="1005" name="agg_result_V_0_agg_result_V_02_5_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="3" slack="1"/>
<pin id="791" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_0_agg_result_V_02_5 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_6_6_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_6 "/>
</bind>
</comp>

<comp id="799" class="1005" name="min_2_min_6_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="1"/>
<pin id="801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_2_min_6 "/>
</bind>
</comp>

<comp id="805" class="1005" name="sum_7_2_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="1"/>
<pin id="807" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_7_2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp8_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="7" slack="1"/>
<pin id="813" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="60" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="60" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="60" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="60" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="60" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="60" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="60" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="60" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="138" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="132" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="126" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="262" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="258" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="120" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="114" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="108" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="290" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="286" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="280" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="308" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="280" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="102" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="96" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="90" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="332" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="328" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="84" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="78" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="356" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="174" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="380" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="374" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="387" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="374" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="168" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="162" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="156" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="411" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="407" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="399" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="150" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="144" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="441" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="463"><net_src comp="62" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="64" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="458" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="455" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="489"><net_src comp="228" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="486" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="481" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="66" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="68" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="499" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="505" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="477" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="499" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="493" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="481" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="222" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="216" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="210" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="538" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="534" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="526" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="556" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="526" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="204" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="198" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="192" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="580" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="576" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="594" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="186" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="180" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="604" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="70" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="618" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="622" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="618" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="252" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="663"><net_src comp="652" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="646" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="659" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="646" pin="3"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="246" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="240" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="234" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="683" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="679" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="671" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="74" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="76" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="707" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="665" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="713" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="642" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="738"><net_src comp="314" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="743"><net_src comp="320" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="749"><net_src comp="350" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="755"><net_src comp="364" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="760"><net_src comp="370" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="765"><net_src comp="393" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="771"><net_src comp="399" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="776"><net_src comp="429" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="781"><net_src comp="435" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="787"><net_src comp="449" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="792"><net_src comp="518" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="797"><net_src comp="562" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="802"><net_src comp="568" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="808"><net_src comp="598" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="814"><net_src comp="612" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="656" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec_knn_vote : knn_set_0_0_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_0_1_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_0_2_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_1_0_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_1_1_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_1_2_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_2_0_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_2_1_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_2_2_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_3_0_V_read | {2 }
	Port: digitrec_knn_vote : knn_set_3_1_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_3_2_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_4_0_V_read | {2 }
	Port: digitrec_knn_vote : knn_set_4_1_V_read | {2 }
	Port: digitrec_knn_vote : knn_set_4_2_V_read | {2 }
	Port: digitrec_knn_vote : knn_set_5_0_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_5_1_V_read | {2 }
	Port: digitrec_knn_vote : knn_set_5_2_V_read | {2 }
	Port: digitrec_knn_vote : knn_set_6_0_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_6_1_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_6_2_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_7_0_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_7_1_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_7_2_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_8_0_V_read | {4 }
	Port: digitrec_knn_vote : knn_set_8_1_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_8_2_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_9_0_V_read | {4 }
	Port: digitrec_knn_vote : knn_set_9_1_V_read | {4 }
	Port: digitrec_knn_vote : knn_set_9_2_V_read | {4 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast : 2
		sum_0_2 : 3
		tmp1 : 1
		tmp1_cast : 2
		sum_1_2 : 3
		tmp_6_1 : 4
		min_2_min_1 : 5
		tmp2 : 1
		tmp2_cast : 2
		sum_2_2 : 3
		tmp3 : 1
	State 2
		min_2_min_2 : 1
		sum_3_2 : 1
		tmp_6_3 : 2
		min_2_min_3 : 3
		tmp4 : 1
		tmp4_cast : 2
		sum_4_2 : 3
		tmp_6_4 : 4
		tmp5 : 1
	State 3
		agg_result_V_0_agg_result_V_02_1 : 1
		sum_5_2 : 1
		tmp_6_5 : 2
		agg_result_V_0_agg_result_V_02_4 : 3
		tmp_1 : 3
		agg_result_V_0_agg_result_V_02_5 : 3
		min_2_min_5 : 3
		tmp6 : 1
		tmp6_cast : 2
		sum_6_2 : 3
		tmp_6_6 : 4
		min_2_min_6 : 5
		tmp7 : 1
		tmp7_cast : 2
		sum_7_2 : 3
		tmp8 : 1
	State 4
		agg_result_V_0_agg_result_V_02 : 1
		tmp_2 : 1
		agg_result_V_0_agg_result_V_02_7 : 1
		agg_result_V_0_agg_result_V_02_6 : 2
		min_2_min_7 : 1
		sum_8_2 : 1
		tmp_6_8 : 2
		min_2_min_8 : 3
		tmp9 : 1
		tmp9_cast : 2
		sum_9_2 : 3
		tmp_6_9 : 4
		agg_result_V_0_agg_result_V_02_8 : 5
		tmp_3 : 5
		agg_result_V_0_agg_result_V_02_9 : 5
		stg_127 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|          |                tmp_fu_270               |    0    |    6    |
|          |              sum_0_2_fu_280             |    0    |    7    |
|          |               tmp1_fu_298               |    0    |    6    |
|          |              sum_1_2_fu_308             |    0    |    7    |
|          |               tmp2_fu_340               |    0    |    6    |
|          |              sum_2_2_fu_350             |    0    |    7    |
|          |               tmp3_fu_364               |    0    |    6    |
|          |              sum_3_2_fu_387             |    0    |    7    |
|          |               tmp4_fu_419               |    0    |    6    |
|    add   |              sum_4_2_fu_429             |    0    |    7    |
|          |               tmp5_fu_449               |    0    |    6    |
|          |              sum_5_2_fu_493             |    0    |    7    |
|          |               tmp6_fu_546               |    0    |    6    |
|          |              sum_6_2_fu_556             |    0    |    7    |
|          |               tmp7_fu_588               |    0    |    6    |
|          |              sum_7_2_fu_598             |    0    |    7    |
|          |               tmp8_fu_612               |    0    |    6    |
|          |              sum_8_2_fu_659             |    0    |    7    |
|          |               tmp9_fu_691               |    0    |    6    |
|          |              sum_9_2_fu_701             |    0    |    7    |
|----------|-----------------------------------------|---------|---------|
|          |            min_2_min_1_fu_320           |    0    |    8    |
|          |            min_2_min_2_fu_374           |    0    |    8    |
|          |            min_2_min_3_fu_399           |    0    |    8    |
|          | agg_result_V_0_agg_result_V_02_2_fu_458 |    0    |    2    |
|          | agg_result_V_0_agg_result_V_02_3_fu_469 |    0    |    2    |
|          |            min_2_min_4_fu_481           |    0    |    8    |
|          | agg_result_V_0_agg_result_V_02_4_fu_505 |    0    |    3    |
|  select  | agg_result_V_0_agg_result_V_02_5_fu_518 |    0    |    3    |
|          |            min_2_min_5_fu_526           |    0    |    8    |
|          |            min_2_min_6_fu_568           |    0    |    8    |
|          |  agg_result_V_0_agg_result_V_02_fu_622  |    0    |    3    |
|          | agg_result_V_0_agg_result_V_02_7_fu_635 |    0    |    3    |
|          |            min_2_min_7_fu_646           |    0    |    8    |
|          |            min_2_min_8_fu_671           |    0    |    8    |
|          | agg_result_V_0_agg_result_V_02_8_fu_713 |    0    |    4    |
|          | agg_result_V_0_agg_result_V_02_9_fu_727 |    0    |    4    |
|----------|-----------------------------------------|---------|---------|
|          |              tmp_6_1_fu_314             |    0    |    3    |
|          |              tmp_6_2_fu_370             |    0    |    3    |
|          |              tmp_6_3_fu_393             |    0    |    3    |
|          |              tmp_6_4_fu_435             |    0    |    3    |
|   icmp   |              tmp_6_5_fu_499             |    0    |    3    |
|          |              tmp_6_6_fu_562             |    0    |    3    |
|          |              tmp_6_7_fu_618             |    0    |    3    |
|          |              tmp_6_8_fu_665             |    0    |    3    |
|          |              tmp_6_9_fu_707             |    0    |    3    |
|----------|-----------------------------------------|---------|---------|
|          |               tmp_s_fu_465              |    0    |    1    |
|    or    |               tmp_1_fu_513              |    0    |    1    |
|          |               tmp_2_fu_630              |    0    |    1    |
|          |               tmp_3_fu_721              |    0    |    1    |
|----------|-----------------------------------------|---------|---------|
|          |     knn_set_3_2_V_read_1_read_fu_78     |    0    |    0    |
|          |     knn_set_3_1_V_read_1_read_fu_84     |    0    |    0    |
|          |     knn_set_2_2_V_read_1_read_fu_90     |    0    |    0    |
|          |     knn_set_2_1_V_read_1_read_fu_96     |    0    |    0    |
|          |     knn_set_2_0_V_read_1_read_fu_102    |    0    |    0    |
|          |     knn_set_1_2_V_read_1_read_fu_108    |    0    |    0    |
|          |     knn_set_1_1_V_read_1_read_fu_114    |    0    |    0    |
|          |     knn_set_1_0_V_read_1_read_fu_120    |    0    |    0    |
|          |     knn_set_0_2_V_read_1_read_fu_126    |    0    |    0    |
|          |     knn_set_0_1_V_read_1_read_fu_132    |    0    |    0    |
|          |     knn_set_0_0_V_read_1_read_fu_138    |    0    |    0    |
|          |     knn_set_5_2_V_read_1_read_fu_144    |    0    |    0    |
|          |     knn_set_5_1_V_read_1_read_fu_150    |    0    |    0    |
|          |     knn_set_4_2_V_read_1_read_fu_156    |    0    |    0    |
|   read   |     knn_set_4_1_V_read_1_read_fu_162    |    0    |    0    |
|          |     knn_set_4_0_V_read_1_read_fu_168    |    0    |    0    |
|          |     knn_set_3_0_V_read_1_read_fu_174    |    0    |    0    |
|          |     knn_set_8_2_V_read_1_read_fu_180    |    0    |    0    |
|          |     knn_set_8_1_V_read_1_read_fu_186    |    0    |    0    |
|          |     knn_set_7_2_V_read_1_read_fu_192    |    0    |    0    |
|          |     knn_set_7_1_V_read_1_read_fu_198    |    0    |    0    |
|          |     knn_set_7_0_V_read_1_read_fu_204    |    0    |    0    |
|          |     knn_set_6_2_V_read_1_read_fu_210    |    0    |    0    |
|          |     knn_set_6_1_V_read_1_read_fu_216    |    0    |    0    |
|          |     knn_set_6_0_V_read_1_read_fu_222    |    0    |    0    |
|          |     knn_set_5_0_V_read_1_read_fu_228    |    0    |    0    |
|          |     knn_set_9_2_V_read_1_read_fu_234    |    0    |    0    |
|          |     knn_set_9_1_V_read_1_read_fu_240    |    0    |    0    |
|          |     knn_set_9_0_V_read_1_read_fu_246    |    0    |    0    |
|          |     knn_set_8_0_V_read_1_read_fu_252    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |            tmp_8_cast_fu_258            |    0    |    0    |
|          |          tmp_8_0_1_cast_fu_262          |    0    |    0    |
|          |          tmp_8_0_2_cast_fu_266          |    0    |    0    |
|          |             tmp_cast_fu_276             |    0    |    0    |
|          |           tmp_8_1_cast_fu_286           |    0    |    0    |
|          |          tmp_8_1_1_cast_fu_290          |    0    |    0    |
|          |          tmp_8_1_2_cast_fu_294          |    0    |    0    |
|          |             tmp1_cast_fu_304            |    0    |    0    |
|          |           tmp_8_2_cast_fu_328           |    0    |    0    |
|          |          tmp_8_2_1_cast_fu_332          |    0    |    0    |
|          |          tmp_8_2_2_cast_fu_336          |    0    |    0    |
|          |             tmp2_cast_fu_346            |    0    |    0    |
|          |          tmp_8_3_1_cast_fu_356          |    0    |    0    |
|          |          tmp_8_3_2_cast_fu_360          |    0    |    0    |
|          |           tmp_8_3_cast_fu_380           |    0    |    0    |
|          |             tmp3_cast_fu_384            |    0    |    0    |
|          |           tmp_8_4_cast_fu_407           |    0    |    0    |
|          |          tmp_8_4_1_cast_fu_411          |    0    |    0    |
|          |          tmp_8_4_2_cast_fu_415          |    0    |    0    |
|          |             tmp4_cast_fu_425            |    0    |    0    |
|          |          tmp_8_5_1_cast_fu_441          |    0    |    0    |
|   zext   |          tmp_8_5_2_cast_fu_445          |    0    |    0    |
|          |   agg_result_V_0_agg_result_V_s_fu_455  |    0    |    0    |
|          | agg_result_V_0_agg_result_V_02_1_fu_477 |    0    |    0    |
|          |           tmp_8_5_cast_fu_486           |    0    |    0    |
|          |             tmp5_cast_fu_490            |    0    |    0    |
|          |           tmp_8_6_cast_fu_534           |    0    |    0    |
|          |          tmp_8_6_1_cast_fu_538          |    0    |    0    |
|          |          tmp_8_6_2_cast_fu_542          |    0    |    0    |
|          |             tmp6_cast_fu_552            |    0    |    0    |
|          |           tmp_8_7_cast_fu_576           |    0    |    0    |
|          |          tmp_8_7_1_cast_fu_580          |    0    |    0    |
|          |          tmp_8_7_2_cast_fu_584          |    0    |    0    |
|          |             tmp7_cast_fu_594            |    0    |    0    |
|          |          tmp_8_8_1_cast_fu_604          |    0    |    0    |
|          |          tmp_8_8_2_cast_fu_608          |    0    |    0    |
|          | agg_result_V_0_agg_result_V_02_6_fu_642 |    0    |    0    |
|          |           tmp_8_8_cast_fu_652           |    0    |    0    |
|          |             tmp8_cast_fu_656            |    0    |    0    |
|          |           tmp_8_9_cast_fu_679           |    0    |    0    |
|          |          tmp_8_9_1_cast_fu_683          |    0    |    0    |
|          |          tmp_8_9_2_cast_fu_687          |    0    |    0    |
|          |             tmp9_cast_fu_697            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   249   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|agg_result_V_0_agg_result_V_02_5_reg_789|    3   |
|           min_2_min_1_reg_740          |    8   |
|           min_2_min_3_reg_768          |    8   |
|           min_2_min_6_reg_799          |    8   |
|             sum_2_2_reg_746            |    8   |
|             sum_4_2_reg_773            |    8   |
|             sum_7_2_reg_805            |    8   |
|              tmp3_reg_752              |    7   |
|              tmp5_reg_784              |    7   |
|              tmp8_reg_811              |    7   |
|             tmp_6_1_reg_735            |    1   |
|             tmp_6_2_reg_757            |    1   |
|             tmp_6_3_reg_762            |    1   |
|             tmp_6_4_reg_778            |    1   |
|             tmp_6_6_reg_794            |    1   |
+----------------------------------------+--------+
|                  Total                 |   77   |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   249  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   77   |    -   |
+-----------+--------+--------+
|   Total   |   77   |   249  |
+-----------+--------+--------+
