module foo_proc(
  input wire [31:0] dir,
  input wire [31:0] in1,
  input wire in1_vld,
  input wire [31:0] in2,
  input wire in2_vld,
  input wire out_rdy,
  output wire [31:0] out,
  output wire out_vld,
  output wire in1_rdy,
  output wire in2_rdy
);
  wire __in1_op0_0_io_in;
  wire __in2_op0_0_io_in;
  wire [31:0] in2_select;
  wire [31:0] in1_select;
  wire p0_all_active_inputs_valid;
  assign __in1_op0_0_io_in = dir == 32'h0000_0000;
  assign __in2_op0_0_io_in = dir != 32'h0000_0000;
  assign in2_select = __in2_op0_0_io_in ? in2 : 32'h0000_0000;
  assign in1_select = __in1_op0_0_io_in ? in1 : 32'h0000_0000;
  assign p0_all_active_inputs_valid = (~__in1_op0_0_io_in | in1_vld) & (~__in2_op0_0_io_in | in2_vld);
  assign out = __in1_op0_0_io_in ? in1_select : in2_select;
  assign out_vld = p0_all_active_inputs_valid & 1'h1 & 1'h1;
  assign in1_rdy = __in1_op0_0_io_in & out_rdy;
  assign in2_rdy = __in2_op0_0_io_in & out_rdy;
endmodule
