<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx23885 › altera-ci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>altera-ci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * altera-ci.c</span>
<span class="cm"> *</span>
<span class="cm"> *  CI driver in conjunction with NetUp Dual DVB-T/C RF CI card</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010,2011 NetUP Inc.</span>
<span class="cm"> * Copyright (C) 2010,2011 Igor M. Liplianin &lt;liplianin@netup.ru&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * currently cx23885 GPIO&#39;s used.</span>
<span class="cm"> * GPIO-0 ~INT in</span>
<span class="cm"> * GPIO-1 TMS out</span>
<span class="cm"> * GPIO-2 ~reset chips out</span>
<span class="cm"> * GPIO-3 to GPIO-10 data/addr for CA in/out</span>
<span class="cm"> * GPIO-11 ~CS out</span>
<span class="cm"> * GPIO-12 AD_RG out</span>
<span class="cm"> * GPIO-13 ~WR out</span>
<span class="cm"> * GPIO-14 ~RD out</span>
<span class="cm"> * GPIO-15 ~RDY in</span>
<span class="cm"> * GPIO-16 TCK out</span>
<span class="cm"> * GPIO-17 TDO in</span>
<span class="cm"> * GPIO-18 TDI out</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> *  Bit definitions for MC417_RWD and MC417_OEN registers</span>
<span class="cm"> * bits 31-16</span>
<span class="cm"> * +-----------+</span>
<span class="cm"> * | Reserved  |</span>
<span class="cm"> * +-----------+</span>
<span class="cm"> *   bit 15  bit 14  bit 13 bit 12  bit 11  bit 10  bit 9   bit 8</span>
<span class="cm"> * +-------+-------+-------+-------+-------+-------+-------+-------+</span>
<span class="cm"> * |  TDI  |  TDO  |  TCK  |  RDY# |  #RD  |  #WR  | AD_RG |  #CS  |</span>
<span class="cm"> * +-------+-------+-------+-------+-------+-------+-------+-------+</span>
<span class="cm"> *  bit 7   bit 6   bit 5   bit 4   bit 3   bit 2   bit 1   bit 0</span>
<span class="cm"> * +-------+-------+-------+-------+-------+-------+-------+-------+</span>
<span class="cm"> * |  DATA7|  DATA6|  DATA5|  DATA4|  DATA3|  DATA2|  DATA1|  DATA0|</span>
<span class="cm"> * +-------+-------+-------+-------+-------+-------+-------+-------+</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;media/videobuf-dma-sg.h&gt;</span>
<span class="cp">#include &lt;media/videobuf-dvb.h&gt;</span>
<span class="cp">#include &quot;altera-ci.h&quot;</span>
<span class="cp">#include &quot;dvb_ca_en50221.h&quot;</span>

<span class="cm">/* FPGA regs */</span>
<span class="cp">#define NETUP_CI_INT_CTRL	0x00</span>
<span class="cp">#define NETUP_CI_BUSCTRL2	0x01</span>
<span class="cp">#define NETUP_CI_ADDR0		0x04</span>
<span class="cp">#define NETUP_CI_ADDR1		0x05</span>
<span class="cp">#define NETUP_CI_DATA		0x06</span>
<span class="cp">#define NETUP_CI_BUSCTRL	0x07</span>
<span class="cp">#define NETUP_CI_PID_ADDR0	0x08</span>
<span class="cp">#define NETUP_CI_PID_ADDR1	0x09</span>
<span class="cp">#define NETUP_CI_PID_DATA	0x0a</span>
<span class="cp">#define NETUP_CI_TSA_DIV	0x0c</span>
<span class="cp">#define NETUP_CI_TSB_DIV	0x0d</span>
<span class="cp">#define NETUP_CI_REVISION	0x0f</span>

<span class="cm">/* const for ci op */</span>
<span class="cp">#define NETUP_CI_FLG_CTL	1</span>
<span class="cp">#define NETUP_CI_FLG_RD		1</span>
<span class="cp">#define NETUP_CI_FLG_AD		1</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ci_dbg</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">ci_dbg</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">ci_dbg</span><span class="p">,</span> <span class="s">&quot;Enable CI debugging&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pid_dbg</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">pid_dbg</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">pid_dbg</span><span class="p">,</span> <span class="s">&quot;Enable PID filtering debugging&quot;</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;altera FPGA CI module&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Igor M. Liplianin  &lt;liplianin@netup.ru&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

<span class="cp">#define ci_dbg_print(args...) \</span>
<span class="cp">	do { \</span>
<span class="cp">		if (ci_dbg) \</span>
<span class="cp">			printk(KERN_DEBUG args); \</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define pid_dbg_print(args...) \</span>
<span class="cp">	do { \</span>
<span class="cp">		if (pid_dbg) \</span>
<span class="cp">			printk(KERN_DEBUG args); \</span>
<span class="cp">	} while (0)</span>

<span class="k">struct</span> <span class="n">altera_ci_state</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">netup_hw_pid_filter</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">fpga_mutex</span><span class="p">;</span><span class="cm">/* two CI&#39;s on the same fpga */</span>
	<span class="k">struct</span> <span class="n">netup_hw_pid_filter</span> <span class="o">*</span><span class="n">pid_filt</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">altera_ci_state</span> <span class="o">*</span><span class="n">state</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">work</span><span class="p">;</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">fpga_rw</span><span class="p">)</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flag</span><span class="p">,</span> <span class="kt">int</span> <span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">rw</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">cis_used</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">filts_used</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">strt_wrk</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* stores all private variables for communication with CI */</span>
<span class="k">struct</span> <span class="n">altera_ci_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">internal</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="n">ca</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* stores all private variables for hardware pid filtering */</span>
<span class="k">struct</span> <span class="n">netup_hw_pid_filter</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">internal</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_demux</span> <span class="o">*</span><span class="n">demux</span><span class="p">;</span>
	<span class="cm">/* save old functions */</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">start_feed</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dvb_demux_feed</span> <span class="o">*</span><span class="n">feed</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">stop_feed</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dvb_demux_feed</span> <span class="o">*</span><span class="n">feed</span><span class="p">);</span>

	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* internal params node */</span>
<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="p">{</span>
	<span class="cm">/* pointer for internal params, one for each pair of CI&#39;s */</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span>		<span class="o">*</span><span class="n">internal</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span>		<span class="o">*</span><span class="n">next_inode</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* first internal params */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">fpga_first_inode</span><span class="p">;</span>

<span class="cm">/* find chip by dev */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="nf">find_inode</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">temp_chip</span> <span class="o">=</span> <span class="n">fpga_first_inode</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp_chip</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">temp_chip</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 Search for the last fpga CI chip or</span>
<span class="cm">	 find it by dev */</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">temp_chip</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
				<span class="p">(</span><span class="n">temp_chip</span><span class="o">-&gt;</span><span class="n">internal</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">!=</span> <span class="n">dev</span><span class="p">))</span>
		<span class="n">temp_chip</span> <span class="o">=</span> <span class="n">temp_chip</span><span class="o">-&gt;</span><span class="n">next_inode</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">temp_chip</span><span class="p">;</span>
<span class="p">}</span>
<span class="cm">/* check demux */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="nf">check_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">temp_int</span><span class="p">,</span>
						<span class="kt">void</span> <span class="o">*</span><span class="n">demux_dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">filt_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">temp_int</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">pid_filt</span><span class="p">[</span><span class="n">filt_nr</span><span class="p">])</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">pid_filt</span><span class="p">[</span><span class="n">filt_nr</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">demux</span> <span class="o">==</span> <span class="n">demux_dev</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">temp_int</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* find chip by demux */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="nf">find_dinode</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">demux_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">temp_chip</span> <span class="o">=</span> <span class="n">fpga_first_inode</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">temp_int</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Search of the last fpga CI chip or</span>
<span class="cm">	 * find it by demux</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">temp_chip</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">temp_chip</span><span class="o">-&gt;</span><span class="n">internal</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">temp_int</span> <span class="o">=</span> <span class="n">temp_chip</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">check_filter</span><span class="p">(</span><span class="n">temp_int</span><span class="p">,</span> <span class="n">demux_dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">check_filter</span><span class="p">(</span><span class="n">temp_int</span><span class="p">,</span> <span class="n">demux_dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">temp_chip</span> <span class="o">=</span> <span class="n">temp_chip</span><span class="o">-&gt;</span><span class="n">next_inode</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">temp_chip</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* deallocating chip */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">remove_inode</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">internal</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">prev_node</span> <span class="o">=</span> <span class="n">fpga_first_inode</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">del_node</span> <span class="o">=</span> <span class="n">find_inode</span><span class="p">(</span><span class="n">internal</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">del_node</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">del_node</span> <span class="o">==</span> <span class="n">fpga_first_inode</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">fpga_first_inode</span> <span class="o">=</span> <span class="n">del_node</span><span class="o">-&gt;</span><span class="n">next_inode</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">prev_node</span><span class="o">-&gt;</span><span class="n">next_inode</span> <span class="o">!=</span> <span class="n">del_node</span><span class="p">)</span>
				<span class="n">prev_node</span> <span class="o">=</span> <span class="n">prev_node</span><span class="o">-&gt;</span><span class="n">next_inode</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">del_node</span><span class="o">-&gt;</span><span class="n">next_inode</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
				<span class="n">prev_node</span><span class="o">-&gt;</span><span class="n">next_inode</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">prev_node</span><span class="o">-&gt;</span><span class="n">next_inode</span> <span class="o">=</span>
					<span class="n">prev_node</span><span class="o">-&gt;</span><span class="n">next_inode</span><span class="o">-&gt;</span><span class="n">next_inode</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">kfree</span><span class="p">(</span><span class="n">del_node</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* allocating new chip */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="nf">append_internal</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">internal</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">new_node</span> <span class="o">=</span> <span class="n">fpga_first_inode</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">new_node</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">new_node</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_inode</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="n">fpga_first_inode</span> <span class="o">=</span> <span class="n">new_node</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">new_node</span><span class="o">-&gt;</span><span class="n">next_inode</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="n">new_node</span> <span class="o">=</span> <span class="n">new_node</span><span class="o">-&gt;</span><span class="n">next_inode</span><span class="p">;</span>

		<span class="n">new_node</span><span class="o">-&gt;</span><span class="n">next_inode</span> <span class="o">=</span>
				<span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_inode</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">new_node</span><span class="o">-&gt;</span><span class="n">next_inode</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="n">new_node</span> <span class="o">=</span> <span class="n">new_node</span><span class="o">-&gt;</span><span class="n">next_inode</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">new_node</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">new_node</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">new_node</span><span class="o">-&gt;</span><span class="n">internal</span> <span class="o">=</span> <span class="n">internal</span><span class="p">;</span>
		<span class="n">new_node</span><span class="o">-&gt;</span><span class="n">next_inode</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">new_node</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">netup_fpga_op_rw</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span>
							<span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="n">u8</span> <span class="n">read</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_rw</span><span class="p">(</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_AD</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_rw</span><span class="p">(</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">read</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* flag - mem/io, read - read/write */</span>
<span class="kt">int</span> <span class="nf">altera_ci_op_cam</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="o">*</span><span class="n">en50221</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">,</span>
				<span class="n">u8</span> <span class="n">flag</span><span class="p">,</span> <span class="n">u8</span> <span class="n">read</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">struct</span> <span class="n">altera_ci_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">en50221</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">store</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mem</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">!=</span> <span class="n">slot</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_ADDR0</span><span class="p">,</span> <span class="p">((</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfe</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_ADDR1</span><span class="p">,</span> <span class="p">((</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">store</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">);</span>

	<span class="n">store</span> <span class="o">&amp;=</span> <span class="mh">0x0f</span><span class="p">;</span>
	<span class="n">store</span> <span class="o">|=</span> <span class="p">((</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">flag</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">));</span>

	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL</span><span class="p">,</span> <span class="n">store</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mem</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">read</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: %s: addr=[0x%02x], %s=%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
			<span class="p">(</span><span class="n">read</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;read&quot;</span> <span class="o">:</span> <span class="s">&quot;write&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span>
			<span class="p">(</span><span class="n">flag</span> <span class="o">==</span> <span class="n">NETUP_CI_FLG_CTL</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;ctl&quot;</span> <span class="o">:</span> <span class="s">&quot;mem&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">read</span><span class="p">)</span> <span class="o">?</span> <span class="n">mem</span> <span class="o">:</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">mem</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_read_attribute_mem</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="o">*</span><span class="n">en50221</span><span class="p">,</span>
						<span class="kt">int</span> <span class="n">slot</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">altera_ci_op_cam</span><span class="p">(</span><span class="n">en50221</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_write_attribute_mem</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="o">*</span><span class="n">en50221</span><span class="p">,</span>
						<span class="kt">int</span> <span class="n">slot</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">altera_ci_op_cam</span><span class="p">(</span><span class="n">en50221</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_read_cam_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="o">*</span><span class="n">en50221</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">altera_ci_op_cam</span><span class="p">(</span><span class="n">en50221</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_CTL</span><span class="p">,</span>
						<span class="n">NETUP_CI_FLG_RD</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_write_cam_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="o">*</span><span class="n">en50221</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">,</span>
						<span class="n">u8</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">altera_ci_op_cam</span><span class="p">(</span><span class="n">en50221</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_CTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_slot_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="o">*</span><span class="n">en50221</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">altera_ci_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">en50221</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>
	<span class="cm">/* reasonable timeout for CI reset is 10 seconds */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t_out</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">9999</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">!=</span> <span class="n">slot</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">);</span>
	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL</span><span class="p">,</span>
				<span class="p">(</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="mh">0xcf</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">5</span> <span class="o">-</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">)),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

		<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL</span><span class="p">,</span>
						<span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">);</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">5</span> <span class="o">-</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">)))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">t_out</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>


	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: %d msecs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
		<span class="n">jiffies_to_msecs</span><span class="p">(</span><span class="n">jiffies</span> <span class="o">+</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">9999</span><span class="p">)</span> <span class="o">-</span> <span class="n">t_out</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_slot_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="o">*</span><span class="n">en50221</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* not implemented */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_slot_ts_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="o">*</span><span class="n">en50221</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">altera_ci_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">en50221</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">!=</span> <span class="n">slot</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">);</span>
	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL</span><span class="p">,</span>
				<span class="p">(</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">-</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">)),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* work handler */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">netup_read_ci_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">work</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span>
			<span class="n">container_of</span><span class="p">(</span><span class="n">work</span><span class="p">,</span> <span class="k">struct</span> <span class="n">fpga_internal</span><span class="p">,</span> <span class="n">work</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>
	<span class="cm">/* ack&#39; irq */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_INT_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span>
				<span class="p">((</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">?</span>
				<span class="n">DVB_CA_EN50221_POLL_CAM_PRESENT</span> <span class="o">|</span>
				<span class="n">DVB_CA_EN50221_POLL_CAM_READY</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: setting CI[1] status = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">,</span> <span class="n">inter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span>
				<span class="p">((</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">?</span>
				<span class="n">DVB_CA_EN50221_POLL_CAM_PRESENT</span> <span class="o">|</span>
				<span class="n">DVB_CA_EN50221_POLL_CAM_READY</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: setting CI[0] status = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">,</span> <span class="n">inter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>
	<span class="p">};</span>
<span class="p">}</span>

<span class="cm">/* CI irq handler */</span>
<span class="kt">int</span> <span class="nf">altera_ci_irq</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">temp_int</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp_int</span> <span class="o">=</span> <span class="n">find_inode</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">temp_int</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">inter</span> <span class="o">=</span> <span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>
			<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">work</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">altera_ci_irq</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">altera_poll_ci_slot_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="o">*</span><span class="n">en50221</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">,</span>
								<span class="kt">int</span> <span class="n">open</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">altera_ci_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">en50221</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">!=</span> <span class="n">slot</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">altera_hw_filt_release</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">main_dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">filt_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">temp_int</span> <span class="o">=</span> <span class="n">find_inode</span><span class="p">(</span><span class="n">main_dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">netup_hw_pid_filter</span> <span class="o">*</span><span class="n">pid_filt</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp_int</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pid_filt</span> <span class="o">=</span> <span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="o">-&gt;</span><span class="n">pid_filt</span><span class="p">[</span><span class="n">filt_nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
		<span class="cm">/* stored old feed controls */</span>
		<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">demux</span><span class="o">-&gt;</span><span class="n">start_feed</span> <span class="o">=</span> <span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">start_feed</span><span class="p">;</span>
		<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">demux</span><span class="o">-&gt;</span><span class="n">stop_feed</span> <span class="o">=</span> <span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">stop_feed</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(((</span><span class="o">--</span><span class="p">(</span><span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="o">-&gt;</span><span class="n">filts_used</span><span class="p">))</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			 <span class="p">((</span><span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="o">-&gt;</span><span class="n">cis_used</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>

			<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: Actually removing</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

			<span class="n">remove_inode</span><span class="p">(</span><span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">kfree</span><span class="p">(</span><span class="n">pid_filt</span><span class="p">);</span>

	<span class="p">}</span>

<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">altera_hw_filt_release</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">altera_ci_release</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ci_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">temp_int</span> <span class="o">=</span> <span class="n">find_inode</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">altera_ci_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp_int</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">state</span> <span class="o">=</span> <span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="n">ci_nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
		<span class="n">altera_hw_filt_release</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ci_nr</span><span class="p">);</span>


		<span class="k">if</span> <span class="p">(((</span><span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="o">-&gt;</span><span class="n">filts_used</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
				<span class="p">((</span><span class="o">--</span><span class="p">(</span><span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="o">-&gt;</span><span class="n">cis_used</span><span class="p">))</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>

			<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: Actually removing</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

			<span class="n">remove_inode</span><span class="p">(</span><span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">data</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
				<span class="n">dvb_ca_en50221_release</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">);</span>

			<span class="n">kfree</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">altera_ci_release</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">altera_pid_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">netup_hw_pid_filter</span> <span class="o">*</span><span class="n">pid_filt</span><span class="p">,</span>
		<span class="n">u16</span> <span class="n">pid</span><span class="p">,</span> <span class="kt">int</span> <span class="n">onoff</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span> <span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">store</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* pid 0-0x1f always enabled, don&#39;t touch them */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">pid</span> <span class="o">==</span> <span class="mh">0x2000</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">pid</span> <span class="o">&lt;</span> <span class="mh">0x20</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_PID_ADDR0</span><span class="p">,</span> <span class="p">(</span><span class="n">pid</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_PID_ADDR1</span><span class="p">,</span>
			<span class="p">((</span><span class="n">pid</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">store</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_PID_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">onoff</span><span class="p">)</span><span class="cm">/* 0 - on, 1 - off */</span>
		<span class="n">store</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">pid</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">store</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">pid</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">));</span>

	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_PID_DATA</span><span class="p">,</span> <span class="n">store</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="n">pid_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: (%d) set pid: %5d 0x%04x &#39;%s&#39;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
		<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="n">pid</span><span class="p">,</span> <span class="n">pid</span><span class="p">,</span> <span class="n">onoff</span> <span class="o">?</span> <span class="s">&quot;off&quot;</span> <span class="o">:</span> <span class="s">&quot;on&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">altera_toggle_fullts_streaming</span><span class="p">(</span><span class="k">struct</span> <span class="n">netup_hw_pid_filter</span> <span class="o">*</span><span class="n">pid_filt</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">filt_nr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">onoff</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span> <span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">store</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pid_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: pid_filt-&gt;nr[%d]  now %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span>
			<span class="n">onoff</span> <span class="o">?</span> <span class="s">&quot;off&quot;</span> <span class="o">:</span> <span class="s">&quot;on&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">onoff</span><span class="p">)</span><span class="cm">/* 0 - on, 1 - off */</span>
		<span class="n">store</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span><span class="cm">/* ignore pid */</span>
	<span class="k">else</span>
		<span class="n">store</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span><span class="cm">/* enable pid */</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">1024</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_PID_ADDR0</span><span class="p">,</span> <span class="n">i</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_PID_ADDR1</span><span class="p">,</span>
				<span class="p">((</span><span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="cm">/* pid 0-0x1f always enabled */</span>
		<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_PID_DATA</span><span class="p">,</span>
				<span class="p">(</span><span class="n">i</span> <span class="o">&gt;</span> <span class="mi">3</span> <span class="o">?</span> <span class="n">store</span> <span class="o">:</span> <span class="mi">0</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_pid_feed_control</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">demux_dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">filt_nr</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">dvb_demux_feed</span> <span class="o">*</span><span class="n">feed</span><span class="p">,</span> <span class="kt">int</span> <span class="n">onoff</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">temp_int</span> <span class="o">=</span> <span class="n">find_dinode</span><span class="p">(</span><span class="n">demux_dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span> <span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">netup_hw_pid_filter</span> <span class="o">*</span><span class="n">pid_filt</span> <span class="o">=</span> <span class="n">inter</span><span class="o">-&gt;</span><span class="n">pid_filt</span><span class="p">[</span><span class="n">filt_nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>

	<span class="n">altera_pid_control</span><span class="p">(</span><span class="n">pid_filt</span><span class="p">,</span> <span class="n">feed</span><span class="o">-&gt;</span><span class="n">pid</span><span class="p">,</span> <span class="n">onoff</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* call old feed proc&#39;s */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">onoff</span><span class="p">)</span>
		<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">start_feed</span><span class="p">(</span><span class="n">feed</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">stop_feed</span><span class="p">(</span><span class="n">feed</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">feed</span><span class="o">-&gt;</span><span class="n">pid</span> <span class="o">==</span> <span class="mh">0x2000</span><span class="p">)</span>
		<span class="n">altera_toggle_fullts_streaming</span><span class="p">(</span><span class="n">pid_filt</span><span class="p">,</span> <span class="n">filt_nr</span><span class="p">,</span>
						<span class="n">onoff</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">altera_pid_feed_control</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">altera_ci_start_feed</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_demux_feed</span> <span class="o">*</span><span class="n">feed</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">altera_pid_feed_control</span><span class="p">(</span><span class="n">feed</span><span class="o">-&gt;</span><span class="n">demux</span><span class="p">,</span> <span class="n">num</span><span class="p">,</span> <span class="n">feed</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_stop_feed</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_demux_feed</span> <span class="o">*</span><span class="n">feed</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">altera_pid_feed_control</span><span class="p">(</span><span class="n">feed</span><span class="o">-&gt;</span><span class="n">demux</span><span class="p">,</span> <span class="n">num</span><span class="p">,</span> <span class="n">feed</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_start_feed_1</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_demux_feed</span> <span class="o">*</span><span class="n">feed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">altera_ci_start_feed</span><span class="p">(</span><span class="n">feed</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_stop_feed_1</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_demux_feed</span> <span class="o">*</span><span class="n">feed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">altera_ci_stop_feed</span><span class="p">(</span><span class="n">feed</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_start_feed_2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_demux_feed</span> <span class="o">*</span><span class="n">feed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">altera_ci_start_feed</span><span class="p">(</span><span class="n">feed</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_ci_stop_feed_2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_demux_feed</span> <span class="o">*</span><span class="n">feed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">altera_ci_stop_feed</span><span class="p">(</span><span class="n">feed</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">altera_hw_filt_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">altera_ci_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span> <span class="kt">int</span> <span class="n">hw_filt_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">netup_hw_pid_filter</span> <span class="o">*</span><span class="n">pid_filt</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">temp_int</span> <span class="o">=</span> <span class="n">find_inode</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pid_filt</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">netup_hw_pid_filter</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pid_filt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp_int</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">inter</span> <span class="o">=</span> <span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>
		<span class="p">(</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">filts_used</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
		<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: Find Internal Structure!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">inter</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_internal</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">inter</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">temp_int</span> <span class="o">=</span> <span class="n">append_internal</span><span class="p">(</span><span class="n">inter</span><span class="p">);</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">filts_used</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_rw</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">fpga_rw</span><span class="p">;</span>
		<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">strt_wrk</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: Create New Internal Structure!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: setting hw pid filter = %p for ci = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
						<span class="n">pid_filt</span><span class="p">,</span> <span class="n">hw_filt_nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">inter</span><span class="o">-&gt;</span><span class="n">pid_filt</span><span class="p">[</span><span class="n">hw_filt_nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pid_filt</span><span class="p">;</span>
	<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">demux</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">demux</span><span class="p">;</span>
	<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">internal</span> <span class="o">=</span> <span class="n">inter</span><span class="p">;</span>
	<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">=</span> <span class="n">hw_filt_nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="cm">/* store old feed controls */</span>
	<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">start_feed</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">demux</span><span class="o">-&gt;</span><span class="n">start_feed</span><span class="p">;</span>
	<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">stop_feed</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">demux</span><span class="o">-&gt;</span><span class="n">stop_feed</span><span class="p">;</span>
	<span class="cm">/* replace with new feed controls */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw_filt_nr</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">demux</span><span class="o">-&gt;</span><span class="n">start_feed</span> <span class="o">=</span> <span class="n">altera_ci_start_feed_1</span><span class="p">;</span>
		<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">demux</span><span class="o">-&gt;</span><span class="n">stop_feed</span> <span class="o">=</span> <span class="n">altera_ci_stop_feed_1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">hw_filt_nr</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">demux</span><span class="o">-&gt;</span><span class="n">start_feed</span> <span class="o">=</span> <span class="n">altera_ci_start_feed_2</span><span class="p">;</span>
		<span class="n">pid_filt</span><span class="o">-&gt;</span><span class="n">demux</span><span class="o">-&gt;</span><span class="n">stop_feed</span> <span class="o">=</span> <span class="n">altera_ci_stop_feed_2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">altera_toggle_fullts_streaming</span><span class="p">(</span><span class="n">pid_filt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">err:</span>
	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: Can&#39;t init hardware filter: Error %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">__func__</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">pid_filt</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">altera_hw_filt_init</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">altera_ci_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">altera_ci_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ci_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">altera_ci_state</span> <span class="o">*</span><span class="n">state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">temp_int</span> <span class="o">=</span> <span class="n">find_inode</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">store</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">altera_ci_state</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp_int</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">inter</span> <span class="o">=</span> <span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>
		<span class="p">(</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">cis_used</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
		<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: Find Internal Structure!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">inter</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_internal</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">inter</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">temp_int</span> <span class="o">=</span> <span class="n">append_internal</span><span class="p">(</span><span class="n">inter</span><span class="p">);</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">cis_used</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_rw</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">fpga_rw</span><span class="p">;</span>
		<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">strt_wrk</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: Create New Internal Structure!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: setting state = %p for ci = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
						<span class="n">state</span><span class="p">,</span> <span class="n">ci_nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">inter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="n">ci_nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">internal</span> <span class="o">=</span> <span class="n">inter</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">=</span> <span class="n">ci_nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">read_attribute_mem</span> <span class="o">=</span> <span class="n">altera_ci_read_attribute_mem</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">write_attribute_mem</span> <span class="o">=</span> <span class="n">altera_ci_write_attribute_mem</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">read_cam_control</span> <span class="o">=</span> <span class="n">altera_ci_read_cam_ctl</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">write_cam_control</span> <span class="o">=</span> <span class="n">altera_ci_write_cam_ctl</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">slot_reset</span> <span class="o">=</span> <span class="n">altera_ci_slot_reset</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">slot_shutdown</span> <span class="o">=</span> <span class="n">altera_ci_slot_shutdown</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">slot_ts_enable</span> <span class="o">=</span> <span class="n">altera_ci_slot_ts_ctl</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">poll_slot_status</span> <span class="o">=</span> <span class="n">altera_poll_ci_slot_status</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">dvb_ca_en50221_init</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span>
				   <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">ca</span><span class="p">,</span>
				   <span class="cm">/* flags */</span> <span class="mi">0</span><span class="p">,</span>
				   <span class="cm">/* n_slots */</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">!=</span> <span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">altera_hw_filt_init</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">ci_nr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">strt_wrk</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">INIT_WORK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">work</span><span class="p">,</span> <span class="n">netup_read_ci_status</span><span class="p">);</span>
		<span class="n">inter</span><span class="o">-&gt;</span><span class="n">strt_wrk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: CI initialized!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="cm">/* Enable div */</span>
	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_TSA_DIV</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_TSB_DIV</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* enable TS out */</span>
	<span class="n">store</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">);</span>
	<span class="n">store</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL2</span><span class="p">,</span> <span class="n">store</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_REVISION</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">);</span>
	<span class="cm">/* enable irq */</span>
	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_INT_CTRL</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: NetUP CI Revision = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">work</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">err:</span>
	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s: Cannot initialize CI: Error %d.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">altera_ci_init</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">altera_ci_tuner_reset</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ci_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_inode</span> <span class="o">*</span><span class="n">temp_int</span> <span class="o">=</span> <span class="n">find_inode</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">fpga_internal</span> <span class="o">*</span><span class="n">inter</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">store</span><span class="p">;</span>

	<span class="n">ci_dbg_print</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp_int</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">inter</span> <span class="o">=</span> <span class="n">temp_int</span><span class="o">-&gt;</span><span class="n">internal</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="n">store</span> <span class="o">=</span> <span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NETUP_CI_FLG_RD</span><span class="p">);</span>
	<span class="n">store</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">2</span> <span class="o">-</span> <span class="n">ci_nr</span><span class="p">));</span>
	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL2</span><span class="p">,</span> <span class="n">store</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="n">store</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">2</span> <span class="o">-</span> <span class="n">ci_nr</span><span class="p">));</span>
	<span class="n">netup_fpga_op_rw</span><span class="p">(</span><span class="n">inter</span><span class="p">,</span> <span class="n">NETUP_CI_BUSCTRL2</span><span class="p">,</span> <span class="n">store</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">inter</span><span class="o">-&gt;</span><span class="n">fpga_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">altera_ci_tuner_reset</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
