INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.srcs/sources_1/new/decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.srcs/sources_1/new/decoder_riscv.v:50]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.srcs/sources_1/new/decoder_riscv.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.srcs/sim_1/new/tb_decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_riscv
INFO: [VRFC 10-311] analyzing module decoder_riscv_ref
