// Seed: 3103756959
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wand id_6,
    output tri1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wand id_10,
    output tri id_11,
    output wor id_12,
    output tri0 id_13,
    input tri0 id_14,
    output wand id_15,
    output wand id_16,
    output wire module_0,
    input wand id_18
);
  wire id_20;
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1
);
  assign id_3 = id_0;
  module_0(
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0
  );
  assign id_3 = 1;
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
