VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob060_m2014_q4k_test.sv:21: $finish called at 1496 (1ps)
Hint: Output 'out' has no mismatches.
Hint: Total mismatched samples is 0 out of 299 samples

Simulation finished at 1496 ps
Mismatches: 0 in 299 samples
