//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26218862
// Cuda compilation tools, release 10.1, V10.1.168
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_70
.address_size 64

.func _ZN6Class09doTheMathERffi
(
	.param .b64 _ZN6Class09doTheMathERffi_param_0,
	.param .b64 _ZN6Class09doTheMathERffi_param_1,
	.param .b32 _ZN6Class09doTheMathERffi_param_2,
	.param .b32 _ZN6Class09doTheMathERffi_param_3
)
;
.func _ZN6Class19doTheMathERffi
(
	.param .b64 _ZN6Class19doTheMathERffi_param_0,
	.param .b64 _ZN6Class19doTheMathERffi_param_1,
	.param .b32 _ZN6Class19doTheMathERffi_param_2,
	.param .b32 _ZN6Class19doTheMathERffi_param_3
)
;
.func _ZN6Class29doTheMathERffi
(
	.param .b64 _ZN6Class29doTheMathERffi_param_0,
	.param .b64 _ZN6Class29doTheMathERffi_param_1,
	.param .b32 _ZN6Class29doTheMathERffi_param_2,
	.param .b32 _ZN6Class29doTheMathERffi_param_3
)
;
.func _ZN6Class39doTheMathERffi
(
	.param .b64 _ZN6Class39doTheMathERffi_param_0,
	.param .b64 _ZN6Class39doTheMathERffi_param_1,
	.param .b32 _ZN6Class39doTheMathERffi_param_2,
	.param .b32 _ZN6Class39doTheMathERffi_param_3
)
;
.func _ZN6Class49doTheMathERffi
(
	.param .b64 _ZN6Class49doTheMathERffi_param_0,
	.param .b64 _ZN6Class49doTheMathERffi_param_1,
	.param .b32 _ZN6Class49doTheMathERffi_param_2,
	.param .b32 _ZN6Class49doTheMathERffi_param_3
)
;
.func _ZN6Class59doTheMathERffi
(
	.param .b64 _ZN6Class59doTheMathERffi_param_0,
	.param .b64 _ZN6Class59doTheMathERffi_param_1,
	.param .b32 _ZN6Class59doTheMathERffi_param_2,
	.param .b32 _ZN6Class59doTheMathERffi_param_3
)
;
.func _ZN6Class69doTheMathERffi
(
	.param .b64 _ZN6Class69doTheMathERffi_param_0,
	.param .b64 _ZN6Class69doTheMathERffi_param_1,
	.param .b32 _ZN6Class69doTheMathERffi_param_2,
	.param .b32 _ZN6Class69doTheMathERffi_param_3
)
;
.func _ZN6Class79doTheMathERffi
(
	.param .b64 _ZN6Class79doTheMathERffi_param_0,
	.param .b64 _ZN6Class79doTheMathERffi_param_1,
	.param .b32 _ZN6Class79doTheMathERffi_param_2,
	.param .b32 _ZN6Class79doTheMathERffi_param_3
)
;
.func _ZN6Class89doTheMathERffi
(
	.param .b64 _ZN6Class89doTheMathERffi_param_0,
	.param .b64 _ZN6Class89doTheMathERffi_param_1,
	.param .b32 _ZN6Class89doTheMathERffi_param_2,
	.param .b32 _ZN6Class89doTheMathERffi_param_3
)
;
.func _ZN6Class99doTheMathERffi
(
	.param .b64 _ZN6Class99doTheMathERffi_param_0,
	.param .b64 _ZN6Class99doTheMathERffi_param_1,
	.param .b32 _ZN6Class99doTheMathERffi_param_2,
	.param .b32 _ZN6Class99doTheMathERffi_param_3
)
;
.func _ZN7Class109doTheMathERffi
(
	.param .b64 _ZN7Class109doTheMathERffi_param_0,
	.param .b64 _ZN7Class109doTheMathERffi_param_1,
	.param .b32 _ZN7Class109doTheMathERffi_param_2,
	.param .b32 _ZN7Class109doTheMathERffi_param_3
)
;
.func _ZN7Class119doTheMathERffi
(
	.param .b64 _ZN7Class119doTheMathERffi_param_0,
	.param .b64 _ZN7Class119doTheMathERffi_param_1,
	.param .b32 _ZN7Class119doTheMathERffi_param_2,
	.param .b32 _ZN7Class119doTheMathERffi_param_3
)
;
.func _ZN7Class129doTheMathERffi
(
	.param .b64 _ZN7Class129doTheMathERffi_param_0,
	.param .b64 _ZN7Class129doTheMathERffi_param_1,
	.param .b32 _ZN7Class129doTheMathERffi_param_2,
	.param .b32 _ZN7Class129doTheMathERffi_param_3
)
;
.func _ZN7Class139doTheMathERffi
(
	.param .b64 _ZN7Class139doTheMathERffi_param_0,
	.param .b64 _ZN7Class139doTheMathERffi_param_1,
	.param .b32 _ZN7Class139doTheMathERffi_param_2,
	.param .b32 _ZN7Class139doTheMathERffi_param_3
)
;
.func _ZN7Class149doTheMathERffi
(
	.param .b64 _ZN7Class149doTheMathERffi_param_0,
	.param .b64 _ZN7Class149doTheMathERffi_param_1,
	.param .b32 _ZN7Class149doTheMathERffi_param_2,
	.param .b32 _ZN7Class149doTheMathERffi_param_3
)
;
.func _ZN7Class159doTheMathERffi
(
	.param .b64 _ZN7Class159doTheMathERffi_param_0,
	.param .b64 _ZN7Class159doTheMathERffi_param_1,
	.param .b32 _ZN7Class159doTheMathERffi_param_2,
	.param .b32 _ZN7Class159doTheMathERffi_param_3
)
;
.func _ZN7Class169doTheMathERffi
(
	.param .b64 _ZN7Class169doTheMathERffi_param_0,
	.param .b64 _ZN7Class169doTheMathERffi_param_1,
	.param .b32 _ZN7Class169doTheMathERffi_param_2,
	.param .b32 _ZN7Class169doTheMathERffi_param_3
)
;
.func _ZN7Class179doTheMathERffi
(
	.param .b64 _ZN7Class179doTheMathERffi_param_0,
	.param .b64 _ZN7Class179doTheMathERffi_param_1,
	.param .b32 _ZN7Class179doTheMathERffi_param_2,
	.param .b32 _ZN7Class179doTheMathERffi_param_3
)
;
.func _ZN7Class189doTheMathERffi
(
	.param .b64 _ZN7Class189doTheMathERffi_param_0,
	.param .b64 _ZN7Class189doTheMathERffi_param_1,
	.param .b32 _ZN7Class189doTheMathERffi_param_2,
	.param .b32 _ZN7Class189doTheMathERffi_param_3
)
;
.func _ZN7Class199doTheMathERffi
(
	.param .b64 _ZN7Class199doTheMathERffi_param_0,
	.param .b64 _ZN7Class199doTheMathERffi_param_1,
	.param .b32 _ZN7Class199doTheMathERffi_param_2,
	.param .b32 _ZN7Class199doTheMathERffi_param_3
)
;
.func _ZN7Class209doTheMathERffi
(
	.param .b64 _ZN7Class209doTheMathERffi_param_0,
	.param .b64 _ZN7Class209doTheMathERffi_param_1,
	.param .b32 _ZN7Class209doTheMathERffi_param_2,
	.param .b32 _ZN7Class209doTheMathERffi_param_3
)
;
.func _ZN7Class219doTheMathERffi
(
	.param .b64 _ZN7Class219doTheMathERffi_param_0,
	.param .b64 _ZN7Class219doTheMathERffi_param_1,
	.param .b32 _ZN7Class219doTheMathERffi_param_2,
	.param .b32 _ZN7Class219doTheMathERffi_param_3
)
;
.func _ZN7Class229doTheMathERffi
(
	.param .b64 _ZN7Class229doTheMathERffi_param_0,
	.param .b64 _ZN7Class229doTheMathERffi_param_1,
	.param .b32 _ZN7Class229doTheMathERffi_param_2,
	.param .b32 _ZN7Class229doTheMathERffi_param_3
)
;
.func _ZN7Class239doTheMathERffi
(
	.param .b64 _ZN7Class239doTheMathERffi_param_0,
	.param .b64 _ZN7Class239doTheMathERffi_param_1,
	.param .b32 _ZN7Class239doTheMathERffi_param_2,
	.param .b32 _ZN7Class239doTheMathERffi_param_3
)
;
.func _ZN7Class249doTheMathERffi
(
	.param .b64 _ZN7Class249doTheMathERffi_param_0,
	.param .b64 _ZN7Class249doTheMathERffi_param_1,
	.param .b32 _ZN7Class249doTheMathERffi_param_2,
	.param .b32 _ZN7Class249doTheMathERffi_param_3
)
;
.func _ZN7Class259doTheMathERffi
(
	.param .b64 _ZN7Class259doTheMathERffi_param_0,
	.param .b64 _ZN7Class259doTheMathERffi_param_1,
	.param .b32 _ZN7Class259doTheMathERffi_param_2,
	.param .b32 _ZN7Class259doTheMathERffi_param_3
)
;
.func _ZN7Class269doTheMathERffi
(
	.param .b64 _ZN7Class269doTheMathERffi_param_0,
	.param .b64 _ZN7Class269doTheMathERffi_param_1,
	.param .b32 _ZN7Class269doTheMathERffi_param_2,
	.param .b32 _ZN7Class269doTheMathERffi_param_3
)
;
.func _ZN7Class279doTheMathERffi
(
	.param .b64 _ZN7Class279doTheMathERffi_param_0,
	.param .b64 _ZN7Class279doTheMathERffi_param_1,
	.param .b32 _ZN7Class279doTheMathERffi_param_2,
	.param .b32 _ZN7Class279doTheMathERffi_param_3
)
;
.func _ZN7Class289doTheMathERffi
(
	.param .b64 _ZN7Class289doTheMathERffi_param_0,
	.param .b64 _ZN7Class289doTheMathERffi_param_1,
	.param .b32 _ZN7Class289doTheMathERffi_param_2,
	.param .b32 _ZN7Class289doTheMathERffi_param_3
)
;
.func _ZN7Class299doTheMathERffi
(
	.param .b64 _ZN7Class299doTheMathERffi_param_0,
	.param .b64 _ZN7Class299doTheMathERffi_param_1,
	.param .b32 _ZN7Class299doTheMathERffi_param_2,
	.param .b32 _ZN7Class299doTheMathERffi_param_3
)
;
.func _ZN7Class309doTheMathERffi
(
	.param .b64 _ZN7Class309doTheMathERffi_param_0,
	.param .b64 _ZN7Class309doTheMathERffi_param_1,
	.param .b32 _ZN7Class309doTheMathERffi_param_2,
	.param .b32 _ZN7Class309doTheMathERffi_param_3
)
;
.func _ZN7Class319doTheMathERffi
(
	.param .b64 _ZN7Class319doTheMathERffi_param_0,
	.param .b64 _ZN7Class319doTheMathERffi_param_1,
	.param .b32 _ZN7Class319doTheMathERffi_param_2,
	.param .b32 _ZN7Class319doTheMathERffi_param_3
)
;
.global .attribute(.managed) .align 16 .b8 buf5[128];
.global .align 8 .u64 _ZTV6Class0[3] = {0, 0, _ZN6Class09doTheMathERffi};
.global .align 8 .u64 _ZTV6Class1[3] = {0, 0, _ZN6Class19doTheMathERffi};
.global .align 8 .u64 _ZTV6Class2[3] = {0, 0, _ZN6Class29doTheMathERffi};
.global .align 8 .u64 _ZTV6Class3[3] = {0, 0, _ZN6Class39doTheMathERffi};
.global .align 8 .u64 _ZTV6Class4[3] = {0, 0, _ZN6Class49doTheMathERffi};
.global .align 8 .u64 _ZTV6Class5[3] = {0, 0, _ZN6Class59doTheMathERffi};
.global .align 8 .u64 _ZTV6Class6[3] = {0, 0, _ZN6Class69doTheMathERffi};
.global .align 8 .u64 _ZTV6Class7[3] = {0, 0, _ZN6Class79doTheMathERffi};
.global .align 8 .u64 _ZTV6Class8[3] = {0, 0, _ZN6Class89doTheMathERffi};
.global .align 8 .u64 _ZTV6Class9[3] = {0, 0, _ZN6Class99doTheMathERffi};
.global .align 8 .u64 _ZTV7Class10[3] = {0, 0, _ZN7Class109doTheMathERffi};
.global .align 8 .u64 _ZTV7Class11[3] = {0, 0, _ZN7Class119doTheMathERffi};
.global .align 8 .u64 _ZTV7Class12[3] = {0, 0, _ZN7Class129doTheMathERffi};
.global .align 8 .u64 _ZTV7Class13[3] = {0, 0, _ZN7Class139doTheMathERffi};
.global .align 8 .u64 _ZTV7Class14[3] = {0, 0, _ZN7Class149doTheMathERffi};
.global .align 8 .u64 _ZTV7Class15[3] = {0, 0, _ZN7Class159doTheMathERffi};
.global .align 8 .u64 _ZTV7Class16[3] = {0, 0, _ZN7Class169doTheMathERffi};
.global .align 8 .u64 _ZTV7Class17[3] = {0, 0, _ZN7Class179doTheMathERffi};
.global .align 8 .u64 _ZTV7Class18[3] = {0, 0, _ZN7Class189doTheMathERffi};
.global .align 8 .u64 _ZTV7Class19[3] = {0, 0, _ZN7Class199doTheMathERffi};
.global .align 8 .u64 _ZTV7Class20[3] = {0, 0, _ZN7Class209doTheMathERffi};
.global .align 8 .u64 _ZTV7Class21[3] = {0, 0, _ZN7Class219doTheMathERffi};
.global .align 8 .u64 _ZTV7Class22[3] = {0, 0, _ZN7Class229doTheMathERffi};
.global .align 8 .u64 _ZTV7Class23[3] = {0, 0, _ZN7Class239doTheMathERffi};
.global .align 8 .u64 _ZTV7Class24[3] = {0, 0, _ZN7Class249doTheMathERffi};
.global .align 8 .u64 _ZTV7Class25[3] = {0, 0, _ZN7Class259doTheMathERffi};
.global .align 8 .u64 _ZTV7Class26[3] = {0, 0, _ZN7Class269doTheMathERffi};
.global .align 8 .u64 _ZTV7Class27[3] = {0, 0, _ZN7Class279doTheMathERffi};
.global .align 8 .u64 _ZTV7Class28[3] = {0, 0, _ZN7Class289doTheMathERffi};
.global .align 8 .u64 _ZTV7Class29[3] = {0, 0, _ZN7Class299doTheMathERffi};
.global .align 8 .u64 _ZTV7Class30[3] = {0, 0, _ZN7Class309doTheMathERffi};
.global .align 8 .u64 _ZTV7Class31[3] = {0, 0, _ZN7Class319doTheMathERffi};
.global .attribute(.managed) .align 8 .u64 range_tree;
.global .attribute(.managed) .align 4 .u32 tree_size_g;
.global .attribute(.managed) .align 8 .u64 temp_ubench;

.func _ZN6Class09doTheMathERffi(
	.param .b64 _ZN6Class09doTheMathERffi_param_0,
	.param .b64 _ZN6Class09doTheMathERffi_param_1,
	.param .b32 _ZN6Class09doTheMathERffi_param_2,
	.param .b32 _ZN6Class09doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6Class09doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN6Class09doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN6Class09doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB0_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB0_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB0_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB0_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB0_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB0_8;

	mov.f32 	%f21, %f17;

BB0_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB0_7;

BB0_8:
	st.f32 	[%rd1], %f21;

BB0_9:
	ret;
}

.func _ZN6Class19doTheMathERffi(
	.param .b64 _ZN6Class19doTheMathERffi_param_0,
	.param .b64 _ZN6Class19doTheMathERffi_param_1,
	.param .b32 _ZN6Class19doTheMathERffi_param_2,
	.param .b32 _ZN6Class19doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6Class19doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN6Class19doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN6Class19doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB1_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB1_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB1_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB1_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB1_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB1_8;

	mov.f32 	%f21, %f17;

BB1_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB1_7;

BB1_8:
	st.f32 	[%rd1], %f21;

BB1_9:
	ret;
}

.func _ZN6Class29doTheMathERffi(
	.param .b64 _ZN6Class29doTheMathERffi_param_0,
	.param .b64 _ZN6Class29doTheMathERffi_param_1,
	.param .b32 _ZN6Class29doTheMathERffi_param_2,
	.param .b32 _ZN6Class29doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6Class29doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN6Class29doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN6Class29doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB2_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB2_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB2_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB2_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB2_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB2_8;

	mov.f32 	%f21, %f17;

BB2_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB2_7;

BB2_8:
	st.f32 	[%rd1], %f21;

BB2_9:
	ret;
}

.func _ZN6Class39doTheMathERffi(
	.param .b64 _ZN6Class39doTheMathERffi_param_0,
	.param .b64 _ZN6Class39doTheMathERffi_param_1,
	.param .b32 _ZN6Class39doTheMathERffi_param_2,
	.param .b32 _ZN6Class39doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6Class39doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN6Class39doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN6Class39doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB3_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB3_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB3_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB3_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB3_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB3_8;

	mov.f32 	%f21, %f17;

BB3_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB3_7;

BB3_8:
	st.f32 	[%rd1], %f21;

BB3_9:
	ret;
}

.func _ZN6Class49doTheMathERffi(
	.param .b64 _ZN6Class49doTheMathERffi_param_0,
	.param .b64 _ZN6Class49doTheMathERffi_param_1,
	.param .b32 _ZN6Class49doTheMathERffi_param_2,
	.param .b32 _ZN6Class49doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6Class49doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN6Class49doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN6Class49doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB4_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB4_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB4_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB4_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB4_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB4_8;

	mov.f32 	%f21, %f17;

BB4_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB4_7;

BB4_8:
	st.f32 	[%rd1], %f21;

BB4_9:
	ret;
}

.func _ZN6Class59doTheMathERffi(
	.param .b64 _ZN6Class59doTheMathERffi_param_0,
	.param .b64 _ZN6Class59doTheMathERffi_param_1,
	.param .b32 _ZN6Class59doTheMathERffi_param_2,
	.param .b32 _ZN6Class59doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6Class59doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN6Class59doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN6Class59doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB5_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB5_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB5_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB5_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB5_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB5_8;

	mov.f32 	%f21, %f17;

BB5_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB5_7;

BB5_8:
	st.f32 	[%rd1], %f21;

BB5_9:
	ret;
}

.func _ZN6Class69doTheMathERffi(
	.param .b64 _ZN6Class69doTheMathERffi_param_0,
	.param .b64 _ZN6Class69doTheMathERffi_param_1,
	.param .b32 _ZN6Class69doTheMathERffi_param_2,
	.param .b32 _ZN6Class69doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6Class69doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN6Class69doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN6Class69doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB6_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB6_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB6_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB6_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB6_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB6_8;

	mov.f32 	%f21, %f17;

BB6_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB6_7;

BB6_8:
	st.f32 	[%rd1], %f21;

BB6_9:
	ret;
}

.func _ZN6Class79doTheMathERffi(
	.param .b64 _ZN6Class79doTheMathERffi_param_0,
	.param .b64 _ZN6Class79doTheMathERffi_param_1,
	.param .b32 _ZN6Class79doTheMathERffi_param_2,
	.param .b32 _ZN6Class79doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6Class79doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN6Class79doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN6Class79doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB7_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB7_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB7_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB7_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB7_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB7_8;

	mov.f32 	%f21, %f17;

BB7_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB7_7;

BB7_8:
	st.f32 	[%rd1], %f21;

BB7_9:
	ret;
}

.func _ZN6Class89doTheMathERffi(
	.param .b64 _ZN6Class89doTheMathERffi_param_0,
	.param .b64 _ZN6Class89doTheMathERffi_param_1,
	.param .b32 _ZN6Class89doTheMathERffi_param_2,
	.param .b32 _ZN6Class89doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6Class89doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN6Class89doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN6Class89doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB8_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB8_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB8_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB8_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB8_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB8_8;

	mov.f32 	%f21, %f17;

BB8_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB8_7;

BB8_8:
	st.f32 	[%rd1], %f21;

BB8_9:
	ret;
}

.func _ZN6Class99doTheMathERffi(
	.param .b64 _ZN6Class99doTheMathERffi_param_0,
	.param .b64 _ZN6Class99doTheMathERffi_param_1,
	.param .b32 _ZN6Class99doTheMathERffi_param_2,
	.param .b32 _ZN6Class99doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6Class99doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN6Class99doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN6Class99doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB9_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB9_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB9_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB9_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB9_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB9_8;

	mov.f32 	%f21, %f17;

BB9_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB9_7;

BB9_8:
	st.f32 	[%rd1], %f21;

BB9_9:
	ret;
}

.func _ZN7Class109doTheMathERffi(
	.param .b64 _ZN7Class109doTheMathERffi_param_0,
	.param .b64 _ZN7Class109doTheMathERffi_param_1,
	.param .b32 _ZN7Class109doTheMathERffi_param_2,
	.param .b32 _ZN7Class109doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class109doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class109doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class109doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB10_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB10_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB10_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB10_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB10_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB10_8;

	mov.f32 	%f21, %f17;

BB10_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB10_7;

BB10_8:
	st.f32 	[%rd1], %f21;

BB10_9:
	ret;
}

.func _ZN7Class119doTheMathERffi(
	.param .b64 _ZN7Class119doTheMathERffi_param_0,
	.param .b64 _ZN7Class119doTheMathERffi_param_1,
	.param .b32 _ZN7Class119doTheMathERffi_param_2,
	.param .b32 _ZN7Class119doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class119doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class119doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class119doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB11_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB11_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB11_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB11_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB11_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB11_8;

	mov.f32 	%f21, %f17;

BB11_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB11_7;

BB11_8:
	st.f32 	[%rd1], %f21;

BB11_9:
	ret;
}

.func _ZN7Class129doTheMathERffi(
	.param .b64 _ZN7Class129doTheMathERffi_param_0,
	.param .b64 _ZN7Class129doTheMathERffi_param_1,
	.param .b32 _ZN7Class129doTheMathERffi_param_2,
	.param .b32 _ZN7Class129doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class129doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class129doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class129doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB12_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB12_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB12_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB12_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB12_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB12_8;

	mov.f32 	%f21, %f17;

BB12_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB12_7;

BB12_8:
	st.f32 	[%rd1], %f21;

BB12_9:
	ret;
}

.func _ZN7Class139doTheMathERffi(
	.param .b64 _ZN7Class139doTheMathERffi_param_0,
	.param .b64 _ZN7Class139doTheMathERffi_param_1,
	.param .b32 _ZN7Class139doTheMathERffi_param_2,
	.param .b32 _ZN7Class139doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class139doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class139doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class139doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB13_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB13_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB13_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB13_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB13_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB13_8;

	mov.f32 	%f21, %f17;

BB13_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB13_7;

BB13_8:
	st.f32 	[%rd1], %f21;

BB13_9:
	ret;
}

.func _ZN7Class149doTheMathERffi(
	.param .b64 _ZN7Class149doTheMathERffi_param_0,
	.param .b64 _ZN7Class149doTheMathERffi_param_1,
	.param .b32 _ZN7Class149doTheMathERffi_param_2,
	.param .b32 _ZN7Class149doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class149doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class149doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class149doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB14_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB14_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB14_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB14_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB14_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB14_8;

	mov.f32 	%f21, %f17;

BB14_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB14_7;

BB14_8:
	st.f32 	[%rd1], %f21;

BB14_9:
	ret;
}

.func _ZN7Class159doTheMathERffi(
	.param .b64 _ZN7Class159doTheMathERffi_param_0,
	.param .b64 _ZN7Class159doTheMathERffi_param_1,
	.param .b32 _ZN7Class159doTheMathERffi_param_2,
	.param .b32 _ZN7Class159doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class159doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class159doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class159doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB15_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB15_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB15_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB15_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB15_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB15_8;

	mov.f32 	%f21, %f17;

BB15_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB15_7;

BB15_8:
	st.f32 	[%rd1], %f21;

BB15_9:
	ret;
}

.func _ZN7Class169doTheMathERffi(
	.param .b64 _ZN7Class169doTheMathERffi_param_0,
	.param .b64 _ZN7Class169doTheMathERffi_param_1,
	.param .b32 _ZN7Class169doTheMathERffi_param_2,
	.param .b32 _ZN7Class169doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class169doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class169doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class169doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB16_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB16_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB16_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB16_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB16_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB16_8;

	mov.f32 	%f21, %f17;

BB16_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB16_7;

BB16_8:
	st.f32 	[%rd1], %f21;

BB16_9:
	ret;
}

.func _ZN7Class179doTheMathERffi(
	.param .b64 _ZN7Class179doTheMathERffi_param_0,
	.param .b64 _ZN7Class179doTheMathERffi_param_1,
	.param .b32 _ZN7Class179doTheMathERffi_param_2,
	.param .b32 _ZN7Class179doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class179doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class179doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class179doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB17_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB17_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB17_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB17_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB17_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB17_8;

	mov.f32 	%f21, %f17;

BB17_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB17_7;

BB17_8:
	st.f32 	[%rd1], %f21;

BB17_9:
	ret;
}

.func _ZN7Class189doTheMathERffi(
	.param .b64 _ZN7Class189doTheMathERffi_param_0,
	.param .b64 _ZN7Class189doTheMathERffi_param_1,
	.param .b32 _ZN7Class189doTheMathERffi_param_2,
	.param .b32 _ZN7Class189doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class189doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class189doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class189doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB18_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB18_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB18_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB18_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB18_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB18_8;

	mov.f32 	%f21, %f17;

BB18_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB18_7;

BB18_8:
	st.f32 	[%rd1], %f21;

BB18_9:
	ret;
}

.func _ZN7Class199doTheMathERffi(
	.param .b64 _ZN7Class199doTheMathERffi_param_0,
	.param .b64 _ZN7Class199doTheMathERffi_param_1,
	.param .b32 _ZN7Class199doTheMathERffi_param_2,
	.param .b32 _ZN7Class199doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class199doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class199doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class199doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB19_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB19_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB19_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB19_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB19_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB19_8;

	mov.f32 	%f21, %f17;

BB19_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB19_7;

BB19_8:
	st.f32 	[%rd1], %f21;

BB19_9:
	ret;
}

.func _ZN7Class209doTheMathERffi(
	.param .b64 _ZN7Class209doTheMathERffi_param_0,
	.param .b64 _ZN7Class209doTheMathERffi_param_1,
	.param .b32 _ZN7Class209doTheMathERffi_param_2,
	.param .b32 _ZN7Class209doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class209doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class209doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class209doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB20_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB20_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB20_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB20_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB20_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB20_8;

	mov.f32 	%f21, %f17;

BB20_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB20_7;

BB20_8:
	st.f32 	[%rd1], %f21;

BB20_9:
	ret;
}

.func _ZN7Class219doTheMathERffi(
	.param .b64 _ZN7Class219doTheMathERffi_param_0,
	.param .b64 _ZN7Class219doTheMathERffi_param_1,
	.param .b32 _ZN7Class219doTheMathERffi_param_2,
	.param .b32 _ZN7Class219doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class219doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class219doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class219doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB21_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB21_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB21_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB21_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB21_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB21_8;

	mov.f32 	%f21, %f17;

BB21_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB21_7;

BB21_8:
	st.f32 	[%rd1], %f21;

BB21_9:
	ret;
}

.func _ZN7Class229doTheMathERffi(
	.param .b64 _ZN7Class229doTheMathERffi_param_0,
	.param .b64 _ZN7Class229doTheMathERffi_param_1,
	.param .b32 _ZN7Class229doTheMathERffi_param_2,
	.param .b32 _ZN7Class229doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class229doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class229doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class229doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB22_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB22_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB22_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB22_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB22_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB22_8;

	mov.f32 	%f21, %f17;

BB22_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB22_7;

BB22_8:
	st.f32 	[%rd1], %f21;

BB22_9:
	ret;
}

.func _ZN7Class239doTheMathERffi(
	.param .b64 _ZN7Class239doTheMathERffi_param_0,
	.param .b64 _ZN7Class239doTheMathERffi_param_1,
	.param .b32 _ZN7Class239doTheMathERffi_param_2,
	.param .b32 _ZN7Class239doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class239doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class239doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class239doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB23_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB23_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB23_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB23_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB23_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB23_8;

	mov.f32 	%f21, %f17;

BB23_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB23_7;

BB23_8:
	st.f32 	[%rd1], %f21;

BB23_9:
	ret;
}

.func _ZN7Class249doTheMathERffi(
	.param .b64 _ZN7Class249doTheMathERffi_param_0,
	.param .b64 _ZN7Class249doTheMathERffi_param_1,
	.param .b32 _ZN7Class249doTheMathERffi_param_2,
	.param .b32 _ZN7Class249doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class249doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class249doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class249doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB24_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB24_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB24_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB24_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB24_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB24_8;

	mov.f32 	%f21, %f17;

BB24_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB24_7;

BB24_8:
	st.f32 	[%rd1], %f21;

BB24_9:
	ret;
}

.func _ZN7Class259doTheMathERffi(
	.param .b64 _ZN7Class259doTheMathERffi_param_0,
	.param .b64 _ZN7Class259doTheMathERffi_param_1,
	.param .b32 _ZN7Class259doTheMathERffi_param_2,
	.param .b32 _ZN7Class259doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class259doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class259doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class259doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB25_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB25_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB25_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB25_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB25_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB25_8;

	mov.f32 	%f21, %f17;

BB25_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB25_7;

BB25_8:
	st.f32 	[%rd1], %f21;

BB25_9:
	ret;
}

.func _ZN7Class269doTheMathERffi(
	.param .b64 _ZN7Class269doTheMathERffi_param_0,
	.param .b64 _ZN7Class269doTheMathERffi_param_1,
	.param .b32 _ZN7Class269doTheMathERffi_param_2,
	.param .b32 _ZN7Class269doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class269doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class269doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class269doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB26_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB26_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB26_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB26_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB26_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB26_8;

	mov.f32 	%f21, %f17;

BB26_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB26_7;

BB26_8:
	st.f32 	[%rd1], %f21;

BB26_9:
	ret;
}

.func _ZN7Class279doTheMathERffi(
	.param .b64 _ZN7Class279doTheMathERffi_param_0,
	.param .b64 _ZN7Class279doTheMathERffi_param_1,
	.param .b32 _ZN7Class279doTheMathERffi_param_2,
	.param .b32 _ZN7Class279doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class279doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class279doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class279doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB27_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB27_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB27_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB27_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB27_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB27_8;

	mov.f32 	%f21, %f17;

BB27_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB27_7;

BB27_8:
	st.f32 	[%rd1], %f21;

BB27_9:
	ret;
}

.func _ZN7Class289doTheMathERffi(
	.param .b64 _ZN7Class289doTheMathERffi_param_0,
	.param .b64 _ZN7Class289doTheMathERffi_param_1,
	.param .b32 _ZN7Class289doTheMathERffi_param_2,
	.param .b32 _ZN7Class289doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class289doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class289doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class289doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB28_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB28_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB28_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB28_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB28_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB28_8;

	mov.f32 	%f21, %f17;

BB28_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB28_7;

BB28_8:
	st.f32 	[%rd1], %f21;

BB28_9:
	ret;
}

.func _ZN7Class299doTheMathERffi(
	.param .b64 _ZN7Class299doTheMathERffi_param_0,
	.param .b64 _ZN7Class299doTheMathERffi_param_1,
	.param .b32 _ZN7Class299doTheMathERffi_param_2,
	.param .b32 _ZN7Class299doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class299doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class299doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class299doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB29_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB29_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB29_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB29_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB29_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB29_8;

	mov.f32 	%f21, %f17;

BB29_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB29_7;

BB29_8:
	st.f32 	[%rd1], %f21;

BB29_9:
	ret;
}

.func _ZN7Class309doTheMathERffi(
	.param .b64 _ZN7Class309doTheMathERffi_param_0,
	.param .b64 _ZN7Class309doTheMathERffi_param_1,
	.param .b32 _ZN7Class309doTheMathERffi_param_2,
	.param .b32 _ZN7Class309doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class309doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class309doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class309doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB30_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB30_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB30_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB30_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB30_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB30_8;

	mov.f32 	%f21, %f17;

BB30_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB30_7;

BB30_8:
	st.f32 	[%rd1], %f21;

BB30_9:
	ret;
}

.func _ZN7Class319doTheMathERffi(
	.param .b64 _ZN7Class319doTheMathERffi_param_0,
	.param .b64 _ZN7Class319doTheMathERffi_param_1,
	.param .b32 _ZN7Class319doTheMathERffi_param_2,
	.param .b32 _ZN7Class319doTheMathERffi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7Class319doTheMathERffi_param_1];
	ld.param.f32 	%f10, [_ZN7Class319doTheMathERffi_param_2];
	ld.param.u32 	%r7, [_ZN7Class319doTheMathERffi_param_3];
	setp.lt.s32	%p1, %r7, 1;
	@%p1 bra 	BB31_9;

	ld.f32 	%f17, [%rd1];
	and.b32  	%r1, %r7, 3;
	setp.eq.s32	%p2, %r1, 0;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r11, 0;
	@%p2 bra 	BB31_5;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r11, 1;
	@%p3 bra 	BB31_4;

	setp.eq.s32	%p4, %r1, 2;
	add.f32 	%f12, %f17, %f10;
	selp.f32	%f13, %f17, %f12, %p4;
	add.f32 	%f17, %f13, %f10;
	selp.b32	%r11, 2, 3, %p4;

BB31_4:
	add.f32 	%f17, %f17, %f10;
	mov.f32 	%f21, %f17;

BB31_5:
	setp.lt.u32	%p5, %r7, 4;
	@%p5 bra 	BB31_8;

	mov.f32 	%f21, %f17;

BB31_7:
	add.f32 	%f14, %f21, %f10;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f10;
	add.f32 	%f21, %f16, %f10;
	add.s32 	%r11, %r11, 4;
	setp.lt.s32	%p6, %r11, %r7;
	@%p6 bra 	BB31_7;

BB31_8:
	st.f32 	[%rd1], %f21;

BB31_9:
	ret;
}

	// .globl	_Z9vptrPatchPvS_ji
.visible .entry _Z9vptrPatchPvS_ji(
	.param .u64 _Z9vptrPatchPvS_ji_param_0,
	.param .u64 _Z9vptrPatchPvS_ji_param_1,
	.param .u32 _Z9vptrPatchPvS_ji_param_2,
	.param .u32 _Z9vptrPatchPvS_ji_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [_Z9vptrPatchPvS_ji_param_0];
	ld.param.u64 	%rd2, [_Z9vptrPatchPvS_ji_param_1];
	ld.param.u32 	%r2, [_Z9vptrPatchPvS_ji_param_2];
	ld.param.u32 	%r3, [_Z9vptrPatchPvS_ji_param_3];
	mov.u32 	%r4, %tid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r4;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB32_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.lo.s32 	%r7, %r1, %r2;
	cvt.u64.u32	%rd4, %r7;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd2;
	ld.global.u8 	%rs1, [%rd6];
	st.global.u8 	[%rd5], %rs1;
	ld.global.u8 	%rs2, [%rd6+1];
	st.global.u8 	[%rd5+1], %rs2;
	ld.global.u8 	%rs3, [%rd6+2];
	st.global.u8 	[%rd5+2], %rs3;
	ld.global.u8 	%rs4, [%rd6+3];
	st.global.u8 	[%rd5+3], %rs4;
	ld.global.u8 	%rs5, [%rd6+4];
	st.global.u8 	[%rd5+4], %rs5;
	ld.global.u8 	%rs6, [%rd6+5];
	st.global.u8 	[%rd5+5], %rs6;
	ld.global.u8 	%rs7, [%rd6+6];
	st.global.u8 	[%rd5+6], %rs7;
	ld.global.u8 	%rs8, [%rd6+7];
	st.global.u8 	[%rd5+7], %rs8;

BB32_2:
	ret;
}

	// .globl	_Z12initialize_1PP9BaseClassii
.visible .entry _Z12initialize_1PP9BaseClassii(
	.param .u64 _Z12initialize_1PP9BaseClassii_param_0,
	.param .u32 _Z12initialize_1PP9BaseClassii_param_1,
	.param .u32 _Z12initialize_1PP9BaseClassii_param_2
)
{
	.reg .pred 	%p<112>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<133>;


	ld.param.u64 	%rd34, [_Z12initialize_1PP9BaseClassii_param_0];
	ld.param.u32 	%r2, [_Z12initialize_1PP9BaseClassii_param_1];
	ld.param.u32 	%r4, [_Z12initialize_1PP9BaseClassii_param_2];
	cvta.to.global.u64 	%rd35, %rd34;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r7;
	rem.u32 	%r3, %r7, %r4;
	mul.wide.s32 	%rd36, %r1, 8;
	add.s64 	%rd1, %rd35, %rd36;
	setp.gt.s32	%p1, %r3, 15;
	@%p1 bra 	BB33_24;

	setp.gt.s32	%p25, %r3, 7;
	@%p25 bra 	BB33_13;

	setp.gt.s32	%p37, %r3, 3;
	@%p37 bra 	BB33_8;

	setp.gt.s32	%p43, %r3, 1;
	@%p43 bra 	BB33_6;

	setp.eq.s32	%p46, %r3, 0;
	@%p46 bra 	BB33_47;
	bra.uni 	BB33_5;

BB33_47:
	setp.lt.s32	%p48, %r1, %r2;
	@%p48 bra 	BB33_141;
	bra.uni 	BB33_48;

BB33_141:
	ld.global.u64 	%rd33, [%rd1];
	setp.eq.s64	%p111, %rd33, 0;
	@%p111 bra 	BB33_143;

	mov.u64 	%rd130, _ZTV6Class0;
	add.s64 	%rd131, %rd130, 16;
	cvta.global.u64 	%rd132, %rd131;
	st.u64 	[%rd33], %rd132;
	bra.uni 	BB33_143;

BB33_24:
	setp.gt.s32	%p2, %r3, 23;
	@%p2 bra 	BB33_36;

	setp.gt.s32	%p14, %r3, 19;
	@%p14 bra 	BB33_31;

	setp.gt.s32	%p20, %r3, 17;
	@%p20 bra 	BB33_29;

	setp.eq.s32	%p23, %r3, 16;
	@%p23 bra 	BB33_63;

	setp.eq.s32	%p24, %r3, 17;
	@%p24 bra 	BB33_64;
	bra.uni 	BB33_143;

BB33_13:
	setp.gt.s32	%p26, %r3, 11;
	@%p26 bra 	BB33_19;

	setp.gt.s32	%p32, %r3, 9;
	@%p32 bra 	BB33_17;

	setp.eq.s32	%p35, %r3, 8;
	@%p35 bra 	BB33_55;

	setp.eq.s32	%p36, %r3, 9;
	@%p36 bra 	BB33_56;
	bra.uni 	BB33_143;

BB33_36:
	setp.gt.s32	%p3, %r3, 27;
	@%p3 bra 	BB33_42;

	setp.gt.s32	%p9, %r3, 25;
	@%p9 bra 	BB33_40;

	setp.eq.s32	%p12, %r3, 24;
	@%p12 bra 	BB33_71;

	setp.eq.s32	%p13, %r3, 25;
	@%p13 bra 	BB33_72;
	bra.uni 	BB33_143;

BB33_8:
	setp.gt.s32	%p38, %r3, 5;
	@%p38 bra 	BB33_11;

	setp.eq.s32	%p41, %r3, 4;
	@%p41 bra 	BB33_51;

	setp.eq.s32	%p42, %r3, 5;
	@%p42 bra 	BB33_52;
	bra.uni 	BB33_143;

BB33_31:
	setp.gt.s32	%p15, %r3, 21;
	@%p15 bra 	BB33_34;

	setp.eq.s32	%p18, %r3, 20;
	@%p18 bra 	BB33_67;

	setp.eq.s32	%p19, %r3, 21;
	@%p19 bra 	BB33_68;
	bra.uni 	BB33_143;

BB33_19:
	setp.gt.s32	%p27, %r3, 13;
	@%p27 bra 	BB33_22;

	setp.eq.s32	%p30, %r3, 12;
	@%p30 bra 	BB33_59;

	setp.eq.s32	%p31, %r3, 13;
	@%p31 bra 	BB33_60;
	bra.uni 	BB33_143;

BB33_42:
	setp.gt.s32	%p4, %r3, 29;
	@%p4 bra 	BB33_45;

	setp.eq.s32	%p7, %r3, 28;
	@%p7 bra 	BB33_75;

	setp.eq.s32	%p8, %r3, 29;
	@%p8 bra 	BB33_76;
	bra.uni 	BB33_143;

BB33_6:
	setp.eq.s32	%p44, %r3, 2;
	@%p44 bra 	BB33_49;

	setp.eq.s32	%p45, %r3, 3;
	@%p45 bra 	BB33_50;
	bra.uni 	BB33_143;

BB33_29:
	setp.eq.s32	%p21, %r3, 18;
	@%p21 bra 	BB33_65;

	setp.eq.s32	%p22, %r3, 19;
	@%p22 bra 	BB33_66;
	bra.uni 	BB33_143;

BB33_17:
	setp.eq.s32	%p33, %r3, 10;
	@%p33 bra 	BB33_57;

	setp.eq.s32	%p34, %r3, 11;
	@%p34 bra 	BB33_58;
	bra.uni 	BB33_143;

BB33_40:
	setp.eq.s32	%p10, %r3, 26;
	@%p10 bra 	BB33_73;

	setp.eq.s32	%p11, %r3, 27;
	@%p11 bra 	BB33_74;
	bra.uni 	BB33_143;

BB33_11:
	setp.eq.s32	%p39, %r3, 6;
	@%p39 bra 	BB33_53;

	setp.eq.s32	%p40, %r3, 7;
	@%p40 bra 	BB33_54;
	bra.uni 	BB33_143;

BB33_34:
	setp.eq.s32	%p16, %r3, 22;
	@%p16 bra 	BB33_69;

	setp.eq.s32	%p17, %r3, 23;
	@%p17 bra 	BB33_70;
	bra.uni 	BB33_143;

BB33_22:
	setp.eq.s32	%p28, %r3, 14;
	@%p28 bra 	BB33_61;

	setp.eq.s32	%p29, %r3, 15;
	@%p29 bra 	BB33_62;
	bra.uni 	BB33_143;

BB33_45:
	setp.eq.s32	%p5, %r3, 30;
	@%p5 bra 	BB33_77;

	setp.eq.s32	%p6, %r3, 31;
	@%p6 bra 	BB33_78;
	bra.uni 	BB33_143;

BB33_5:
	setp.eq.s32	%p47, %r3, 1;
	@%p47 bra 	BB33_48;
	bra.uni 	BB33_143;

BB33_48:
	setp.lt.s32	%p49, %r1, %r2;
	@%p49 bra 	BB33_139;
	bra.uni 	BB33_49;

BB33_139:
	ld.global.u64 	%rd32, [%rd1];
	setp.eq.s64	%p110, %rd32, 0;
	@%p110 bra 	BB33_143;

	mov.u64 	%rd127, _ZTV6Class1;
	add.s64 	%rd128, %rd127, 16;
	cvta.global.u64 	%rd129, %rd128;
	st.u64 	[%rd32], %rd129;
	bra.uni 	BB33_143;

BB33_49:
	setp.lt.s32	%p50, %r1, %r2;
	@%p50 bra 	BB33_137;
	bra.uni 	BB33_50;

BB33_137:
	ld.global.u64 	%rd31, [%rd1];
	setp.eq.s64	%p109, %rd31, 0;
	@%p109 bra 	BB33_143;

	mov.u64 	%rd124, _ZTV6Class2;
	add.s64 	%rd125, %rd124, 16;
	cvta.global.u64 	%rd126, %rd125;
	st.u64 	[%rd31], %rd126;
	bra.uni 	BB33_143;

BB33_50:
	setp.lt.s32	%p51, %r1, %r2;
	@%p51 bra 	BB33_135;
	bra.uni 	BB33_51;

BB33_135:
	ld.global.u64 	%rd30, [%rd1];
	setp.eq.s64	%p108, %rd30, 0;
	@%p108 bra 	BB33_143;

	mov.u64 	%rd121, _ZTV6Class3;
	add.s64 	%rd122, %rd121, 16;
	cvta.global.u64 	%rd123, %rd122;
	st.u64 	[%rd30], %rd123;
	bra.uni 	BB33_143;

BB33_51:
	setp.lt.s32	%p52, %r1, %r2;
	@%p52 bra 	BB33_133;
	bra.uni 	BB33_52;

BB33_133:
	ld.global.u64 	%rd29, [%rd1];
	setp.eq.s64	%p107, %rd29, 0;
	@%p107 bra 	BB33_143;

	mov.u64 	%rd118, _ZTV6Class4;
	add.s64 	%rd119, %rd118, 16;
	cvta.global.u64 	%rd120, %rd119;
	st.u64 	[%rd29], %rd120;
	bra.uni 	BB33_143;

BB33_52:
	setp.lt.s32	%p53, %r1, %r2;
	@%p53 bra 	BB33_131;
	bra.uni 	BB33_53;

BB33_131:
	ld.global.u64 	%rd28, [%rd1];
	setp.eq.s64	%p106, %rd28, 0;
	@%p106 bra 	BB33_143;

	mov.u64 	%rd115, _ZTV6Class5;
	add.s64 	%rd116, %rd115, 16;
	cvta.global.u64 	%rd117, %rd116;
	st.u64 	[%rd28], %rd117;
	bra.uni 	BB33_143;

BB33_53:
	setp.lt.s32	%p54, %r1, %r2;
	@%p54 bra 	BB33_129;
	bra.uni 	BB33_54;

BB33_129:
	ld.global.u64 	%rd27, [%rd1];
	setp.eq.s64	%p105, %rd27, 0;
	@%p105 bra 	BB33_143;

	mov.u64 	%rd112, _ZTV6Class6;
	add.s64 	%rd113, %rd112, 16;
	cvta.global.u64 	%rd114, %rd113;
	st.u64 	[%rd27], %rd114;
	bra.uni 	BB33_143;

BB33_54:
	setp.lt.s32	%p55, %r1, %r2;
	@%p55 bra 	BB33_127;
	bra.uni 	BB33_55;

BB33_127:
	ld.global.u64 	%rd26, [%rd1];
	setp.eq.s64	%p104, %rd26, 0;
	@%p104 bra 	BB33_143;

	mov.u64 	%rd109, _ZTV6Class7;
	add.s64 	%rd110, %rd109, 16;
	cvta.global.u64 	%rd111, %rd110;
	st.u64 	[%rd26], %rd111;
	bra.uni 	BB33_143;

BB33_55:
	setp.lt.s32	%p56, %r1, %r2;
	@%p56 bra 	BB33_125;
	bra.uni 	BB33_56;

BB33_125:
	ld.global.u64 	%rd25, [%rd1];
	setp.eq.s64	%p103, %rd25, 0;
	@%p103 bra 	BB33_143;

	mov.u64 	%rd106, _ZTV6Class8;
	add.s64 	%rd107, %rd106, 16;
	cvta.global.u64 	%rd108, %rd107;
	st.u64 	[%rd25], %rd108;
	bra.uni 	BB33_143;

BB33_56:
	setp.lt.s32	%p57, %r1, %r2;
	@%p57 bra 	BB33_123;
	bra.uni 	BB33_57;

BB33_123:
	ld.global.u64 	%rd24, [%rd1];
	setp.eq.s64	%p102, %rd24, 0;
	@%p102 bra 	BB33_143;

	mov.u64 	%rd103, _ZTV6Class9;
	add.s64 	%rd104, %rd103, 16;
	cvta.global.u64 	%rd105, %rd104;
	st.u64 	[%rd24], %rd105;
	bra.uni 	BB33_143;

BB33_57:
	setp.lt.s32	%p58, %r1, %r2;
	@%p58 bra 	BB33_121;
	bra.uni 	BB33_58;

BB33_121:
	ld.global.u64 	%rd23, [%rd1];
	setp.eq.s64	%p101, %rd23, 0;
	@%p101 bra 	BB33_143;

	mov.u64 	%rd100, _ZTV7Class10;
	add.s64 	%rd101, %rd100, 16;
	cvta.global.u64 	%rd102, %rd101;
	st.u64 	[%rd23], %rd102;
	bra.uni 	BB33_143;

BB33_58:
	setp.lt.s32	%p59, %r1, %r2;
	@%p59 bra 	BB33_119;
	bra.uni 	BB33_59;

BB33_119:
	ld.global.u64 	%rd22, [%rd1];
	setp.eq.s64	%p100, %rd22, 0;
	@%p100 bra 	BB33_143;

	mov.u64 	%rd97, _ZTV7Class11;
	add.s64 	%rd98, %rd97, 16;
	cvta.global.u64 	%rd99, %rd98;
	st.u64 	[%rd22], %rd99;
	bra.uni 	BB33_143;

BB33_59:
	setp.lt.s32	%p60, %r1, %r2;
	@%p60 bra 	BB33_117;
	bra.uni 	BB33_60;

BB33_117:
	ld.global.u64 	%rd21, [%rd1];
	setp.eq.s64	%p99, %rd21, 0;
	@%p99 bra 	BB33_143;

	mov.u64 	%rd94, _ZTV7Class12;
	add.s64 	%rd95, %rd94, 16;
	cvta.global.u64 	%rd96, %rd95;
	st.u64 	[%rd21], %rd96;
	bra.uni 	BB33_143;

BB33_60:
	setp.lt.s32	%p61, %r1, %r2;
	@%p61 bra 	BB33_115;
	bra.uni 	BB33_61;

BB33_115:
	ld.global.u64 	%rd20, [%rd1];
	setp.eq.s64	%p98, %rd20, 0;
	@%p98 bra 	BB33_143;

	mov.u64 	%rd91, _ZTV7Class13;
	add.s64 	%rd92, %rd91, 16;
	cvta.global.u64 	%rd93, %rd92;
	st.u64 	[%rd20], %rd93;
	bra.uni 	BB33_143;

BB33_61:
	setp.lt.s32	%p62, %r1, %r2;
	@%p62 bra 	BB33_113;
	bra.uni 	BB33_62;

BB33_113:
	ld.global.u64 	%rd19, [%rd1];
	setp.eq.s64	%p97, %rd19, 0;
	@%p97 bra 	BB33_143;

	mov.u64 	%rd88, _ZTV7Class14;
	add.s64 	%rd89, %rd88, 16;
	cvta.global.u64 	%rd90, %rd89;
	st.u64 	[%rd19], %rd90;
	bra.uni 	BB33_143;

BB33_62:
	setp.lt.s32	%p63, %r1, %r2;
	@%p63 bra 	BB33_111;
	bra.uni 	BB33_63;

BB33_111:
	ld.global.u64 	%rd18, [%rd1];
	setp.eq.s64	%p96, %rd18, 0;
	@%p96 bra 	BB33_143;

	mov.u64 	%rd85, _ZTV7Class15;
	add.s64 	%rd86, %rd85, 16;
	cvta.global.u64 	%rd87, %rd86;
	st.u64 	[%rd18], %rd87;
	bra.uni 	BB33_143;

BB33_63:
	setp.lt.s32	%p64, %r1, %r2;
	@%p64 bra 	BB33_109;
	bra.uni 	BB33_64;

BB33_109:
	ld.global.u64 	%rd17, [%rd1];
	setp.eq.s64	%p95, %rd17, 0;
	@%p95 bra 	BB33_143;

	mov.u64 	%rd82, _ZTV7Class16;
	add.s64 	%rd83, %rd82, 16;
	cvta.global.u64 	%rd84, %rd83;
	st.u64 	[%rd17], %rd84;
	bra.uni 	BB33_143;

BB33_64:
	setp.lt.s32	%p65, %r1, %r2;
	@%p65 bra 	BB33_107;
	bra.uni 	BB33_65;

BB33_107:
	ld.global.u64 	%rd16, [%rd1];
	setp.eq.s64	%p94, %rd16, 0;
	@%p94 bra 	BB33_143;

	mov.u64 	%rd79, _ZTV7Class17;
	add.s64 	%rd80, %rd79, 16;
	cvta.global.u64 	%rd81, %rd80;
	st.u64 	[%rd16], %rd81;
	bra.uni 	BB33_143;

BB33_65:
	setp.lt.s32	%p66, %r1, %r2;
	@%p66 bra 	BB33_105;
	bra.uni 	BB33_66;

BB33_105:
	ld.global.u64 	%rd15, [%rd1];
	setp.eq.s64	%p93, %rd15, 0;
	@%p93 bra 	BB33_143;

	mov.u64 	%rd76, _ZTV7Class18;
	add.s64 	%rd77, %rd76, 16;
	cvta.global.u64 	%rd78, %rd77;
	st.u64 	[%rd15], %rd78;
	bra.uni 	BB33_143;

BB33_66:
	setp.lt.s32	%p67, %r1, %r2;
	@%p67 bra 	BB33_103;
	bra.uni 	BB33_67;

BB33_103:
	ld.global.u64 	%rd14, [%rd1];
	setp.eq.s64	%p92, %rd14, 0;
	@%p92 bra 	BB33_143;

	mov.u64 	%rd73, _ZTV7Class19;
	add.s64 	%rd74, %rd73, 16;
	cvta.global.u64 	%rd75, %rd74;
	st.u64 	[%rd14], %rd75;
	bra.uni 	BB33_143;

BB33_67:
	setp.lt.s32	%p68, %r1, %r2;
	@%p68 bra 	BB33_101;
	bra.uni 	BB33_68;

BB33_101:
	ld.global.u64 	%rd13, [%rd1];
	setp.eq.s64	%p91, %rd13, 0;
	@%p91 bra 	BB33_143;

	mov.u64 	%rd70, _ZTV7Class20;
	add.s64 	%rd71, %rd70, 16;
	cvta.global.u64 	%rd72, %rd71;
	st.u64 	[%rd13], %rd72;
	bra.uni 	BB33_143;

BB33_68:
	setp.lt.s32	%p69, %r1, %r2;
	@%p69 bra 	BB33_99;
	bra.uni 	BB33_69;

BB33_99:
	ld.global.u64 	%rd12, [%rd1];
	setp.eq.s64	%p90, %rd12, 0;
	@%p90 bra 	BB33_143;

	mov.u64 	%rd67, _ZTV7Class21;
	add.s64 	%rd68, %rd67, 16;
	cvta.global.u64 	%rd69, %rd68;
	st.u64 	[%rd12], %rd69;
	bra.uni 	BB33_143;

BB33_69:
	setp.lt.s32	%p70, %r1, %r2;
	@%p70 bra 	BB33_97;
	bra.uni 	BB33_70;

BB33_97:
	ld.global.u64 	%rd11, [%rd1];
	setp.eq.s64	%p89, %rd11, 0;
	@%p89 bra 	BB33_143;

	mov.u64 	%rd64, _ZTV7Class22;
	add.s64 	%rd65, %rd64, 16;
	cvta.global.u64 	%rd66, %rd65;
	st.u64 	[%rd11], %rd66;
	bra.uni 	BB33_143;

BB33_70:
	setp.lt.s32	%p71, %r1, %r2;
	@%p71 bra 	BB33_95;
	bra.uni 	BB33_71;

BB33_95:
	ld.global.u64 	%rd10, [%rd1];
	setp.eq.s64	%p88, %rd10, 0;
	@%p88 bra 	BB33_143;

	mov.u64 	%rd61, _ZTV7Class23;
	add.s64 	%rd62, %rd61, 16;
	cvta.global.u64 	%rd63, %rd62;
	st.u64 	[%rd10], %rd63;
	bra.uni 	BB33_143;

BB33_71:
	setp.lt.s32	%p72, %r1, %r2;
	@%p72 bra 	BB33_93;
	bra.uni 	BB33_72;

BB33_93:
	ld.global.u64 	%rd9, [%rd1];
	setp.eq.s64	%p87, %rd9, 0;
	@%p87 bra 	BB33_143;

	mov.u64 	%rd58, _ZTV7Class24;
	add.s64 	%rd59, %rd58, 16;
	cvta.global.u64 	%rd60, %rd59;
	st.u64 	[%rd9], %rd60;
	bra.uni 	BB33_143;

BB33_72:
	setp.lt.s32	%p73, %r1, %r2;
	@%p73 bra 	BB33_91;
	bra.uni 	BB33_73;

BB33_91:
	ld.global.u64 	%rd8, [%rd1];
	setp.eq.s64	%p86, %rd8, 0;
	@%p86 bra 	BB33_143;

	mov.u64 	%rd55, _ZTV7Class25;
	add.s64 	%rd56, %rd55, 16;
	cvta.global.u64 	%rd57, %rd56;
	st.u64 	[%rd8], %rd57;
	bra.uni 	BB33_143;

BB33_73:
	setp.lt.s32	%p74, %r1, %r2;
	@%p74 bra 	BB33_89;
	bra.uni 	BB33_74;

BB33_89:
	ld.global.u64 	%rd7, [%rd1];
	setp.eq.s64	%p85, %rd7, 0;
	@%p85 bra 	BB33_143;

	mov.u64 	%rd52, _ZTV7Class26;
	add.s64 	%rd53, %rd52, 16;
	cvta.global.u64 	%rd54, %rd53;
	st.u64 	[%rd7], %rd54;
	bra.uni 	BB33_143;

BB33_74:
	setp.lt.s32	%p75, %r1, %r2;
	@%p75 bra 	BB33_87;
	bra.uni 	BB33_75;

BB33_87:
	ld.global.u64 	%rd6, [%rd1];
	setp.eq.s64	%p84, %rd6, 0;
	@%p84 bra 	BB33_143;

	mov.u64 	%rd49, _ZTV7Class27;
	add.s64 	%rd50, %rd49, 16;
	cvta.global.u64 	%rd51, %rd50;
	st.u64 	[%rd6], %rd51;
	bra.uni 	BB33_143;

BB33_75:
	setp.lt.s32	%p76, %r1, %r2;
	@%p76 bra 	BB33_85;
	bra.uni 	BB33_76;

BB33_85:
	ld.global.u64 	%rd5, [%rd1];
	setp.eq.s64	%p83, %rd5, 0;
	@%p83 bra 	BB33_143;

	mov.u64 	%rd46, _ZTV7Class28;
	add.s64 	%rd47, %rd46, 16;
	cvta.global.u64 	%rd48, %rd47;
	st.u64 	[%rd5], %rd48;
	bra.uni 	BB33_143;

BB33_76:
	setp.lt.s32	%p77, %r1, %r2;
	@%p77 bra 	BB33_83;
	bra.uni 	BB33_77;

BB33_83:
	ld.global.u64 	%rd4, [%rd1];
	setp.eq.s64	%p82, %rd4, 0;
	@%p82 bra 	BB33_143;

	mov.u64 	%rd43, _ZTV7Class29;
	add.s64 	%rd44, %rd43, 16;
	cvta.global.u64 	%rd45, %rd44;
	st.u64 	[%rd4], %rd45;
	bra.uni 	BB33_143;

BB33_77:
	setp.lt.s32	%p78, %r1, %r2;
	@%p78 bra 	BB33_81;
	bra.uni 	BB33_78;

BB33_81:
	ld.global.u64 	%rd3, [%rd1];
	setp.eq.s64	%p81, %rd3, 0;
	@%p81 bra 	BB33_143;

	mov.u64 	%rd40, _ZTV7Class30;
	add.s64 	%rd41, %rd40, 16;
	cvta.global.u64 	%rd42, %rd41;
	st.u64 	[%rd3], %rd42;
	bra.uni 	BB33_143;

BB33_78:
	setp.ge.s32	%p79, %r1, %r2;
	@%p79 bra 	BB33_143;

	ld.global.u64 	%rd2, [%rd1];
	setp.eq.s64	%p80, %rd2, 0;
	@%p80 bra 	BB33_143;

	mov.u64 	%rd37, _ZTV7Class31;
	add.s64 	%rd38, %rd37, 16;
	cvta.global.u64 	%rd39, %rd38;
	st.u64 	[%rd2], %rd39;

BB33_143:
	ret;
}

	// .globl	_Z11ooVectorAddPKfPfiPP9BaseClassi
.visible .entry _Z11ooVectorAddPKfPfiPP9BaseClassi(
	.param .u64 _Z11ooVectorAddPKfPfiPP9BaseClassi_param_0,
	.param .u64 _Z11ooVectorAddPKfPfiPP9BaseClassi_param_1,
	.param .u32 _Z11ooVectorAddPKfPfiPP9BaseClassi_param_2,
	.param .u64 _Z11ooVectorAddPKfPfiPP9BaseClassi_param_3,
	.param .u32 _Z11ooVectorAddPKfPfiPP9BaseClassi_param_4
)
{
	.reg .pred 	%p<7>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd8, [_Z11ooVectorAddPKfPfiPP9BaseClassi_param_0];
	ld.param.u64 	%rd9, [_Z11ooVectorAddPKfPfiPP9BaseClassi_param_1];
	ld.param.u32 	%r8, [_Z11ooVectorAddPKfPfiPP9BaseClassi_param_2];
	ld.param.u64 	%rd10, [_Z11ooVectorAddPKfPfiPP9BaseClassi_param_3];
	ld.param.u32 	%r7, [_Z11ooVectorAddPKfPfiPP9BaseClassi_param_4];
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	cvt.s64.s32	%rd1, %r12;
	cvta.to.global.u64 	%rd11, %rd10;
	mul.wide.s32 	%rd12, %r12, 8;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u64 	%rd2, [%rd13];
	setp.ge.s32	%p1, %r12, %r8;
	@%p1 bra 	BB34_7;

	ld.global.u64 	%rd3, [range_tree];
	ld.global.u32 	%r1, [tree_size_g];
	mov.u64 	%rd28, 0;
	mov.u32 	%r18, 0;
	mov.u32 	%r17, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB34_6;

BB34_2:
	cvt.u64.u32	%rd4, %r17;
	mul.wide.u32 	%rd15, %r17, 40;
	add.s64 	%rd5, %rd3, %rd15;
	ld.u64 	%rd16, [%rd5];
	setp.gt.u64	%p3, %rd16, %rd2;
	mov.u16 	%rs4, 0;
	@%p3 bra 	BB34_4;

	ld.u64 	%rd17, [%rd5+8];
	setp.ge.u64	%p4, %rd17, %rd2;
	selp.u16	%rs4, 1, 0, %p4;

BB34_4:
	add.s32 	%r15, %r18, 2;
	setp.eq.s16	%p5, %rs4, 0;
	cvt.u32.u64	%r16, %rd4;
	selp.b32	%r4, %r15, %r16, %p5;
	shl.b32 	%r18, %r4, 1;
	add.s32 	%r17, %r18, 1;
	setp.lt.u32	%p6, %r17, %r1;
	@%p6 bra 	BB34_2;

	cvt.u64.u32	%rd28, %r4;

BB34_6:
	mul.lo.s64 	%rd18, %rd28, 40;
	add.s64 	%rd19, %rd3, %rd18;
	ld.u64 	%rd20, [%rd19+24];
	ld.u64 	%rd21, [%rd20+16];
	st.global.u64 	[temp_ubench], %rd21;
	ld.u64 	%rd22, [%rd2];
	ld.u64 	%rd23, [%rd22];
	cvta.to.global.u64 	%rd24, %rd8;
	shl.b64 	%rd25, %rd1, 2;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.f32 	%f1, [%rd26];
	add.s64 	%rd27, %rd9, %rd25;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd27;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1;
	.param .b32 param3;
	st.param.b32	[param3+0], %r7;
	prototype_0 : .callprototype ()_ (.param .b64 _, .param .b64 _, .param .b32 _, .param .b32 _) ;
	call 
	%rd23, 
	(
	param0, 
	param1, 
	param2, 
	param3
	)
	, prototype_0;
	
	//{
	}// Callseq End 0

BB34_7:
	ret;
}

	// .globl	_Z11dump_vtableI6Class0EvPPvS2_
.visible .entry _Z11dump_vtableI6Class0EvPPvS2_(
	.param .u64 _Z11dump_vtableI6Class0EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI6Class0EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI6Class0EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI6Class0EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB35_2;

	mov.u64 	%rd23, _ZTV6Class0;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB35_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB35_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB35_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB35_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB35_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB35_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB35_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB35_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB35_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB35_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB35_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB35_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB35_3;

BB35_14:
	ret;
}

	// .globl	_Z11dump_vtableI6Class1EvPPvS2_
.visible .entry _Z11dump_vtableI6Class1EvPPvS2_(
	.param .u64 _Z11dump_vtableI6Class1EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI6Class1EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI6Class1EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI6Class1EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB36_2;

	mov.u64 	%rd23, _ZTV6Class1;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB36_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB36_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB36_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB36_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB36_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB36_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB36_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB36_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB36_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB36_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB36_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB36_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB36_3;

BB36_14:
	ret;
}

	// .globl	_Z11dump_vtableI6Class2EvPPvS2_
.visible .entry _Z11dump_vtableI6Class2EvPPvS2_(
	.param .u64 _Z11dump_vtableI6Class2EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI6Class2EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI6Class2EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI6Class2EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB37_2;

	mov.u64 	%rd23, _ZTV6Class2;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB37_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB37_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB37_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB37_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB37_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB37_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB37_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB37_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB37_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB37_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB37_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB37_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB37_3;

BB37_14:
	ret;
}

	// .globl	_Z11dump_vtableI6Class3EvPPvS2_
.visible .entry _Z11dump_vtableI6Class3EvPPvS2_(
	.param .u64 _Z11dump_vtableI6Class3EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI6Class3EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI6Class3EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI6Class3EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB38_2;

	mov.u64 	%rd23, _ZTV6Class3;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB38_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB38_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB38_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB38_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB38_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB38_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB38_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB38_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB38_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB38_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB38_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB38_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB38_3;

BB38_14:
	ret;
}

	// .globl	_Z11dump_vtableI6Class4EvPPvS2_
.visible .entry _Z11dump_vtableI6Class4EvPPvS2_(
	.param .u64 _Z11dump_vtableI6Class4EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI6Class4EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI6Class4EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI6Class4EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB39_2;

	mov.u64 	%rd23, _ZTV6Class4;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB39_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB39_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB39_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB39_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB39_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB39_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB39_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB39_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB39_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB39_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB39_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB39_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB39_3;

BB39_14:
	ret;
}

	// .globl	_Z11dump_vtableI6Class5EvPPvS2_
.visible .entry _Z11dump_vtableI6Class5EvPPvS2_(
	.param .u64 _Z11dump_vtableI6Class5EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI6Class5EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI6Class5EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI6Class5EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB40_2;

	mov.u64 	%rd23, _ZTV6Class5;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB40_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB40_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB40_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB40_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB40_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB40_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB40_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB40_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB40_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB40_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB40_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB40_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB40_3;

BB40_14:
	ret;
}

	// .globl	_Z11dump_vtableI6Class6EvPPvS2_
.visible .entry _Z11dump_vtableI6Class6EvPPvS2_(
	.param .u64 _Z11dump_vtableI6Class6EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI6Class6EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI6Class6EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI6Class6EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB41_2;

	mov.u64 	%rd23, _ZTV6Class6;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB41_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB41_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB41_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB41_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB41_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB41_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB41_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB41_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB41_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB41_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB41_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB41_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB41_3;

BB41_14:
	ret;
}

	// .globl	_Z11dump_vtableI6Class7EvPPvS2_
.visible .entry _Z11dump_vtableI6Class7EvPPvS2_(
	.param .u64 _Z11dump_vtableI6Class7EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI6Class7EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI6Class7EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI6Class7EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB42_2;

	mov.u64 	%rd23, _ZTV6Class7;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB42_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB42_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB42_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB42_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB42_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB42_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB42_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB42_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB42_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB42_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB42_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB42_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB42_3;

BB42_14:
	ret;
}

	// .globl	_Z11dump_vtableI6Class8EvPPvS2_
.visible .entry _Z11dump_vtableI6Class8EvPPvS2_(
	.param .u64 _Z11dump_vtableI6Class8EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI6Class8EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI6Class8EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI6Class8EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB43_2;

	mov.u64 	%rd23, _ZTV6Class8;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB43_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB43_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB43_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB43_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB43_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB43_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB43_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB43_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB43_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB43_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB43_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB43_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB43_3;

BB43_14:
	ret;
}

	// .globl	_Z11dump_vtableI6Class9EvPPvS2_
.visible .entry _Z11dump_vtableI6Class9EvPPvS2_(
	.param .u64 _Z11dump_vtableI6Class9EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI6Class9EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI6Class9EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI6Class9EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB44_2;

	mov.u64 	%rd23, _ZTV6Class9;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB44_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB44_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB44_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB44_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB44_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB44_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB44_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB44_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB44_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB44_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB44_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB44_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB44_3;

BB44_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class10EvPPvS2_
.visible .entry _Z11dump_vtableI7Class10EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class10EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class10EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class10EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class10EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB45_2;

	mov.u64 	%rd23, _ZTV7Class10;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB45_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB45_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB45_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB45_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB45_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB45_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB45_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB45_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB45_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB45_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB45_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB45_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB45_3;

BB45_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class11EvPPvS2_
.visible .entry _Z11dump_vtableI7Class11EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class11EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class11EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class11EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class11EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB46_2;

	mov.u64 	%rd23, _ZTV7Class11;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB46_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB46_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB46_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB46_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB46_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB46_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB46_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB46_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB46_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB46_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB46_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB46_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB46_3;

BB46_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class12EvPPvS2_
.visible .entry _Z11dump_vtableI7Class12EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class12EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class12EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class12EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class12EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB47_2;

	mov.u64 	%rd23, _ZTV7Class12;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB47_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB47_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB47_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB47_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB47_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB47_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB47_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB47_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB47_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB47_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB47_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB47_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB47_3;

BB47_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class13EvPPvS2_
.visible .entry _Z11dump_vtableI7Class13EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class13EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class13EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class13EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class13EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB48_2;

	mov.u64 	%rd23, _ZTV7Class13;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB48_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB48_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB48_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB48_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB48_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB48_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB48_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB48_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB48_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB48_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB48_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB48_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB48_3;

BB48_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class14EvPPvS2_
.visible .entry _Z11dump_vtableI7Class14EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class14EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class14EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class14EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class14EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB49_2;

	mov.u64 	%rd23, _ZTV7Class14;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB49_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB49_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB49_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB49_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB49_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB49_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB49_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB49_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB49_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB49_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB49_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB49_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB49_3;

BB49_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class15EvPPvS2_
.visible .entry _Z11dump_vtableI7Class15EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class15EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class15EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class15EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class15EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB50_2;

	mov.u64 	%rd23, _ZTV7Class15;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB50_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB50_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB50_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB50_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB50_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB50_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB50_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB50_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB50_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB50_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB50_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB50_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB50_3;

BB50_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class16EvPPvS2_
.visible .entry _Z11dump_vtableI7Class16EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class16EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class16EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class16EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class16EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB51_2;

	mov.u64 	%rd23, _ZTV7Class16;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB51_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB51_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB51_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB51_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB51_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB51_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB51_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB51_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB51_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB51_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB51_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB51_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB51_3;

BB51_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class17EvPPvS2_
.visible .entry _Z11dump_vtableI7Class17EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class17EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class17EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class17EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class17EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB52_2;

	mov.u64 	%rd23, _ZTV7Class17;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB52_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB52_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB52_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB52_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB52_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB52_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB52_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB52_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB52_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB52_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB52_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB52_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB52_3;

BB52_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class18EvPPvS2_
.visible .entry _Z11dump_vtableI7Class18EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class18EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class18EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class18EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class18EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB53_2;

	mov.u64 	%rd23, _ZTV7Class18;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB53_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB53_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB53_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB53_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB53_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB53_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB53_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB53_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB53_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB53_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB53_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB53_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB53_3;

BB53_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class19EvPPvS2_
.visible .entry _Z11dump_vtableI7Class19EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class19EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class19EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class19EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class19EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB54_2;

	mov.u64 	%rd23, _ZTV7Class19;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB54_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB54_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB54_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB54_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB54_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB54_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB54_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB54_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB54_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB54_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB54_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB54_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB54_3;

BB54_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class20EvPPvS2_
.visible .entry _Z11dump_vtableI7Class20EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class20EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class20EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class20EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class20EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB55_2;

	mov.u64 	%rd23, _ZTV7Class20;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB55_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB55_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB55_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB55_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB55_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB55_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB55_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB55_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB55_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB55_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB55_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB55_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB55_3;

BB55_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class21EvPPvS2_
.visible .entry _Z11dump_vtableI7Class21EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class21EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class21EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class21EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class21EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB56_2;

	mov.u64 	%rd23, _ZTV7Class21;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB56_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB56_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB56_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB56_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB56_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB56_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB56_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB56_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB56_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB56_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB56_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB56_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB56_3;

BB56_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class22EvPPvS2_
.visible .entry _Z11dump_vtableI7Class22EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class22EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class22EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class22EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class22EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB57_2;

	mov.u64 	%rd23, _ZTV7Class22;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB57_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB57_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB57_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB57_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB57_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB57_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB57_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB57_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB57_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB57_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB57_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB57_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB57_3;

BB57_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class23EvPPvS2_
.visible .entry _Z11dump_vtableI7Class23EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class23EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class23EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class23EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class23EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB58_2;

	mov.u64 	%rd23, _ZTV7Class23;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB58_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB58_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB58_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB58_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB58_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB58_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB58_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB58_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB58_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB58_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB58_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB58_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB58_3;

BB58_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class24EvPPvS2_
.visible .entry _Z11dump_vtableI7Class24EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class24EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class24EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class24EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class24EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB59_2;

	mov.u64 	%rd23, _ZTV7Class24;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB59_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB59_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB59_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB59_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB59_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB59_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB59_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB59_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB59_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB59_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB59_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB59_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB59_3;

BB59_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class25EvPPvS2_
.visible .entry _Z11dump_vtableI7Class25EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class25EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class25EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class25EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class25EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB60_2;

	mov.u64 	%rd23, _ZTV7Class25;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB60_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB60_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB60_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB60_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB60_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB60_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB60_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB60_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB60_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB60_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB60_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB60_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB60_3;

BB60_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class26EvPPvS2_
.visible .entry _Z11dump_vtableI7Class26EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class26EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class26EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class26EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class26EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB61_2;

	mov.u64 	%rd23, _ZTV7Class26;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB61_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB61_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB61_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB61_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB61_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB61_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB61_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB61_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB61_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB61_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB61_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB61_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB61_3;

BB61_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class27EvPPvS2_
.visible .entry _Z11dump_vtableI7Class27EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class27EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class27EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class27EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class27EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB62_2;

	mov.u64 	%rd23, _ZTV7Class27;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB62_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB62_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB62_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB62_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB62_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB62_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB62_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB62_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB62_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB62_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB62_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB62_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB62_3;

BB62_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class28EvPPvS2_
.visible .entry _Z11dump_vtableI7Class28EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class28EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class28EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class28EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class28EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB63_2;

	mov.u64 	%rd23, _ZTV7Class28;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB63_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB63_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB63_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB63_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB63_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB63_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB63_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB63_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB63_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB63_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB63_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB63_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB63_3;

BB63_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class29EvPPvS2_
.visible .entry _Z11dump_vtableI7Class29EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class29EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class29EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class29EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class29EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB64_2;

	mov.u64 	%rd23, _ZTV7Class29;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB64_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB64_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB64_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB64_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB64_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB64_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB64_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB64_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB64_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB64_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB64_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB64_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB64_3;

BB64_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class30EvPPvS2_
.visible .entry _Z11dump_vtableI7Class30EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class30EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class30EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class30EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class30EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB65_2;

	mov.u64 	%rd23, _ZTV7Class30;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB65_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB65_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB65_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB65_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB65_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB65_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB65_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB65_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB65_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB65_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB65_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB65_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB65_3;

BB65_14:
	ret;
}

	// .globl	_Z11dump_vtableI7Class31EvPPvS2_
.visible .entry _Z11dump_vtableI7Class31EvPPvS2_(
	.param .u64 _Z11dump_vtableI7Class31EvPPvS2__param_0,
	.param .u64 _Z11dump_vtableI7Class31EvPPvS2__param_1
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd17, [_Z11dump_vtableI7Class31EvPPvS2__param_0];
	ld.param.u64 	%rd18, [_Z11dump_vtableI7Class31EvPPvS2__param_1];
	mov.u64 	%rd58, 0;
	mov.u64 	%rd20, buf5;
	cvta.global.u64 	%rd21, %rd20;
	setp.eq.s64	%p1, %rd21, 0;
	@%p1 bra 	BB66_2;

	mov.u64 	%rd23, _ZTV7Class31;
	add.s64 	%rd24, %rd23, 16;
	cvta.global.u64 	%rd25, %rd24;
	st.global.u64 	[buf5], %rd25;
	mov.u64 	%rd58, %rd20;

BB66_2:
	cvta.to.global.u64 	%rd2, %rd17;
	ld.global.u8 	%rs1, [%rd58];
	cvta.to.global.u64 	%rd26, %rd18;
	st.global.u8 	[%rd26], %rs1;
	ld.global.u8 	%rs2, [%rd58+1];
	st.global.u8 	[%rd26+1], %rs2;
	ld.global.u8 	%rs3, [%rd58+2];
	st.global.u8 	[%rd26+2], %rs3;
	ld.global.u8 	%rs4, [%rd58+3];
	st.global.u8 	[%rd26+3], %rs4;
	ld.global.u8 	%rs5, [%rd58+4];
	st.global.u8 	[%rd26+4], %rs5;
	ld.global.u8 	%rs6, [%rd58+5];
	st.global.u8 	[%rd26+5], %rs6;
	ld.global.u8 	%rs7, [%rd58+6];
	st.global.u8 	[%rd26+6], %rs7;
	ld.global.u8 	%rs8, [%rd58+7];
	st.global.u8 	[%rd26+7], %rs8;
	mov.u32 	%r14, 0;

BB66_3:
	cvt.s64.s32	%rd4, %r14;
	ld.global.u64 	%rd27, [%rd58];
	mul.wide.s32 	%rd28, %r14, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.u64 	%rd5, [%rd29];
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB66_14;

	add.s64 	%rd6, %rd2, %rd28;
	st.global.u64 	[%rd6], %rd5;
	add.s32 	%r4, %r14, 1;
	ld.global.u64 	%rd31, [%rd58];
	mul.wide.s32 	%rd32, %r4, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd7, [%rd33];
	setp.eq.s64	%p3, %rd7, 0;
	@%p3 bra 	BB66_14;

	st.global.u64 	[%rd6+8], %rd7;
	add.s32 	%r5, %r14, 2;
	ld.global.u64 	%rd34, [%rd58];
	mul.wide.s32 	%rd35, %r5, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.u64 	%rd9, [%rd36];
	setp.eq.s64	%p4, %rd9, 0;
	@%p4 bra 	BB66_14;

	st.global.u64 	[%rd6+16], %rd9;
	add.s32 	%r6, %r14, 3;
	ld.global.u64 	%rd37, [%rd58];
	mul.wide.s32 	%rd38, %r6, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.u64 	%rd10, [%rd39];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB66_14;

	st.global.u64 	[%rd6+24], %rd10;
	add.s32 	%r7, %r14, 4;
	ld.global.u64 	%rd40, [%rd58];
	mul.wide.s32 	%rd41, %r7, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.u64 	%rd11, [%rd42];
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB66_14;

	st.global.u64 	[%rd6+32], %rd11;
	add.s32 	%r8, %r14, 5;
	ld.global.u64 	%rd43, [%rd58];
	mul.wide.s32 	%rd44, %r8, 8;
	add.s64 	%rd45, %rd43, %rd44;
	ld.u64 	%rd12, [%rd45];
	setp.eq.s64	%p7, %rd12, 0;
	@%p7 bra 	BB66_14;

	st.global.u64 	[%rd6+40], %rd12;
	add.s32 	%r9, %r14, 6;
	ld.global.u64 	%rd46, [%rd58];
	mul.wide.s32 	%rd47, %r9, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd13, [%rd48];
	setp.eq.s64	%p8, %rd13, 0;
	@%p8 bra 	BB66_14;

	st.global.u64 	[%rd6+48], %rd13;
	add.s32 	%r10, %r14, 7;
	ld.global.u64 	%rd49, [%rd58];
	mul.wide.s32 	%rd50, %r10, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.u64 	%rd14, [%rd51];
	setp.eq.s64	%p9, %rd14, 0;
	@%p9 bra 	BB66_14;

	st.global.u64 	[%rd6+56], %rd14;
	add.s32 	%r11, %r14, 8;
	ld.global.u64 	%rd52, [%rd58];
	mul.wide.s32 	%rd53, %r11, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.u64 	%rd15, [%rd54];
	setp.eq.s64	%p10, %rd15, 0;
	@%p10 bra 	BB66_14;

	st.global.u64 	[%rd6+64], %rd15;
	add.s32 	%r12, %r14, 9;
	ld.global.u64 	%rd55, [%rd58];
	mul.wide.s32 	%rd56, %r12, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.u64 	%rd16, [%rd57];
	setp.eq.s64	%p11, %rd16, 0;
	@%p11 bra 	BB66_14;

	cvt.u32.u64	%r13, %rd4;
	st.global.u64 	[%rd6+72], %rd16;
	add.s32 	%r14, %r13, 10;
	setp.lt.s32	%p12, %r14, 30;
	@%p12 bra 	BB66_3;

BB66_14:
	ret;
}


