Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Fri Jul 22 18:55:38 2022
| Host         : Tan2533-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Letters_control_sets_placed.rpt
| Design       : Letters
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    20 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |              17 |            4 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------+------------------+------------------+----------------+
|       Clock Signal      |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG          |                         |                  |                1 |              3 |
|  clk_IBUF_BUFG          |                         | n_0_seg[6]_i_1   |                1 |              4 |
|  clk_IBUF_BUFG          | n_0_digit_select[3]_i_1 | reset_IBUF       |                2 |              4 |
| ~digit_select_reg__0[3] |                         |                  |                4 |              8 |
|  clk_IBUF_BUFG          |                         | reset_IBUF       |                4 |             17 |
+-------------------------+-------------------------+------------------+------------------+----------------+


