\hypertarget{group___a_d_c__sampling__times}{}\doxysection{ADC sampling times}
\label{group___a_d_c__sampling__times}\index{ADC sampling times@{ADC sampling times}}
Collaboration diagram for ADC sampling times\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=348pt]{group___a_d_c__sampling__times}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga01ae8ddd4c3f0a7cace13273c1e67fdd}{ADC\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE\+\_\+5}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_gac0aff040aa3a0e63147fcdd8ab805af1}{ADC\+\_\+\+SAMPLETIME\+\_\+7\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(                                      \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga96ddc2c8f5aec56ef5b6dc7cf908842a}{ADC\+\_\+\+SAMPLETIME\+\_\+13\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}                   ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga2fb67421195d0c9f1edb705dcfcd754f}{ADC\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga190357836133681e150ddc7242151661}{ADC\+\_\+\+SAMPLETIME\+\_\+41\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}                                      ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga4ea55e3a10a04630820387755f4f448a}{ADC\+\_\+\+SAMPLETIME\+\_\+55\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}                    $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga15c48307b1f2aed2a1c3c6338c13b070}{ADC\+\_\+\+SAMPLETIME\+\_\+71\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}                   ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga7172f3d957445df5b98648b25ccc64d4}{ADC\+\_\+\+SAMPLETIME\+\_\+239\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c__sampling__times_ga96ddc2c8f5aec56ef5b6dc7cf908842a}\label{group___a_d_c__sampling__times_ga96ddc2c8f5aec56ef5b6dc7cf908842a}} 
\index{ADC sampling times@{ADC sampling times}!ADC\_SAMPLETIME\_13CYCLES\_5@{ADC\_SAMPLETIME\_13CYCLES\_5}}
\index{ADC\_SAMPLETIME\_13CYCLES\_5@{ADC\_SAMPLETIME\_13CYCLES\_5}!ADC sampling times@{ADC sampling times}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_13CYCLES\_5}{ADC\_SAMPLETIME\_13CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+13\+CYCLES\+\_\+5~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}                   ))}

Sampling time 13.\+5 ADC clock cycles 

Definition at line 318 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__sampling__times_ga01ae8ddd4c3f0a7cace13273c1e67fdd}\label{group___a_d_c__sampling__times_ga01ae8ddd4c3f0a7cace13273c1e67fdd}} 
\index{ADC sampling times@{ADC sampling times}!ADC\_SAMPLETIME\_1CYCLE\_5@{ADC\_SAMPLETIME\_1CYCLE\_5}}
\index{ADC\_SAMPLETIME\_1CYCLE\_5@{ADC\_SAMPLETIME\_1CYCLE\_5}!ADC sampling times@{ADC sampling times}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_1CYCLE\_5}{ADC\_SAMPLETIME\_1CYCLE\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE\+\_\+5~0x00000000U}

Sampling time 1.\+5 ADC clock cycle 

Definition at line 316 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__sampling__times_ga7172f3d957445df5b98648b25ccc64d4}\label{group___a_d_c__sampling__times_ga7172f3d957445df5b98648b25ccc64d4}} 
\index{ADC sampling times@{ADC sampling times}!ADC\_SAMPLETIME\_239CYCLES\_5@{ADC\_SAMPLETIME\_239CYCLES\_5}}
\index{ADC\_SAMPLETIME\_239CYCLES\_5@{ADC\_SAMPLETIME\_239CYCLES\_5}!ADC sampling times@{ADC sampling times}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_239CYCLES\_5}{ADC\_SAMPLETIME\_239CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+239\+CYCLES\+\_\+5~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))}

Sampling time 239.\+5 ADC clock cycles 

Definition at line 323 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__sampling__times_ga2fb67421195d0c9f1edb705dcfcd754f}\label{group___a_d_c__sampling__times_ga2fb67421195d0c9f1edb705dcfcd754f}} 
\index{ADC sampling times@{ADC sampling times}!ADC\_SAMPLETIME\_28CYCLES\_5@{ADC\_SAMPLETIME\_28CYCLES\_5}}
\index{ADC\_SAMPLETIME\_28CYCLES\_5@{ADC\_SAMPLETIME\_28CYCLES\_5}!ADC sampling times@{ADC sampling times}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_28CYCLES\_5}{ADC\_SAMPLETIME\_28CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES\+\_\+5~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))}

Sampling time 28.\+5 ADC clock cycles 

Definition at line 319 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__sampling__times_ga190357836133681e150ddc7242151661}\label{group___a_d_c__sampling__times_ga190357836133681e150ddc7242151661}} 
\index{ADC sampling times@{ADC sampling times}!ADC\_SAMPLETIME\_41CYCLES\_5@{ADC\_SAMPLETIME\_41CYCLES\_5}}
\index{ADC\_SAMPLETIME\_41CYCLES\_5@{ADC\_SAMPLETIME\_41CYCLES\_5}!ADC sampling times@{ADC sampling times}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_41CYCLES\_5}{ADC\_SAMPLETIME\_41CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+41\+CYCLES\+\_\+5~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}                                      ))}

Sampling time 41.\+5 ADC clock cycles 

Definition at line 320 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__sampling__times_ga4ea55e3a10a04630820387755f4f448a}\label{group___a_d_c__sampling__times_ga4ea55e3a10a04630820387755f4f448a}} 
\index{ADC sampling times@{ADC sampling times}!ADC\_SAMPLETIME\_55CYCLES\_5@{ADC\_SAMPLETIME\_55CYCLES\_5}}
\index{ADC\_SAMPLETIME\_55CYCLES\_5@{ADC\_SAMPLETIME\_55CYCLES\_5}!ADC sampling times@{ADC sampling times}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_55CYCLES\_5}{ADC\_SAMPLETIME\_55CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+55\+CYCLES\+\_\+5~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}                    $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))}

Sampling time 55.\+5 ADC clock cycles 

Definition at line 321 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__sampling__times_ga15c48307b1f2aed2a1c3c6338c13b070}\label{group___a_d_c__sampling__times_ga15c48307b1f2aed2a1c3c6338c13b070}} 
\index{ADC sampling times@{ADC sampling times}!ADC\_SAMPLETIME\_71CYCLES\_5@{ADC\_SAMPLETIME\_71CYCLES\_5}}
\index{ADC\_SAMPLETIME\_71CYCLES\_5@{ADC\_SAMPLETIME\_71CYCLES\_5}!ADC sampling times@{ADC sampling times}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_71CYCLES\_5}{ADC\_SAMPLETIME\_71CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+71\+CYCLES\+\_\+5~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}                   ))}

Sampling time 71.\+5 ADC clock cycles 

Definition at line 322 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__sampling__times_gac0aff040aa3a0e63147fcdd8ab805af1}\label{group___a_d_c__sampling__times_gac0aff040aa3a0e63147fcdd8ab805af1}} 
\index{ADC sampling times@{ADC sampling times}!ADC\_SAMPLETIME\_7CYCLES\_5@{ADC\_SAMPLETIME\_7CYCLES\_5}}
\index{ADC\_SAMPLETIME\_7CYCLES\_5@{ADC\_SAMPLETIME\_7CYCLES\_5}!ADC sampling times@{ADC sampling times}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_7CYCLES\_5}{ADC\_SAMPLETIME\_7CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+7\+CYCLES\+\_\+5~((uint32\+\_\+t)(                                      \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))}

Sampling time 7.\+5 ADC clock cycles 

Definition at line 317 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

