<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="IDEA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mulop_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mulop_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_mulop_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_mulop_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1638095556" xil_pn:in_ck="7725934767256399686" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1638095556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDEA.vhd"/>
      <outfile xil_pn:name="addop.vhd"/>
      <outfile xil_pn:name="mulop.vhd"/>
      <outfile xil_pn:name="round.vhd"/>
      <outfile xil_pn:name="tb_addop.vhd"/>
      <outfile xil_pn:name="tb_idea.vhd"/>
      <outfile xil_pn:name="tb_mulop.vhd"/>
      <outfile xil_pn:name="tb_round.vhd"/>
      <outfile xil_pn:name="tb_trafo.vhd"/>
      <outfile xil_pn:name="tb_xorop.vhd"/>
      <outfile xil_pn:name="trafo.vhd"/>
      <outfile xil_pn:name="xorop.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1638094793" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2893742539367129391" xil_pn:start_ts="1638094793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638094793" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3878655610962334961" xil_pn:start_ts="1638094793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638093683" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2861730745967650445" xil_pn:start_ts="1638093683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638095556" xil_pn:in_ck="7725934767256399686" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1638095556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDEA.vhd"/>
      <outfile xil_pn:name="addop.vhd"/>
      <outfile xil_pn:name="mulop.vhd"/>
      <outfile xil_pn:name="round.vhd"/>
      <outfile xil_pn:name="tb_addop.vhd"/>
      <outfile xil_pn:name="tb_idea.vhd"/>
      <outfile xil_pn:name="tb_mulop.vhd"/>
      <outfile xil_pn:name="tb_round.vhd"/>
      <outfile xil_pn:name="tb_trafo.vhd"/>
      <outfile xil_pn:name="tb_xorop.vhd"/>
      <outfile xil_pn:name="trafo.vhd"/>
      <outfile xil_pn:name="xorop.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1638095558" xil_pn:in_ck="7725934767256399686" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-926899812053876695" xil_pn:start_ts="1638095556">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638095483" xil_pn:in_ck="-7026129697281715091" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4170748675104640554" xil_pn:start_ts="1638095483">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_mulop_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
