# Copyright (C) 2020-2023 Intel Corporation
# SPDX-License-Identifier: MIT

proc get_memory_files {QSYS_SIMDIR} {
  set memory_files [list]
  lappend memory_files "$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/recalibration.mif"
  lappend memory_files "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_seq_params_sim.hex"
  lappend memory_files "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_iossm_sim.hex"
  lappend memory_files "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_seq_params_synth.hex"
  lappend memory_files "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_iossm_synth.hex"
  return $memory_files
}

proc get_common_design_files {QSYS_SIMDIR} {
  set design_files [dict create]
  dict set design_files "altera_common_sv_packages::altera_xcvr_native_s10_functions_h" "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_xcvr_native_s10_functions_h.sv"
  return $design_files
}

proc get_design_files {QSYS_SIMDIR} {
  set design_files [dict create]
  dict set design_files "intel_configuration_reset_release_to_debug_logic.v"                                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/AFU_debug/config_reset_release/intel_configuration_reset_release_to_debug_logic_203/sim/intel_configuration_reset_release_to_debug_logic.v"                                                                                                         
  dict set design_files "config_reset_release.v"                                                                            "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/AFU_debug/config_reset_release/sim/config_reset_release.v"                                                                                                                                                                                          
  dict set design_files "altera_s10_user_rst_clkgate.sv"                                                                    "$QSYS_SIMDIR/../../src/ip/cfg_mon/cfg_mon/altera_s10_user_rst_clkgate_1932/sim/altera_s10_user_rst_clkgate.sv"                                                                                                                                                                                       
  dict set design_files "cfg_mon.v"                                                                                         "$QSYS_SIMDIR/../../src/ip/cfg_mon/cfg_mon/sim/cfg_mon.v"                                                                                                                                                                                                                                             
  dict set design_files "sys_pll_altera_iopll_1931_5ehem7y.vo"                                                              "$QSYS_SIMDIR/../../src/ip/d5005/sys_pll/sys_pll/altera_iopll_1931/sim/sys_pll_altera_iopll_1931_5ehem7y.vo"                                                                                                                                                                                                
  dict set design_files "stratix10_altera_iopll.v"                                                                          "$QSYS_SIMDIR/../../src/ip/d5005/sys_pll/sys_pll/altera_iopll_1931/sim/stratix10_altera_iopll.v"                                                                                                                                                                                                            
  dict set design_files "sys_pll.v"                                                                                         "$QSYS_SIMDIR/../../src/ip/d5005/sys_pll/sys_pll/sim/sys_pll.v"                                                                                                                                                                                                                                             
  dict set design_files "avst_pipeline_st_pipeline_stage_0_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                 "$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_0/altera_avalon_st_pipeline_stage_1920/sim/avst_pipeline_st_pipeline_stage_0_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                                                                                                
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_0/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v"                                                                                                                                                 
  dict set design_files "avst_pipeline_st_pipeline_stage_0.v"                                                               "$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_0/sim/avst_pipeline_st_pipeline_stage_0.v"                                                                                                                                                                                   
  dict set design_files "avst_pipeline_st_pipeline_stage_1_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                 "$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_1/altera_avalon_st_pipeline_stage_1920/sim/avst_pipeline_st_pipeline_stage_1_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                                                                                                
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_1/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v"                                                                                                                                                 
  dict set design_files "avst_pipeline_st_pipeline_stage_1.v"                                                               "$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_1/sim/avst_pipeline_st_pipeline_stage_1.v"                                                                                                                                                                                   
  dict set design_files "avst_protocol_checker.sv"                                                                          "$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/altera_pr_stream_1910/sim/avst_protocol_checker.sv"                                                                                                                                                                                                      
  dict set design_files "PR_IP_altera_pr_stream_1910_4axlpga.sv"                                                            "$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/altera_pr_stream_1910/sim/PR_IP_altera_pr_stream_1910_4axlpga.sv"                                                                                                                                                                                        
  dict set design_files "PR_IP_altera_pr_ctrl_1910_l5yvmoy.sv"                                                              "$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/altera_pr_ctrl_1910/sim/PR_IP_altera_pr_ctrl_1910_l5yvmoy.sv"                                                                                                                                                                                            
  dict set design_files "intel_pr_mailbox_wrapper.sv"                                                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/intel_pr_mailbox_wrapper_1910/sim/intel_pr_mailbox_wrapper.sv"                                                                                                                                                                                           
  dict set design_files "PR_IP_altera_s10_pr_1910_ixhyvnq.v"                                                                "$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/altera_s10_pr_1910/sim/PR_IP_altera_s10_pr_1910_ixhyvnq.v"                                                                                                                                                                                               
  dict set design_files "PR_IP.v"                                                                                           "$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/sim/PR_IP.v"                                                                                                                                                                                                                                             
  dict set design_files "qph_user_clk_iopll_s10_RF100M_altera_iopll_1931_s6jg4nq.vo"                                        "$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_s10_RF100M/altera_iopll_1931/sim/qph_user_clk_iopll_s10_RF100M_altera_iopll_1931_s6jg4nq.vo"                                                                                                                                                
  dict set design_files "stratix10_altera_iopll.v"                                                                          "$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_s10_RF100M/altera_iopll_1931/sim/stratix10_altera_iopll.v"                                                                                                                                                                                  
  dict set design_files "qph_user_clk_iopll_s10_RF100M.v"                                                                   "$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_s10_RF100M/sim/qph_user_clk_iopll_s10_RF100M.v"                                                                                                                                                                                             
  dict set design_files "altera_iopll_reconfig_top.sv"                                                                      "$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/altera_iopll_reconfig_top.sv"                                                                                                                                                                       
  dict set design_files "altera_iopll_reconfig_fsm.sv"                                                                      "$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/altera_iopll_reconfig_fsm.sv"                                                                                                                                                                       
  dict set design_files "pulse_gen.sv"                                                                                      "$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/pulse_gen.sv"                                                                                                                                                                                       
  dict set design_files "shift.sv"                                                                                          "$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/shift.sv"                                                                                                                                                                                           
  dict set design_files "qph_user_clk_iopll_reconfig.v"                                                                     "$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/sim/qph_user_clk_iopll_reconfig.v"                                                                                                                                                                                                 
  dict set design_files "remote_debug_jtag_only_clock_in.v"                                                                 "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/remote_debug_jtag_only_clock_in/sim/remote_debug_jtag_only_clock_in.v"                                                                                                                                                    
  dict set design_files "host_if_altera_axi_bridge_1921_mawpefa.sv"                                                         "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/host_if/altera_axi_bridge_1921/sim/host_if_altera_axi_bridge_1921_mawpefa.sv"                                                                                                                                             
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/host_if/altera_axi_bridge_1921/sim/altera_avalon_st_pipeline_base.v"                                                                                                                                                      
  dict set design_files "host_if.v"                                                                                         "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/host_if/sim/host_if.v"                                                                                                                                                                                                    
  dict set design_files "intel_st_dbg_if_csr_h.sv"                                                                          "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/synopsys/intel_st_dbg_if_csr_h.sv"                        
  dict set design_files "intel_st_dbg_if_csr.sv"                                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/synopsys/intel_st_dbg_if_csr.sv"                          
  dict set design_files "intel_st_dbg_if_dma_wrapper.sv"                                                                    "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/synopsys/intel_st_dbg_if_dma_wrapper.sv"                  
  dict set design_files "intel_st_dbg_if_rd_dma.sv"                                                                         "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/synopsys/intel_st_dbg_if_rd_dma.sv"                       
  dict set design_files "intel_st_dbg_if_snk.sv"                                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/synopsys/intel_st_dbg_if_snk.sv"                          
  dict set design_files "intel_st_dbg_if_src.sv"                                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/synopsys/intel_st_dbg_if_src.sv"                          
  dict set design_files "intel_st_dbg_if_wr_dma.sv"                                                                         "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/synopsys/intel_st_dbg_if_wr_dma.sv"                       
  dict set design_files "intel_st_dbg_if_top.sv"                                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/synopsys/intel_st_dbg_if_top.sv"                          
  dict set design_files "acl_altera_syncram_wrapped.sv"                                                                     "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_altera_syncram_wrapped.sv"                            
  dict set design_files "acl_high_speed_fifo.sv"                                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_high_speed_fifo.sv"                                   
  dict set design_files "acl_latency_one_ram_fifo.sv"                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_latency_one_ram_fifo.sv"                              
  dict set design_files "acl_latency_zero_ram_fifo.sv"                                                                      "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_latency_zero_ram_fifo.sv"                             
  dict set design_files "acl_lfsr.sv"                                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_lfsr.sv"                                              
  dict set design_files "acl_low_latency_fifo.sv"                                                                           "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_low_latency_fifo.sv"                                  
  dict set design_files "acl_mid_speed_fifo.sv"                                                                             "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_mid_speed_fifo.sv"                                    
  dict set design_files "acl_reset_handler.sv"                                                                              "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_reset_handler.sv"                                     
  dict set design_files "acl_tessellated_incr_decr_threshold.sv"                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_tessellated_incr_decr_threshold.sv"                   
  dict set design_files "acl_tessellated_incr_lookahead.sv"                                                                 "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_tessellated_incr_lookahead.sv"                        
  dict set design_files "acl_zero_latency_fifo.sv"                                                                          "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_zero_latency_fifo.sv"                                 
  dict set design_files "hld_fifo.sv"                                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/hld_fifo.sv"                                              
  dict set design_files "jop_blaster_avst_credit_endianness_adp_100_yas4m3a.sv"                                             "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_endianness_adp_100/sim/jop_blaster_avst_credit_endianness_adp_100_yas4m3a.sv"                                                                                                                     
  dict set design_files "altera_reset_controller.v"                                                                         "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_reset_controller_1921/sim/altera_reset_controller.v"                                                                                                                                                   
  dict set design_files "altera_reset_synchronizer.v"                                                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_reset_controller_1921/sim/altera_reset_synchronizer.v"                                                                                                                                                 
  dict set design_files "jop_blaster_avst_credit_w2n_altera_reset_controller_101_55ojt3q.v"                                 "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/jop_blaster_avst_credit_w2n_altera_reset_controller_101_55ojt3q.v"                                                                                                                    
  dict set design_files "acl_altera_syncram_wrapped.sv"                                                                     "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_altera_syncram_wrapped.sv"                            
  dict set design_files "acl_high_speed_fifo.sv"                                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_high_speed_fifo.sv"                                   
  dict set design_files "acl_latency_one_ram_fifo.sv"                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_latency_one_ram_fifo.sv"                              
  dict set design_files "acl_latency_zero_ram_fifo.sv"                                                                      "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_latency_zero_ram_fifo.sv"                             
  dict set design_files "acl_lfsr.sv"                                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_lfsr.sv"                                              
  dict set design_files "acl_low_latency_fifo.sv"                                                                           "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_low_latency_fifo.sv"                                  
  dict set design_files "acl_mid_speed_fifo.sv"                                                                             "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_mid_speed_fifo.sv"                                    
  dict set design_files "acl_reset_handler.sv"                                                                              "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_reset_handler.sv"                                     
  dict set design_files "acl_tessellated_incr_decr_threshold.sv"                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_tessellated_incr_decr_threshold.sv"                   
  dict set design_files "acl_tessellated_incr_lookahead.sv"                                                                 "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_tessellated_incr_lookahead.sv"                        
  dict set design_files "acl_zero_latency_fifo.sv"                                                                          "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_zero_latency_fifo.sv"                                 
  dict set design_files "hld_fifo.sv"                                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/hld_fifo.sv"                                              
  dict set design_files "jop_blaster_avst_credit_w2n_101_ddx3n4q.sv"                                                        "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/jop_blaster_avst_credit_w2n_101_ddx3n4q.sv"               
  dict set design_files "jop_blaster_avst_ready_to_credit_altera_reset_controller_102_jmw5idy.v"                            "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/jop_blaster_avst_ready_to_credit_altera_reset_controller_102_jmw5idy.v"                                                                                                          
  dict set design_files "acl_altera_syncram_wrapped.sv"                                                                     "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_altera_syncram_wrapped.sv"                  
  dict set design_files "acl_high_speed_fifo.sv"                                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_high_speed_fifo.sv"                         
  dict set design_files "acl_latency_one_ram_fifo.sv"                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_latency_one_ram_fifo.sv"                    
  dict set design_files "acl_latency_zero_ram_fifo.sv"                                                                      "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_latency_zero_ram_fifo.sv"                   
  dict set design_files "acl_lfsr.sv"                                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_lfsr.sv"                                    
  dict set design_files "acl_low_latency_fifo.sv"                                                                           "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_low_latency_fifo.sv"                        
  dict set design_files "acl_mid_speed_fifo.sv"                                                                             "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_mid_speed_fifo.sv"                          
  dict set design_files "acl_reset_handler.sv"                                                                              "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_reset_handler.sv"                           
  dict set design_files "acl_tessellated_incr_decr_threshold.sv"                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_tessellated_incr_decr_threshold.sv"         
  dict set design_files "acl_tessellated_incr_lookahead.sv"                                                                 "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_tessellated_incr_lookahead.sv"              
  dict set design_files "acl_zero_latency_fifo.sv"                                                                          "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_zero_latency_fifo.sv"                       
  dict set design_files "hld_fifo.sv"                                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/hld_fifo.sv"                                    
  dict set design_files "altera_avalon_st_pipeline_base.sv"                                                                 "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/altera_avalon_st_pipeline_base.sv"              
  dict set design_files "jop_blaster_avst_ready_to_credit_102_kdygilq.sv"                                                   "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/jop_blaster_avst_ready_to_credit_102_kdygilq.sv"
  dict set design_files "sld_hub_ctrl_core.sv"                                                                              "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sld_hub_ctrl_core_100/sim/sld_hub_ctrl_core.sv"                                                                                                                                                               
  dict set design_files "sld_hub_ctrl_sld_node.sv"                                                                          "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sld_hub_ctrl_core_100/sim/sld_hub_ctrl_sld_node.sv"                                                                                                                                                           
  dict set design_files "sld_hub_ctrl_tck_generation.sv"                                                                    "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sld_hub_ctrl_core_100/sim/sld_hub_ctrl_tck_generation.sv"                                                                                                                                                     
  dict set design_files "altera_streaming_sld_hub_controller_altclkctrl.sv"                                                 "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sld_hub_ctrl_core_100/sim/altera_streaming_sld_hub_controller_altclkctrl.sv"                                                                                                                                  
  dict set design_files "jop_blaster_sld_hub_ctrl_100_xv4w5aa.v"                                                            "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sld_hub_ctrl_100/sim/jop_blaster_sld_hub_ctrl_100_xv4w5aa.v"                                                                                                                                                  
  dict set design_files "jop_blaster_avst_credit_endianness_adp_100_f3ayqpy.sv"                                             "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_endianness_adp_100/sim/jop_blaster_avst_credit_endianness_adp_100_f3ayqpy.sv"                                                                                                                     
  dict set design_files "jop_blaster_avst_credit_n2w_altera_reset_controller_101_qclogiy.v"                                 "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/jop_blaster_avst_credit_n2w_altera_reset_controller_101_qclogiy.v"                                                                                                                    
  dict set design_files "acl_altera_syncram_wrapped.sv"                                                                     "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_altera_syncram_wrapped.sv"                            
  dict set design_files "acl_high_speed_fifo.sv"                                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_high_speed_fifo.sv"                                   
  dict set design_files "acl_latency_one_ram_fifo.sv"                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_latency_one_ram_fifo.sv"                              
  dict set design_files "acl_latency_zero_ram_fifo.sv"                                                                      "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_latency_zero_ram_fifo.sv"                             
  dict set design_files "acl_lfsr.sv"                                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_lfsr.sv"                                              
  dict set design_files "acl_low_latency_fifo.sv"                                                                           "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_low_latency_fifo.sv"                                  
  dict set design_files "acl_mid_speed_fifo.sv"                                                                             "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_mid_speed_fifo.sv"                                    
  dict set design_files "acl_reset_handler.sv"                                                                              "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_reset_handler.sv"                                     
  dict set design_files "acl_tessellated_incr_decr_threshold.sv"                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_tessellated_incr_decr_threshold.sv"                   
  dict set design_files "acl_tessellated_incr_lookahead.sv"                                                                 "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_tessellated_incr_lookahead.sv"                        
  dict set design_files "acl_zero_latency_fifo.sv"                                                                          "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_zero_latency_fifo.sv"                                 
  dict set design_files "hld_fifo.sv"                                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/hld_fifo.sv"                                              
  dict set design_files "pipelined_compare_eq.sv"                                                                           "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/pipelined_compare_eq.sv"                                  
  dict set design_files "jop_blaster_avst_credit_n2w_101_j3uholy.sv"                                                        "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/jop_blaster_avst_credit_n2w_101_j3uholy.sv"               
  dict set design_files "jop_blaster_avst_credit_max_ca_altera_reset_controller_101_ipp6zjy.v"                              "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_max_ca_101/sim/jop_blaster_avst_credit_max_ca_altera_reset_controller_101_ipp6zjy.v"                                                                                                              
  dict set design_files "jop_blaster_avst_credit_max_ca_101_gke5fvq.sv"                                                     "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_max_ca_101/sim/jop_blaster_avst_credit_max_ca_101_gke5fvq.sv"                                                                                                                                     
  dict set design_files "jop_blaster_avst_credit_to_ready_altera_reset_controller_102_4q6xywy.v"                            "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/jop_blaster_avst_credit_to_ready_altera_reset_controller_102_4q6xywy.v"                                                                                                          
  dict set design_files "acl_altera_syncram_wrapped.sv"                                                                     "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_altera_syncram_wrapped.sv"                  
  dict set design_files "acl_high_speed_fifo.sv"                                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_high_speed_fifo.sv"                         
  dict set design_files "acl_latency_one_ram_fifo.sv"                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_latency_one_ram_fifo.sv"                    
  dict set design_files "acl_latency_zero_ram_fifo.sv"                                                                      "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_latency_zero_ram_fifo.sv"                   
  dict set design_files "acl_lfsr.sv"                                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_lfsr.sv"                                    
  dict set design_files "acl_low_latency_fifo.sv"                                                                           "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_low_latency_fifo.sv"                        
  dict set design_files "acl_mid_speed_fifo.sv"                                                                             "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_mid_speed_fifo.sv"                          
  dict set design_files "acl_reset_handler.sv"                                                                              "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_reset_handler.sv"                           
  dict set design_files "acl_tessellated_incr_decr_threshold.sv"                                                            "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_tessellated_incr_decr_threshold.sv"         
  dict set design_files "acl_tessellated_incr_lookahead.sv"                                                                 "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_tessellated_incr_lookahead.sv"              
  dict set design_files "acl_zero_latency_fifo.sv"                                                                          "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_zero_latency_fifo.sv"                       
  dict set design_files "hld_fifo.sv"                                                                                       "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/hld_fifo.sv"                                    
  dict set design_files "jop_blaster_avst_credit_to_ready_102_w6eedmi.sv"                                                   "\"+incdir+$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\" $QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/jop_blaster_avst_credit_to_ready_102_w6eedmi.sv"
  dict set design_files "jop_blaster_altera_avalon_mm_bridge_2001_k2bg7dq.v"                                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_mm_bridge_2001/sim/jop_blaster_altera_avalon_mm_bridge_2001_k2bg7dq.v"                                                                                                                          
  dict set design_files "jop_blaster_altera_avalon_onchip_memory2_1921_bxeg5ny.v"                                           "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_onchip_memory2_1921/sim/jop_blaster_altera_avalon_onchip_memory2_1921_bxeg5ny.v"                                                                                                                
  dict set design_files "jop_blaster_altera_avalon_onchip_memory2_1921_uq2xzuy.v"                                           "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_onchip_memory2_1921/sim/jop_blaster_altera_avalon_onchip_memory2_1921_uq2xzuy.v"                                                                                                                
  dict set design_files "jop_blaster_altera_merlin_master_translator_191_g7h47bq.sv"                                        "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_master_translator_191/sim/jop_blaster_altera_merlin_master_translator_191_g7h47bq.sv"                                                                                                           
  dict set design_files "jop_blaster_altera_merlin_slave_translator_191_x56fcki.sv"                                         "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_slave_translator_191/sim/jop_blaster_altera_merlin_slave_translator_191_x56fcki.sv"                                                                                                             
  dict set design_files "jop_blaster_altera_merlin_master_agent_191_mpbm6tq.sv"                                             "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_master_agent_191/sim/jop_blaster_altera_merlin_master_agent_191_mpbm6tq.sv"                                                                                                                     
  dict set design_files "jop_blaster_altera_merlin_slave_agent_191_ncfkfri.sv"                                              "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_slave_agent_191/sim/jop_blaster_altera_merlin_slave_agent_191_ncfkfri.sv"                                                                                                                       
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                        
  dict set design_files "jop_blaster_altera_avalon_sc_fifo_1930_pqv24kq.v"                                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_sc_fifo_1930/sim/jop_blaster_altera_avalon_sc_fifo_1930_pqv24kq.v"                                                                                                                              
  dict set design_files "jop_blaster_altera_merlin_router_1920_ytqvixa.sv"                                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_router_1920/sim/jop_blaster_altera_merlin_router_1920_ytqvixa.sv"                                                                                                                               
  dict set design_files "jop_blaster_altera_merlin_router_1920_6eo7rpa.sv"                                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_router_1920/sim/jop_blaster_altera_merlin_router_1920_6eo7rpa.sv"                                                                                                                               
  dict set design_files "jop_blaster_altera_merlin_router_1920_zce3xuy.sv"                                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_router_1920/sim/jop_blaster_altera_merlin_router_1920_zce3xuy.sv"                                                                                                                               
  dict set design_files "jop_blaster_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_mg7ilfq.v"                     "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_traffic_limiter_191/sim/jop_blaster_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_mg7ilfq.v"                                                                                          
  dict set design_files "altera_merlin_reorder_memory.sv"                                                                   "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv"                                                                                                                                        
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v"                                                                                                                                       
  dict set design_files "jop_blaster_altera_merlin_traffic_limiter_191_kcba44q.sv"                                          "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_traffic_limiter_191/sim/jop_blaster_altera_merlin_traffic_limiter_191_kcba44q.sv"                                                                                                               
  dict set design_files "jop_blaster_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_st_pipeline_stage_1920/sim/jop_blaster_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                                                                                                         
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v"                                                                                                                                    
  dict set design_files "jop_blaster_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_2j5w33i.v"            "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/jop_blaster_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_2j5w33i.v"                                                                                  
  dict set design_files "jop_blaster_altera_merlin_burst_adapter_1920_625crqi.sv"                                           "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/jop_blaster_altera_merlin_burst_adapter_1920_625crqi.sv"                                                                                                                 
  dict set design_files "altera_merlin_burst_adapter_uncmpr.sv"                                                             "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_uncmpr.sv"                                                                                                                                   
  dict set design_files "altera_merlin_burst_adapter_13_1.sv"                                                               "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_13_1.sv"                                                                                                                                     
  dict set design_files "altera_merlin_burst_adapter_new.sv"                                                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_new.sv"                                                                                                                                      
  dict set design_files "altera_incr_burst_converter.sv"                                                                    "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_incr_burst_converter.sv"                                                                                                                                          
  dict set design_files "altera_wrap_burst_converter.sv"                                                                    "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_wrap_burst_converter.sv"                                                                                                                                          
  dict set design_files "altera_default_burst_converter.sv"                                                                 "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_default_burst_converter.sv"                                                                                                                                       
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_merlin_address_alignment.sv"                                                                                                                                      
  dict set design_files "jop_blaster_altera_merlin_demultiplexer_1921_npzsnka.sv"                                           "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_demultiplexer_1921/sim/jop_blaster_altera_merlin_demultiplexer_1921_npzsnka.sv"                                                                                                                 
  dict set design_files "jop_blaster_altera_merlin_multiplexer_1921_mnaajgi.sv"                                             "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_multiplexer_1921/sim/jop_blaster_altera_merlin_multiplexer_1921_mnaajgi.sv"                                                                                                                     
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                               
  dict set design_files "jop_blaster_altera_merlin_demultiplexer_1921_v3jph5q.sv"                                           "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_demultiplexer_1921/sim/jop_blaster_altera_merlin_demultiplexer_1921_v3jph5q.sv"                                                                                                                 
  dict set design_files "jop_blaster_altera_merlin_multiplexer_1921_vc6vxma.sv"                                             "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_multiplexer_1921/sim/jop_blaster_altera_merlin_multiplexer_1921_vc6vxma.sv"                                                                                                                     
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                               
  dict set design_files "jop_blaster_altera_merlin_width_adapter_1920_qdqoqmi.sv"                                           "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/jop_blaster_altera_merlin_width_adapter_1920_qdqoqmi.sv"                                                                                                                 
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"                                                                                                                                      
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                     
  dict set design_files "jop_blaster_altera_merlin_width_adapter_1920_x5hnw7a.sv"                                           "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/jop_blaster_altera_merlin_width_adapter_1920_x5hnw7a.sv"                                                                                                                 
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"                                                                                                                                      
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                     
  dict set design_files "jop_blaster_altera_mm_interconnect_1920_4sv67fi.v"                                                 "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_mm_interconnect_1920/sim/jop_blaster_altera_mm_interconnect_1920_4sv67fi.v"                                                                                                                            
  dict set design_files "jop_blaster_altera_mm_interconnect_1920_bmspfti.v"                                                 "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_mm_interconnect_1920/sim/jop_blaster_altera_mm_interconnect_1920_bmspfti.v"                                                                                                                            
  dict set design_files "jop_blaster_altera_mm_interconnect_1920_uhmaksq.v"                                                 "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_mm_interconnect_1920/sim/jop_blaster_altera_mm_interconnect_1920_uhmaksq.v"                                                                                                                            
  dict set design_files "jop_blaster_data_format_adapter_1920_k5zstfy.sv"                                                   "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/data_format_adapter_1920/sim/jop_blaster_data_format_adapter_1920_k5zstfy.sv"                                                                                                                                 
  dict set design_files "jop_blaster_channel_adapter_1921_ad74ixq.sv"                                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/channel_adapter_1921/sim/jop_blaster_channel_adapter_1921_ad74ixq.sv"                                                                                                                                         
  dict set design_files "jop_blaster_altera_avalon_st_adapter_1920_qi6zlvi.v"                                               "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_st_adapter_1920/sim/jop_blaster_altera_avalon_st_adapter_1920_qi6zlvi.v"                                                                                                                        
  dict set design_files "jop_blaster_data_format_adapter_1920_pw4k62a.sv"                                                   "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/data_format_adapter_1920/sim/jop_blaster_data_format_adapter_1920_pw4k62a.sv"                                                                                                                                 
  dict set design_files "jop_blaster_channel_adapter_1921_mazi3uq.sv"                                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/channel_adapter_1921/sim/jop_blaster_channel_adapter_1921_mazi3uq.sv"                                                                                                                                         
  dict set design_files "jop_blaster_altera_avalon_st_adapter_1920_amun2ei.v"                                               "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_st_adapter_1920/sim/jop_blaster_altera_avalon_st_adapter_1920_amun2ei.v"                                                                                                                        
  dict set design_files "jop_blaster_intel_jop_blaster_100_62vedcq.v"                                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_jop_blaster_100/sim/jop_blaster_intel_jop_blaster_100_62vedcq.v"                                                                                                                                        
  dict set design_files "jop_blaster.v"                                                                                     "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sim/jop_blaster.v"                                                                                                                                                                                            
  dict set design_files "remote_debug_jtag_only_reset_in.v"                                                                 "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/remote_debug_jtag_only_reset_in/sim/remote_debug_jtag_only_reset_in.v"                                                                                                                                                    
  dict set design_files "sys_clk.v"                                                                                         "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/sys_clk/sim/sys_clk.v"                                                                                                                                                                                                    
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_ukfzzqq.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_ukfzzqq.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_ukfzzqq.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_ukfzzqq.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_wkr5x6a.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_wkr5x6a.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_fgobq6a.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_fgobq6a.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_fgobq6a.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_fgobq6a.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_zm3jaoq.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_zm3jaoq.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_hzfi56i.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_hzfi56i.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_hzfi56i.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_hzfi56i.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_ps6r7ei.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_ps6r7ei.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_uctekma.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_uctekma.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_uctekma.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_uctekma.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_kuoxkta.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_kuoxkta.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_axahbdi.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_axahbdi.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_axahbdi.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_axahbdi.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_esn2xga.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_esn2xga.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_7jcpbwq.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_7jcpbwq.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_7jcpbwq.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_7jcpbwq.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_n53mv4q.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_n53mv4q.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_jud7y7i.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_jud7y7i.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_jud7y7i.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_jud7y7i.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_lnfo7rq.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_lnfo7rq.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_4lg55my.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_4lg55my.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_4lg55my.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_4lg55my.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_l3rgu2i.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_l3rgu2i.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_fn6l6ya.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_fn6l6ya.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_fn6l6ya.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_fn6l6ya.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_6xfihwi.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_6xfihwi.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_4cs5awi.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_4cs5awi.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_4cs5awi.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_4cs5awi.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_lx62r7q.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_lx62r7q.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_s7eijba.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_s7eijba.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_s7eijba.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_s7eijba.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_iwdktgi.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_iwdktgi.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_yffdz5y.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_yffdz5y.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_yffdz5y.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_yffdz5y.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_gpj6fty.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_gpj6fty.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_dgzzaui.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_dgzzaui.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_dgzzaui.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_dgzzaui.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_cvgzmuq.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_cvgzmuq.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_rsv7zmi.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_rsv7zmi.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_rsv7zmi.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_rsv7zmi.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_ojybbka.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_ojybbka.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_5mrxzta.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_5mrxzta.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_5mrxzta.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_5mrxzta.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_7362x5i.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_7362x5i.v"                                                                                                              
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                                           
  dict set design_files "pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_uy3wjri.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_uy3wjri.sv"                                                                                                                                              
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_uy3wjri.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_uy3wjri.sv"                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_buoogjy.v"          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_buoogjy.v"                                                                                                              
  dict set design_files "pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_191_rgbka6i.sv"                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_191_rgbka6i.sv"                                                                                                                                          
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                                      
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                                
  dict set design_files "pcie_ep_g3x16_altera_pcie_s10_hip_ast_altera_xcvr_pcie_hip_native_s10_2210_fayqb3i.v"              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/pcie_ep_g3x16_altera_pcie_s10_hip_ast_altera_xcvr_pcie_hip_native_s10_2210_fayqb3i.v"                                                                                                                         
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/s10_avmm_h.sv"                                                                                                                                                                                             
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                         
  dict set design_files "alt_xcvr_pll_rcfg_arb.sv"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_rcfg_arb.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_pll_embedded_debug.sv"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_embedded_debug.sv"                                                                                                                                                                            
  dict set design_files "alt_xcvr_pll_avmm_csr.sv"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_avmm_csr.sv"                                                                                                                                                                                  
  dict set design_files "alt_xcvr_resync.sv"                                                                                "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_resync.sv"                                                                                                                                                                                        
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                       
  dict set design_files "pcie_ep_g3x16_altera_xcvr_fpll_s10_htile_1912_o6x6lyi.sv"                                          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/pcie_ep_g3x16_altera_xcvr_fpll_s10_htile_1912_o6x6lyi.sv"                                                                                                                                                  
  dict set design_files "alt_xcvr_pll_rcfg_opt_logic_o6x6lyi.sv"                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_rcfg_opt_logic_o6x6lyi.sv"                                                                                                                                                                    
  dict set design_files "pcie_ep_g3x16_altera_pcie_s10_hip_ast_altera_xcvr_fpll_s10_htile_2210_2e7g56i.v"                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/pcie_ep_g3x16_altera_pcie_s10_hip_ast_altera_xcvr_fpll_s10_htile_2210_2e7g56i.v"                                                                                                                              
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                        
  dict set design_files "alt_xcvr_resync.sv"                                                                                "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_resync.sv"                                                                                                                                                                                     
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                    
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/s10_avmm_h.sv"                                                                                                                                                                                          
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                      
  dict set design_files "alt_xcvr_pll_rcfg_arb.sv"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_rcfg_arb.sv"                                                                                                                                                                               
  dict set design_files "alt_xcvr_pll_embedded_debug.sv"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_embedded_debug.sv"                                                                                                                                                                         
  dict set design_files "alt_xcvr_pll_avmm_csr.sv"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_avmm_csr.sv"                                                                                                                                                                               
  dict set design_files "pcie_ep_g3x16_altera_xcvr_atx_pll_s10_htile_1911_yayb5sy.sv"                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/pcie_ep_g3x16_altera_xcvr_atx_pll_s10_htile_1911_yayb5sy.sv"                                                                                                                                            
  dict set design_files "alt_xcvr_pll_rcfg_opt_logic_yayb5sy.sv"                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_rcfg_opt_logic_yayb5sy.sv"                                                                                                                                                                 
  dict set design_files "pcie_ep_g3x16_altera_pcie_s10_hip_ast_altera_xcvr_atx_pll_s10_htile_2210_25jcloa.v"                "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/pcie_ep_g3x16_altera_pcie_s10_hip_ast_altera_xcvr_atx_pll_s10_htile_2210_25jcloa.v"                                                                                                                           
  dict set design_files "pcie_ep_g3x16_stratix10_clkctrl_2000_j4tf5kq.v"                                                    "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/stratix10_clkctrl_2000/sim/pcie_ep_g3x16_stratix10_clkctrl_2000_j4tf5kq.v"                                                                                                                                                                     
  dict set design_files "altera_pio_clkCtrl.v"                                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pio_clkCtrl.v"                                                                                                                                                                                         
  dict set design_files "altera_pcie_s10_hip_ast_2210_4f5nszy.sv"                                                           "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_hip_ast_2210_4f5nszy.sv"                                                                                                                                                                      
  dict set design_files "altera_pcie_s10_hip_ast_pllnphy_2210_4f5nszy.v"                                                    "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_hip_ast_pllnphy_2210_4f5nszy.v"                                                                                                                                                               
  dict set design_files "altera_pcie_s10_hip_ast_pllnphy_2210_4f5nszy.v"                                                    "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_hip_ast_pllnphy_2210_4f5nszy.v"                                                                                                                                                               
  dict set design_files "altera_pcie_s10_hip_ast_pipen1b_2210_4f5nszy.v"                                                    "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_hip_ast_pipen1b_2210_4f5nszy.v"                                                                                                                                                               
  dict set design_files "altera_pcie_s10_hip_ast_pipen1b_2210_4f5nszy.v"                                                    "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_hip_ast_pipen1b_2210_4f5nszy.v"                                                                                                                                                               
  dict set design_files "altera_pcie_s10_reset_delay_sync.v"                                                                "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_reset_delay_sync.v"                                                                                                                                                                           
  dict set design_files "altera_pcie_s10_sc_bitsync.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_sc_bitsync.v"                                                                                                                                                                                 
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                              
  dict set design_files "altera_pcie_s10_gen3x16_adapter.sv"                                                                "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_adapter.sv"                                                                                                                                                                           
  dict set design_files "altera_pcie_s10_gen3x16_cfg_if.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_cfg_if.sv"                                                                                                                                                                            
  dict set design_files "altera_pcie_s10_gen3x16_credit_if.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_credit_if.sv"                                                                                                                                                                         
  dict set design_files "altera_pcie_s10_gen3x16_err_if.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_err_if.sv"                                                                                                                                                                            
  dict set design_files "altera_pcie_s10_gen3x16_misc_if.sv"                                                                "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_misc_if.sv"                                                                                                                                                                           
  dict set design_files "altera_pcie_s10_gen3x16_rx_st_if.sv"                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_rx_st_if.sv"                                                                                                                                                                          
  dict set design_files "alt_mlab.v"                                                                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/alt_mlab.v"                                                                                                                                                                                                   
  dict set design_files "sync_pulse.v"                                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/sync_pulse.v"                                                                                                                                                                                                 
  dict set design_files "sync_rst_n.v"                                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/sync_rst_n.v"                                                                                                                                                                                                 
  dict set design_files "sync_vec.v"                                                                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/sync_vec.v"                                                                                                                                                                                                   
  dict set design_files "altera_pcie_s10_gen3x16_dcfifo.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_dcfifo.sv"                                                                                                                                                                            
  dict set design_files "altera_pcie_s10_gen3x16_gpx3.sv"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_gpx3.sv"                                                                                                                                                                              
  dict set design_files "altera_pcie_s10_gen3x16_tx_st_if.sv"                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_tx_st_if.sv"                                                                                                                                                                          
  dict set design_files "sync_bit.sv"                                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/sync_bit.sv"                                                                                                                                                                                                  
  dict set design_files "altera_pcie_s10_sriov_bridge.sv"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_bridge.sv"                                                                                                                                                 
  dict set design_files "altera_pcie_s10_sriov_cfg_dataflow.v"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_dataflow.v"                                                                                                                                   
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_ats_cap.v"                                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_ats_cap.v"                                                                                                                                 
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_enable_init.v"                                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_enable_init.v"                                                                                                                             
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_error_rep_fifo.v"                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_error_rep_fifo.v"                                                                                                                          
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_error_status_fifo.v"                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_error_status_fifo.v"                                                                                                                       
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_msix_cap.v"                                                           "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_msix_cap.v"                                                                                                                                
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_pci_cmd_reg.v"                                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_pci_cmd_reg.v"                                                                                                                             
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_pci_status_reg.v"                                                     "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_pci_status_reg.v"                                                                                                                          
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_regset.v"                                                             "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_regset.v"                                                                                                                                  
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_status_array.v"                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_status_array.v"                                                                                                                            
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_tph_req_cap.v"                                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_tph_req_cap.v"                                                                                                                             
  dict set design_files "altera_pcie_s10_sriov_cfg_vf_trans_pend_status_array.v"                                            "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_trans_pend_status_array.v"                                                                                                                 
  dict set design_files "altera_pcie_s10_cfg_vf_pend_reset.v"                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_cfg_vf_pend_reset.v"                                                                                                                                    
  dict set design_files "altera_pcie_s10_cfg_vf_pend_flr.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_cfg_vf_pend_flr.v"                                                                                                                                      
  dict set design_files "altera_pcie_s10_cfg_vf_pend_flr_release.v"                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_cfg_vf_pend_flr_release.v"                                                                                                                              
  dict set design_files "altera_pcie_s10_sriov_register_ram.v"                                                              "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_register_ram.v"                                                                                                                                   
  dict set design_files "altera_pcie_s10_sriov_top.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_top.v"                                                                                                                                            
  dict set design_files "async_fifo.v"                                                                                      "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/async_fifo.v"                                                                                                                                                           
  dict set design_files "ceb_sync.v"                                                                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/ceb_sync.v"                                                                                                                                                             
  dict set design_files "cpl_pending_status_sync.v"                                                                         "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/cpl_pending_status_sync.v"                                                                                                                                              
  dict set design_files "error_status_sync.v"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/error_status_sync.v"                                                                                                                                                    
  dict set design_files "flr_sync.v"                                                                                        "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/flr_sync.v"                                                                                                                                                             
  dict set design_files "pf_update_sync.v"                                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/pf_update_sync.v"                                                                                                                                                       
  dict set design_files "sriov_extensible_interface_cdc.v"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/sriov_extensible_interface_cdc.v"                                                                                                                                       
  dict set design_files "two_stage_sync.v"                                                                                  "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/synopsys/altera_pcie_s10_sriov_bridge/two_stage_sync.v"                                                                                                                                                       
  dict set design_files "pcie_ep_g3x16.v"                                                                                   "$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/sim/pcie_ep_g3x16.v"                                                                                                                                                                                                                           
  dict set design_files "address_decode_clk_csr.v"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_clk_csr/sim/address_decode_clk_csr.v"                                                                                                                                                                     
  dict set design_files "altera_avalon_st_jtag_interface.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v"                                                                                                                              
  dict set design_files "altera_jtag_dc_streaming.v"                                                                        "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v"                                                                                                                                     
  dict set design_files "altera_jtag_sld_node.v"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v"                                                                                                                                         
  dict set design_files "altera_jtag_streaming.v"                                                                           "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v"                                                                                                                                        
  dict set design_files "altera_avalon_st_clock_crosser.v"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v"                                                                                                                               
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v"                                                                                                                                
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v"                                                                                                                               
  dict set design_files "altera_avalon_st_idle_remover.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v"                                                                                                                                
  dict set design_files "altera_avalon_st_idle_inserter.v"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v"                                                                                                                               
  dict set design_files "altera_avalon_st_pipeline_stage.sv"                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv"                                                                                                                             
  dict set design_files "address_decode_master_0_timing_adapter_1930_zznpvoa.sv"                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/timing_adapter_1930/sim/address_decode_master_0_timing_adapter_1930_zznpvoa.sv"                                                                                                                  
  dict set design_files "address_decode_master_0_altera_avalon_sc_fifo_1930_pqv24kq.v"                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_sc_fifo_1930/sim/address_decode_master_0_altera_avalon_sc_fifo_1930_pqv24kq.v"                                                                                                     
  dict set design_files "altera_avalon_st_bytes_to_packets.v"                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_st_bytes_to_packets_1910/sim/altera_avalon_st_bytes_to_packets.v"                                                                                                                  
  dict set design_files "altera_avalon_st_packets_to_bytes.v"                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_st_packets_to_bytes_1910/sim/altera_avalon_st_packets_to_bytes.v"                                                                                                                  
  dict set design_files "altera_avalon_packets_to_master.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_packets_to_master_1911/sim/altera_avalon_packets_to_master.v"                                                                                                                      
  dict set design_files "address_decode_master_0_channel_adapter_1921_5wnzrci.sv"                                           "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/channel_adapter_1921/sim/address_decode_master_0_channel_adapter_1921_5wnzrci.sv"                                                                                                                
  dict set design_files "address_decode_master_0_channel_adapter_1921_fkajlia.sv"                                           "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/channel_adapter_1921/sim/address_decode_master_0_channel_adapter_1921_fkajlia.sv"                                                                                                                
  dict set design_files "altera_reset_controller.v"                                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_1921/sim/altera_reset_controller.v"                                                                                                                                      
  dict set design_files "altera_reset_synchronizer.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_1921/sim/altera_reset_synchronizer.v"                                                                                                                                    
  dict set design_files "address_decode_master_0_altera_jtag_avalon_master_191_3zppvky.v"                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_avalon_master_191/sim/address_decode_master_0_altera_jtag_avalon_master_191_3zppvky.v"                                                                                               
  dict set design_files "address_decode_master_0.v"                                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/sim/address_decode_master_0.v"                                                                                                                                                                   
  dict set design_files "address_decode_merlin_master_translator_0_altera_merlin_master_translator_191_g7h47bq.sv"          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_merlin_master_translator_0/altera_merlin_master_translator_191/sim/address_decode_merlin_master_translator_0_altera_merlin_master_translator_191_g7h47bq.sv"                                              
  dict set design_files "address_decode_merlin_master_translator_0.v"                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_merlin_master_translator_0/sim/address_decode_merlin_master_translator_0.v"                                                                                                                               
  dict set design_files "address_decode_mm_to_mac_altera_merlin_slave_translator_191_x56fcki.sv"                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_mm_to_mac/altera_merlin_slave_translator_191/sim/address_decode_mm_to_mac_altera_merlin_slave_translator_191_x56fcki.sv"                                                                                  
  dict set design_files "address_decode_mm_to_mac.v"                                                                        "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_mm_to_mac/sim/address_decode_mm_to_mac.v"                                                                                                                                                                 
  dict set design_files "address_decode_mm_to_phy_altera_merlin_slave_translator_191_x56fcki.sv"                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_mm_to_phy/altera_merlin_slave_translator_191/sim/address_decode_mm_to_phy_altera_merlin_slave_translator_191_x56fcki.sv"                                                                                  
  dict set design_files "address_decode_mm_to_phy.v"                                                                        "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_mm_to_phy/sim/address_decode_mm_to_phy.v"                                                                                                                                                                 
  dict set design_files "address_decode_rx_xcvr_clk.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_rx_xcvr_clk/sim/address_decode_rx_xcvr_clk.v"                                                                                                                                                             
  dict set design_files "address_decode_tx_xcvr_clk.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_tx_xcvr_clk/sim/address_decode_tx_xcvr_clk.v"                                                                                                                                                             
  dict set design_files "address_decode_tx_xcvr_half_clk.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_tx_xcvr_half_clk/sim/address_decode_tx_xcvr_half_clk.v"                                                                                                                                                   
  dict set design_files "alt_em10g32.v"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/alt_em10g32.v"                                                                                                                                                                                        
  dict set design_files "alt_em10g32unit.v"                                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/alt_em10g32unit.v"                                                                                                                                                                                    
  dict set design_files "alt_em10g32_clk_rst.v"                                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_clk_rst.v"                                                                                                                                                                            
  dict set design_files "alt_em10g32_clock_crosser.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_clock_crosser.v"                                                                                                                                                                      
  dict set design_files "alt_em10g32_crc32.v"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_crc32.v"                                                                                                                                                                              
  dict set design_files "alt_em10g32_crc32_gf_mult32_kc.v"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_crc32_gf_mult32_kc.v"                                                                                                                                                                 
  dict set design_files "alt_em10g32_creg_map.v"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_creg_map.v"                                                                                                                                                                           
  dict set design_files "alt_em10g32_creg_top.v"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_creg_top.v"                                                                                                                                                                           
  dict set design_files "alt_em10g32_frm_decoder.v"                                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_frm_decoder.v"                                                                                                                                                                        
  dict set design_files "alt_em10g32_tx_rs_gmii_mii_layer.v"                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v"                                                                                                                                                               
  dict set design_files "alt_em10g32_pipeline_base.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_pipeline_base.v"                                                                                                                                                                      
  dict set design_files "alt_em10g32_reset_synchronizer.v"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_reset_synchronizer.v"                                                                                                                                                                 
  dict set design_files "alt_em10g32_rr_clock_crosser.v"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rr_clock_crosser.v"                                                                                                                                                                   
  dict set design_files "alt_em10g32_rst_cnt.v"                                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rst_cnt.v"                                                                                                                                                                            
  dict set design_files "alt_em10g32_rx_fctl_filter_crcpad_rem.v"                                                           "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v"                                                                                                                                                          
  dict set design_files "alt_em10g32_rx_fctl_overflow.v"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_fctl_overflow.v"                                                                                                                                                                   
  dict set design_files "alt_em10g32_rx_fctl_preamble.v"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_fctl_preamble.v"                                                                                                                                                                   
  dict set design_files "alt_em10g32_rx_frm_control.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_frm_control.v"                                                                                                                                                                     
  dict set design_files "alt_em10g32_rx_pfc_flow_control.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_pfc_flow_control.v"                                                                                                                                                                
  dict set design_files "alt_em10g32_rx_pfc_pause_conversion.v"                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_pfc_pause_conversion.v"                                                                                                                                                            
  dict set design_files "alt_em10g32_rx_pkt_backpressure_control.v"                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_pkt_backpressure_control.v"                                                                                                                                                        
  dict set design_files "alt_em10g32_rx_rs_gmii16b.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b.v"                                                                                                                                                                      
  dict set design_files "alt_em10g32_rx_rs_gmii16b_top.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b_top.v"                                                                                                                                                                  
  dict set design_files "alt_em10g32_rx_rs_gmii_mii.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii_mii.v"                                                                                                                                                                     
  dict set design_files "alt_em10g32_rx_rs_layer.v"                                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_rs_layer.v"                                                                                                                                                                        
  dict set design_files "alt_em10g32_rx_rs_xgmii.v"                                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii.v"                                                                                                                                                                        
  dict set design_files "alt_em10g32_rx_status_aligner.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_status_aligner.v"                                                                                                                                                                  
  dict set design_files "alt_em10g32_rx_top.v"                                                                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_top.v"                                                                                                                                                                             
  dict set design_files "alt_em10g32_stat_mem.v"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_stat_mem.v"                                                                                                                                                                           
  dict set design_files "alt_em10g32_stat_reg.v"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_stat_reg.v"                                                                                                                                                                           
  dict set design_files "alt_em10g32_tx_data_frm_gen.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_data_frm_gen.v"                                                                                                                                                                    
  dict set design_files "alt_em10g32_tx_srcaddr_inserter.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_srcaddr_inserter.v"                                                                                                                                                                
  dict set design_files "alt_em10g32_tx_err_aligner.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_err_aligner.v"                                                                                                                                                                     
  dict set design_files "alt_em10g32_tx_flow_control.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_flow_control.v"                                                                                                                                                                    
  dict set design_files "alt_em10g32_tx_frm_arbiter.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_frm_arbiter.v"                                                                                                                                                                     
  dict set design_files "alt_em10g32_tx_frm_muxer.v"                                                                        "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_frm_muxer.v"                                                                                                                                                                       
  dict set design_files "alt_em10g32_tx_pause_beat_conversion.v"                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_pause_beat_conversion.v"                                                                                                                                                           
  dict set design_files "alt_em10g32_tx_pause_frm_gen.v"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_pause_frm_gen.v"                                                                                                                                                                   
  dict set design_files "alt_em10g32_tx_pause_req.v"                                                                        "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_pause_req.v"                                                                                                                                                                       
  dict set design_files "alt_em10g32_tx_pfc_frm_gen.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_pfc_frm_gen.v"                                                                                                                                                                     
  dict set design_files "alt_em10g32_rr_buffer.v"                                                                           "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rr_buffer.v"                                                                                                                                                                          
  dict set design_files "alt_em10g32_tx_rs_gmii16b.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b.v"                                                                                                                                                                      
  dict set design_files "alt_em10g32_tx_rs_gmii16b_top.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b_top.v"                                                                                                                                                                  
  dict set design_files "alt_em10g32_tx_rs_layer.v"                                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_rs_layer.v"                                                                                                                                                                        
  dict set design_files "alt_em10g32_tx_rs_xgmii_layer.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer.v"                                                                                                                                                                  
  dict set design_files "alt_em10g32_sc_fifo.v"                                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_sc_fifo.v"                                                                                                                                                                            
  dict set design_files "alt_em10g32_tx_top.v"                                                                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_top.v"                                                                                                                                                                             
  dict set design_files "alt_em10g32_rx_gmii_decoder.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder.v"                                                                                                                                                                    
  dict set design_files "alt_em10g32_rx_gmii_decoder_dfa.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder_dfa.v"                                                                                                                                                                
  dict set design_files "alt_em10g32_tx_gmii_encoder.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder.v"                                                                                                                                                                    
  dict set design_files "alt_em10g32_tx_gmii_encoder_dfa.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder_dfa.v"                                                                                                                                                                
  dict set design_files "alt_em10g32_rx_gmii_mii_decoder_if.v"                                                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v"                                                                                                                                                             
  dict set design_files "alt_em10g32_tx_gmii_mii_encoder_if.v"                                                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v"                                                                                                                                                             
  dict set design_files "altera_eth_avalon_mm_adapter.v"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v"                                                                                                                                 
  dict set design_files "altera_eth_avalon_st_adapter.v"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v"                                                                                                                                 
  dict set design_files "avalon_st_adapter_avalon_st_rx.v"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v"                                                                                                                               
  dict set design_files "avalon_st_adapter_avalon_st_tx.v"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v"                                                                                                                               
  dict set design_files "avalon_st_adapter.v"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v"                                                                                                                                            
  dict set design_files "alt_em10g32_vldpkt_rddly.v"                                                                        "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v"                                                                                                                                     
  dict set design_files "sideband_adapter_rx.v"                                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v"                                                                                                                                          
  dict set design_files "sideband_adapter_tx.v"                                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v"                                                                                                                                          
  dict set design_files "sideband_adapter.v"                                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v"                                                                                                                                             
  dict set design_files "altera_eth_sideband_crosser.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v"                                                                                                                                  
  dict set design_files "altera_eth_sideband_crosser_sync.v"                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v"                                                                                                                             
  dict set design_files "alt_em10g_32_64_xgmii_conversion.v"                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v"                                                                                                                           
  dict set design_files "alt_em10g_32_to_64_xgmii_conversion.v"                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v"                                                                                                                        
  dict set design_files "alt_em10g_64_to_32_xgmii_conversion.v"                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v"                                                                                                                        
  dict set design_files "alt_em10g_dcfifo_32_to_64_xgmii_conversion.v"                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v"                                                                                                                 
  dict set design_files "alt_em10g_dcfifo_64_to_32_xgmii_conversion.v"                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v"                                                                                                                 
  dict set design_files "alt_em10g32_xgmii_32_to_64_adapter.v"                                                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v"                                                                                                                   
  dict set design_files "alt_em10g32_xgmii_64_to_32_adapter.v"                                                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v"                                                                                                                   
  dict set design_files "alt_em10g32_xgmii_data_format_adapter.v"                                                           "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v"                                                                                                                
  dict set design_files "alt_em10g32_altsyncram_bundle.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_altsyncram_bundle.v"                                                                                                                                                                  
  dict set design_files "alt_em10g32_altsyncram.v"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_altsyncram.v"                                                                                                                                                                         
  dict set design_files "alt_em10g32_avalon_dc_fifo_lat_calc.v"                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v"                                                                                                                                                            
  dict set design_files "alt_em10g32_avalon_dc_fifo_hecc.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_hecc.v"                                                                                                                                                                
  dict set design_files "alt_em10g32_avalon_dc_fifo_secc.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_secc.v"                                                                                                                                                                
  dict set design_files "alt_em10g32_avalon_sc_fifo.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo.v"                                                                                                                                                                     
  dict set design_files "alt_em10g32_avalon_sc_fifo_hecc.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_hecc.v"                                                                                                                                                                
  dict set design_files "alt_em10g32_avalon_sc_fifo_secc.v"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_secc.v"                                                                                                                                                                
  dict set design_files "alt_em10g32_ecc_dec_18_12.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_ecc_dec_18_12.v"                                                                                                                                                                      
  dict set design_files "alt_em10g32_ecc_dec_39_32.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_ecc_dec_39_32.v"                                                                                                                                                                      
  dict set design_files "alt_em10g32_ecc_enc_12_18.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_ecc_enc_12_18.v"                                                                                                                                                                      
  dict set design_files "alt_em10g32_ecc_enc_32_39.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_ecc_enc_32_39.v"                                                                                                                                                                      
  dict set design_files "alt_em10g32_tx_rs_xgmii_layer_ultra.v"                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v"                                                                                                                                                            
  dict set design_files "alt_em10g32_rx_rs_xgmii_ultra.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii_ultra.v"                                                                                                                                                                  
  dict set design_files "alt_em10g32_avst_to_gmii_if.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_avst_to_gmii_if.v"                                                                                                                                                                    
  dict set design_files "alt_em10g32_gmii_to_avst_if.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_gmii_to_avst_if.v"                                                                                                                                                                    
  dict set design_files "alt_em10g32_gmii_tsu.v"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_gmii_tsu.v"                                                                                                                                                                           
  dict set design_files "alt_em10g32_gmii16b_tsu.v"                                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_gmii16b_tsu.v"                                                                                                                                                                        
  dict set design_files "alt_em10g32_lpm_mult.v"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_lpm_mult.v"                                                                                                                                                                           
  dict set design_files "alt_em10g32_rx_ptp_aligner.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_ptp_aligner.v"                                                                                                                                                                     
  dict set design_files "alt_em10g32_rx_ptp_detector.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_ptp_detector.v"                                                                                                                                                                    
  dict set design_files "alt_em10g32_rx_ptp_top.v"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_rx_ptp_top.v"                                                                                                                                                                         
  dict set design_files "alt_em10g32_tx_gmii_crc_inserter.v"                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_gmii_crc_inserter.v"                                                                                                                                                               
  dict set design_files "alt_em10g32_tx_gmii16b_crc_inserter.v"                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v"                                                                                                                                                            
  dict set design_files "alt_em10g32_tx_gmii_ptp_inserter.v"                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_gmii_ptp_inserter.v"                                                                                                                                                               
  dict set design_files "alt_em10g32_tx_gmii16b_ptp_inserter.v"                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v"                                                                                                                                                            
  dict set design_files "alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v"                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v"                                                                                                                                                  
  dict set design_files "alt_em10g32_tx_ptp_processor.v"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_ptp_processor.v"                                                                                                                                                                   
  dict set design_files "alt_em10g32_tx_ptp_top.v"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_ptp_top.v"                                                                                                                                                                         
  dict set design_files "alt_em10g32_tx_xgmii_crc_inserter.v"                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_xgmii_crc_inserter.v"                                                                                                                                                              
  dict set design_files "alt_em10g32_tx_xgmii_ptp_inserter.v"                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v"                                                                                                                                                              
  dict set design_files "alt_em10g32_xgmii_tsu.v"                                                                           "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_xgmii_tsu.v"                                                                                                                                                                          
  dict set design_files "alt_em10g32_crc328generator.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_crc328generator.v"                                                                                                                                                                    
  dict set design_files "alt_em10g32_crc32ctl8.v"                                                                           "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_crc32ctl8.v"                                                                                                                                                                          
  dict set design_files "alt_em10g32_crc32galois8.v"                                                                        "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_crc32galois8.v"                                                                                                                                                                       
  dict set design_files "alt_em10g32_gmii_crc_inserter.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_gmii_crc_inserter.v"                                                                                                                                                                  
  dict set design_files "alt_em10g32_gmii16b_crc_inserter.v"                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_gmii16b_crc_inserter.v"                                                                                                                                                               
  dict set design_files "alt_em10g32_gmii16b_crc32.v"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/synopsys/rtl/alt_em10g32_gmii16b_crc32.v"                                                                                                                                                                      
  dict set design_files "alt_em10g32_avalon_dc_fifo.v"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/alt_em10g32_avalon_dc_fifo.v"                                                                                                                                                                                  
  dict set design_files "alt_em10g32_dcfifo_synchronizer_bundle.v"                                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/alt_em10g32_dcfifo_synchronizer_bundle.v"                                                                                                                                                                      
  dict set design_files "alt_em10g32_std_synchronizer.v"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/alt_em10g32_std_synchronizer.v"                                                                                                                                                                                
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                               
  dict set design_files "altera_eth_10g_mac.v"                                                                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v"                                                                                                                                                                                                           
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                     
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                         
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv"                                                                                                                                                                  
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                           
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_native_avmm_csr.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv"                                                                                                                                                             
  dict set design_files "alt_xcvr_native_prbs_accum.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv"                                                                                                                                                           
  dict set design_files "alt_xcvr_native_odi_accel.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv"                                                                                                                                                            
  dict set design_files "alt_xcvr_native_rcfg_arb.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv"                                                                                                                                                             
  dict set design_files "alt_xcvr_early_spd_chng_s10_htile.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv"                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                       
  dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv"                                                                                                                                                        
  dict set design_files "alt_xcvr_native_reset_seq.sv"                                                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv"                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"                                                                                                                                               
  dict set design_files "alt_xcvr_native_re_cal_chnl.v"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v"                                                                                                                                                           
  dict set design_files "alt_xcvr_pcie_rx_eios_prot.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv"                                                                                                                                                           
  dict set design_files "alt_xcvr_native_rx_maib_wa.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv"                                                                                                                                                           
  dict set design_files "altera_eth_10gbaser_phy_altera_xcvr_native_s10_htile_1930_6jrakqi.sv"                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/altera_eth_10gbaser_phy_altera_xcvr_native_s10_htile_1930_6jrakqi.sv"                                                                                                                    
  dict set design_files "alt_xcvr_native_rcfg_opt_logic_6jrakqi.sv"                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_6jrakqi.sv"                                                                                                                                               
  dict set design_files "altera_eth_10gbaser_phy.v"                                                                         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/sim/altera_eth_10gbaser_phy.v"                                                                                                                                                                                                 
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                  
  dict set design_files "alt_xcvr_resync.sv"                                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_resync.sv"                                                                                                                                                               
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_arbiter.sv"                                                                                                                                                              
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/s10_avmm_h.sv"                                                                                                                                                                    
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                
  dict set design_files "alt_xcvr_pll_rcfg_arb.sv"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_rcfg_arb.sv"                                                                                                                                                         
  dict set design_files "alt_xcvr_pll_embedded_debug.sv"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_embedded_debug.sv"                                                                                                                                                   
  dict set design_files "alt_xcvr_pll_avmm_csr.sv"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_avmm_csr.sv"                                                                                                                                                         
  dict set design_files "altera_xcvr_atx_pll_ip_altera_xcvr_atx_pll_s10_htile_1911_iwnldza.sv"                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/altera_xcvr_atx_pll_ip_altera_xcvr_atx_pll_s10_htile_1911_iwnldza.sv"                                                                                                             
  dict set design_files "alt_xcvr_pll_rcfg_opt_logic_iwnldza.sv"                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_rcfg_opt_logic_iwnldza.sv"                                                                                                                                           
  dict set design_files "altera_xcvr_atx_pll_ip.v"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/sim/altera_xcvr_atx_pll_ip.v"                                                                                                                                                                                            
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                          
  dict set design_files "s10_avmm_h.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/s10_avmm_h.sv"                                                                                                                                                                                            
  dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_native_anlg_reset_seq.sv"                                                                                                                                                                        
  dict set design_files "alt_xcvr_pll_rcfg_arb.sv"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_rcfg_arb.sv"                                                                                                                                                                                 
  dict set design_files "alt_xcvr_pll_embedded_debug.sv"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_embedded_debug.sv"                                                                                                                                                                           
  dict set design_files "alt_xcvr_pll_avmm_csr.sv"                                                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_avmm_csr.sv"                                                                                                                                                                                 
  dict set design_files "alt_xcvr_resync.sv"                                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_resync.sv"                                                                                                                                                                                       
  dict set design_files "alt_xcvr_arbiter.sv"                                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_arbiter.sv"                                                                                                                                                                                      
  dict set design_files "pll_altera_xcvr_fpll_s10_htile_1912_jqxz7ny.sv"                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/pll_altera_xcvr_fpll_s10_htile_1912_jqxz7ny.sv"                                                                                                                                                           
  dict set design_files "alt_xcvr_pll_rcfg_opt_logic_jqxz7ny.sv"                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_rcfg_opt_logic_jqxz7ny.sv"                                                                                                                                                                   
  dict set design_files "pll.v"                                                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/sim/pll.v"                                                                                                                                                                                                                                    
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_1911/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                
  dict set design_files "alt_xcvr_resync_std.sv"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_1911/sim/alt_xcvr_resync_std.sv"                                                                                                                                                         
  dict set design_files "altera_xcvr_reset_control_s10.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_1911/sim/altera_xcvr_reset_control_s10.sv"                                                                                                                                               
  dict set design_files "alt_xcvr_reset_counter_s10.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_1911/sim/alt_xcvr_reset_counter_s10.sv"                                                                                                                                                  
  dict set design_files "reset_control.v"                                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/xcvr_reset_controller/reset_control/sim/reset_control.v"                                                                                                                                                                                                   
  dict set design_files "spi_bridge_reset_in.v"                                                                             "$QSYS_SIMDIR/../../src/pd_qsys/d5005/spi_bridge/ip/spi_bridge/spi_bridge_reset_in/sim/spi_bridge_reset_in.v"                                                                                                                                                                                        
  dict set design_files "spi_bridge_spi_0_altera_avalon_spi_1910_natvc5y.v"                                                 "$QSYS_SIMDIR/../../src/pd_qsys/d5005/spi_bridge/ip/spi_bridge/spi_bridge_spi_0/altera_avalon_spi_1910/sim/spi_bridge_spi_0_altera_avalon_spi_1910_natvc5y.v"                                                                                                                                        
  dict set design_files "spi_bridge_spi_0.v"                                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/spi_bridge/ip/spi_bridge/spi_bridge_spi_0/sim/spi_bridge_spi_0.v"                                                                                                                                                                                              
  dict set design_files "spi_bridge_clock_in.v"                                                                             "$QSYS_SIMDIR/../../src/pd_qsys/d5005/spi_bridge/ip/spi_bridge/spi_bridge_clock_in/sim/spi_bridge_clock_in.v"                                                                                                                                                                                        
  dict set design_files "sim_dummy.v"                                                                                       "$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/intel_mce_100/sim/sim_dummy.v"                                                                                                                                                                                                                   
  dict set design_files "fme_id_rom_rom_1port_intel_mce_2010_ogfsa5i.v"                                                     "$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/rom_1port_2010/sim/fme_id_rom_rom_1port_intel_mce_2010_ogfsa5i.v"                                                                                                                                                                                
  dict set design_files "sim_dummy.v"                                                                                       "$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/intel_mce_arb_100/sim/sim_dummy.v"                                                                                                                                                                                                               
  dict set design_files "fme_id_rom_rom_1port_intel_mce_arb_2010_t64g6ua.v"                                                 "$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/rom_1port_2010/sim/fme_id_rom_rom_1port_intel_mce_arb_2010_t64g6ua.v"                                                                                                                                                                            
  dict set design_files "fme_id_rom_rom_1port_2010_k34ix3i.v"                                                               "$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/rom_1port_2010/sim/fme_id_rom_rom_1port_2010_k34ix3i.v"                                                                                                                                                                                          
  dict set design_files "fme_id_rom.v"                                                                                      "$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/sim/fme_id_rom.v"                                                                                                                                                                                                                                
  dict set design_files "apf_clock_bridge.v"                                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_clock_bridge/sim/apf_clock_bridge.v"                                                                                                                                                                                                         
  dict set design_files "apf_reset_bridge.v"                                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_reset_bridge/sim/apf_reset_bridge.v"                                                                                                                                                                                                         
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_bpf_mst/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                               
  dict set design_files "apf_bpf_mst.v"                                                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_bpf_mst/sim/apf_bpf_mst.v"                                                                                                                                                                                                                   
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_bpf_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                               
  dict set design_files "apf_bpf_slv.v"                                                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_bpf_slv/sim/apf_bpf_slv.v"                                                                                                                                                                                                                   
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_st2mm_mst/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                             
  dict set design_files "apf_st2mm_mst.v"                                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_st2mm_mst/sim/apf_st2mm_mst.v"                                                                                                                                                                                                               
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_st2mm_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                             
  dict set design_files "apf_st2mm_slv.v"                                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_st2mm_slv/sim/apf_st2mm_slv.v"                                                                                                                                                                                                               
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_pgsk_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                              
  dict set design_files "apf_pgsk_slv.v"                                                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_pgsk_slv/sim/apf_pgsk_slv.v"                                                                                                                                                                                                                 
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_achk_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                              
  dict set design_files "apf_achk_slv.v"                                                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_achk_slv/sim/apf_achk_slv.v"                                                                                                                                                                                                                 
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_b_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                             
  dict set design_files "apf_rsv_b_slv.v"                                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_b_slv/sim/apf_rsv_b_slv.v"                                                                                                                                                                                                               
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_c_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                             
  dict set design_files "apf_rsv_c_slv.v"                                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_c_slv/sim/apf_rsv_c_slv.v"                                                                                                                                                                                                               
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_d_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                             
  dict set design_files "apf_rsv_d_slv.v"                                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_d_slv/sim/apf_rsv_d_slv.v"                                                                                                                                                                                                               
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_e_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                             
  dict set design_files "apf_rsv_e_slv.v"                                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_e_slv/sim/apf_rsv_e_slv.v"                                                                                                                                                                                                               
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_f_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                             
  dict set design_files "apf_rsv_f_slv.v"                                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_f_slv/sim/apf_rsv_f_slv.v"                                                                                                                                                                                                               
  dict set design_files "bpf_clock_bridge.v"                                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_clock_bridge/sim/bpf_clock_bridge.v"                                                                                                                                                                                                         
  dict set design_files "bpf_reset_bridge.v"                                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_reset_bridge/sim/bpf_reset_bridge.v"                                                                                                                                                                                                         
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_apf_mst/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                               
  dict set design_files "bpf_apf_mst.v"                                                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_apf_mst/sim/bpf_apf_mst.v"                                                                                                                                                                                                                   
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_apf_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                               
  dict set design_files "bpf_apf_slv.v"                                                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_apf_slv/sim/bpf_apf_slv.v"                                                                                                                                                                                                                   
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_fme_mst/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                               
  dict set design_files "bpf_fme_mst.v"                                                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_fme_mst/sim/bpf_fme_mst.v"                                                                                                                                                                                                                   
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_fme_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                               
  dict set design_files "bpf_fme_slv.v"                                                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_fme_slv/sim/bpf_fme_slv.v"                                                                                                                                                                                                                   
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_pmci_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                              
  dict set design_files "bpf_pmci_slv.v"                                                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_pmci_slv/sim/bpf_pmci_slv.v"                                                                                                                                                                                                                 
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_pcie_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                              
  dict set design_files "bpf_pcie_slv.v"                                                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_pcie_slv/sim/bpf_pcie_slv.v"                                                                                                                                                                                                                 
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_emif_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                              
  dict set design_files "bpf_emif_slv.v"                                                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_emif_slv/sim/bpf_emif_slv.v"                                                                                                                                                                                                                 
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_hssi_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                              
  dict set design_files "bpf_hssi_slv.v"                                                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_hssi_slv/sim/bpf_hssi_slv.v"                                                                                                                                                                                                                 
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_5_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                             
  dict set design_files "bpf_rsv_5_slv.v"                                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_5_slv/sim/bpf_rsv_5_slv.v"                                                                                                                                                                                                               
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_6_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                             
  dict set design_files "bpf_rsv_6_slv.v"                                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_6_slv/sim/bpf_rsv_6_slv.v"                                                                                                                                                                                                               
  dict set design_files "axi4lite_shim.sv"                                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_7_slv/axi4lite_shim_10/sim/axi4lite_shim.sv"                                                                                                                                                                                             
  dict set design_files "bpf_rsv_7_slv.v"                                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_7_slv/sim/bpf_rsv_7_slv.v"                                                                                                                                                                                                               
  dict set design_files "emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_top.sv"                                           "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_top.sv"                                                                                                                                                         
  dict set design_files "emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_io_ssm.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_io_ssm.sv"                                                                                                                                                      
  dict set design_files "altera_emif_arch_nd_bufs.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_bufs.sv"                                                                                                                                                                                     
  dict set design_files "altera_emif_arch_nd_buf_udir_se_i.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_udir_se_i.sv"                                                                                                                                                                            
  dict set design_files "altera_emif_arch_nd_buf_udir_se_o.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_udir_se_o.sv"                                                                                                                                                                            
  dict set design_files "altera_emif_arch_nd_buf_udir_df_i.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_udir_df_i.sv"                                                                                                                                                                            
  dict set design_files "altera_emif_arch_nd_buf_udir_df_o.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_udir_df_o.sv"                                                                                                                                                                            
  dict set design_files "altera_emif_arch_nd_buf_udir_cp_i.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_udir_cp_i.sv"                                                                                                                                                                            
  dict set design_files "altera_emif_arch_nd_buf_bdir_df.sv"                                                                "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_bdir_df.sv"                                                                                                                                                                              
  dict set design_files "altera_emif_arch_nd_buf_bdir_se.sv"                                                                "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_bdir_se.sv"                                                                                                                                                                              
  dict set design_files "altera_emif_arch_nd_buf_unused.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_unused.sv"                                                                                                                                                                               
  dict set design_files "altera_emif_arch_nd_cal_counter.sv"                                                                "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_cal_counter.sv"                                                                                                                                                                              
  dict set design_files "altera_emif_arch_nd_emif2mem.sv"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_emif2mem.sv"                                                                                                                                                                                 
  dict set design_files "altera_emif_arch_nd_pll.sv"                                                                        "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_pll.sv"                                                                                                                                                                                      
  dict set design_files "altera_emif_arch_nd_pll_fast_sim.sv"                                                               "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_pll_fast_sim.sv"                                                                                                                                                                             
  dict set design_files "altera_emif_arch_nd_pll_extra_clks.sv"                                                             "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_pll_extra_clks.sv"                                                                                                                                                                           
  dict set design_files "altera_emif_arch_nd_oct.sv"                                                                        "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_oct.sv"                                                                                                                                                                                      
  dict set design_files "altera_emif_arch_nd_core_clks_rsts.sv"                                                             "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_core_clks_rsts.sv"                                                                                                                                                                           
  dict set design_files "altera_emif_arch_nd_hps_clks_rsts.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hps_clks_rsts.sv"                                                                                                                                                                            
  dict set design_files "altera_emif_arch_nd_local_reset.sv"                                                                "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_local_reset.sv"                                                                                                                                                                              
  dict set design_files "altera_emif_arch_nd_io_tiles_wrap.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_io_tiles_wrap.sv"                                                                                                                                                                            
  dict set design_files "altera_emif_arch_nd_io_tiles.sv"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_io_tiles.sv"                                                                                                                                                                                 
  dict set design_files "altera_emif_arch_nd_io_tiles_abphy.sv"                                                             "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_io_tiles_abphy.sv"                                                                                                                                                                           
  dict set design_files "altera_emif_arch_nd_abphy_mux.sv"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_abphy_mux.sv"                                                                                                                                                                                
  dict set design_files "altera_emif_arch_nd_io_lane_remap.sv"                                                              "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_io_lane_remap.sv"                                                                                                                                                                            
  dict set design_files "altera_emif_arch_nd_io_lane_remap_abphy.sv"                                                        "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_io_lane_remap_abphy.sv"                                                                                                                                                                      
  dict set design_files "altera_emif_arch_nd_hmc_avl_if.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hmc_avl_if.sv"                                                                                                                                                                               
  dict set design_files "altera_emif_arch_nd_hmc_sideband_if.sv"                                                            "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hmc_sideband_if.sv"                                                                                                                                                                          
  dict set design_files "altera_emif_arch_nd_hmc_mmr_if.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hmc_mmr_if.sv"                                                                                                                                                                               
  dict set design_files "altera_emif_arch_nd_hmc_amm_data_if.sv"                                                            "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hmc_amm_data_if.sv"                                                                                                                                                                          
  dict set design_files "altera_emif_arch_nd_phylite_if.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_phylite_if.sv"                                                                                                                                                                               
  dict set design_files "altera_emif_arch_nd_hmc_ast_data_if.sv"                                                            "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hmc_ast_data_if.sv"                                                                                                                                                                          
  dict set design_files "altera_emif_arch_nd_afi_if.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_afi_if.sv"                                                                                                                                                                                   
  dict set design_files "altera_emif_arch_nd_seq_if.sv"                                                                     "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_seq_if.sv"                                                                                                                                                                                   
  dict set design_files "altera_emif_arch_nd_regs.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_regs.sv"                                                                                                                                                                                     
  dict set design_files "altera_oct.sv"                                                                                     "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_oct.sv"                                                                                                                                                                                                   
  dict set design_files "altera_oct_um_fsm.sv"                                                                              "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_oct_um_fsm.sv"                                                                                                                                                                                            
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                                 
  dict set design_files "mem_array_abphy.sv"                                                                                "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/mem_array_abphy.sv"                                                                                                                                                                                              
  dict set design_files "fourteennm_io_12_lane_abphy.sv"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/fourteennm_io_12_lane_abphy.sv"                                                                                                                                                                                  
  dict set design_files "fourteennm_io_12_lane_encrypted_abphy.sv"                                                          "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/fourteennm_io_12_lane_encrypted_abphy.sv"                                                                                                                                                                        
  dict set design_files "fourteennm_io_12_lane_mdev40_encrypted_abphy.sv"                                                   "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/fourteennm_io_12_lane_mdev40_encrypted_abphy.sv"                                                                                                                                                                 
  dict set design_files "io_12_lane__mdev40_abphy.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/io_12_lane__mdev40_abphy.sv"                                                                                                                                                                                     
  dict set design_files "emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq.sv"                                               "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq.sv"                                                                                                                                                             
  dict set design_files "emif_ddr4_no_ecc_altera_emif_s10_1923_dzxxlva.v"                                                   "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_s10_1923/sim/emif_ddr4_no_ecc_altera_emif_s10_1923_dzxxlva.v"                                                                                                                                                                    
  dict set design_files "emif_ddr4_no_ecc.v"                                                                                "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/sim/emif_ddr4_no_ecc.v"                                                                                                                                                                                                                      
  dict set design_files "avmm_cdc_st_dc_fifo_1940_vh73vgi.v"                                                                "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/st_dc_fifo_1940/sim/avmm_cdc_st_dc_fifo_1940_vh73vgi.v"                                                                                                                                                                                              
  dict set design_files "altera_dcfifo_synchronizer_bundle.v"                                                               "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/st_dc_fifo_1940/sim/altera_dcfifo_synchronizer_bundle.v"                                                                                                                                                                                             
  dict set design_files "altera_std_synchronizer_nocut.v"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/st_dc_fifo_1940/sim/altera_std_synchronizer_nocut.v"                                                                                                                                                                                                 
  dict set design_files "avmm_cdc_mm_ccb_st_dc_fifo_1920_yljvrhq.v"                                                         "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/mm_ccb_1920/sim/avmm_cdc_mm_ccb_st_dc_fifo_1920_yljvrhq.v"                                                                                                                                                                                           
  dict set design_files "avmm_cdc_mm_ccb_st_dc_fifo_1920_v3xpkka.v"                                                         "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/mm_ccb_1920/sim/avmm_cdc_mm_ccb_st_dc_fifo_1920_v3xpkka.v"                                                                                                                                                                                           
  dict set design_files "avmm_cdc_mm_ccb_1920_5p3ibgq.v"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/mm_ccb_1920/sim/avmm_cdc_mm_ccb_1920_5p3ibgq.v"                                                                                                                                                                                                      
  dict set design_files "avmm_cdc.v"                                                                                        "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/sim/avmm_cdc.v"                                                                                                                                                                                                                                      
  dict set design_files "avmm_pipeline_bridge_altera_avalon_mm_bridge_2001_qvaevxa.v"                                       "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_pipeline_bridge/altera_avalon_mm_bridge_2001/sim/avmm_pipeline_bridge_altera_avalon_mm_bridge_2001_qvaevxa.v"                                                                                                                                            
  dict set design_files "avmm_pipeline_bridge.v"                                                                            "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_pipeline_bridge/sim/avmm_pipeline_bridge.v"                                                                                                                                                                                                              
  dict set design_files "remote_debug_jtag_only_altera_merlin_axi_translator_1920_hvn5ezy.sv"                               "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_axi_translator_1920/sim/remote_debug_jtag_only_altera_merlin_axi_translator_1920_hvn5ezy.sv"                                                                                                                   
  dict set design_files "remote_debug_jtag_only_altera_merlin_slave_translator_191_x56fcki.sv"                              "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_slave_translator_191/sim/remote_debug_jtag_only_altera_merlin_slave_translator_191_x56fcki.sv"                                                                                                                 
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_axi_master_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                     
  dict set design_files "remote_debug_jtag_only_altera_merlin_axi_master_ni_1931_fofi6ka.sv"                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_axi_master_ni_1931/sim/remote_debug_jtag_only_altera_merlin_axi_master_ni_1931_fofi6ka.sv"                                                                                                                     
  dict set design_files "remote_debug_jtag_only_altera_merlin_slave_agent_191_ncfkfri.sv"                                   "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_slave_agent_191/sim/remote_debug_jtag_only_altera_merlin_slave_agent_191_ncfkfri.sv"                                                                                                                           
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                       
  dict set design_files "remote_debug_jtag_only_altera_avalon_sc_fifo_1930_k6mjsxi.v"                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_avalon_sc_fifo_1930/sim/remote_debug_jtag_only_altera_avalon_sc_fifo_1930_k6mjsxi.v"                                                                                                                                  
  dict set design_files "remote_debug_jtag_only_altera_merlin_router_1920_yxqa3gy.sv"                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_router_1920/sim/remote_debug_jtag_only_altera_merlin_router_1920_yxqa3gy.sv"                                                                                                                                   
  dict set design_files "remote_debug_jtag_only_altera_merlin_router_1920_gc47woa.sv"                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_router_1920/sim/remote_debug_jtag_only_altera_merlin_router_1920_gc47woa.sv"                                                                                                                                   
  dict set design_files "remote_debug_jtag_only_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                            "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_avalon_st_pipeline_stage_1920/sim/remote_debug_jtag_only_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                                                                                                             
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v"                                                                                                                                                   
  dict set design_files "remote_debug_jtag_only_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_sgw77iq.v" "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/remote_debug_jtag_only_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_sgw77iq.v"                                                                                      
  dict set design_files "remote_debug_jtag_only_altera_merlin_burst_adapter_1920_5bj4bbi.sv"                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/remote_debug_jtag_only_altera_merlin_burst_adapter_1920_5bj4bbi.sv"                                                                                                                     
  dict set design_files "altera_merlin_burst_adapter_uncmpr.sv"                                                             "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_uncmpr.sv"                                                                                                                                                  
  dict set design_files "altera_merlin_burst_adapter_13_1.sv"                                                               "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_13_1.sv"                                                                                                                                                    
  dict set design_files "altera_merlin_burst_adapter_new.sv"                                                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_new.sv"                                                                                                                                                     
  dict set design_files "altera_incr_burst_converter.sv"                                                                    "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_incr_burst_converter.sv"                                                                                                                                                         
  dict set design_files "altera_wrap_burst_converter.sv"                                                                    "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_wrap_burst_converter.sv"                                                                                                                                                         
  dict set design_files "altera_default_burst_converter.sv"                                                                 "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_default_burst_converter.sv"                                                                                                                                                      
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_merlin_address_alignment.sv"                                                                                                                                                     
  dict set design_files "remote_debug_jtag_only_altera_merlin_demultiplexer_1921_e7g366y.sv"                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_demultiplexer_1921/sim/remote_debug_jtag_only_altera_merlin_demultiplexer_1921_e7g366y.sv"                                                                                                                     
  dict set design_files "remote_debug_jtag_only_altera_merlin_multiplexer_1921_blrghey.sv"                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_multiplexer_1921/sim/remote_debug_jtag_only_altera_merlin_multiplexer_1921_blrghey.sv"                                                                                                                         
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                                              
  dict set design_files "remote_debug_jtag_only_altera_merlin_demultiplexer_1921_pcump4i.sv"                                "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_demultiplexer_1921/sim/remote_debug_jtag_only_altera_merlin_demultiplexer_1921_pcump4i.sv"                                                                                                                     
  dict set design_files "remote_debug_jtag_only_altera_merlin_multiplexer_1921_b267lna.sv"                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_multiplexer_1921/sim/remote_debug_jtag_only_altera_merlin_multiplexer_1921_b267lna.sv"                                                                                                                         
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                                              
  dict set design_files "remote_debug_jtag_only_hs_clk_xer_1931_yh6iyey.v"                                                  "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/hs_clk_xer_1931/sim/remote_debug_jtag_only_hs_clk_xer_1931_yh6iyey.v"                                                                                                                                                        
  dict set design_files "alt_hiconnect_clock_crosser.v"                                                                     "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/hs_clk_xer_1931/sim/alt_hiconnect_clock_crosser.v"                                                                                                                                                                           
  dict set design_files "alt_hiconnect_pipeline_base.v"                                                                     "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/hs_clk_xer_1931/sim/alt_hiconnect_pipeline_base.v"                                                                                                                                                                           
  dict set design_files "altera_std_synchronizer.v"                                                                         "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/hs_clk_xer_1931/sim/altera_std_synchronizer.v"                                                                                                                                                                               
  dict set design_files "remote_debug_jtag_only_altera_mm_interconnect_1920_bl2cqjy.v"                                      "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_mm_interconnect_1920/sim/remote_debug_jtag_only_altera_mm_interconnect_1920_bl2cqjy.v"                                                                                                                                
  dict set design_files "altera_reset_controller.v"                                                                         "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_reset_controller_1921/sim/altera_reset_controller.v"                                                                                                                                                                  
  dict set design_files "altera_reset_synchronizer.v"                                                                       "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_reset_controller_1921/sim/altera_reset_synchronizer.v"                                                                                                                                                                
  dict set design_files "remote_debug_jtag_only.v"                                                                          "$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/sim/remote_debug_jtag_only.v"                                                                                                                                                                                                
  dict set design_files "address_decode_altera_merlin_master_translator_191_g7h47bq.sv"                                     "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_master_translator_191/sim/address_decode_altera_merlin_master_translator_191_g7h47bq.sv"                                                                                                                      
  dict set design_files "address_decode_altera_merlin_slave_translator_191_x56fcki.sv"                                      "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_slave_translator_191/sim/address_decode_altera_merlin_slave_translator_191_x56fcki.sv"                                                                                                                        
  dict set design_files "address_decode_altera_merlin_master_agent_191_mpbm6tq.sv"                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_master_agent_191/sim/address_decode_altera_merlin_master_agent_191_mpbm6tq.sv"                                                                                                                                
  dict set design_files "address_decode_altera_merlin_slave_agent_191_ncfkfri.sv"                                           "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_slave_agent_191/sim/address_decode_altera_merlin_slave_agent_191_ncfkfri.sv"                                                                                                                                  
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                      
  dict set design_files "address_decode_altera_avalon_sc_fifo_1930_pqv24kq.v"                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_avalon_sc_fifo_1930/sim/address_decode_altera_avalon_sc_fifo_1930_pqv24kq.v"                                                                                                                                         
  dict set design_files "address_decode_altera_merlin_router_1920_elfnrqi.sv"                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_router_1920/sim/address_decode_altera_merlin_router_1920_elfnrqi.sv"                                                                                                                                          
  dict set design_files "address_decode_altera_merlin_router_1920_uevx3iy.sv"                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_router_1920/sim/address_decode_altera_merlin_router_1920_uevx3iy.sv"                                                                                                                                          
  dict set design_files "address_decode_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_vxkzyii.v"                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_traffic_limiter_191/sim/address_decode_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_vxkzyii.v"                                                                                                     
  dict set design_files "altera_merlin_reorder_memory.sv"                                                                   "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv"                                                                                                                                                      
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v"                                                                                                                                                     
  dict set design_files "address_decode_altera_merlin_traffic_limiter_191_kcba44q.sv"                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_traffic_limiter_191/sim/address_decode_altera_merlin_traffic_limiter_191_kcba44q.sv"                                                                                                                          
  dict set design_files "address_decode_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_avalon_st_pipeline_stage_1920/sim/address_decode_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                                                                                                                    
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v"                                                                                                                                                  
  dict set design_files "address_decode_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_k36z6sq.v"         "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/address_decode_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_k36z6sq.v"                                                                                             
  dict set design_files "address_decode_altera_merlin_burst_adapter_1920_72ssnoi.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/address_decode_altera_merlin_burst_adapter_1920_72ssnoi.sv"                                                                                                                            
  dict set design_files "altera_merlin_burst_adapter_uncmpr.sv"                                                             "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_uncmpr.sv"                                                                                                                                                 
  dict set design_files "altera_merlin_burst_adapter_13_1.sv"                                                               "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_13_1.sv"                                                                                                                                                   
  dict set design_files "altera_merlin_burst_adapter_new.sv"                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_new.sv"                                                                                                                                                    
  dict set design_files "altera_incr_burst_converter.sv"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_incr_burst_converter.sv"                                                                                                                                                        
  dict set design_files "altera_wrap_burst_converter.sv"                                                                    "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_wrap_burst_converter.sv"                                                                                                                                                        
  dict set design_files "altera_default_burst_converter.sv"                                                                 "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_default_burst_converter.sv"                                                                                                                                                     
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_merlin_address_alignment.sv"                                                                                                                                                    
  dict set design_files "address_decode_altera_merlin_demultiplexer_1921_54oeqsi.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_demultiplexer_1921/sim/address_decode_altera_merlin_demultiplexer_1921_54oeqsi.sv"                                                                                                                            
  dict set design_files "address_decode_altera_merlin_multiplexer_1921_cmcbhqi.sv"                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_multiplexer_1921/sim/address_decode_altera_merlin_multiplexer_1921_cmcbhqi.sv"                                                                                                                                
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                                             
  dict set design_files "address_decode_altera_merlin_demultiplexer_1921_uzs3tbq.sv"                                        "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_demultiplexer_1921/sim/address_decode_altera_merlin_demultiplexer_1921_uzs3tbq.sv"                                                                                                                            
  dict set design_files "address_decode_altera_merlin_multiplexer_1921_w3sjzzi.sv"                                          "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_multiplexer_1921/sim/address_decode_altera_merlin_multiplexer_1921_w3sjzzi.sv"                                                                                                                                
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                                             
  dict set design_files "address_decode_altera_mm_interconnect_1920_hkzvypa.v"                                              "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_mm_interconnect_1920/sim/address_decode_altera_mm_interconnect_1920_hkzvypa.v"                                                                                                                                       
  dict set design_files "address_decode.v"                                                                                  "$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/sim/address_decode.v"                                                                                                                                                                                                       
  dict set design_files "spi_bridge.v"                                                                                      "$QSYS_SIMDIR/../../src/pd_qsys/d5005/spi_bridge/spi_bridge/sim/spi_bridge.v"                                                                                                                                                                                                                        
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_master_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                            
  dict set design_files "apf_altera_merlin_axi_master_ni_1931_fofi6ka.sv"                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_master_ni_1931/sim/apf_altera_merlin_axi_master_ni_1931_fofi6ka.sv"                                                                                                                                                               
  dict set design_files "apf_altera_avalon_sc_fifo_1930_pqv24kq.v"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_avalon_sc_fifo_1930/sim/apf_altera_avalon_sc_fifo_1930_pqv24kq.v"                                                                                                                                                                            
  dict set design_files "apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_axi_slave_ni_1931_au4qqci.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_au4qqci.sv"                                                                                                                                                                 
  dict set design_files "apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_axi_slave_ni_1931_lyo4eji.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_lyo4eji.sv"                                                                                                                                                                 
  dict set design_files "apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_axi_slave_ni_1931_esc4tnq.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_esc4tnq.sv"                                                                                                                                                                 
  dict set design_files "apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_axi_slave_ni_1931_wcnjtzy.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_wcnjtzy.sv"                                                                                                                                                                 
  dict set design_files "apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_axi_slave_ni_1931_pge3y2i.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_pge3y2i.sv"                                                                                                                                                                 
  dict set design_files "apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_axi_slave_ni_1931_4wj2pca.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_4wj2pca.sv"                                                                                                                                                                 
  dict set design_files "apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_axi_slave_ni_1931_2opjqci.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_2opjqci.sv"                                                                                                                                                                 
  dict set design_files "apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_axi_slave_ni_1931_jjw6loa.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_jjw6loa.sv"                                                                                                                                                                 
  dict set design_files "apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_axi_slave_ni_1931_ldi7xry.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_ldi7xry.sv"                                                                                                                                                                 
  dict set design_files "apf_altera_merlin_router_1920_3riwecy.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_3riwecy.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_router_1920_yxd2nta.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_yxd2nta.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_router_1920_lxyclli.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_lxyclli.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_router_1920_ouepqxq.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_ouepqxq.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_router_1920_xxt3rtq.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_xxt3rtq.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_router_1920_lplvwxq.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_lplvwxq.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_router_1920_tfp2cuq.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_tfp2cuq.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_router_1920_r6q2iaq.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_r6q2iaq.sv"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_3y3wiqy.v"                             "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_traffic_limiter_191/sim/apf_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_3y3wiqy.v"                                                                                                                                        
  dict set design_files "altera_merlin_reorder_memory.sv"                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv"                                                                                                                                                                              
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v"                                                                                                                                                                             
  dict set design_files "apf_altera_merlin_traffic_limiter_191_kcba44q.sv"                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_traffic_limiter_191/sim/apf_altera_merlin_traffic_limiter_191_kcba44q.sv"                                                                                                                                                             
  dict set design_files "apf_altera_merlin_demultiplexer_1921_ilfjdca.sv"                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_demultiplexer_1921/sim/apf_altera_merlin_demultiplexer_1921_ilfjdca.sv"                                                                                                                                                               
  dict set design_files "apf_altera_merlin_demultiplexer_1921_tdulorq.sv"                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_demultiplexer_1921/sim/apf_altera_merlin_demultiplexer_1921_tdulorq.sv"                                                                                                                                                               
  dict set design_files "apf_altera_merlin_multiplexer_1921_ncf7lpi.sv"                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/apf_altera_merlin_multiplexer_1921_ncf7lpi.sv"                                                                                                                                                                   
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                                                                     
  dict set design_files "apf_altera_merlin_multiplexer_1921_2mbzlba.sv"                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/apf_altera_merlin_multiplexer_1921_2mbzlba.sv"                                                                                                                                                                   
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                                                                     
  dict set design_files "apf_altera_merlin_demultiplexer_1921_tyfzkzi.sv"                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_demultiplexer_1921/sim/apf_altera_merlin_demultiplexer_1921_tyfzkzi.sv"                                                                                                                                                               
  dict set design_files "apf_altera_merlin_multiplexer_1921_cb237dq.sv"                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/apf_altera_merlin_multiplexer_1921_cb237dq.sv"                                                                                                                                                                   
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                                                                     
  dict set design_files "apf_altera_merlin_multiplexer_1921_yqrwwla.sv"                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/apf_altera_merlin_multiplexer_1921_yqrwwla.sv"                                                                                                                                                                   
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                                                                     
  dict set design_files "apf_altera_mm_interconnect_1920_oz3hizi.v"                                                         "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_mm_interconnect_1920/sim/apf_altera_mm_interconnect_1920_oz3hizi.v"                                                                                                                                                                          
  dict set design_files "apf.v"                                                                                             "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/sim/apf.v"                                                                                                                                                                                                                                          
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_master_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                            
  dict set design_files "bpf_altera_merlin_axi_master_ni_1931_fofi6ka.sv"                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_master_ni_1931/sim/bpf_altera_merlin_axi_master_ni_1931_fofi6ka.sv"                                                                                                                                                               
  dict set design_files "bpf_altera_avalon_sc_fifo_1930_pqv24kq.v"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_avalon_sc_fifo_1930/sim/bpf_altera_avalon_sc_fifo_1930_pqv24kq.v"                                                                                                                                                                            
  dict set design_files "bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_axi_slave_ni_1931_rfeyrqi.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_rfeyrqi.sv"                                                                                                                                                                 
  dict set design_files "bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_axi_slave_ni_1931_pis6n2a.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_pis6n2a.sv"                                                                                                                                                                 
  dict set design_files "bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_axi_slave_ni_1931_jtsemea.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_jtsemea.sv"                                                                                                                                                                 
  dict set design_files "bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_axi_slave_ni_1931_o7jkyvy.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_o7jkyvy.sv"                                                                                                                                                                 
  dict set design_files "bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_axi_slave_ni_1931_fodhnja.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_fodhnja.sv"                                                                                                                                                                 
  dict set design_files "bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_axi_slave_ni_1931_h2gn5zq.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_h2gn5zq.sv"                                                                                                                                                                 
  dict set design_files "bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_axi_slave_ni_1931_2qiotoi.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_2qiotoi.sv"                                                                                                                                                                 
  dict set design_files "bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v"                                                                                                                                            
  dict set design_files "altera_merlin_burst_uncompressor.sv"                                                               "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv"                                                                                                                                                                            
  dict set design_files "altera_merlin_address_alignment.sv"                                                                "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_axi_slave_ni_1931_4avbcsy.sv"                                                    "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_4avbcsy.sv"                                                                                                                                                                 
  dict set design_files "bpf_altera_merlin_router_1920_qr6wzca.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_router_1920/sim/bpf_altera_merlin_router_1920_qr6wzca.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_router_1920_ljgmn5i.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_router_1920/sim/bpf_altera_merlin_router_1920_ljgmn5i.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_router_1920_fge7yay.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_router_1920/sim/bpf_altera_merlin_router_1920_fge7yay.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_router_1920_xrdb4ja.sv"                                                          "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_router_1920/sim/bpf_altera_merlin_router_1920_xrdb4ja.sv"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_3y3wiqy.v"                             "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_traffic_limiter_191/sim/bpf_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_3y3wiqy.v"                                                                                                                                        
  dict set design_files "altera_merlin_reorder_memory.sv"                                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv"                                                                                                                                                                              
  dict set design_files "altera_avalon_st_pipeline_base.v"                                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v"                                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_traffic_limiter_191_kcba44q.sv"                                                  "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_traffic_limiter_191/sim/bpf_altera_merlin_traffic_limiter_191_kcba44q.sv"                                                                                                                                                             
  dict set design_files "bpf_altera_merlin_demultiplexer_1921_pwrbqhq.sv"                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_demultiplexer_1921/sim/bpf_altera_merlin_demultiplexer_1921_pwrbqhq.sv"                                                                                                                                                               
  dict set design_files "bpf_altera_merlin_multiplexer_1921_wnarmqa.sv"                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_multiplexer_1921/sim/bpf_altera_merlin_multiplexer_1921_wnarmqa.sv"                                                                                                                                                                   
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                                                                     
  dict set design_files "bpf_altera_merlin_demultiplexer_1921_ej7tc2q.sv"                                                   "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_demultiplexer_1921/sim/bpf_altera_merlin_demultiplexer_1921_ej7tc2q.sv"                                                                                                                                                               
  dict set design_files "bpf_altera_merlin_multiplexer_1921_qon7f7i.sv"                                                     "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_multiplexer_1921/sim/bpf_altera_merlin_multiplexer_1921_qon7f7i.sv"                                                                                                                                                                   
  dict set design_files "altera_merlin_arbitrator.sv"                                                                       "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"                                                                                                                                                                                     
  dict set design_files "bpf_altera_mm_interconnect_1920_v4vgpji.v"                                                         "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_mm_interconnect_1920/sim/bpf_altera_mm_interconnect_1920_v4vgpji.v"                                                                                                                                                                          
  dict set design_files "bpf.v"                                                                                             "$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/sim/bpf.v"                                                                                                                                                                                                                                          
  return $design_files
}

proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
  set ELAB_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ELAB_OPTIONS
}


proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
  set SIM_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $SIM_OPTIONS
}


proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
  set ENV_VARIABLES [dict create]
  set LD_LIBRARY_PATH [dict create]
  dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ENV_VARIABLES
}


