// Seed: 1777120693
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  id_5 :
  assert property (@(posedge 1) 1)
  else $clog2(22);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd98
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire _id_2;
  input wire id_1;
  wire id_5 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_5 = 0;
  logic [1 : id_2] id_6;
  ;
endmodule
