// Seed: 2070080802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_14 :
  assert property (@(posedge id_11) 1)
  else $signed(79);
  ;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    input tri id_4
);
  assign id_0 = id_3;
  supply0 id_6 = -1'd0;
  wor [1 : 1] id_7;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7
  );
  assign id_7 = 1'b0;
  logic [(  (  1  )  ) : -1] id_8;
  ;
endmodule
