 
****************************************
Report : clock timing
        -type summary
Design : pe_array
Version: T-2022.03-SP3
Date   : Mon Dec 11 21:48:09 2023
****************************************

  Clock: core_clk
----------------------------------------------------------------------------
  Maximum setup launch latency:
      cur_mode_reg_1_/clocked_on                             0.20      wr-+

  Minimum setup capture latency:
      cur_mode_reg_1_/clocked_on                             0.20      wr-+

  Minimum hold launch latency:
      cur_mode_reg_1_/clocked_on                             0.20      br-+

  Maximum hold capture latency:
      cur_mode_reg_1_/clocked_on                             0.20      br-+

  Maximum active transition:
      cur_mode_reg_1_/clocked_on                             0.08      wr-+

  Minimum active transition:
      cur_mode_reg_1_/clocked_on                             0.08      wr-+

  Maximum setup skew:
      cur_mode_reg_0_/clocked_on                                       wr-+
      genblk1_0__genblk1_0__PE_ARRAY_adder_out_ff_reg_0_/clocked_on
                                                             0.00      wr-+

  Maximum hold skew:
      cur_mode_reg_0_/clocked_on                                       br-+
      genblk1_0__genblk1_0__PE_ARRAY_adder_out_ff_reg_0_/clocked_on
                                                             0.00      br-+
----------------------------------------------------------------------------

1
