Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Single_Cycle_Computer_IO.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Single_Cycle_Computer_IO.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Single_Cycle_Computer_IO"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg484

---- Source Options
Top Module Name                    : Single_Cycle_Computer_IO
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\dwl\experiment\MUX32_2_1.v" into library work
Parsing module <MUX32_2_1>.
Analyzing Verilog file "D:\dwl\experiment\Left_2_Shifter.v" into library work
Parsing module <Left_2_Shifter>.
Analyzing Verilog file "D:\dwl\experiment\Control.v" into library work
Parsing module <Control>.
Analyzing Verilog file "D:\dwl\experiment\ALUop.v" into library work
Parsing module <ALUop>.
Analyzing Verilog file "D:\dwl\experiment\ADD32.v" into library work
Parsing module <ADD32>.
Analyzing Verilog file "D:\dwl\experiment\Sign_Extender.v" into library work
Parsing module <Sign_Extender>.
Analyzing Verilog file "D:\dwl\experiment\RegFile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "D:\dwl\experiment\MUX5_2_1.v" into library work
Parsing module <MUX5_2_1>.
Analyzing Verilog file "D:\dwl\experiment\INST_ROM.v" into library work
Parsing module <INST_ROM>.
Analyzing Verilog file "D:\dwl\experiment\Fetch.v" into library work
Parsing module <Fetch>.
Analyzing Verilog file "D:\dwl\experiment\DATA_RAM.v" into library work
Parsing module <DATA_RAM>.
Analyzing Verilog file "D:\dwl\experiment\Control_Unit.v" into library work
Parsing module <Control_Unit>.
Analyzing Verilog file "D:\dwl\experiment\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\dwl\experiment\Single_Cycle_Computer.v" into library work
Parsing module <Single_Cycle_Computer>.
WARNING:HDLCompiler:751 - "D:\dwl\experiment\Single_Cycle_Computer.v" Line 29: Redeclaration of ansi port Result is not allowed
Analyzing Verilog file "D:\dwl\experiment\Hex7seg_decode.v" into library work
Parsing module <Hex7seg_decode>.
Analyzing Verilog file "D:\dwl\experiment\BTN_Anti_Jitter.v" into library work
Parsing module <BTN_Anti_Jitter>.
Analyzing Verilog file "D:\dwl\experiment\Single_Cycle_Computer_IO.v" into library work
Parsing module <Single_Cycle_Computer_IO>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Single_Cycle_Computer_IO>.

Elaborating module <BTN_Anti_Jitter>.

Elaborating module <Hex7seg_decode>.

Elaborating module <Single_Cycle_Computer>.

Elaborating module <Fetch>.

Elaborating module <Left_2_Shifter>.

Elaborating module <ADD32>.

Elaborating module <MUX32_2_1>.

Elaborating module <INST_ROM>.
WARNING:HDLCompiler:634 - "D:\dwl\experiment\INST_ROM.v" Line 26: Net <ram[31][31]> does not have a driver.

Elaborating module <Control_Unit>.

Elaborating module <Control>.

Elaborating module <ALUop>.

Elaborating module <MUX5_2_1>.

Elaborating module <RegFile>.

Elaborating module <Sign_Extender>.

Elaborating module <ALU>.

Elaborating module <DATA_RAM>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Single_Cycle_Computer_IO>.
    Related source file is "D:\dwl\experiment\Single_Cycle_Computer_IO.v".
    Found 32-bit register for signal <clockdiv>.
    Found 32-bit adder for signal <clockdiv[31]_GND_1_o_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <Single_Cycle_Computer_IO> synthesized.

Synthesizing Unit <BTN_Anti_Jitter>.
    Related source file is "D:\dwl\experiment\BTN_Anti_Jitter.v".
    Found 1-bit register for signal <BTN_Out>.
    Found 4-bit register for signal <cnt>.
    Found 4-bit adder for signal <cnt[3]_GND_2_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <BTN_Anti_Jitter> synthesized.

Synthesizing Unit <Hex7seg_decode>.
    Related source file is "D:\dwl\experiment\Hex7seg_decode.v".
    Found 16x8-bit Read Only RAM for signal <digit_seg>
    Found 8x7-bit Read Only RAM for signal <_n0025>
    Found 1-bit 6-to-1 multiplexer for signal <Scanning[2]_digit[3]_Mux_3_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <Scanning[2]_digit[2]_Mux_5_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <Scanning[2]_digit[1]_Mux_7_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <Scanning[2]_digit[0]_Mux_9_o> created at line 37.
WARNING:Xst:737 - Found 1-bit latch for signal <digit<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digit<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digit<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digit<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Latch(s).
	inferred   4 Multiplexer(s).
Unit <Hex7seg_decode> synthesized.

Synthesizing Unit <Single_Cycle_Computer>.
    Related source file is "D:\dwl\experiment\Single_Cycle_Computer.v".
    Summary:
	no macro.
Unit <Single_Cycle_Computer> synthesized.

Synthesizing Unit <Fetch>.
    Related source file is "D:\dwl\experiment\Fetch.v".
    Found 32-bit register for signal <PC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Fetch> synthesized.

Synthesizing Unit <Left_2_Shifter>.
    Related source file is "D:\dwl\experiment\Left_2_Shifter.v".
WARNING:Xst:647 - Input <in1<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Left_2_Shifter> synthesized.

Synthesizing Unit <ADD32>.
    Related source file is "D:\dwl\experiment\ADD32.v".
    Found 32-bit adder for signal <out_data> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD32> synthesized.

Synthesizing Unit <MUX32_2_1>.
    Related source file is "D:\dwl\experiment\MUX32_2_1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX32_2_1> synthesized.

Synthesizing Unit <INST_ROM>.
    Related source file is "D:\dwl\experiment\INST_ROM.v".
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ram<31>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<30>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<29>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<28>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<27>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<25>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<23>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<22>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<21>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<20>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<19>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<18>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<17>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32x32-bit Read Only RAM for signal <Inst>
    Summary:
	inferred   1 RAM(s).
Unit <INST_ROM> synthesized.

Synthesizing Unit <Control_Unit>.
    Related source file is "D:\dwl\experiment\Control_Unit.v".
    Summary:
	no macro.
Unit <Control_Unit> synthesized.

Synthesizing Unit <Control>.
    Related source file is "D:\dwl\experiment\Control.v".
    Summary:
	no macro.
Unit <Control> synthesized.

Synthesizing Unit <ALUop>.
    Related source file is "D:\dwl\experiment\ALUop.v".
WARNING:Xst:647 - Input <func<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALUop> synthesized.

Synthesizing Unit <MUX5_2_1>.
    Related source file is "D:\dwl\experiment\MUX5_2_1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX5_2_1> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "D:\dwl\experiment\RegFile.v".
    Found 32x32-bit dual-port RAM <Mram_Register> for signal <Register>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplexer(s).
Unit <RegFile> synthesized.

Synthesizing Unit <Sign_Extender>.
    Related source file is "D:\dwl\experiment\Sign_Extender.v".
    Summary:
	no macro.
Unit <Sign_Extender> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\dwl\experiment\ALU.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_4_OUT> created at line 29.
    Found 32-bit adder for signal <A[31]_B[31]_add_1_OUT> created at line 28.
    Found 32-bit 6-to-1 multiplexer for signal <Result> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <DATA_RAM>.
    Related source file is "D:\dwl\experiment\DATA_RAM.v".
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x32-bit single-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <DATA_RAM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port Read Only RAM                    : 1
 32x32-bit dual-port RAM                               : 2
 32x32-bit single-port RAM                             : 1
 32x32-bit single-port Read Only RAM                   : 1
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 4-bit adder                                           : 2
# Registers                                            : 6
 1-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 2
# Latches                                              : 4
 1-bit latch                                           : 4
# Multiplexers                                         : 20
 1-bit 6-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 15
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BTN_Anti_Jitter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <BTN_Anti_Jitter> synthesized (advanced).

Synthesizing (advanced) Unit <DATA_RAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <datain>        |          |
    |     doA            | connected to signal <dataout>       |          |
    -----------------------------------------------------------------------
Unit <DATA_RAM> synthesized (advanced).

Synthesizing (advanced) Unit <Hex7seg_decode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0025> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scanning>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <digit_seg>     |          |
    -----------------------------------------------------------------------
Unit <Hex7seg_decode> synthesized (advanced).

Synthesizing (advanced) Unit <INST_ROM>.
INFO:Xst:3231 - The small RAM <Mram_Inst> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Inst>          |          |
    -----------------------------------------------------------------------
Unit <INST_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <RegFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Register> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Wn>            |          |
    |     diA            | connected to signal <Wd>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <Rn1>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Register1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Wn>            |          |
    |     diA            | connected to signal <Wd>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <Rn2>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RegFile> synthesized (advanced).

Synthesizing (advanced) Unit <Single_Cycle_Computer_IO>.
The following registers are absorbed into counter <clockdiv>: 1 register on signal <clockdiv>.
Unit <Single_Cycle_Computer_IO> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port distributed Read Only RAM        : 1
 32x32-bit dual-port distributed RAM                   : 2
 32x32-bit single-port distributed RAM                 : 1
 32x32-bit single-port distributed Read Only RAM       : 1
 8x7-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 3
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 34
 Flip-Flops                                            : 34
# Multiplexers                                         : 20
 1-bit 6-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 15
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <PC_0> has a constant value of 0 in block <Fetch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_1> has a constant value of 0 in block <Fetch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clockdiv_19> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_20> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_21> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_22> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_23> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_24> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_25> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_26> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_27> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_28> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_29> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_30> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <clockdiv_31> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.

Optimizing unit <Single_Cycle_Computer_IO> ...

Optimizing unit <Single_Cycle_Computer> ...

Optimizing unit <Fetch> ...

Optimizing unit <RegFile> ...

Optimizing unit <ALU> ...

Optimizing unit <Hex7seg_decode> ...
WARNING:Xst:2677 - Node <CPU/U0/PC_31> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_30> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_29> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_28> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_27> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_26> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_25> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_24> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_23> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_22> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_21> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_20> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_19> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_18> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_17> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_16> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_15> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_14> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_13> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_12> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_11> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_10> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_9> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
WARNING:Xst:2677 - Node <CPU/U0/PC_8> of sequential type is unconnected in block <Single_Cycle_Computer_IO>.
INFO:Xst:2261 - The FF/Latch <Rst/cnt_0> in Unit <Single_Cycle_Computer_IO> is equivalent to the following FF/Latch, which will be removed : <Clk/cnt_0> 
INFO:Xst:2261 - The FF/Latch <Rst/cnt_1> in Unit <Single_Cycle_Computer_IO> is equivalent to the following FF/Latch, which will be removed : <Clk/cnt_1> 
INFO:Xst:2261 - The FF/Latch <Rst/cnt_2> in Unit <Single_Cycle_Computer_IO> is equivalent to the following FF/Latch, which will be removed : <Clk/cnt_2> 
INFO:Xst:2261 - The FF/Latch <Rst/cnt_3> in Unit <Single_Cycle_Computer_IO> is equivalent to the following FF/Latch, which will be removed : <Clk/cnt_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Single_Cycle_Computer_IO, actual ratio is 1.
FlipFlop CPU/U0/PC_2 has been replicated 1 time(s)
FlipFlop CPU/U0/PC_3 has been replicated 1 time(s)
FlipFlop CPU/U0/PC_4 has been replicated 1 time(s)
FlipFlop CPU/U0/PC_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Single_Cycle_Computer_IO.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 391
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 23
#      LUT2                        : 3
#      LUT3                        : 48
#      LUT4                        : 14
#      LUT5                        : 53
#      LUT6                        : 123
#      MUXCY                       : 59
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 39
#      FD                          : 19
#      FDE                         : 2
#      FDR                         : 14
#      LD                          : 4
# RAMS                             : 46
#      RAM32M                      : 10
#      RAM32X1D                    : 4
#      RAM32X1S                    : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx45csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              39  out of  54576     0%  
 Number of Slice LUTs:                  347  out of  27288     1%  
    Number used as Logic:               267  out of  27288     0%  
    Number used as Memory:               80  out of   6408     1%  
       Number used as RAM:               80

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    352
   Number with an unused Flip Flop:     313  out of    352    88%  
   Number with an unused LUT:             5  out of    352     1%  
   Number of fully used LUT-FF pairs:    34  out of    352     9%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    320     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
clockdiv_16                            | NONE(Rst/BTN_Out)      | 6     |
sys_Clock                              | BUFGP                  | 19    |
Clk/BTN_Out                            | BUFG                   | 56    |
hex7/Mram__n00256(hex7/Mram__n002561:O)| NONE(*)(hex7/digit_0)  | 4     |
---------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.903ns (Maximum Frequency: 112.323MHz)
   Minimum input arrival time before clock: 1.940ns
   Maximum output required time after clock: 5.144ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockdiv_16'
  Clock period: 2.769ns (frequency: 361.174MHz)
  Total number of paths / destination ports: 34 / 10
-------------------------------------------------------------------------
Delay:               2.769ns (Levels of Logic = 1)
  Source:            Rst/cnt_0 (FF)
  Destination:       Rst/cnt_0 (FF)
  Source Clock:      clockdiv_16 rising
  Destination Clock: clockdiv_16 rising

  Data Path: Rst/cnt_0 to Rst/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.943  Rst/cnt_0 (Rst/cnt_0)
     LUT4:I1->O            6   0.205   0.744  Rst/cnt[3]_PWR_2_o_equal_2_o1 (Rst/cnt[3]_PWR_2_o_equal_2_o)
     FDR:R                     0.430          Rst/cnt_0
    ----------------------------------------
    Total                      2.769ns (1.082ns logic, 1.687ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_Clock'
  Clock period: 2.239ns (frequency: 446.698MHz)
  Total number of paths / destination ports: 190 / 19
-------------------------------------------------------------------------
Delay:               2.239ns (Levels of Logic = 4)
  Source:            clockdiv_16 (FF)
  Destination:       clockdiv_18 (FF)
  Source Clock:      sys_Clock rising
  Destination Clock: sys_Clock rising

  Data Path: clockdiv_16 to clockdiv_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.447   1.114  clockdiv_16 (clockdiv_16)
     LUT1:I0->O            1   0.205   0.000  Mcount_clockdiv_cy<16>_rt (Mcount_clockdiv_cy<16>_rt)
     MUXCY:S->O            1   0.172   0.000  Mcount_clockdiv_cy<16> (Mcount_clockdiv_cy<16>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_clockdiv_cy<17> (Mcount_clockdiv_cy<17>)
     XORCY:CI->O           1   0.180   0.000  Mcount_clockdiv_xor<18> (Result<18>1)
     FD:D                      0.102          clockdiv_18
    ----------------------------------------
    Total                      2.239ns (1.125ns logic, 1.114ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk/BTN_Out'
  Clock period: 8.903ns (frequency: 112.323MHz)
  Total number of paths / destination ports: 326726 / 364
-------------------------------------------------------------------------
Delay:               8.903ns (Levels of Logic = 8)
  Source:            CPU/U0/PC_5 (FF)
  Destination:       CPU/U0/PC_7 (FF)
  Source Clock:      Clk/BTN_Out rising
  Destination Clock: Clk/BTN_Out rising

  Data Path: CPU/U0/PC_5 to CPU/U0/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             95   0.447   1.949  CPU/U0/PC_5 (CPU/U0/PC_5)
     LUT5:I3->O           64   0.203   1.639  CPU/U1/U0/i_lw11 (CPU/Inst<18>)
     RAM32X1D:DPRA2->DPO    2   0.205   0.617  CPU/U3/Mram_Register161 (CPU/U3/Rn2[4]_read_port_4_OUT<30>)
     LUT6:I5->O            2   0.205   0.617  CPU/U5/Mmux_out_data241 (CPU/ALU_B<30>)
     LUT6:I5->O            1   0.205   0.000  CPU/U6/Mmux_Result5_rs_lut<30> (CPU/U6/Mmux_Result5_rs_lut<30>)
     XORCY:LI->O           8   0.136   0.803  CPU/U6/Mmux_Result5_rs_xor<30> (Result<30>)
     LUT6:I5->O            1   0.205   0.580  CPU/U0/M1/Mmux_out_data231_SW0_SW0_F (N342)
     LUT3:I2->O            1   0.205   0.580  CPU/U0/M1/Mmux_out_data231_SW0_SW01 (N42)
     LUT6:I5->O            2   0.205   0.000  CPU/U0/M1/Mmux_out_data231 (CPU/U0/next_pc<2>)
     FDR:D                     0.102          CPU/U0/PC_2
    ----------------------------------------
    Total                      8.903ns (2.118ns logic, 6.785ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clockdiv_16'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 1)
  Source:            BTN_Reset (PAD)
  Destination:       Rst/BTN_Out (FF)
  Destination Clock: clockdiv_16 rising

  Data Path: BTN_Reset to Rst/BTN_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  BTN_Reset_IBUF (LED1_OBUF)
     FDE:D                     0.102          Rst/BTN_Out
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hex7/Mram__n00256'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              4.872ns (Levels of Logic = 2)
  Source:            hex7/digit_3 (LATCH)
  Destination:       seg<6> (PAD)
  Source Clock:      hex7/Mram__n00256 falling

  Data Path: hex7/digit_3 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.498   1.021  hex7/digit_3 (hex7/digit_3)
     LUT4:I0->O            1   0.203   0.579  hex7/Mram_digit_seg31 (seg_3_OBUF)
     OBUF:I->O                 2.571          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      4.872ns (3.272ns logic, 1.600ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_Clock'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.144ns (Levels of Logic = 2)
  Source:            clockdiv_16 (FF)
  Destination:       AN_SEL<2> (PAD)
  Source Clock:      sys_Clock rising

  Data Path: clockdiv_16 to AN_SEL<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.447   1.342  clockdiv_16 (clockdiv_16)
     LUT3:I0->O            1   0.205   0.579  hex7/Mram__n002521 (AN_SEL_2_OBUF)
     OBUF:I->O                 2.571          AN_SEL_2_OBUF (AN_SEL<2>)
    ----------------------------------------
    Total                      5.144ns (3.223ns logic, 1.920ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            BTN_Clock (PAD)
  Destination:       LED0 (PAD)

  Data Path: BTN_Clock to LED0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  BTN_Clock_IBUF (LED0_OBUF)
     OBUF:I->O                 2.571          LED0_OBUF (LED0)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk/BTN_Out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk/BTN_Out    |    8.903|         |         |         |
clockdiv_16    |    1.733|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clockdiv_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clockdiv_16    |    2.769|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hex7/Mram__n00256
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk/BTN_Out    |         |         |    8.497|         |
sys_Clock      |         |         |    3.178|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_Clock      |    2.239|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.04 secs
 
--> 

Total memory usage is 260220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :   12 (   0 filtered)

