// Seed: 3943873573
`define pp_4 0
module module_0 (
    input supply0 id_0,
    input reg id_1,
    input logic id_2,
    output id_3
);
  type_8(
      1, id_1, id_3, 1
  );
  assign id_3 = 1'h0;
  always @(posedge id_0[1] or id_0) begin
    id_3 <= 1;
  end
  logic id_4;
endmodule
