<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fast 1200mV 0C Model Recovery: &apos;clock_50_1&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.001</TD>
<TD >3.732</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.001</TD>
<TD >3.732</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.001</TD>
<TD >3.732</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.001</TD>
<TD >3.732</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.001</TD>
<TD >3.732</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.001</TD>
<TD >3.732</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.001</TD>
<TD >3.732</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.001</TD>
<TD >3.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.001</TD>
<TD >3.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.001</TD>
<TD >3.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.001</TD>
<TD >3.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.001</TD>
<TD >3.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.001</TD>
<TD >3.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.256</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.001</TD>
<TD >3.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.270</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.006</TD>
<TD >3.711</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.270</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.006</TD>
<TD >3.711</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.270</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.006</TD>
<TD >3.711</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.270</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.006</TD>
<TD >3.711</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.270</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.006</TD>
<TD >3.711</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.022</TD>
<TD >3.727</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.023</TD>
<TD >3.728</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.022</TD>
<TD >3.727</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.022</TD>
<TD >3.727</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.022</TD>
<TD >3.727</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.022</TD>
<TD >3.727</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.022</TD>
<TD >3.727</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.022</TD>
<TD >3.727</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.020</TD>
<TD >3.724</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.020</TD>
<TD >3.724</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.020</TD>
<TD >3.724</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.020</TD>
<TD >3.724</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.020</TD>
<TD >3.724</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.020</TD>
<TD >3.724</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.025</TD>
<TD >3.729</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.025</TD>
<TD >3.729</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.025</TD>
<TD >3.729</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.025</TD>
<TD >3.729</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.025</TD>
<TD >3.729</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.025</TD>
<TD >3.729</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.025</TD>
<TD >3.729</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.283</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.025</TD>
<TD >3.729</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.284</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.028</TD>
<TD >3.731</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.014</TD>
<TD >3.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.014</TD>
<TD >3.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.014</TD>
<TD >3.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.014</TD>
<TD >3.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[143]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.014</TD>
<TD >3.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.014</TD>
<TD >3.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.014</TD>
<TD >3.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.014</TD>
<TD >3.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.014</TD>
<TD >3.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.285</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.014</TD>
<TD >3.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.286</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.713</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.286</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.713</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.286</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.713</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.286</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.713</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.294</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[118]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.018</TD>
<TD >3.711</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.294</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[119]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.018</TD>
<TD >3.711</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.294</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.018</TD>
<TD >3.711</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.294</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.018</TD>
<TD >3.711</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.295</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[142]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.009</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.295</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.009</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.295</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.009</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.295</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.009</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.295</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.009</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.295</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.009</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.297</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.297</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.297</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.297</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.297</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.297</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.297</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.297</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.016</TD>
<TD >3.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.298</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.298</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.298</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.298</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.298</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.298</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.298</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.298</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.012</TD>
<TD >3.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.306</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.006</TD>
<TD >3.687</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.306</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.006</TD>
<TD >3.687</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.306</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.006</TD>
<TD >3.687</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.307</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.017</TD>
<TD >3.697</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.308</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.002</TD>
<TD >3.681</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.308</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.002</TD>
<TD >3.681</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.308</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >0.002</TD>
<TD >3.681</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.312</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.015</TD>
<TD >3.660</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.312</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.015</TD>
<TD >3.660</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.312</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.015</TD>
<TD >3.660</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.312</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.015</TD>
<TD >3.660</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.312</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >20.000</TD>
<TD >-0.015</TD>
<TD >3.660</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
