* Tasks
** DONE logic analyzer
   CLOSED: [2019-12-08 Sun 13:22]
** DONE verilator caching (xml)
   CLOSED: [2019-12-08 Sun 16:02]
** DONE change at verilog code triggers clojure test
   CLOSED: [2019-12-08 Sun 16:00]
** TODO benchmark comparison with c++ verilator
** TODO better error handling
** TODO add default make/gcc options
** TODO build zen talk

* Zen Talk
