<dec f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='628' type='bool llvm::CodeGenSchedModels::hasSuperGroup(llvm::RecVec &amp; SubUnits, llvm::CodeGenProcModel &amp; PM)'/>
<def f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1793' ll='1809' type='bool llvm::CodeGenSchedModels::hasSuperGroup(llvm::RecVec &amp; SubUnits, llvm::CodeGenProcModel &amp; PM)'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1828' u='c' c='_ZN4llvm18CodeGenSchedModels24verifyProcResourceGroupsERNS_16CodeGenProcModelE'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1791'>// Check if any processor resource group contains all resource records in
// SubUnits.</doc>
