# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../opensesame.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../opensesame.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../opensesame.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../opensesame.srcs/sources_1/imports/aes128lowarea/aes.v" \
"../../../../opensesame.srcs/sources_1/imports/aes128lowarea/byte_mixcolum.v" \
"../../../../opensesame.srcs/sources_1/imports/aes128lowarea/keysched.v" \
"../../../../opensesame.srcs/sources_1/imports/aes128lowarea/mixcolum.v" \
"../../../../opensesame.srcs/sources_1/imports/aes128lowarea/sbox.v" \
"../../../../opensesame.srcs/sources_1/imports/aes128lowarea/subbytes.v" \
"../../../../opensesame.srcs/sources_1/imports/aes128lowarea/word_mixcolum.v" \
"../../../../opensesame.srcs/sources_1/new/qm_AES.v" \
"../../../../opensesame.srcs/sources_1/new/coproc.v" \
"../../../../opensesame.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../opensesame.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0_2/sim/design_1_processing_system7_0_0.v" \
"../../../../opensesame.ip_user_files/bd/design_1/ipshared/2fcc/hdl/qmaxi_v1_0_S00_AXI.v" \
"../../../../opensesame.ip_user_files/bd/design_1/ipshared/2fcc/hdl/qmaxi_v1_0.v" \
"../../../../opensesame.ip_user_files/bd/design_1/ip/design_1_qmaxi_0_1/sim/design_1_qmaxi_0_1.v" \
"../../../../opensesame.ip_user_files/bd/design_1/ip/design_1_auto_pc_0_2/sim/design_1_auto_pc_0.v" \
"../../../../opensesame.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../opensesame.srcs/sources_1/imports/aes128lowarea/wb_aescontroller.v" \
"../../../../opensesame.srcs/sim_1/imports/aes128lowarea/test_bench_top.v" \
"../../../../opensesame.srcs/sim_1/new/testbigaes.v" \
"../../../../opensesame.srcs/sim_1/new/testcop.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
