Analysis & Synthesis report for VGA
Wed Oct 08 10:52:23 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 17. Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 18. Source assignments for vga:u_vga|vga_face:vga_face_0|altsyncram:wolf_face_rtl_0|altsyncram_ubb1:auto_generated
 19. Source assignments for vga:u_vga|vga_face:vga_face_0|altsyncram:colour_face_rtl_0|altsyncram_qib1:auto_generated
 20. Source assignments for vga:u_vga|vga_face:vga_face_0|altsyncram:p2_face_rtl_0|altsyncram_83b1:auto_generated
 21. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_rgb_resampler_0:video_rgb_resampler_0
 23. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_rgb_resampler_1:video_rgb_resampler_1
 24. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0
 25. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
 26. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller
 27. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 29. Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|altsyncram:wolf_face_rtl_0
 30. Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|altsyncram:colour_face_rtl_0
 31. Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|altsyncram:p2_face_rtl_0
 32. Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|lpm_divide:Mod0
 33. Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|lpm_divide:Div0
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 36. Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller"
 37. Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
 38. Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0"
 39. Port Connectivity Checks: "vga:u_vga|vga_video_rgb_resampler_1:video_rgb_resampler_1"
 40. Port Connectivity Checks: "vga:u_vga|vga_video_rgb_resampler_0:video_rgb_resampler_0"
 41. Port Connectivity Checks: "vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"
 42. Port Connectivity Checks: "vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll"
 43. Port Connectivity Checks: "vga:u_vga"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 08 10:52:23 2025       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; VGA                                         ;
; Top-level Entity Name           ; top_level                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 99                                          ;
; Total pins                      ; 40                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 691,200                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_level          ; VGA                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                              ; Library ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga/synthesis/vga.v                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/vga.v                                                  ; vga     ;
; vga/synthesis/submodules/altera_reset_controller.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_reset_controller.v                   ; vga     ;
; vga/synthesis/submodules/altera_reset_synchronizer.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_reset_synchronizer.v                 ; vga     ;
; vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v         ; yes             ; User Verilog HDL File                  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v         ; vga     ;
; vga/synthesis/submodules/vga_video_vga_controller_0.v                ; yes             ; User Verilog HDL File                  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_vga_controller_0.v                ; vga     ;
; vga/synthesis/submodules/vga_video_rgb_resampler_1.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_rgb_resampler_1.v                 ; vga     ;
; vga/synthesis/submodules/vga_video_rgb_resampler_0.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_rgb_resampler_0.v                 ; vga     ;
; vga/synthesis/submodules/vga_video_pll_0.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_pll_0.v                           ; vga     ;
; vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File                  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; vga     ;
; vga/synthesis/submodules/vga_video_pll_0_video_pll.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_pll_0_video_pll.v                 ; vga     ;
; vga/synthesis/submodules/vga_face.sv                                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv                                 ; vga     ;
; top_level.sv                                                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv                                                         ;         ;
; altera_pll.v                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                       ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;         ;
; aglobal201.inc                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                     ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                         ;         ;
; altram.inc                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                         ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                       ;         ;
; db/altsyncram_ubb1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/altsyncram_ubb1.tdf                                               ;         ;
; wolf.mif                                                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/wolf.mif                                                             ;         ;
; db/mux_2hb.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/mux_2hb.tdf                                                       ;         ;
; db/altsyncram_qib1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/altsyncram_qib1.tdf                                               ;         ;
; colour.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/colour.mif                                                           ;         ;
; db/altsyncram_83b1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/altsyncram_83b1.tdf                                               ;         ;
; p2.mif                                                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/p2.mif                                                               ;         ;
; lpm_divide.tdf                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                     ;         ;
; abs_divider.inc                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                    ;         ;
; sign_div_unsign.inc                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                ;         ;
; db/lpm_divide_75m.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/lpm_divide_75m.tdf                                                ;         ;
; db/sign_div_unsign_anh.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/sign_div_unsign_anh.tdf                                           ;         ;
; db/alt_u_div_q2f.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/alt_u_div_q2f.tdf                                                 ;         ;
; db/lpm_divide_4dm.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/lpm_divide_4dm.tdf                                                ;         ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 308                                                                                                              ;
;                                             ;                                                                                                                  ;
; Combinational ALUT usage for logic          ; 593                                                                                                              ;
;     -- 7 input functions                    ; 1                                                                                                                ;
;     -- 6 input functions                    ; 14                                                                                                               ;
;     -- 5 input functions                    ; 75                                                                                                               ;
;     -- 4 input functions                    ; 102                                                                                                              ;
;     -- <=3 input functions                  ; 401                                                                                                              ;
;                                             ;                                                                                                                  ;
; Dedicated logic registers                   ; 99                                                                                                               ;
;                                             ;                                                                                                                  ;
; I/O pins                                    ; 40                                                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                                                ;
; Total block memory bits                     ; 691200                                                                                                           ;
;                                             ;                                                                                                                  ;
; Total DSP Blocks                            ; 0                                                                                                                ;
;                                             ;                                                                                                                  ;
; Total PLLs                                  ; 2                                                                                                                ;
;     -- PLLs                                 ; 2                                                                                                                ;
;                                             ;                                                                                                                  ;
; Maximum fan-out node                        ; vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 208                                                                                                              ;
; Total fan-out                               ; 3846                                                                                                             ;
; Average fan-out                             ; 4.36                                                                                                             ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_level                                                ; 593 (0)             ; 99 (0)                    ; 691200            ; 0          ; 40   ; 0            ; |top_level                                                                                                                               ; top_level                         ; work         ;
;    |vga:u_vga|                                            ; 593 (0)             ; 99 (0)                    ; 691200            ; 0          ; 0    ; 0            ; |top_level|vga:u_vga                                                                                                                     ; vga                               ; vga          ;
;       |altera_reset_controller:rst_controller|            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|altera_reset_controller:rst_controller                                                                              ; altera_reset_controller           ; vga          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|     ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                   ; altera_reset_synchronizer         ; vga          ;
;       |vga_face:vga_face_0|                               ; 480 (39)            ; 25 (19)                   ; 691200            ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0                                                                                                 ; vga_face                          ; vga          ;
;          |altsyncram:colour_face_rtl_0|                   ; 0 (0)               ; 2 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|altsyncram:colour_face_rtl_0                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_qib1:auto_generated|              ; 0 (0)               ; 2 (2)                     ; 230400            ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|altsyncram:colour_face_rtl_0|altsyncram_qib1:auto_generated                                     ; altsyncram_qib1                   ; work         ;
;          |altsyncram:p2_face_rtl_0|                       ; 0 (0)               ; 2 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|altsyncram:p2_face_rtl_0                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_83b1:auto_generated|              ; 0 (0)               ; 2 (2)                     ; 230400            ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|altsyncram:p2_face_rtl_0|altsyncram_83b1:auto_generated                                         ; altsyncram_83b1                   ; work         ;
;          |altsyncram:wolf_face_rtl_0|                     ; 0 (0)               ; 2 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|altsyncram:wolf_face_rtl_0                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_ubb1:auto_generated|              ; 0 (0)               ; 2 (2)                     ; 230400            ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|altsyncram:wolf_face_rtl_0|altsyncram_ubb1:auto_generated                                       ; altsyncram_ubb1                   ; work         ;
;          |lpm_divide:Div0|                                ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|lpm_divide:Div0                                                                                 ; lpm_divide                        ; work         ;
;             |lpm_divide_4dm:auto_generated|               ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|lpm_divide:Div0|lpm_divide_4dm:auto_generated                                                   ; lpm_divide_4dm                    ; work         ;
;                |sign_div_unsign_anh:divider|              ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|lpm_divide:Div0|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh               ; work         ;
;                   |alt_u_div_q2f:divider|                 ; 190 (190)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|lpm_divide:Div0|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f                     ; work         ;
;          |lpm_divide:Mod0|                                ; 251 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|lpm_divide:Mod0                                                                                 ; lpm_divide                        ; work         ;
;             |lpm_divide_75m:auto_generated|               ; 251 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|lpm_divide:Mod0|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m                    ; work         ;
;                |sign_div_unsign_anh:divider|              ; 251 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh               ; work         ;
;                   |alt_u_div_q2f:divider|                 ; 251 (251)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f                     ; work         ;
;       |vga_video_pll_0:video_pll_0|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_pll_0:video_pll_0                                                                                         ; vga_video_pll_0                   ; vga          ;
;          |vga_video_pll_0_video_pll:video_pll|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll                                                     ; vga_video_pll_0_video_pll         ; vga          ;
;             |altera_pll:altera_pll_i|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i                             ; altera_pll                        ; work         ;
;       |vga_video_vga_controller_0:video_vga_controller_0| ; 113 (1)             ; 71 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0                                                                   ; vga_video_vga_controller_0        ; vga          ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|   ; 112 (112)           ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                      ; altera_up_avalon_video_vga_timing ; vga          ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------+
; Name                                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF        ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------+
; vga:u_vga|vga_face:vga_face_0|altsyncram:colour_face_rtl_0|altsyncram_qib1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 19200        ; 12           ; --           ; --           ; 230400 ; colour.mif ;
; vga:u_vga|vga_face:vga_face_0|altsyncram:p2_face_rtl_0|altsyncram_83b1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 19200        ; 12           ; --           ; --           ; 230400 ; p2.mif     ;
; vga:u_vga|vga_face:vga_face_0|altsyncram:wolf_face_rtl_0|altsyncram_ubb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 19200        ; 12           ; --           ; --           ; 230400 ; wolf.mif   ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                             ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                      ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga                                                                 ; vga.qsys        ;
; Altera ; altera_reset_controller ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|altera_reset_controller:rst_controller                          ; vga.qsys        ;
; Altera ; altera_pll              ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll ; vga.qsys        ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                           ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_SYNC                                                  ; Stuck at GND due to stuck port data_in                                                                                            ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]   ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]   ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]   ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]   ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]   ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]   ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]   ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]   ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4] ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0] ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5] ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1] ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6] ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2] ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7] ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3] ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]  ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]  ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]  ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]  ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]  ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]  ;
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]  ; Merged with vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]  ;
; Total Number of Removed Registers = 13                                                                                ;                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 99    ;
; Number of registers using Synchronous Clear  ; 35    ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 35    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 37      ;
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 3                                                                                              ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                ;
+----------------------------------------------------+-------------------------------------------------+------+
; Register Name                                      ; Megafunction                                    ; Type ;
+----------------------------------------------------+-------------------------------------------------+------+
; vga:u_vga|vga_face:vga_face_0|wolf_face_q[0..11]   ; vga:u_vga|vga_face:vga_face_0|wolf_face_rtl_0   ; RAM  ;
; vga:u_vga|vga_face:vga_face_0|colour_face_q[0..11] ; vga:u_vga|vga_face:vga_face_0|colour_face_rtl_0 ; RAM  ;
; vga:u_vga|vga_face:vga_face_0|p2_face_q[0..11]     ; vga:u_vga|vga_face:vga_face_0|p2_face_rtl_0     ; RAM  ;
+----------------------------------------------------+-------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8] ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_face:vga_face_0|pixel_index[15]                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]  ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|vga_face:vga_face_0|altsyncram:wolf_face_rtl_0|altsyncram_ubb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|vga_face:vga_face_0|altsyncram:colour_face_rtl_0|altsyncram_qib1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|vga_face:vga_face_0|altsyncram:p2_face_rtl_0|altsyncram_83b1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                           ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                         ;
; fractional_vco_multiplier            ; false                  ; String                                                                         ;
; pll_type                             ; General                ; String                                                                         ;
; pll_subtype                          ; General                ; String                                                                         ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                 ;
; operation_mode                       ; direct                 ; String                                                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                 ;
; data_rate                            ; 0                      ; Signed Integer                                                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                 ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                         ;
; phase_shift0                         ; 0 ps                   ; String                                                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                                                         ;
; phase_shift1                         ; 0 ps                   ; String                                                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency2              ; 33.000000 MHz          ; String                                                                         ;
; phase_shift2                         ; 0 ps                   ; String                                                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                         ;
; phase_shift3                         ; 0 ps                   ; String                                                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                         ;
; phase_shift4                         ; 0 ps                   ; String                                                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                         ;
; phase_shift5                         ; 0 ps                   ; String                                                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                         ;
; phase_shift6                         ; 0 ps                   ; String                                                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                         ;
; phase_shift7                         ; 0 ps                   ; String                                                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                         ;
; phase_shift8                         ; 0 ps                   ; String                                                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                         ;
; phase_shift9                         ; 0 ps                   ; String                                                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                         ;
; phase_shift10                        ; 0 ps                   ; String                                                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                         ;
; phase_shift11                        ; 0 ps                   ; String                                                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                         ;
; phase_shift12                        ; 0 ps                   ; String                                                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                         ;
; phase_shift13                        ; 0 ps                   ; String                                                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                         ;
; phase_shift14                        ; 0 ps                   ; String                                                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                         ;
; phase_shift15                        ; 0 ps                   ; String                                                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                         ;
; phase_shift16                        ; 0 ps                   ; String                                                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                         ;
; phase_shift17                        ; 0 ps                   ; String                                                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                 ;
; clock_name_0                         ;                        ; String                                                                         ;
; clock_name_1                         ;                        ; String                                                                         ;
; clock_name_2                         ;                        ; String                                                                         ;
; clock_name_3                         ;                        ; String                                                                         ;
; clock_name_4                         ;                        ; String                                                                         ;
; clock_name_5                         ;                        ; String                                                                         ;
; clock_name_6                         ;                        ; String                                                                         ;
; clock_name_7                         ;                        ; String                                                                         ;
; clock_name_8                         ;                        ; String                                                                         ;
; clock_name_global_0                  ; false                  ; String                                                                         ;
; clock_name_global_1                  ; false                  ; String                                                                         ;
; clock_name_global_2                  ; false                  ; String                                                                         ;
; clock_name_global_3                  ; false                  ; String                                                                         ;
; clock_name_global_4                  ; false                  ; String                                                                         ;
; clock_name_global_5                  ; false                  ; String                                                                         ;
; clock_name_global_6                  ; false                  ; String                                                                         ;
; clock_name_global_7                  ; false                  ; String                                                                         ;
; clock_name_global_8                  ; false                  ; String                                                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                 ;
; pll_slf_rst                          ; false                  ; String                                                                         ;
; pll_bw_sel                           ; low                    ; String                                                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                         ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_rgb_resampler_0:video_rgb_resampler_0 ;
+----------------+------------------+--------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                               ;
+----------------+------------------+--------------------------------------------------------------------+
; IDW            ; 29               ; Signed Integer                                                     ;
; ODW            ; 7                ; Signed Integer                                                     ;
; IEW            ; 1                ; Signed Integer                                                     ;
; OEW            ; 0                ; Signed Integer                                                     ;
; ALPHA          ; 1111111111       ; Unsigned Binary                                                    ;
; STATUS_IN      ; 0000000000011001 ; Unsigned Binary                                                    ;
; STATUS_OUT     ; 0000000000000111 ; Unsigned Binary                                                    ;
+----------------+------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_rgb_resampler_1:video_rgb_resampler_1 ;
+----------------+------------------+--------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                               ;
+----------------+------------------+--------------------------------------------------------------------+
; IDW            ; 7                ; Signed Integer                                                     ;
; ODW            ; 29               ; Signed Integer                                                     ;
; IEW            ; 0                ; Signed Integer                                                     ;
; OEW            ; 1                ; Signed Integer                                                     ;
; ALPHA          ; 1111111111       ; Unsigned Binary                                                    ;
; STATUS_IN      ; 0000000000000111 ; Unsigned Binary                                                    ;
; STATUS_OUT     ; 0000000000011001 ; Unsigned Binary                                                    ;
+----------------+------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+-------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                              ;
+-------------------------+------------+-------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                    ;
; DW                      ; 29         ; Signed Integer                                                    ;
; R_UI                    ; 29         ; Signed Integer                                                    ;
; R_LI                    ; 22         ; Signed Integer                                                    ;
; G_UI                    ; 19         ; Signed Integer                                                    ;
; G_LI                    ; 12         ; Signed Integer                                                    ;
; B_UI                    ; 9          ; Signed Integer                                                    ;
; B_LI                    ; 2          ; Signed Integer                                                    ;
; H_ACTIVE                ; 640        ; Signed Integer                                                    ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                    ;
; H_SYNC                  ; 96         ; Signed Integer                                                    ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                    ;
; H_TOTAL                 ; 800        ; Signed Integer                                                    ;
; V_ACTIVE                ; 480        ; Signed Integer                                                    ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                    ;
; V_SYNC                  ; 2          ; Signed Integer                                                    ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                    ;
; V_TOTAL                 ; 525        ; Signed Integer                                                    ;
; LW                      ; 10         ; Signed Integer                                                    ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                   ;
; PW                      ; 10         ; Signed Integer                                                    ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                   ;
+-------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                           ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                 ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                 ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                 ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                 ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                 ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                 ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                 ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                 ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                 ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                 ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                 ;
; PW                      ; 10         ; Signed Integer                                                                                                 ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                ;
; LW                      ; 10         ; Signed Integer                                                                                                 ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|altsyncram:wolf_face_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                       ;
; WIDTHAD_A                          ; 15                   ; Untyped                                       ;
; NUMWORDS_A                         ; 19200                ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; wolf.mif             ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_ubb1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|altsyncram:colour_face_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 12                   ; Untyped                                         ;
; WIDTHAD_A                          ; 15                   ; Untyped                                         ;
; NUMWORDS_A                         ; 19200                ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; colour.mif           ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_qib1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|altsyncram:p2_face_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                     ;
; WIDTH_A                            ; 12                   ; Untyped                                     ;
; WIDTHAD_A                          ; 15                   ; Untyped                                     ;
; NUMWORDS_A                         ; 19200                ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; p2.mif               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_83b1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                              ;
; LPM_WIDTHD             ; 10             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                              ;
; LPM_WIDTHD             ; 10             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 3                                                          ;
; Entity Instance                           ; vga:u_vga|vga_face:vga_face_0|altsyncram:wolf_face_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 12                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; vga:u_vga|vga_face:vga_face_0|altsyncram:colour_face_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 12                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; vga:u_vga|vga_face:vga_face_0|altsyncram:p2_face_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 12                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0"                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_rgb_resampler_1:video_rgb_resampler_1"                                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_startofpacket  ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_endofpacket    ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_valid          ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_ready          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_data           ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; slave_read               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; slave_readdata           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_out_ready         ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_out_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_out_data          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_empty          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_rgb_resampler_0:video_rgb_resampler_0"                                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_startofpacket  ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_endofpacket    ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_valid          ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_ready          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_data           ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; slave_read               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; slave_readdata           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_out_ready         ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_out_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_out_data          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_empty          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll" ;
+----------+--------+----------+------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                ;
+----------+--------+----------+------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected                                                 ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                                 ;
+----------+--------+----------+------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga"           ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 99                          ;
;     CLR               ; 3                           ;
;     ENA               ; 16                          ;
;     ENA SCLR          ; 19                          ;
;     SCLR              ; 16                          ;
;     SLD               ; 3                           ;
;     plain             ; 42                          ;
; arriav_lcell_comb     ; 595                         ;
;     arith             ; 247                         ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 94                          ;
;         4 data inputs ; 56                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 315                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 145                         ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 44                          ;
;         5 data inputs ; 75                          ;
;         6 data inputs ; 14                          ;
;     shared            ; 32                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 6                           ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 40                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 23.70                       ;
; Average LUT depth     ; 13.56                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Oct 08 10:52:15 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v
    Info (12023): Found entity 1: vga File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/vga.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v
    Info (12023): Found entity 1: vga_video_vga_controller_0 File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_rgb_resampler_1.v
    Info (12023): Found entity 1: vga_video_rgb_resampler_1 File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_rgb_resampler_1.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_rgb_resampler_0.v
    Info (12023): Found entity 1: vga_video_rgb_resampler_0 File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_rgb_resampler_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pll_0.v
    Info (12023): Found entity 1: vga_video_pll_0 File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pll_0_video_pll.v
    Info (12023): Found entity 1: vga_video_pll_0_video_pll File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_pll_0_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_face.sv
    Info (12023): Found entity 1: vga_face File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_face.sv
    Info (12023): Found entity 1: vga_face File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga_face.sv Line: 1
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "vga" for hierarchy "vga:u_vga" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 27
Info (12128): Elaborating entity "vga_face" for hierarchy "vga:u_vga|vga_face:vga_face_0" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/vga.v Line: 38
Warning (10858): Verilog HDL warning at vga_face.sv(24): object wolf_face used but never assigned File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 24
Warning (10858): Verilog HDL warning at vga_face.sv(25): object colour_face used but never assigned File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 25
Warning (10858): Verilog HDL warning at vga_face.sv(26): object p2_face used but never assigned File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 26
Warning (10230): Verilog HDL assignment warning at vga_face.sv(48): truncated value with size 32 to match size of target (10) File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 48
Warning (10230): Verilog HDL assignment warning at vga_face.sv(49): truncated value with size 32 to match size of target (10) File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 49
Warning (10230): Verilog HDL assignment warning at vga_face.sv(54): truncated value with size 32 to match size of target (18) File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 54
Warning (10230): Verilog HDL assignment warning at vga_face.sv(102): truncated value with size 32 to match size of target (19) File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 102
Info (12128): Elaborating entity "vga_video_pll_0" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/vga.v Line: 45
Info (12128): Elaborating entity "vga_video_pll_0_video_pll" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_pll_0_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_pll_0_video_pll.v Line: 91
Info (12133): Instantiated megafunction "vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_pll_0_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "33.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_pll_0.v Line: 30
Info (12128): Elaborating entity "vga_video_rgb_resampler_0" for hierarchy "vga:u_vga|vga_video_rgb_resampler_0:video_rgb_resampler_0" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/vga.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at vga_video_rgb_resampler_0.v(118): object "a" assigned a value but never read File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_rgb_resampler_0.v Line: 118
Warning (10230): Verilog HDL assignment warning at vga_video_rgb_resampler_0.v(168): truncated value with size 2 to match size of target (1) File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_rgb_resampler_0.v Line: 168
Info (12128): Elaborating entity "vga_video_rgb_resampler_1" for hierarchy "vga:u_vga|vga_video_rgb_resampler_1:video_rgb_resampler_1" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/vga.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at vga_video_rgb_resampler_1.v(118): object "a" assigned a value but never read File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_rgb_resampler_1.v Line: 118
Info (12128): Elaborating entity "vga_video_vga_controller_0" for hierarchy "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/vga.v Line: 97
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/vga.v Line: 160
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga:u_vga|vga_face:vga_face_0|wolf_face_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to wolf.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga:u_vga|vga_face:vga_face_0|colour_face_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to colour.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga:u_vga|vga_face:vga_face_0|p2_face_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to p2.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|vga_face:vga_face_0|Mod0" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|vga_face:vga_face_0|Div0" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 49
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_face:vga_face_0|altsyncram:wolf_face_rtl_0"
Info (12133): Instantiated megafunction "vga:u_vga|vga_face:vga_face_0|altsyncram:wolf_face_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "wolf.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ubb1.tdf
    Info (12023): Found entity 1: altsyncram_ubb1 File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/altsyncram_ubb1.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/mux_2hb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_face:vga_face_0|altsyncram:colour_face_rtl_0"
Info (12133): Instantiated megafunction "vga:u_vga|vga_face:vga_face_0|altsyncram:colour_face_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "colour.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qib1.tdf
    Info (12023): Found entity 1: altsyncram_qib1 File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/altsyncram_qib1.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_face:vga_face_0|altsyncram:p2_face_rtl_0"
Info (12133): Instantiated megafunction "vga:u_vga|vga_face:vga_face_0|altsyncram:p2_face_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "p2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83b1.tdf
    Info (12023): Found entity 1: altsyncram_83b1 File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/altsyncram_83b1.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_face:vga_face_0|lpm_divide:Mod0" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 48
Info (12133): Instantiated megafunction "vga:u_vga|vga_face:vga_face_0|lpm_divide:Mod0" with the following parameter: File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 48
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf
    Info (12023): Found entity 1: lpm_divide_75m File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/lpm_divide_75m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/alt_u_div_q2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_face:vga_face_0|lpm_divide:Div0" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 49
Info (12133): Instantiated megafunction "vga:u_vga|vga_face:vga_face_0|lpm_divide:Div0" with the following parameter: File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/vga/synthesis/submodules/vga_face.sv Line: 49
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf
    Info (12023): Found entity 1: lpm_divide_4dm File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/db/lpm_divide_4dm.tdf Line: 25
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance vga:u_vga|vga_video_pll_0:video_pll_0|vga_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/roryl/tron3a2/Sounds-Dreadful/Video_modules/VGA_Face_DE1_V2/top_level.sv Line: 3
Info (21057): Implemented 779 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 629 logic cells
    Info (21064): Implemented 108 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4923 megabytes
    Info: Processing ended: Wed Oct 08 10:52:23 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:16


