;buildInfoPackage: chisel3, version: 3.2.2, scalaVersion: 2.11.12, sbtVersion: 1.3.2
circuit Router : 
  module Router : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in_U : {flip read : UInt<1>, flip din : UInt<32>}, in_D : {flip read : UInt<1>, flip din : UInt<32>}, in_L : {flip read : UInt<1>, flip din : UInt<32>}, in_R : {flip read : UInt<1>, flip din : UInt<32>}, out_U : {write : UInt<1>, dout : UInt<32>}, out_D : {write : UInt<1>, dout : UInt<32>}, out_L : {write : UInt<1>, dout : UInt<32>}, out_R : {write : UInt<1>, dout : UInt<32>}}
    
    io.out_U.dout <= UInt<1>("h00") @[Router.scala 37:17]
    io.out_D.dout <= UInt<1>("h00") @[Router.scala 38:17]
    io.out_L.dout <= UInt<1>("h00") @[Router.scala 39:17]
    io.out_R.dout <= UInt<1>("h00") @[Router.scala 40:17]
    io.out_U.write <= UInt<1>("h00") @[Router.scala 42:18]
    io.out_D.write <= UInt<1>("h00") @[Router.scala 43:18]
    io.out_L.write <= UInt<1>("h00") @[Router.scala 44:18]
    io.out_R.write <= UInt<1>("h00") @[Router.scala 45:18]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 48:25]
    wire dataReg : UInt<1>
    dataReg <= UInt<1>("h00")
    reg dataReg_U : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 51:26]
    reg dataReg_D : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 52:26]
    reg dataReg_L : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 53:26]
    reg dataReg_R : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 54:26]
    node _T = eq(stateReg, UInt<1>("h00")) @[Router.scala 57:17]
    when _T : @[Router.scala 57:28]
      when io.in_U.read : @[Router.scala 58:25]
        node _T_1 = eq(stateReg, UInt<1>("h01")) @[Router.scala 59:16]
        dataReg_U <= io.in_U.din @[Router.scala 60:17]
        skip @[Router.scala 58:25]
      else : @[Router.scala 61:31]
        when io.in_D.read : @[Router.scala 61:31]
          node _T_2 = eq(stateReg, UInt<1>("h01")) @[Router.scala 62:16]
          dataReg_D <= io.in_D.din @[Router.scala 63:17]
          skip @[Router.scala 61:31]
        else : @[Router.scala 64:30]
          when io.in_L.read : @[Router.scala 64:30]
            node _T_3 = eq(stateReg, UInt<1>("h01")) @[Router.scala 65:16]
            dataReg_L <= io.in_L.din @[Router.scala 66:17]
            skip @[Router.scala 64:30]
          else : @[Router.scala 67:30]
            when io.in_R.read : @[Router.scala 67:30]
              node _T_4 = eq(stateReg, UInt<1>("h01")) @[Router.scala 68:16]
              dataReg_R <= io.in_R.din @[Router.scala 69:17]
              skip @[Router.scala 67:30]
      skip @[Router.scala 57:28]
    else : @[Router.scala 71:34]
      node _T_5 = eq(stateReg, UInt<1>("h01")) @[Router.scala 71:24]
      when _T_5 : @[Router.scala 71:34]
        when io.out_U.write : @[Router.scala 72:26]
          io.out_U.dout <= dataReg_U @[Router.scala 73:21]
          stateReg <= UInt<1>("h00") @[Router.scala 74:16]
          skip @[Router.scala 72:26]
        else : @[Router.scala 75:33]
          when io.out_D.write : @[Router.scala 75:33]
            io.out_D.dout <= dataReg_D @[Router.scala 76:21]
            stateReg <= UInt<1>("h00") @[Router.scala 77:16]
            skip @[Router.scala 75:33]
          else : @[Router.scala 78:33]
            when io.out_L.write : @[Router.scala 78:33]
              io.out_L.dout <= dataReg_L @[Router.scala 79:21]
              stateReg <= UInt<1>("h00") @[Router.scala 80:16]
              skip @[Router.scala 78:33]
            else : @[Router.scala 81:33]
              when io.out_R.write : @[Router.scala 81:33]
                io.out_R.dout <= dataReg_R @[Router.scala 82:21]
                stateReg <= UInt<1>("h00") @[Router.scala 83:16]
                skip @[Router.scala 81:33]
        skip @[Router.scala 71:34]
    
