C:/intelFPGA/ver_diploma/5th_assignment/UVM_ALSU/alsu_config_obj.sv {1 {vlog -work work -vopt -sv -stats=none C:/intelFPGA/ver_diploma/5th_assignment/UVM_ALSU/alsu_config_obj.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package alsu_config_obj_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/intelFPGA/ver_diploma/5th_assignment/UVM_ALSU/alsu_config_obj.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg

Top level modules:
	--none--

} {} {}} C:/intelFPGA/ver_diploma/5th_assignment/UVM_ALSU/alsu_env.sv {1 {vlog -work work -vopt -sv -stats=none C:/intelFPGA/ver_diploma/5th_assignment/UVM_ALSU/alsu_env.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package alsu_env_pkg
-- Importing package alsu_driver_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/intelFPGA/ver_diploma/5th_assignment/UVM_ALSU/alsu_env.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg

Top level modules:
	--none--

} {} {}} C:/intelFPGA/ver_diploma/5th_assignment/UVM_ALSU/ALSU.v {1 {vlog -work work -vopt -stats=none C:/intelFPGA/ver_diploma/5th_assignment/UVM_ALSU/ALSU.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module ALSU

Top level modules:
	ALSU

} {} {}} C:/intelFPGA/ver_diploma/5th_assignment/UVM_ALSU/ALSU_IF.sv {1 {vlog -work work -vopt -sv -stats=none C:/intelFPGA/ver_diploma/5th_assignment/UVM_ALSU/ALSU_IF.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling interface ALSU_IF

Top level modules:
	--none--

} {} {}}
