<feed xmlns="http://www.w3.org/2005/Atom"> <id>/</id><title>one step at a time</title><subtitle>A minimal, responsive and feature-rich Jekyll theme for technical writing.</subtitle> <updated>2024-04-26T11:13:49+08:00</updated> <author> <name>fuqiang wang</name> <uri>/</uri> </author><link rel="self" type="application/atom+xml" href="/feed.xml"/><link rel="alternate" type="text/html" hreflang="en" href="/"/> <generator uri="https://jekyllrb.com/" version="4.3.3">Jekyll</generator> <rights> © 2024 fuqiang wang </rights> <icon>/assets/img/favicons/favicon.ico</icon> <logo>/assets/img/favicons/favicon-96x96.png</logo> <entry><title>unrestricted guests</title><link href="/posts/unrestricted-guests/" rel="alternate" type="text/html" title="unrestricted guests" /><published>2024-04-25T11:21:00+08:00</published> <updated>2024-04-25T11:21:00+08:00</updated> <id>/posts/unrestricted-guests/</id> <content src="/posts/unrestricted-guests/" /> <author> <name>fuqiang</name> </author> <category term="intel_sdm" /> <summary>FROM intel sdm CHAPTER 26 VMX NON-ROOT OPERATION 26.6 UNRESTRICTED GUESTS The first processors to support VMX operation require CR0.PE and CR0.PG to be 1 in VMX operation (see Section 24.8). This restriction implies that guest software cannot be run in unpaged protected mode or in real-address mode. Later processors support a VM-execution control called “unrestricted guest”.1If this co...</summary> </entry> <entry><title>restrictions of VMX operation</title><link href="/posts/vmx-operation-restrict/" rel="alternate" type="text/html" title="restrictions of VMX operation" /><published>2024-04-25T11:11:00+08:00</published> <updated>2024-04-25T11:11:00+08:00</updated> <id>/posts/vmx-operation-restrict/</id> <content src="/posts/vmx-operation-restrict/" /> <author> <name>fuqiang</name> </author> <category term="intel_sdm" /> <summary>FROM intel sdm CHAPTER 24 INTRODUCTION TO VIRTUAL MACHINE EXTENSIONS 24.8 RESTRICTIONS ON VMX OPERATION VMX operation places restrictions on processor operation. These are detailed below: VMX operation 对处理器操作施加限制。 这些详细信息如下： In VMX operation, processors may fix certain bits in CR0 and CR4 to specific values and not support other values. VMXON fails if any of these bits conta...</summary> </entry> <entry><title>user-timer event and interrupt</title><link href="/posts/user-timer/" rel="alternate" type="text/html" title="user-timer event and interrupt" /><published>2024-04-25T10:30:00+08:00</published> <updated>2024-04-25T10:30:00+08:00</updated> <id>/posts/user-timer/</id> <content src="/posts/user-timer/" /> <author> <name>fuqiang</name> </author> <category term="intel_sdm" /> <summary>FROM Intel® Architecture Instruction Set Extensions and Future Features doc number 319433-052 CHAPTER 13 USER-TIMER EVENTS AND INTERRUPTS abstract This chapter describes an architectural feature called user-timer events. The feature defines a new 64-bit value called the user deadline. Software may read and write the user deadline. When the user deadline is not zero, a user-timer ev...</summary> </entry> <entry><title>virtualization cr0</title><link href="/posts/virtualization-cr0/" rel="alternate" type="text/html" title="virtualization cr0" /><published>2024-04-24T18:30:00+08:00</published> <updated>2024-04-24T18:30:00+08:00</updated> <id>/posts/virtualization-cr0/</id> <content src="/posts/virtualization-cr0/" /> <author> <name>fuqiang</name> </author> <category term="intel_sdm" /> <summary>Guest/Host Masks and Read Shadows for CR0 and CR4 FROM intel sdm CHAPTER 25 VIRTUAL MACHINE CONTROL STRUCTURES 25.6 VM-EXECUTION CONTROL FIELDS 25.6.6 VM-execution control fields include guest/host masks and read shadows for the CR0 and CR4 registers. These fields control executions of instructions that access those registers (including CLTS, LMSW, MOV CR, and SMSW). They are ...</summary> </entry> <entry><title>protected-mode memory management</title><link href="/posts/proctected-mode/" rel="alternate" type="text/html" title="protected-mode memory management" /><published>2024-04-23T11:00:00+08:00</published> <updated>2024-04-23T11:00:00+08:00</updated> <id>/posts/proctected-mode/</id> <content src="/posts/proctected-mode/" /> <author> <name>fuqiang</name> </author> <category term="intel_sdm" /> <summary>FROM intel sdm CHAPTER 3 PROTECTED-MODE MEMORY MANAGEMENT abstract This chapter describes the Intel 64 and IA-32 architecture’s protected-mode memory management facilities, including the physical memory requirements, segmentation mechanism, and paging mechanism. 本章介绍 Intel 64 和 IA-32 架构的保护模式内存管理 facilities ，包括物理内存要求、 分段机制和分页机制。 See also: Chapter 5, “Protection” (for a description of...</summary> </entry> </feed>
