// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out hold the value
 * stored at the memory location specified by address. If load=1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out after the next time step.)
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[0..2], a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h);
    RAM512(in=in, load=a, address=address[3..11], out=l);
    RAM512(in=in, load=b, address=address[3..11], out=m);
    RAM512(in=in, load=c, address=address[3..11], out=n);
    RAM512(in=in, load=d, address=address[3..11], out=o);
    RAM512(in=in, load=e, address=address[3..11], out=p);
    RAM512(in=in, load=f, address=address[3..11], out=q);
    RAM512(in=in, load=g, address=address[3..11], out=r);
    RAM512(in=in, load=h, address=address[3..11], out=s);
    Mux8Way16(a=l, b=m, c=n, d=o, e=p, f=q, g=r, h=s, sel=address[0..2], out=out);
}