
Swerve_Drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb98  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000067c  0800bd78  0800bd78  0000cd78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3f4  0800c3f4  0000e1ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800c3f4  0800c3f4  0000d3f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3fc  0800c3fc  0000e1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3fc  0800c3fc  0000d3fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c400  0800c400  0000d400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800c404  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005ac  200001ec  0800c5f0  0000e1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000798  0800c5f0  0000e798  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000159bb  00000000  00000000  0000e21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d40  00000000  00000000  00023bd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001278  00000000  00000000  00026918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e57  00000000  00000000  00027b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000281a5  00000000  00000000  000289e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d37  00000000  00000000  00050b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff36a  00000000  00000000  000668c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00165c2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006644  00000000  00000000  00165c70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0016c2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800bd60 	.word	0x0800bd60

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800bd60 	.word	0x0800bd60

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <JOYSTICK_Init>:
static char _data_buffer[256];
static uint16_t _buf_index = 0;
static JoystickData _current_data = {0};
static bool _new_data_available = false;

void JOYSTICK_Init(UART_HandleTypeDef *huart) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
    _huart = huart;
 800103c:	4a07      	ldr	r2, [pc, #28]	@ (800105c <JOYSTICK_Init+0x28>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6013      	str	r3, [r2, #0]
    memset(_data_buffer, 0, sizeof(_data_buffer));
 8001042:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001046:	2100      	movs	r1, #0
 8001048:	4805      	ldr	r0, [pc, #20]	@ (8001060 <JOYSTICK_Init+0x2c>)
 800104a:	f007 fcf3 	bl	8008a34 <memset>
    _buf_index = 0;
 800104e:	4b05      	ldr	r3, [pc, #20]	@ (8001064 <JOYSTICK_Init+0x30>)
 8001050:	2200      	movs	r2, #0
 8001052:	801a      	strh	r2, [r3, #0]
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000208 	.word	0x20000208
 8001060:	2000020c 	.word	0x2000020c
 8001064:	2000030c 	.word	0x2000030c

08001068 <JOYSTICK_SetTimeout>:

void JOYSTICK_SetTimeout(uint32_t timeout) {
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
    _timeout = timeout;
 8001070:	4a04      	ldr	r2, [pc, #16]	@ (8001084 <JOYSTICK_SetTimeout+0x1c>)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6013      	str	r3, [r2, #0]
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	20000000 	.word	0x20000000

08001088 <JOYSTICK_Process>:

void JOYSTICK_Process(void) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b090      	sub	sp, #64	@ 0x40
 800108c:	af08      	add	r7, sp, #32
    char c;

    // Read until buffer full or newline received
    while (_buf_index < sizeof(_data_buffer) - 1) {
 800108e:	e050      	b.n	8001132 <JOYSTICK_Process+0xaa>
        if (HAL_UART_Receive(_huart, (uint8_t *)&c, 1, _timeout) == HAL_OK) {
 8001090:	4b2d      	ldr	r3, [pc, #180]	@ (8001148 <JOYSTICK_Process+0xc0>)
 8001092:	6818      	ldr	r0, [r3, #0]
 8001094:	4b2d      	ldr	r3, [pc, #180]	@ (800114c <JOYSTICK_Process+0xc4>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f107 011f 	add.w	r1, r7, #31
 800109c:	2201      	movs	r2, #1
 800109e:	f004 ff1d 	bl	8005edc <HAL_UART_Receive>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d149      	bne.n	800113c <JOYSTICK_Process+0xb4>
            if (c == '\n') {
 80010a8:	7ffb      	ldrb	r3, [r7, #31]
 80010aa:	2b0a      	cmp	r3, #10
 80010ac:	d137      	bne.n	800111e <JOYSTICK_Process+0x96>
                // Process complete message
                _data_buffer[_buf_index] = '\0';
 80010ae:	4b28      	ldr	r3, [pc, #160]	@ (8001150 <JOYSTICK_Process+0xc8>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	461a      	mov	r2, r3
 80010b4:	4b27      	ldr	r3, [pc, #156]	@ (8001154 <JOYSTICK_Process+0xcc>)
 80010b6:	2100      	movs	r1, #0
 80010b8:	5499      	strb	r1, [r3, r2]

                // Temporary variables for parsing
                uint16_t dpad, buttons, misc;
                int32_t ax, ay, rax, ray, brake, throttle;

                sscanf(_data_buffer,
 80010ba:	f107 011a 	add.w	r1, r7, #26
 80010be:	f107 021c 	add.w	r2, r7, #28
 80010c2:	f107 0318 	add.w	r3, r7, #24
 80010c6:	9306      	str	r3, [sp, #24]
 80010c8:	463b      	mov	r3, r7
 80010ca:	9305      	str	r3, [sp, #20]
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	9304      	str	r3, [sp, #16]
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	9303      	str	r3, [sp, #12]
 80010d6:	f107 030c 	add.w	r3, r7, #12
 80010da:	9302      	str	r3, [sp, #8]
 80010dc:	f107 0310 	add.w	r3, r7, #16
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	460b      	mov	r3, r1
 80010ea:	491b      	ldr	r1, [pc, #108]	@ (8001158 <JOYSTICK_Process+0xd0>)
 80010ec:	4819      	ldr	r0, [pc, #100]	@ (8001154 <JOYSTICK_Process+0xcc>)
 80010ee:	f006 fc67 	bl	80079c0 <siscanf>
                       "dpad: 0x%04hx, buttons: 0x%04hx, axis L: %ld, %ld, axis R: %ld, %ld, brake: %ld, throttle: %ld, misc: 0x%04hx",
                       &dpad, &buttons, &ax, &ay, &rax, &ray, &brake, &throttle, &misc);

                // Update data structure
                _current_data.axisX = ax;
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	4a19      	ldr	r2, [pc, #100]	@ (800115c <JOYSTICK_Process+0xd4>)
 80010f6:	6013      	str	r3, [r2, #0]
                _current_data.axisY = ay;
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	4a18      	ldr	r2, [pc, #96]	@ (800115c <JOYSTICK_Process+0xd4>)
 80010fc:	6053      	str	r3, [r2, #4]
                _current_data.axisRX = rax;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	4a16      	ldr	r2, [pc, #88]	@ (800115c <JOYSTICK_Process+0xd4>)
 8001102:	6093      	str	r3, [r2, #8]
                _new_data_available = true;
 8001104:	4b16      	ldr	r3, [pc, #88]	@ (8001160 <JOYSTICK_Process+0xd8>)
 8001106:	2201      	movs	r2, #1
 8001108:	701a      	strb	r2, [r3, #0]

                // Reset buffer
                memset(_data_buffer, 0, sizeof(_data_buffer));
 800110a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800110e:	2100      	movs	r1, #0
 8001110:	4810      	ldr	r0, [pc, #64]	@ (8001154 <JOYSTICK_Process+0xcc>)
 8001112:	f007 fc8f 	bl	8008a34 <memset>
                _buf_index = 0;
 8001116:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <JOYSTICK_Process+0xc8>)
 8001118:	2200      	movs	r2, #0
 800111a:	801a      	strh	r2, [r3, #0]
                break;
 800111c:	e00f      	b.n	800113e <JOYSTICK_Process+0xb6>
            }
            _data_buffer[_buf_index++] = c;
 800111e:	4b0c      	ldr	r3, [pc, #48]	@ (8001150 <JOYSTICK_Process+0xc8>)
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	1c5a      	adds	r2, r3, #1
 8001124:	b291      	uxth	r1, r2
 8001126:	4a0a      	ldr	r2, [pc, #40]	@ (8001150 <JOYSTICK_Process+0xc8>)
 8001128:	8011      	strh	r1, [r2, #0]
 800112a:	461a      	mov	r2, r3
 800112c:	7ff9      	ldrb	r1, [r7, #31]
 800112e:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <JOYSTICK_Process+0xcc>)
 8001130:	5499      	strb	r1, [r3, r2]
    while (_buf_index < sizeof(_data_buffer) - 1) {
 8001132:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <JOYSTICK_Process+0xc8>)
 8001134:	881b      	ldrh	r3, [r3, #0]
 8001136:	2bfe      	cmp	r3, #254	@ 0xfe
 8001138:	d9aa      	bls.n	8001090 <JOYSTICK_Process+0x8>
        } else {
            // Timeout occurred
            break;
        }
    }
}
 800113a:	e000      	b.n	800113e <JOYSTICK_Process+0xb6>
            break;
 800113c:	bf00      	nop
}
 800113e:	bf00      	nop
 8001140:	3720      	adds	r7, #32
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000208 	.word	0x20000208
 800114c:	20000000 	.word	0x20000000
 8001150:	2000030c 	.word	0x2000030c
 8001154:	2000020c 	.word	0x2000020c
 8001158:	0800bd78 	.word	0x0800bd78
 800115c:	20000310 	.word	0x20000310
 8001160:	20000320 	.word	0x20000320

08001164 <JOYSTICK_NewDataAvailable>:

bool JOYSTICK_NewDataAvailable(void) {
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
    return _new_data_available;
 8001168:	4b03      	ldr	r3, [pc, #12]	@ (8001178 <JOYSTICK_NewDataAvailable+0x14>)
 800116a:	781b      	ldrb	r3, [r3, #0]
}
 800116c:	4618      	mov	r0, r3
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	20000320 	.word	0x20000320

0800117c <JOYSTICK_GetData>:

JoystickData JOYSTICK_GetData(void) {
 800117c:	b490      	push	{r4, r7}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
    _new_data_available = false;
 8001184:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <JOYSTICK_GetData+0x28>)
 8001186:	2200      	movs	r2, #0
 8001188:	701a      	strb	r2, [r3, #0]
    return _current_data;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a06      	ldr	r2, [pc, #24]	@ (80011a8 <JOYSTICK_GetData+0x2c>)
 800118e:	461c      	mov	r4, r3
 8001190:	4613      	mov	r3, r2
 8001192:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001194:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bc90      	pop	{r4, r7}
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	20000320 	.word	0x20000320
 80011a8:	20000310 	.word	0x20000310

080011ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b0ce      	sub	sp, #312	@ 0x138
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  SwerveModule moduleRF = {	// Configuration moduleRF
 80011b2:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80011b6:	2248      	movs	r2, #72	@ 0x48
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f007 fc3a 	bl	8008a34 <memset>
 80011c0:	4bd3      	ldr	r3, [pc, #844]	@ (8001510 <main+0x364>)
 80011c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80011c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ca:	f8a7 30ec 	strh.w	r3, [r7, #236]	@ 0xec
 80011ce:	4bd1      	ldr	r3, [pc, #836]	@ (8001514 <main+0x368>)
 80011d0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80011d4:	4bd0      	ldr	r3, [pc, #832]	@ (8001518 <main+0x36c>)
 80011d6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80011da:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80011de:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80011e2:	4bce      	ldr	r3, [pc, #824]	@ (800151c <main+0x370>)
 80011e4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80011e8:	4bcd      	ldr	r3, [pc, #820]	@ (8001520 <main+0x374>)
 80011ea:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80011ee:	4bcd      	ldr	r3, [pc, #820]	@ (8001524 <main+0x378>)
 80011f0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80011f4:	4bca      	ldr	r3, [pc, #808]	@ (8001520 <main+0x374>)
 80011f6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80011fa:	23c7      	movs	r3, #199	@ 0xc7
 80011fc:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
 8001200:	4bc9      	ldr	r3, [pc, #804]	@ (8001528 <main+0x37c>)
 8001202:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001206:	f240 4355 	movw	r3, #1109	@ 0x455
 800120a:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
 800120e:	f240 737a 	movw	r3, #1914	@ 0x77a
 8001212:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
 8001216:	f240 434b 	movw	r3, #1099	@ 0x44b
 800121a:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
 800121e:	4bc3      	ldr	r3, [pc, #780]	@ (800152c <main+0x380>)
 8001220:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	      .arming_pulse = 1100-1
	  },
	  .counts_per_degree = 2000.0f / 360.0f  // Adjust based on encoder
  };

  SwerveModule moduleLF = {	// Configuration moduleRF
 8001224:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001228:	2248      	movs	r2, #72	@ 0x48
 800122a:	2100      	movs	r1, #0
 800122c:	4618      	mov	r0, r3
 800122e:	f007 fc01 	bl	8008a34 <memset>
 8001232:	4bb7      	ldr	r3, [pc, #732]	@ (8001510 <main+0x364>)
 8001234:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001238:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800123c:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
 8001240:	4bb4      	ldr	r3, [pc, #720]	@ (8001514 <main+0x368>)
 8001242:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001246:	2304      	movs	r3, #4
 8001248:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800124c:	4bb8      	ldr	r3, [pc, #736]	@ (8001530 <main+0x384>)
 800124e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001252:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001256:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800125a:	4bb0      	ldr	r3, [pc, #704]	@ (800151c <main+0x370>)
 800125c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001260:	4baf      	ldr	r3, [pc, #700]	@ (8001520 <main+0x374>)
 8001262:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001266:	4baf      	ldr	r3, [pc, #700]	@ (8001524 <main+0x378>)
 8001268:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800126c:	4bac      	ldr	r3, [pc, #688]	@ (8001520 <main+0x374>)
 800126e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001272:	23c7      	movs	r3, #199	@ 0xc7
 8001274:	f8a7 30d0 	strh.w	r3, [r7, #208]	@ 0xd0
 8001278:	4bab      	ldr	r3, [pc, #684]	@ (8001528 <main+0x37c>)
 800127a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800127e:	2304      	movs	r3, #4
 8001280:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001284:	f240 4355 	movw	r3, #1109	@ 0x455
 8001288:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
 800128c:	f240 737a 	movw	r3, #1914	@ 0x77a
 8001290:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
 8001294:	f240 434b 	movw	r3, #1099	@ 0x44b
 8001298:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0
 800129c:	4ba3      	ldr	r3, [pc, #652]	@ (800152c <main+0x380>)
 800129e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	      .arming_pulse = 1100-1
	  },
	  .counts_per_degree = 2000.0f / 360.0f  // Adjust based on encoder
  };

  SwerveModule moduleRB = {	// Configuration moduleRF
 80012a2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80012a6:	2248      	movs	r2, #72	@ 0x48
 80012a8:	2100      	movs	r1, #0
 80012aa:	4618      	mov	r0, r3
 80012ac:	f007 fbc2 	bl	8008a34 <memset>
 80012b0:	4b97      	ldr	r3, [pc, #604]	@ (8001510 <main+0x364>)
 80012b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80012b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012b8:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80012bc:	4b95      	ldr	r3, [pc, #596]	@ (8001514 <main+0x368>)
 80012be:	663b      	str	r3, [r7, #96]	@ 0x60
 80012c0:	2308      	movs	r3, #8
 80012c2:	667b      	str	r3, [r7, #100]	@ 0x64
 80012c4:	4b9b      	ldr	r3, [pc, #620]	@ (8001534 <main+0x388>)
 80012c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80012c8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80012cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80012ce:	4b93      	ldr	r3, [pc, #588]	@ (800151c <main+0x370>)
 80012d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80012d2:	4b93      	ldr	r3, [pc, #588]	@ (8001520 <main+0x374>)
 80012d4:	677b      	str	r3, [r7, #116]	@ 0x74
 80012d6:	4b93      	ldr	r3, [pc, #588]	@ (8001524 <main+0x378>)
 80012d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80012da:	4b91      	ldr	r3, [pc, #580]	@ (8001520 <main+0x374>)
 80012dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80012de:	23c7      	movs	r3, #199	@ 0xc7
 80012e0:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 80012e4:	4b90      	ldr	r3, [pc, #576]	@ (8001528 <main+0x37c>)
 80012e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80012ea:	2308      	movs	r3, #8
 80012ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80012f0:	f240 4355 	movw	r3, #1109	@ 0x455
 80012f4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80012f8:	f240 737a 	movw	r3, #1914	@ 0x77a
 80012fc:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
 8001300:	f240 434b 	movw	r3, #1099	@ 0x44b
 8001304:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
 8001308:	4b88      	ldr	r3, [pc, #544]	@ (800152c <main+0x380>)
 800130a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	      .arming_pulse = 1100-1
	  },
	  .counts_per_degree = 2000.0f / 360.0f  // Adjust based on encoder
  };

  SwerveModule moduleLB = {	// Configuration moduleRF
 800130e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001312:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001316:	4618      	mov	r0, r3
 8001318:	2348      	movs	r3, #72	@ 0x48
 800131a:	461a      	mov	r2, r3
 800131c:	2100      	movs	r1, #0
 800131e:	f007 fb89 	bl	8008a34 <memset>
 8001322:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001326:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800132a:	4a79      	ldr	r2, [pc, #484]	@ (8001510 <main+0x364>)
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001332:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001336:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800133a:	809a      	strh	r2, [r3, #4]
 800133c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001340:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001344:	4a73      	ldr	r2, [pc, #460]	@ (8001514 <main+0x368>)
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800134c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001350:	220c      	movs	r2, #12
 8001352:	60da      	str	r2, [r3, #12]
 8001354:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001358:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800135c:	4a76      	ldr	r2, [pc, #472]	@ (8001538 <main+0x38c>)
 800135e:	611a      	str	r2, [r3, #16]
 8001360:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001364:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001368:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800136c:	615a      	str	r2, [r3, #20]
 800136e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001372:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001376:	4a69      	ldr	r2, [pc, #420]	@ (800151c <main+0x370>)
 8001378:	619a      	str	r2, [r3, #24]
 800137a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800137e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001382:	4a67      	ldr	r2, [pc, #412]	@ (8001520 <main+0x374>)
 8001384:	61da      	str	r2, [r3, #28]
 8001386:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800138a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800138e:	4a65      	ldr	r2, [pc, #404]	@ (8001524 <main+0x378>)
 8001390:	621a      	str	r2, [r3, #32]
 8001392:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001396:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800139a:	4a61      	ldr	r2, [pc, #388]	@ (8001520 <main+0x374>)
 800139c:	625a      	str	r2, [r3, #36]	@ 0x24
 800139e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013a2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013a6:	22c7      	movs	r2, #199	@ 0xc7
 80013a8:	861a      	strh	r2, [r3, #48]	@ 0x30
 80013aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013ae:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013b2:	4a5d      	ldr	r2, [pc, #372]	@ (8001528 <main+0x37c>)
 80013b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80013b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013be:	220c      	movs	r2, #12
 80013c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80013c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013c6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013ca:	f240 4255 	movw	r2, #1109	@ 0x455
 80013ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
 80013d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013d4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013d8:	f240 727a 	movw	r2, #1914	@ 0x77a
 80013dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80013de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013e6:	f240 424b 	movw	r2, #1099	@ 0x44b
 80013ea:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 80013ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013f6:	4a4d      	ldr	r2, [pc, #308]	@ (800152c <main+0x380>)
 80013f8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013fa:	f001 fdb9 	bl	8002f70 <HAL_Init>

  /* USER CODE BEGIN Init */
  JOYSTICK_Init(&huart3);  // Pass your UART handle
 80013fe:	484f      	ldr	r0, [pc, #316]	@ (800153c <main+0x390>)
 8001400:	f7ff fe18 	bl	8001034 <JOYSTICK_Init>
  JOYSTICK_SetTimeout(50); // Optional: Set custom timeout
 8001404:	2032      	movs	r0, #50	@ 0x32
 8001406:	f7ff fe2f 	bl	8001068 <JOYSTICK_SetTimeout>
	// Initialization
  SM_Init(&moduleRF);
 800140a:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 800140e:	4618      	mov	r0, r3
 8001410:	f000 ffdc 	bl	80023cc <SM_Init>
  SM_Init(&moduleLF);
 8001414:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001418:	4618      	mov	r0, r3
 800141a:	f000 ffd7 	bl	80023cc <SM_Init>
  SM_Init(&moduleRB);
 800141e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001422:	4618      	mov	r0, r3
 8001424:	f000 ffd2 	bl	80023cc <SM_Init>
  SM_Init(&moduleLB);
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	4618      	mov	r0, r3
 800142e:	f000 ffcd 	bl	80023cc <SM_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001432:	f000 f9af 	bl	8001794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001436:	f000 fd0f 	bl	8001e58 <MX_GPIO_Init>
  MX_TIM1_Init();
 800143a:	f000 f9f7 	bl	800182c <MX_TIM1_Init>
  MX_TIM2_Init();
 800143e:	f000 fac9 	bl	80019d4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001442:	f000 fbb5 	bl	8001bb0 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001446:	f000 fb5d 	bl	8001b04 <MX_TIM3_Init>
  MX_TIM5_Init();
 800144a:	f000 fc07 	bl	8001c5c <MX_TIM5_Init>
  MX_TIM8_Init();
 800144e:	f000 fc5b 	bl	8001d08 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 8001452:	f000 fcb3 	bl	8001dbc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8001456:	2000      	movs	r0, #0
 8001458:	f001 fbd6 	bl	8002c08 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 800145c:	2101      	movs	r1, #1
 800145e:	2000      	movs	r0, #0
 8001460:	f001 fc34 	bl	8002ccc <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8001464:	4b36      	ldr	r3, [pc, #216]	@ (8001540 <main+0x394>)
 8001466:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800146a:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 800146c:	4b34      	ldr	r3, [pc, #208]	@ (8001540 <main+0x394>)
 800146e:	2200      	movs	r2, #0
 8001470:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8001472:	4b33      	ldr	r3, [pc, #204]	@ (8001540 <main+0x394>)
 8001474:	2200      	movs	r2, #0
 8001476:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8001478:	4b31      	ldr	r3, [pc, #196]	@ (8001540 <main+0x394>)
 800147a:	2200      	movs	r2, #0
 800147c:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 800147e:	4b30      	ldr	r3, [pc, #192]	@ (8001540 <main+0x394>)
 8001480:	2200      	movs	r2, #0
 8001482:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8001484:	492e      	ldr	r1, [pc, #184]	@ (8001540 <main+0x394>)
 8001486:	2000      	movs	r0, #0
 8001488:	f001 fca0 	bl	8002dcc <BSP_COM_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <main+0x2ea>
  {
    Error_Handler();
 8001492:	f000 fd4d 	bl	8001f30 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Swerve Drive Robot Initialized\n");
 8001496:	482b      	ldr	r0, [pc, #172]	@ (8001544 <main+0x398>)
 8001498:	f007 fab2 	bl	8008a00 <puts>
  /* -- Sample board code to switch on led ---- */
  BSP_LED_On(LED_GREEN);
 800149c:	2000      	movs	r0, #0
 800149e:	f001 fbe9 	bl	8002c74 <BSP_LED_On>

  SM_CalibrateESC(&moduleRF.driving);
 80014a2:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80014a6:	3334      	adds	r3, #52	@ 0x34
 80014a8:	4618      	mov	r0, r3
 80014aa:	f001 f8ad 	bl	8002608 <SM_CalibrateESC>
  SM_CalibrateESC(&moduleLF.driving);
 80014ae:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80014b2:	3334      	adds	r3, #52	@ 0x34
 80014b4:	4618      	mov	r0, r3
 80014b6:	f001 f8a7 	bl	8002608 <SM_CalibrateESC>
  SM_CalibrateESC(&moduleRB.driving);
 80014ba:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80014be:	3334      	adds	r3, #52	@ 0x34
 80014c0:	4618      	mov	r0, r3
 80014c2:	f001 f8a1 	bl	8002608 <SM_CalibrateESC>
  SM_CalibrateESC(&moduleLB.driving);
 80014c6:	f107 0310 	add.w	r3, r7, #16
 80014ca:	3334      	adds	r3, #52	@ 0x34
 80014cc:	4618      	mov	r0, r3
 80014ce:	f001 f89b 	bl	8002608 <SM_CalibrateESC>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 80014d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001548 <main+0x39c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d105      	bne.n	80014e6 <main+0x33a>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 80014da:	4b1b      	ldr	r3, [pc, #108]	@ (8001548 <main+0x39c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle led ---- */
      BSP_LED_Toggle(LED_GREEN);
 80014e0:	2000      	movs	r0, #0
 80014e2:	f001 fbdd 	bl	8002ca0 <BSP_LED_Toggle>
      /* ..... Perform your action ..... */
    }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    JOYSTICK_Process();
 80014e6:	f7ff fdcf 	bl	8001088 <JOYSTICK_Process>

    if (JOYSTICK_NewDataAvailable()) {
 80014ea:	f7ff fe3b 	bl	8001164 <JOYSTICK_NewDataAvailable>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	f000 809f 	beq.w	8001634 <main+0x488>
    	JoystickData data = JOYSTICK_GetData();
 80014f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014fa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff fe3c 	bl	800117c <JOYSTICK_GetData>
    	lastJoystickUpdate = HAL_GetTick();  // Reset timeout timer
 8001504:	f001 fd98 	bl	8003038 <HAL_GetTick>
 8001508:	4603      	mov	r3, r0
 800150a:	4a10      	ldr	r2, [pc, #64]	@ (800154c <main+0x3a0>)
 800150c:	6013      	str	r3, [r2, #0]
 800150e:	e01f      	b.n	8001550 <main+0x3a4>
 8001510:	48000400 	.word	0x48000400
 8001514:	20000338 	.word	0x20000338
 8001518:	200003d0 	.word	0x200003d0
 800151c:	3dcccccd 	.word	0x3dcccccd
 8001520:	3c23d70a 	.word	0x3c23d70a
 8001524:	43fa0000 	.word	0x43fa0000
 8001528:	20000384 	.word	0x20000384
 800152c:	40b1c71c 	.word	0x40b1c71c
 8001530:	2000041c 	.word	0x2000041c
 8001534:	20000468 	.word	0x20000468
 8001538:	200004b4 	.word	0x200004b4
 800153c:	20000500 	.word	0x20000500
 8001540:	20000324 	.word	0x20000324
 8001544:	0800bde8 	.word	0x0800bde8
 8001548:	20000334 	.word	0x20000334
 800154c:	200005a0 	.word	0x200005a0


#ifdef DEBUG_PRINT
        printf("X: %ld, Y: %ld, RX: %ld\n", data.axisX, data.axisY, data.axisRX);
 8001550:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001554:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001558:	6819      	ldr	r1, [r3, #0]
 800155a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800155e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001562:	685a      	ldr	r2, [r3, #4]
 8001564:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001568:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	487b      	ldr	r0, [pc, #492]	@ (800175c <main+0x5b0>)
 8001570:	f007 f9de 	bl	8008930 <iprintf>
#endif

        xSpeed = (float)data.axisX / 512.0f;
 8001574:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001578:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	ee07 3a90 	vmov	s15, r3
 8001582:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001586:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8001760 <main+0x5b4>
 800158a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800158e:	4b75      	ldr	r3, [pc, #468]	@ (8001764 <main+0x5b8>)
 8001590:	edc3 7a00 	vstr	s15, [r3]
        ySpeed = (float)data.axisY / -512.0f;
 8001594:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001598:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	ee07 3a90 	vmov	s15, r3
 80015a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015a6:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8001768 <main+0x5bc>
 80015aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ae:	4b6f      	ldr	r3, [pc, #444]	@ (800176c <main+0x5c0>)
 80015b0:	edc3 7a00 	vstr	s15, [r3]
        rot = (float)data.axisRX / 512.0f;
 80015b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80015b8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	ee07 3a90 	vmov	s15, r3
 80015c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015c6:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8001760 <main+0x5b4>
 80015ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ce:	4b68      	ldr	r3, [pc, #416]	@ (8001770 <main+0x5c4>)
 80015d0:	edc3 7a00 	vstr	s15, [r3]

        // Apply deadzone
        if (fabsf(xSpeed) < DEADZONE) xSpeed = 0.0f;
 80015d4:	4b63      	ldr	r3, [pc, #396]	@ (8001764 <main+0x5b8>)
 80015d6:	edd3 7a00 	vldr	s15, [r3]
 80015da:	eef0 7ae7 	vabs.f32	s15, s15
 80015de:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001774 <main+0x5c8>
 80015e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ea:	d503      	bpl.n	80015f4 <main+0x448>
 80015ec:	4b5d      	ldr	r3, [pc, #372]	@ (8001764 <main+0x5b8>)
 80015ee:	f04f 0200 	mov.w	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
        if (fabsf(ySpeed) < DEADZONE) ySpeed = 0.0f;
 80015f4:	4b5d      	ldr	r3, [pc, #372]	@ (800176c <main+0x5c0>)
 80015f6:	edd3 7a00 	vldr	s15, [r3]
 80015fa:	eef0 7ae7 	vabs.f32	s15, s15
 80015fe:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001774 <main+0x5c8>
 8001602:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160a:	d503      	bpl.n	8001614 <main+0x468>
 800160c:	4b57      	ldr	r3, [pc, #348]	@ (800176c <main+0x5c0>)
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
        if (fabsf(rot) < DEADZONE) rot = 0.0f;
 8001614:	4b56      	ldr	r3, [pc, #344]	@ (8001770 <main+0x5c4>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	eef0 7ae7 	vabs.f32	s15, s15
 800161e:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001774 <main+0x5c8>
 8001622:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162a:	d503      	bpl.n	8001634 <main+0x488>
 800162c:	4b50      	ldr	r3, [pc, #320]	@ (8001770 <main+0x5c4>)
 800162e:	f04f 0200 	mov.w	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
//        ySpeed += fminf(fmaxf(newYSpeed - ySpeed, -MAX_CHANGE_RATE), MAX_CHANGE_RATE);
//        rot += fminf(fmaxf(newRot - rot, -MAX_CHANGE_RATE), MAX_CHANGE_RATE);
    }

    // If no joystick data received for TIMEOUT_MS, stop the motors
    if (HAL_GetTick() - lastJoystickUpdate > TIMEOUT_MS) {
 8001634:	f001 fd00 	bl	8003038 <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	4b4f      	ldr	r3, [pc, #316]	@ (8001778 <main+0x5cc>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001644:	d90b      	bls.n	800165e <main+0x4b2>
        xSpeed = 0.0f;
 8001646:	4b47      	ldr	r3, [pc, #284]	@ (8001764 <main+0x5b8>)
 8001648:	f04f 0200 	mov.w	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
        ySpeed = 0.0f;
 800164e:	4b47      	ldr	r3, [pc, #284]	@ (800176c <main+0x5c0>)
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
        rot = 0.0f;
 8001656:	4b46      	ldr	r3, [pc, #280]	@ (8001770 <main+0x5c4>)
 8001658:	f04f 0200 	mov.w	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
    }

#ifdef TEST
		float target_angle = 45.0f;  // From kinematics
 800165e:	4b47      	ldr	r3, [pc, #284]	@ (800177c <main+0x5d0>)
 8001660:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
		float target_speed = 0.35;
 8001664:	4b46      	ldr	r3, [pc, #280]	@ (8001780 <main+0x5d4>)
 8001666:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

		SM_UpdateSteering(&moduleRF, target_angle);
 800166a:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 800166e:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 8001672:	4618      	mov	r0, r3
 8001674:	f000 fed0 	bl	8002418 <SM_UpdateSteering>
		SM_UpdateDriving(&moduleRF, target_speed);
 8001678:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 800167c:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 8001680:	4618      	mov	r0, r3
 8001682:	f000 feef 	bl	8002464 <SM_UpdateDriving>

		SM_UpdateSteering(&moduleLF, target_angle);
 8001686:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800168a:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 800168e:	4618      	mov	r0, r3
 8001690:	f000 fec2 	bl	8002418 <SM_UpdateSteering>
		SM_UpdateDriving(&moduleLF, target_speed);
 8001694:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001698:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 800169c:	4618      	mov	r0, r3
 800169e:	f000 fee1 	bl	8002464 <SM_UpdateDriving>

		SM_UpdateSteering(&moduleRB, target_angle);
 80016a2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80016a6:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 80016aa:	4618      	mov	r0, r3
 80016ac:	f000 feb4 	bl	8002418 <SM_UpdateSteering>
		SM_UpdateDriving(&moduleRB, target_speed);
 80016b0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80016b4:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 fed3 	bl	8002464 <SM_UpdateDriving>

		SM_UpdateSteering(&moduleLB, target_angle);
 80016be:	f107 0310 	add.w	r3, r7, #16
 80016c2:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 fea6 	bl	8002418 <SM_UpdateSteering>
		SM_UpdateDriving(&moduleLB, target_speed);
 80016cc:	f107 0310 	add.w	r3, r7, #16
 80016d0:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 80016d4:	4618      	mov	r0, r3
 80016d6:	f000 fec5 	bl	8002464 <SM_UpdateDriving>

		if(SM_SteeringAtTarget(&moduleRF, target_angle, 1.0f)) {
 80016da:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80016de:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80016e2:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 ff6a 	bl	80025c0 <SM_SteeringAtTarget>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d002      	beq.n	80016f8 <main+0x54c>
			// Reached target angle
			printf("Reached target angle moduleRF");
 80016f2:	4824      	ldr	r0, [pc, #144]	@ (8001784 <main+0x5d8>)
 80016f4:	f007 f91c 	bl	8008930 <iprintf>
		}

		if(SM_SteeringAtTarget(&moduleLF, target_angle, 1.0f)) {
 80016f8:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80016fc:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001700:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 8001704:	4618      	mov	r0, r3
 8001706:	f000 ff5b 	bl	80025c0 <SM_SteeringAtTarget>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d002      	beq.n	8001716 <main+0x56a>
			// Reached target angle
			printf("Reached target angle moduleLF");
 8001710:	481d      	ldr	r0, [pc, #116]	@ (8001788 <main+0x5dc>)
 8001712:	f007 f90d 	bl	8008930 <iprintf>
		}

		if(SM_SteeringAtTarget(&moduleRB, target_angle, 1.0f)) {
 8001716:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800171a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800171e:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 8001722:	4618      	mov	r0, r3
 8001724:	f000 ff4c 	bl	80025c0 <SM_SteeringAtTarget>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d002      	beq.n	8001734 <main+0x588>
			// Reached target angle
			printf("Reached target angle moduleRB");
 800172e:	4817      	ldr	r0, [pc, #92]	@ (800178c <main+0x5e0>)
 8001730:	f007 f8fe 	bl	8008930 <iprintf>
		}

		if(SM_SteeringAtTarget(&moduleLB, target_angle, 1.0f)) {
 8001734:	f107 0310 	add.w	r3, r7, #16
 8001738:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800173c:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 8001740:	4618      	mov	r0, r3
 8001742:	f000 ff3d 	bl	80025c0 <SM_SteeringAtTarget>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <main+0x5a6>
			// Reached target angle
			printf("Reached target angle moduleLB");
 800174c:	4810      	ldr	r0, [pc, #64]	@ (8001790 <main+0x5e4>)
 800174e:	f007 f8ef 	bl	8008930 <iprintf>
		}

		HAL_Delay(10);
 8001752:	200a      	movs	r0, #10
 8001754:	f001 fc7c 	bl	8003050 <HAL_Delay>
  {
 8001758:	e6bb      	b.n	80014d2 <main+0x326>
 800175a:	bf00      	nop
 800175c:	0800be08 	.word	0x0800be08
 8001760:	44000000 	.word	0x44000000
 8001764:	20000594 	.word	0x20000594
 8001768:	c4000000 	.word	0xc4000000
 800176c:	20000598 	.word	0x20000598
 8001770:	2000059c 	.word	0x2000059c
 8001774:	3dcccccd 	.word	0x3dcccccd
 8001778:	200005a0 	.word	0x200005a0
 800177c:	42340000 	.word	0x42340000
 8001780:	3eb33333 	.word	0x3eb33333
 8001784:	0800be24 	.word	0x0800be24
 8001788:	0800be44 	.word	0x0800be44
 800178c:	0800be64 	.word	0x0800be64
 8001790:	0800be84 	.word	0x0800be84

08001794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b094      	sub	sp, #80	@ 0x50
 8001798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800179a:	f107 0318 	add.w	r3, r7, #24
 800179e:	2238      	movs	r2, #56	@ 0x38
 80017a0:	2100      	movs	r1, #0
 80017a2:	4618      	mov	r0, r3
 80017a4:	f007 f946 	bl	8008a34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
 80017b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80017b6:	2000      	movs	r0, #0
 80017b8:	f001 ff90 	bl	80036dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017bc:	2302      	movs	r3, #2
 80017be:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017c6:	2340      	movs	r3, #64	@ 0x40
 80017c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ca:	2302      	movs	r3, #2
 80017cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017ce:	2302      	movs	r3, #2
 80017d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80017d2:	2304      	movs	r3, #4
 80017d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017d6:	2355      	movs	r3, #85	@ 0x55
 80017d8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017da:	2302      	movs	r3, #2
 80017dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017de:	2302      	movs	r3, #2
 80017e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017e2:	2302      	movs	r3, #2
 80017e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e6:	f107 0318 	add.w	r3, r7, #24
 80017ea:	4618      	mov	r0, r3
 80017ec:	f002 f82a 	bl	8003844 <HAL_RCC_OscConfig>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80017f6:	f000 fb9b 	bl	8001f30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017fa:	230f      	movs	r3, #15
 80017fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017fe:	2303      	movs	r3, #3
 8001800:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001806:	2300      	movs	r3, #0
 8001808:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800180e:	1d3b      	adds	r3, r7, #4
 8001810:	2104      	movs	r1, #4
 8001812:	4618      	mov	r0, r3
 8001814:	f002 fb28 	bl	8003e68 <HAL_RCC_ClockConfig>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800181e:	f000 fb87 	bl	8001f30 <Error_Handler>
  }
}
 8001822:	bf00      	nop
 8001824:	3750      	adds	r7, #80	@ 0x50
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
	...

0800182c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b09c      	sub	sp, #112	@ 0x70
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001832:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001840:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800184c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	60da      	str	r2, [r3, #12]
 800185a:	611a      	str	r2, [r3, #16]
 800185c:	615a      	str	r2, [r3, #20]
 800185e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001860:	1d3b      	adds	r3, r7, #4
 8001862:	2234      	movs	r2, #52	@ 0x34
 8001864:	2100      	movs	r1, #0
 8001866:	4618      	mov	r0, r3
 8001868:	f007 f8e4 	bl	8008a34 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800186c:	4b57      	ldr	r3, [pc, #348]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 800186e:	4a58      	ldr	r2, [pc, #352]	@ (80019d0 <MX_TIM1_Init+0x1a4>)
 8001870:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 170-1;
 8001872:	4b56      	ldr	r3, [pc, #344]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 8001874:	22a9      	movs	r2, #169	@ 0xa9
 8001876:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001878:	4b54      	ldr	r3, [pc, #336]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 199;
 800187e:	4b53      	ldr	r3, [pc, #332]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 8001880:	22c7      	movs	r2, #199	@ 0xc7
 8001882:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001884:	4b51      	ldr	r3, [pc, #324]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 8001886:	2200      	movs	r2, #0
 8001888:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800188a:	4b50      	ldr	r3, [pc, #320]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 800188c:	2200      	movs	r2, #0
 800188e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001890:	4b4e      	ldr	r3, [pc, #312]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 8001892:	2200      	movs	r2, #0
 8001894:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001896:	484d      	ldr	r0, [pc, #308]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 8001898:	f002 ff50 	bl	800473c <HAL_TIM_Base_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80018a2:	f000 fb45 	bl	8001f30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018aa:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018ac:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80018b0:	4619      	mov	r1, r3
 80018b2:	4846      	ldr	r0, [pc, #280]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 80018b4:	f003 fb54 	bl	8004f60 <HAL_TIM_ConfigClockSource>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80018be:	f000 fb37 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018c2:	4842      	ldr	r0, [pc, #264]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 80018c4:	f002 ff91 	bl	80047ea <HAL_TIM_PWM_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80018ce:	f000 fb2f 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d2:	2300      	movs	r3, #0
 80018d4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018da:	2300      	movs	r3, #0
 80018dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018de:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018e2:	4619      	mov	r1, r3
 80018e4:	4839      	ldr	r0, [pc, #228]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 80018e6:	f004 f8f1 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80018f0:	f000 fb1e 	bl	8001f30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018f4:	2360      	movs	r3, #96	@ 0x60
 80018f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018fc:	2300      	movs	r3, #0
 80018fe:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001900:	2300      	movs	r3, #0
 8001902:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001904:	2300      	movs	r3, #0
 8001906:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001908:	2300      	movs	r3, #0
 800190a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800190c:	2300      	movs	r3, #0
 800190e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001910:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001914:	2200      	movs	r2, #0
 8001916:	4619      	mov	r1, r3
 8001918:	482c      	ldr	r0, [pc, #176]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 800191a:	f003 fa0d 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8001924:	f000 fb04 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001928:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800192c:	2204      	movs	r2, #4
 800192e:	4619      	mov	r1, r3
 8001930:	4826      	ldr	r0, [pc, #152]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 8001932:	f003 fa01 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 800193c:	f000 faf8 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001940:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001944:	2208      	movs	r2, #8
 8001946:	4619      	mov	r1, r3
 8001948:	4820      	ldr	r0, [pc, #128]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 800194a:	f003 f9f5 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001954:	f000 faec 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001958:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800195c:	220c      	movs	r2, #12
 800195e:	4619      	mov	r1, r3
 8001960:	481a      	ldr	r0, [pc, #104]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 8001962:	f003 f9e9 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 800196c:	f000 fae0 	bl	8001f30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001970:	2300      	movs	r3, #0
 8001972:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001974:	2300      	movs	r3, #0
 8001976:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001978:	2300      	movs	r3, #0
 800197a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800197c:	2300      	movs	r3, #0
 800197e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001980:	2300      	movs	r3, #0
 8001982:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001984:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001988:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800198e:	2300      	movs	r3, #0
 8001990:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001992:	2300      	movs	r3, #0
 8001994:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001996:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800199a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800199c:	2300      	movs	r3, #0
 800199e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80019a0:	2300      	movs	r3, #0
 80019a2:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019a4:	2300      	movs	r3, #0
 80019a6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019a8:	1d3b      	adds	r3, r7, #4
 80019aa:	4619      	mov	r1, r3
 80019ac:	4807      	ldr	r0, [pc, #28]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 80019ae:	f004 f923 	bl	8005bf8 <HAL_TIMEx_ConfigBreakDeadTime>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM1_Init+0x190>
  {
    Error_Handler();
 80019b8:	f000 faba 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019bc:	4803      	ldr	r0, [pc, #12]	@ (80019cc <MX_TIM1_Init+0x1a0>)
 80019be:	f000 fc09 	bl	80021d4 <HAL_TIM_MspPostInit>

}
 80019c2:	bf00      	nop
 80019c4:	3770      	adds	r7, #112	@ 0x70
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000338 	.word	0x20000338
 80019d0:	40012c00 	.word	0x40012c00

080019d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08e      	sub	sp, #56	@ 0x38
 80019d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	609a      	str	r2, [r3, #8]
 80019e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019e8:	f107 031c 	add.w	r3, r7, #28
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019f4:	463b      	mov	r3, r7
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	609a      	str	r2, [r3, #8]
 80019fe:	60da      	str	r2, [r3, #12]
 8001a00:	611a      	str	r2, [r3, #16]
 8001a02:	615a      	str	r2, [r3, #20]
 8001a04:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a06:	4b3e      	ldr	r3, [pc, #248]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001a08:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a0c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 170-1;
 8001a0e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001a10:	22a9      	movs	r2, #169	@ 0xa9
 8001a12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a14:	4b3a      	ldr	r3, [pc, #232]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 8001a1a:	4b39      	ldr	r3, [pc, #228]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001a1c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001a20:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a22:	4b37      	ldr	r3, [pc, #220]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a28:	4b35      	ldr	r3, [pc, #212]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a2e:	4834      	ldr	r0, [pc, #208]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001a30:	f002 fe84 	bl	800473c <HAL_TIM_Base_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001a3a:	f000 fa79 	bl	8001f30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a42:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a44:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a48:	4619      	mov	r1, r3
 8001a4a:	482d      	ldr	r0, [pc, #180]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001a4c:	f003 fa88 	bl	8004f60 <HAL_TIM_ConfigClockSource>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001a56:	f000 fa6b 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a5a:	4829      	ldr	r0, [pc, #164]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001a5c:	f002 fec5 	bl	80047ea <HAL_TIM_PWM_Init>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001a66:	f000 fa63 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a72:	f107 031c 	add.w	r3, r7, #28
 8001a76:	4619      	mov	r1, r3
 8001a78:	4821      	ldr	r0, [pc, #132]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001a7a:	f004 f827 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a84:	f000 fa54 	bl	8001f30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a88:	2360      	movs	r3, #96	@ 0x60
 8001a8a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1099;
 8001a8c:	f240 434b 	movw	r3, #1099	@ 0x44b
 8001a90:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a9a:	463b      	mov	r3, r7
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4817      	ldr	r0, [pc, #92]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001aa2:	f003 f949 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001aac:	f000 fa40 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ab0:	463b      	mov	r3, r7
 8001ab2:	2204      	movs	r2, #4
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4812      	ldr	r0, [pc, #72]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001ab8:	f003 f93e 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 8001ac2:	f000 fa35 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ac6:	463b      	mov	r3, r7
 8001ac8:	2208      	movs	r2, #8
 8001aca:	4619      	mov	r1, r3
 8001acc:	480c      	ldr	r0, [pc, #48]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001ace:	f003 f933 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8001ad8:	f000 fa2a 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001adc:	463b      	mov	r3, r7
 8001ade:	220c      	movs	r2, #12
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4807      	ldr	r0, [pc, #28]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001ae4:	f003 f928 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM2_Init+0x11e>
  {
    Error_Handler();
 8001aee:	f000 fa1f 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001af2:	4803      	ldr	r0, [pc, #12]	@ (8001b00 <MX_TIM2_Init+0x12c>)
 8001af4:	f000 fb6e 	bl	80021d4 <HAL_TIM_MspPostInit>

}
 8001af8:	bf00      	nop
 8001afa:	3738      	adds	r7, #56	@ 0x38
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000384 	.word	0x20000384

08001b04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08c      	sub	sp, #48	@ 0x30
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b0a:	f107 030c 	add.w	r3, r7, #12
 8001b0e:	2224      	movs	r2, #36	@ 0x24
 8001b10:	2100      	movs	r1, #0
 8001b12:	4618      	mov	r0, r3
 8001b14:	f006 ff8e 	bl	8008a34 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b22:	4b21      	ldr	r3, [pc, #132]	@ (8001ba8 <MX_TIM3_Init+0xa4>)
 8001b24:	4a21      	ldr	r2, [pc, #132]	@ (8001bac <MX_TIM3_Init+0xa8>)
 8001b26:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba8 <MX_TIM3_Init+0xa4>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba8 <MX_TIM3_Init+0xa4>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b34:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba8 <MX_TIM3_Init+0xa4>)
 8001b36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b3a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba8 <MX_TIM3_Init+0xa4>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b42:	4b19      	ldr	r3, [pc, #100]	@ (8001ba8 <MX_TIM3_Init+0xa4>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b50:	2301      	movs	r3, #1
 8001b52:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b54:	2300      	movs	r3, #0
 8001b56:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8001b58:	2305      	movs	r3, #5
 8001b5a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b60:	2301      	movs	r3, #1
 8001b62:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b64:	2300      	movs	r3, #0
 8001b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8001b68:	2305      	movs	r3, #5
 8001b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001b6c:	f107 030c 	add.w	r3, r7, #12
 8001b70:	4619      	mov	r1, r3
 8001b72:	480d      	ldr	r0, [pc, #52]	@ (8001ba8 <MX_TIM3_Init+0xa4>)
 8001b74:	f002 ffac 	bl	8004ad0 <HAL_TIM_Encoder_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001b7e:	f000 f9d7 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b82:	2300      	movs	r3, #0
 8001b84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b8a:	463b      	mov	r3, r7
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4806      	ldr	r0, [pc, #24]	@ (8001ba8 <MX_TIM3_Init+0xa4>)
 8001b90:	f003 ff9c 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001b9a:	f000 f9c9 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b9e:	bf00      	nop
 8001ba0:	3730      	adds	r7, #48	@ 0x30
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	200003d0 	.word	0x200003d0
 8001bac:	40000400 	.word	0x40000400

08001bb0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08c      	sub	sp, #48	@ 0x30
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	2224      	movs	r2, #36	@ 0x24
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f006 ff38 	bl	8008a34 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc4:	463b      	mov	r3, r7
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	605a      	str	r2, [r3, #4]
 8001bcc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bce:	4b21      	ldr	r3, [pc, #132]	@ (8001c54 <MX_TIM4_Init+0xa4>)
 8001bd0:	4a21      	ldr	r2, [pc, #132]	@ (8001c58 <MX_TIM4_Init+0xa8>)
 8001bd2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001bd4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c54 <MX_TIM4_Init+0xa4>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bda:	4b1e      	ldr	r3, [pc, #120]	@ (8001c54 <MX_TIM4_Init+0xa4>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001be0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c54 <MX_TIM4_Init+0xa4>)
 8001be2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001be6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001be8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c54 <MX_TIM4_Init+0xa4>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bee:	4b19      	ldr	r3, [pc, #100]	@ (8001c54 <MX_TIM4_Init+0xa4>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c00:	2300      	movs	r3, #0
 8001c02:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8001c04:	2305      	movs	r3, #5
 8001c06:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c10:	2300      	movs	r3, #0
 8001c12:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8001c14:	2305      	movs	r3, #5
 8001c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001c18:	f107 030c 	add.w	r3, r7, #12
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	480d      	ldr	r0, [pc, #52]	@ (8001c54 <MX_TIM4_Init+0xa4>)
 8001c20:	f002 ff56 	bl	8004ad0 <HAL_TIM_Encoder_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001c2a:	f000 f981 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c32:	2300      	movs	r3, #0
 8001c34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c36:	463b      	mov	r3, r7
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4806      	ldr	r0, [pc, #24]	@ (8001c54 <MX_TIM4_Init+0xa4>)
 8001c3c:	f003 ff46 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001c46:	f000 f973 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c4a:	bf00      	nop
 8001c4c:	3730      	adds	r7, #48	@ 0x30
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	2000041c 	.word	0x2000041c
 8001c58:	40000800 	.word	0x40000800

08001c5c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08c      	sub	sp, #48	@ 0x30
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c62:	f107 030c 	add.w	r3, r7, #12
 8001c66:	2224      	movs	r2, #36	@ 0x24
 8001c68:	2100      	movs	r1, #0
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f006 fee2 	bl	8008a34 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c70:	463b      	mov	r3, r7
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	605a      	str	r2, [r3, #4]
 8001c78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001c7a:	4b21      	ldr	r3, [pc, #132]	@ (8001d00 <MX_TIM5_Init+0xa4>)
 8001c7c:	4a21      	ldr	r2, [pc, #132]	@ (8001d04 <MX_TIM5_Init+0xa8>)
 8001c7e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001c80:	4b1f      	ldr	r3, [pc, #124]	@ (8001d00 <MX_TIM5_Init+0xa4>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c86:	4b1e      	ldr	r3, [pc, #120]	@ (8001d00 <MX_TIM5_Init+0xa4>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8001d00 <MX_TIM5_Init+0xa4>)
 8001c8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c92:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c94:	4b1a      	ldr	r3, [pc, #104]	@ (8001d00 <MX_TIM5_Init+0xa4>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c9a:	4b19      	ldr	r3, [pc, #100]	@ (8001d00 <MX_TIM5_Init+0xa4>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cac:	2300      	movs	r3, #0
 8001cae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8001cb0:	2305      	movs	r3, #5
 8001cb2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8001cc0:	2305      	movs	r3, #5
 8001cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001cc4:	f107 030c 	add.w	r3, r7, #12
 8001cc8:	4619      	mov	r1, r3
 8001cca:	480d      	ldr	r0, [pc, #52]	@ (8001d00 <MX_TIM5_Init+0xa4>)
 8001ccc:	f002 ff00 	bl	8004ad0 <HAL_TIM_Encoder_Init>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8001cd6:	f000 f92b 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ce2:	463b      	mov	r3, r7
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4806      	ldr	r0, [pc, #24]	@ (8001d00 <MX_TIM5_Init+0xa4>)
 8001ce8:	f003 fef0 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001cf2:	f000 f91d 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001cf6:	bf00      	nop
 8001cf8:	3730      	adds	r7, #48	@ 0x30
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000468 	.word	0x20000468
 8001d04:	40000c00 	.word	0x40000c00

08001d08 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08c      	sub	sp, #48	@ 0x30
 8001d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d0e:	f107 030c 	add.w	r3, r7, #12
 8001d12:	2224      	movs	r2, #36	@ 0x24
 8001d14:	2100      	movs	r1, #0
 8001d16:	4618      	mov	r0, r3
 8001d18:	f006 fe8c 	bl	8008a34 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d1c:	463b      	mov	r3, r7
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001d26:	4b23      	ldr	r3, [pc, #140]	@ (8001db4 <MX_TIM8_Init+0xac>)
 8001d28:	4a23      	ldr	r2, [pc, #140]	@ (8001db8 <MX_TIM8_Init+0xb0>)
 8001d2a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001d2c:	4b21      	ldr	r3, [pc, #132]	@ (8001db4 <MX_TIM8_Init+0xac>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d32:	4b20      	ldr	r3, [pc, #128]	@ (8001db4 <MX_TIM8_Init+0xac>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001d38:	4b1e      	ldr	r3, [pc, #120]	@ (8001db4 <MX_TIM8_Init+0xac>)
 8001d3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d3e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d40:	4b1c      	ldr	r3, [pc, #112]	@ (8001db4 <MX_TIM8_Init+0xac>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001d46:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <MX_TIM8_Init+0xac>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4c:	4b19      	ldr	r3, [pc, #100]	@ (8001db4 <MX_TIM8_Init+0xac>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001d52:	2301      	movs	r3, #1
 8001d54:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8001d62:	2305      	movs	r3, #5
 8001d64:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d66:	2300      	movs	r3, #0
 8001d68:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8001d72:	2305      	movs	r3, #5
 8001d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	480d      	ldr	r0, [pc, #52]	@ (8001db4 <MX_TIM8_Init+0xac>)
 8001d7e:	f002 fea7 	bl	8004ad0 <HAL_TIM_Encoder_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001d88:	f000 f8d2 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d90:	2300      	movs	r3, #0
 8001d92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001d98:	463b      	mov	r3, r7
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4805      	ldr	r0, [pc, #20]	@ (8001db4 <MX_TIM8_Init+0xac>)
 8001d9e:	f003 fe95 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001da8:	f000 f8c2 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001dac:	bf00      	nop
 8001dae:	3730      	adds	r7, #48	@ 0x30
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	200004b4 	.word	0x200004b4
 8001db8:	40013400 	.word	0x40013400

08001dbc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001dc0:	4b22      	ldr	r3, [pc, #136]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001dc2:	4a23      	ldr	r2, [pc, #140]	@ (8001e50 <MX_USART3_UART_Init+0x94>)
 8001dc4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 500000;
 8001dc6:	4b21      	ldr	r3, [pc, #132]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001dc8:	4a22      	ldr	r2, [pc, #136]	@ (8001e54 <MX_USART3_UART_Init+0x98>)
 8001dca:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001dd8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001dde:	4b1b      	ldr	r3, [pc, #108]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001de0:	220c      	movs	r2, #12
 8001de2:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001de4:	4b19      	ldr	r3, [pc, #100]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dea:	4b18      	ldr	r3, [pc, #96]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001df0:	4b16      	ldr	r3, [pc, #88]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001df6:	4b15      	ldr	r3, [pc, #84]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dfc:	4b13      	ldr	r3, [pc, #76]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e02:	4812      	ldr	r0, [pc, #72]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001e04:	f003 ff8c 	bl	8005d20 <HAL_UART_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 8001e0e:	f000 f88f 	bl	8001f30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e12:	2100      	movs	r1, #0
 8001e14:	480d      	ldr	r0, [pc, #52]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001e16:	f004 fe7d 	bl	8006b14 <HAL_UARTEx_SetTxFifoThreshold>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 8001e20:	f000 f886 	bl	8001f30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e24:	2100      	movs	r1, #0
 8001e26:	4809      	ldr	r0, [pc, #36]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001e28:	f004 feb2 	bl	8006b90 <HAL_UARTEx_SetRxFifoThreshold>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 8001e32:	f000 f87d 	bl	8001f30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001e36:	4805      	ldr	r0, [pc, #20]	@ (8001e4c <MX_USART3_UART_Init+0x90>)
 8001e38:	f004 fe33 	bl	8006aa2 <HAL_UARTEx_DisableFifoMode>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 8001e42:	f000 f875 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000500 	.word	0x20000500
 8001e50:	40004800 	.word	0x40004800
 8001e54:	0007a120 	.word	0x0007a120

08001e58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b08a      	sub	sp, #40	@ 0x28
 8001e5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	605a      	str	r2, [r3, #4]
 8001e68:	609a      	str	r2, [r3, #8]
 8001e6a:	60da      	str	r2, [r3, #12]
 8001e6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e6e:	4b24      	ldr	r3, [pc, #144]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e72:	4a23      	ldr	r2, [pc, #140]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001e74:	f043 0304 	orr.w	r3, r3, #4
 8001e78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e7a:	4b21      	ldr	r3, [pc, #132]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7e:	f003 0304 	and.w	r3, r3, #4
 8001e82:	613b      	str	r3, [r7, #16]
 8001e84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e86:	4b1e      	ldr	r3, [pc, #120]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8a:	4a1d      	ldr	r2, [pc, #116]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001e8c:	f043 0320 	orr.w	r3, r3, #32
 8001e90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e92:	4b1b      	ldr	r3, [pc, #108]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e96:	f003 0320 	and.w	r3, r3, #32
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9e:	4b18      	ldr	r3, [pc, #96]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea2:	4a17      	ldr	r2, [pc, #92]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eaa:	4b15      	ldr	r3, [pc, #84]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	60bb      	str	r3, [r7, #8]
 8001eb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb6:	4b12      	ldr	r3, [pc, #72]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eba:	4a11      	ldr	r2, [pc, #68]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001ebc:	f043 0302 	orr.w	r3, r3, #2
 8001ec0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f00 <MX_GPIO_Init+0xa8>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001ed4:	480b      	ldr	r0, [pc, #44]	@ (8001f04 <MX_GPIO_Init+0xac>)
 8001ed6:	f001 fbcf 	bl	8003678 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 8001eda:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001ede:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eec:	f107 0314 	add.w	r3, r7, #20
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4804      	ldr	r0, [pc, #16]	@ (8001f04 <MX_GPIO_Init+0xac>)
 8001ef4:	f001 fa3e 	bl	8003374 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ef8:	bf00      	nop
 8001efa:	3728      	adds	r7, #40	@ 0x28
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40021000 	.word	0x40021000
 8001f04:	48000400 	.word	0x48000400

08001f08 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d102      	bne.n	8001f1e <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8001f18:	4b04      	ldr	r3, [pc, #16]	@ (8001f2c <BSP_PB_Callback+0x24>)
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	601a      	str	r2, [r3, #0]
  }
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	20000334 	.word	0x20000334

08001f30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f34:	b672      	cpsid	i
}
 8001f36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f38:	bf00      	nop
 8001f3a:	e7fd      	b.n	8001f38 <Error_Handler+0x8>

08001f3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f42:	4b0f      	ldr	r3, [pc, #60]	@ (8001f80 <HAL_MspInit+0x44>)
 8001f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f46:	4a0e      	ldr	r2, [pc, #56]	@ (8001f80 <HAL_MspInit+0x44>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f80 <HAL_MspInit+0x44>)
 8001f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f5a:	4b09      	ldr	r3, [pc, #36]	@ (8001f80 <HAL_MspInit+0x44>)
 8001f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5e:	4a08      	ldr	r2, [pc, #32]	@ (8001f80 <HAL_MspInit+0x44>)
 8001f60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f64:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f66:	4b06      	ldr	r3, [pc, #24]	@ (8001f80 <HAL_MspInit+0x44>)
 8001f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f6e:	603b      	str	r3, [r7, #0]
 8001f70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001f72:	f001 fc57 	bl	8003824 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	40021000 	.word	0x40021000

08001f84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a13      	ldr	r2, [pc, #76]	@ (8001fe0 <HAL_TIM_Base_MspInit+0x5c>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d10c      	bne.n	8001fb0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f96:	4b13      	ldr	r3, [pc, #76]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x60>)
 8001f98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f9a:	4a12      	ldr	r2, [pc, #72]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x60>)
 8001f9c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001fa0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fa2:	4b10      	ldr	r3, [pc, #64]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x60>)
 8001fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fae:	e010      	b.n	8001fd2 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fb8:	d10b      	bne.n	8001fd2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fba:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x60>)
 8001fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fbe:	4a09      	ldr	r2, [pc, #36]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x60>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fc6:	4b07      	ldr	r3, [pc, #28]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x60>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	60bb      	str	r3, [r7, #8]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
}
 8001fd2:	bf00      	nop
 8001fd4:	3714      	adds	r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40012c00 	.word	0x40012c00
 8001fe4:	40021000 	.word	0x40021000

08001fe8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b090      	sub	sp, #64	@ 0x40
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a6c      	ldr	r2, [pc, #432]	@ (80021b8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d129      	bne.n	800205e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800200a:	4b6c      	ldr	r3, [pc, #432]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 800200c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800200e:	4a6b      	ldr	r2, [pc, #428]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002010:	f043 0302 	orr.w	r3, r3, #2
 8002014:	6593      	str	r3, [r2, #88]	@ 0x58
 8002016:	4b69      	ldr	r3, [pc, #420]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002020:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002022:	4b66      	ldr	r3, [pc, #408]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002026:	4a65      	ldr	r2, [pc, #404]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800202e:	4b63      	ldr	r3, [pc, #396]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	627b      	str	r3, [r7, #36]	@ 0x24
 8002038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800203a:	2350      	movs	r3, #80	@ 0x50
 800203c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203e:	2302      	movs	r3, #2
 8002040:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002042:	2300      	movs	r3, #0
 8002044:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002046:	2300      	movs	r3, #0
 8002048:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800204a:	2302      	movs	r3, #2
 800204c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800204e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002052:	4619      	mov	r1, r3
 8002054:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002058:	f001 f98c 	bl	8003374 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800205c:	e0a7      	b.n	80021ae <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM4)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a57      	ldr	r2, [pc, #348]	@ (80021c0 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d12a      	bne.n	80020be <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002068:	4b54      	ldr	r3, [pc, #336]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 800206a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206c:	4a53      	ldr	r2, [pc, #332]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 800206e:	f043 0304 	orr.w	r3, r3, #4
 8002072:	6593      	str	r3, [r2, #88]	@ 0x58
 8002074:	4b51      	ldr	r3, [pc, #324]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	623b      	str	r3, [r7, #32]
 800207e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002080:	4b4e      	ldr	r3, [pc, #312]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002084:	4a4d      	ldr	r2, [pc, #308]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800208c:	4b4b      	ldr	r3, [pc, #300]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 800208e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	61fb      	str	r3, [r7, #28]
 8002096:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002098:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800209c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209e:	2302      	movs	r3, #2
 80020a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a6:	2300      	movs	r3, #0
 80020a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80020aa:	230a      	movs	r3, #10
 80020ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020b2:	4619      	mov	r1, r3
 80020b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020b8:	f001 f95c 	bl	8003374 <HAL_GPIO_Init>
}
 80020bc:	e077      	b.n	80021ae <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM5)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a40      	ldr	r2, [pc, #256]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1dc>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d145      	bne.n	8002154 <HAL_TIM_Encoder_MspInit+0x16c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80020c8:	4b3c      	ldr	r3, [pc, #240]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020cc:	4a3b      	ldr	r2, [pc, #236]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020ce:	f043 0308 	orr.w	r3, r3, #8
 80020d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80020d4:	4b39      	ldr	r3, [pc, #228]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d8:	f003 0308 	and.w	r3, r3, #8
 80020dc:	61bb      	str	r3, [r7, #24]
 80020de:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e0:	4b36      	ldr	r3, [pc, #216]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e4:	4a35      	ldr	r2, [pc, #212]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020e6:	f043 0302 	orr.w	r3, r3, #2
 80020ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ec:	4b33      	ldr	r3, [pc, #204]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	617b      	str	r3, [r7, #20]
 80020f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020f8:	4b30      	ldr	r3, [pc, #192]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020fc:	4a2f      	ldr	r2, [pc, #188]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020fe:	f043 0304 	orr.w	r3, r3, #4
 8002102:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002104:	4b2d      	ldr	r3, [pc, #180]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002108:	f003 0304 	and.w	r3, r3, #4
 800210c:	613b      	str	r3, [r7, #16]
 800210e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002110:	2304      	movs	r3, #4
 8002112:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002114:	2302      	movs	r3, #2
 8002116:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002118:	2300      	movs	r3, #0
 800211a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800211c:	2300      	movs	r3, #0
 800211e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002120:	2302      	movs	r3, #2
 8002122:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002124:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002128:	4619      	mov	r1, r3
 800212a:	4827      	ldr	r0, [pc, #156]	@ (80021c8 <HAL_TIM_Encoder_MspInit+0x1e0>)
 800212c:	f001 f922 	bl	8003374 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002130:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002134:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002136:	2302      	movs	r3, #2
 8002138:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213e:	2300      	movs	r3, #0
 8002140:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8002142:	2301      	movs	r3, #1
 8002144:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002146:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800214a:	4619      	mov	r1, r3
 800214c:	481f      	ldr	r0, [pc, #124]	@ (80021cc <HAL_TIM_Encoder_MspInit+0x1e4>)
 800214e:	f001 f911 	bl	8003374 <HAL_GPIO_Init>
}
 8002152:	e02c      	b.n	80021ae <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM8)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a1d      	ldr	r2, [pc, #116]	@ (80021d0 <HAL_TIM_Encoder_MspInit+0x1e8>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d127      	bne.n	80021ae <HAL_TIM_Encoder_MspInit+0x1c6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800215e:	4b17      	ldr	r3, [pc, #92]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002160:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002162:	4a16      	ldr	r2, [pc, #88]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002164:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002168:	6613      	str	r3, [r2, #96]	@ 0x60
 800216a:	4b14      	ldr	r3, [pc, #80]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 800216c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800216e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002176:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217a:	4a10      	ldr	r2, [pc, #64]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 800217c:	f043 0304 	orr.w	r3, r3, #4
 8002180:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002182:	4b0e      	ldr	r3, [pc, #56]	@ (80021bc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002186:	f003 0304 	and.w	r3, r3, #4
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800218e:	23c0      	movs	r3, #192	@ 0xc0
 8002190:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002192:	2302      	movs	r3, #2
 8002194:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	2300      	movs	r3, #0
 800219c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800219e:	2304      	movs	r3, #4
 80021a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80021a6:	4619      	mov	r1, r3
 80021a8:	4808      	ldr	r0, [pc, #32]	@ (80021cc <HAL_TIM_Encoder_MspInit+0x1e4>)
 80021aa:	f001 f8e3 	bl	8003374 <HAL_GPIO_Init>
}
 80021ae:	bf00      	nop
 80021b0:	3740      	adds	r7, #64	@ 0x40
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40000400 	.word	0x40000400
 80021bc:	40021000 	.word	0x40021000
 80021c0:	40000800 	.word	0x40000800
 80021c4:	40000c00 	.word	0x40000c00
 80021c8:	48000400 	.word	0x48000400
 80021cc:	48000800 	.word	0x48000800
 80021d0:	40013400 	.word	0x40013400

080021d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b08a      	sub	sp, #40	@ 0x28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
 80021ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a2b      	ldr	r2, [pc, #172]	@ (80022a0 <HAL_TIM_MspPostInit+0xcc>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d11c      	bne.n	8002230 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021f6:	4b2b      	ldr	r3, [pc, #172]	@ (80022a4 <HAL_TIM_MspPostInit+0xd0>)
 80021f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021fa:	4a2a      	ldr	r2, [pc, #168]	@ (80022a4 <HAL_TIM_MspPostInit+0xd0>)
 80021fc:	f043 0304 	orr.w	r3, r3, #4
 8002200:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002202:	4b28      	ldr	r3, [pc, #160]	@ (80022a4 <HAL_TIM_MspPostInit+0xd0>)
 8002204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	613b      	str	r3, [r7, #16]
 800220c:	693b      	ldr	r3, [r7, #16]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Steering_PWM1_Pin|Steering_PWM2_Pin|Steering_PWM3_Pin|Steering_PWM4_Pin;
 800220e:	230f      	movs	r3, #15
 8002210:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002212:	2302      	movs	r3, #2
 8002214:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221a:	2300      	movs	r3, #0
 800221c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800221e:	2302      	movs	r3, #2
 8002220:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002222:	f107 0314 	add.w	r3, r7, #20
 8002226:	4619      	mov	r1, r3
 8002228:	481f      	ldr	r0, [pc, #124]	@ (80022a8 <HAL_TIM_MspPostInit+0xd4>)
 800222a:	f001 f8a3 	bl	8003374 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800222e:	e033      	b.n	8002298 <HAL_TIM_MspPostInit+0xc4>
  else if(htim->Instance==TIM2)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002238:	d12e      	bne.n	8002298 <HAL_TIM_MspPostInit+0xc4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800223a:	4b1a      	ldr	r3, [pc, #104]	@ (80022a4 <HAL_TIM_MspPostInit+0xd0>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223e:	4a19      	ldr	r2, [pc, #100]	@ (80022a4 <HAL_TIM_MspPostInit+0xd0>)
 8002240:	f043 0301 	orr.w	r3, r3, #1
 8002244:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002246:	4b17      	ldr	r3, [pc, #92]	@ (80022a4 <HAL_TIM_MspPostInit+0xd0>)
 8002248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Driving_PWM1_Pin|Driving_PWM2_Pin;
 8002252:	2303      	movs	r3, #3
 8002254:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002256:	2302      	movs	r3, #2
 8002258:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225a:	2300      	movs	r3, #0
 800225c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225e:	2300      	movs	r3, #0
 8002260:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002262:	2301      	movs	r3, #1
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002266:	f107 0314 	add.w	r3, r7, #20
 800226a:	4619      	mov	r1, r3
 800226c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002270:	f001 f880 	bl	8003374 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Driving_PWM3_Pin|Driving_PWM4_Pin;
 8002274:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	2300      	movs	r3, #0
 8002284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8002286:	230a      	movs	r3, #10
 8002288:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800228a:	f107 0314 	add.w	r3, r7, #20
 800228e:	4619      	mov	r1, r3
 8002290:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002294:	f001 f86e 	bl	8003374 <HAL_GPIO_Init>
}
 8002298:	bf00      	nop
 800229a:	3728      	adds	r7, #40	@ 0x28
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40012c00 	.word	0x40012c00
 80022a4:	40021000 	.word	0x40021000
 80022a8:	48000800 	.word	0x48000800

080022ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b09e      	sub	sp, #120	@ 0x78
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022c4:	f107 0310 	add.w	r3, r7, #16
 80022c8:	2254      	movs	r2, #84	@ 0x54
 80022ca:	2100      	movs	r1, #0
 80022cc:	4618      	mov	r0, r3
 80022ce:	f006 fbb1 	bl	8008a34 <memset>
  if(huart->Instance==USART3)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002354 <HAL_UART_MspInit+0xa8>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d136      	bne.n	800234a <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80022dc:	2304      	movs	r3, #4
 80022de:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80022e0:	2300      	movs	r3, #0
 80022e2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022e4:	f107 0310 	add.w	r3, r7, #16
 80022e8:	4618      	mov	r0, r3
 80022ea:	f001 ffd9 	bl	80042a0 <HAL_RCCEx_PeriphCLKConfig>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022f4:	f7ff fe1c 	bl	8001f30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80022f8:	4b17      	ldr	r3, [pc, #92]	@ (8002358 <HAL_UART_MspInit+0xac>)
 80022fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fc:	4a16      	ldr	r2, [pc, #88]	@ (8002358 <HAL_UART_MspInit+0xac>)
 80022fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002302:	6593      	str	r3, [r2, #88]	@ 0x58
 8002304:	4b14      	ldr	r3, [pc, #80]	@ (8002358 <HAL_UART_MspInit+0xac>)
 8002306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002308:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002310:	4b11      	ldr	r3, [pc, #68]	@ (8002358 <HAL_UART_MspInit+0xac>)
 8002312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002314:	4a10      	ldr	r2, [pc, #64]	@ (8002358 <HAL_UART_MspInit+0xac>)
 8002316:	f043 0302 	orr.w	r3, r3, #2
 800231a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800231c:	4b0e      	ldr	r3, [pc, #56]	@ (8002358 <HAL_UART_MspInit+0xac>)
 800231e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	60bb      	str	r3, [r7, #8]
 8002326:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002328:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800232c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232e:	2302      	movs	r3, #2
 8002330:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002336:	2300      	movs	r3, #0
 8002338:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800233a:	2307      	movs	r3, #7
 800233c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002342:	4619      	mov	r1, r3
 8002344:	4805      	ldr	r0, [pc, #20]	@ (800235c <HAL_UART_MspInit+0xb0>)
 8002346:	f001 f815 	bl	8003374 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 800234a:	bf00      	nop
 800234c:	3778      	adds	r7, #120	@ 0x78
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40004800 	.word	0x40004800
 8002358:	40021000 	.word	0x40021000
 800235c:	48000400 	.word	0x48000400

08002360 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <NMI_Handler+0x4>

08002368 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800236c:	bf00      	nop
 800236e:	e7fd      	b.n	800236c <HardFault_Handler+0x4>

08002370 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <MemManage_Handler+0x4>

08002378 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800237c:	bf00      	nop
 800237e:	e7fd      	b.n	800237c <BusFault_Handler+0x4>

08002380 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002384:	bf00      	nop
 8002386:	e7fd      	b.n	8002384 <UsageFault_Handler+0x4>

08002388 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800238c:	bf00      	nop
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002396:	b480      	push	{r7}
 8002398:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023a8:	bf00      	nop
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr

080023b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023b6:	f000 fe2d 	bl	8003014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}

080023be <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80023c2:	2000      	movs	r0, #0
 80023c4:	f000 fcf0 	bl	8002da8 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023c8:	bf00      	nop
 80023ca:	bd80      	pop	{r7, pc}

080023cc <SM_Init>:
// Private helper functions
static float steering_pid_update(SteeringMotor* motor, float target, float current);
static void set_steering_pwm(SteeringMotor* motor, int16_t pwm);
static void constrain_pulse_width(uint16_t* pulse, uint16_t min, uint16_t max);

void SM_Init(SwerveModule* module) {
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
    // Initialize steering motor PWM
    HAL_TIM_PWM_Start(module->steering.pwm_tim, module->steering.pwm_channel);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	4619      	mov	r1, r3
 80023de:	4610      	mov	r0, r2
 80023e0:	f002 fa64 	bl	80048ac <HAL_TIM_PWM_Start>

    // Initialize encoder timer
    HAL_TIM_Encoder_Start(module->steering.encoder_tim, TIM_CHANNEL_ALL);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	213c      	movs	r1, #60	@ 0x3c
 80023ea:	4618      	mov	r0, r3
 80023ec:	f002 fc16 	bl	8004c1c <HAL_TIM_Encoder_Start>

    // Initialize driving motor PWM
    HAL_TIM_PWM_Start(module->driving.pwm_tim, module->driving.pwm_channel);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023f8:	4619      	mov	r1, r3
 80023fa:	4610      	mov	r0, r2
 80023fc:	f002 fa56 	bl	80048ac <HAL_TIM_PWM_Start>
//    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, module->driving.arming_pulse);
    // Reset PID parameters
    module->steering.prev_error = 0.0f;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f04f 0200 	mov.w	r2, #0
 8002406:	629a      	str	r2, [r3, #40]	@ 0x28
    module->steering.integral = 0.0f;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f04f 0200 	mov.w	r2, #0
 800240e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002410:	bf00      	nop
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <SM_UpdateSteering>:

void SM_UpdateSteering(SwerveModule* module, float target_angle) {
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	ed87 0a00 	vstr	s0, [r7]
    float current = SM_GetCurrentAngle(module);
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 f8a5 	bl	8002574 <SM_GetCurrentAngle>
 800242a:	ed87 0a03 	vstr	s0, [r7, #12]
    float pid_output = steering_pid_update(&module->steering, target_angle, current);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	edd7 0a03 	vldr	s1, [r7, #12]
 8002434:	ed97 0a00 	vldr	s0, [r7]
 8002438:	4618      	mov	r0, r3
 800243a:	f000 f9d5 	bl	80027e8 <steering_pid_update>
 800243e:	ed87 0a02 	vstr	s0, [r7, #8]
    set_steering_pwm(&module->steering, (int16_t)pid_output);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	edd7 7a02 	vldr	s15, [r7, #8]
 8002448:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800244c:	ee17 2a90 	vmov	r2, s15
 8002450:	b212      	sxth	r2, r2
 8002452:	4611      	mov	r1, r2
 8002454:	4618      	mov	r0, r3
 8002456:	f000 fa35 	bl	80028c4 <set_steering_pwm>
}
 800245a:	bf00      	nop
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <SM_UpdateDriving>:

void SM_UpdateDriving(SwerveModule* module, float speed) {
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	ed87 0a00 	vstr	s0, [r7]
	uint16_t target_speed = module->driving.min_pulse + (uint16_t)((module->driving.max_pulse - module->driving.min_pulse) * fabsf(speed));
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002478:	4619      	mov	r1, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800247e:	1acb      	subs	r3, r1, r3
 8002480:	ee07 3a90 	vmov	s15, r3
 8002484:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002488:	edd7 7a00 	vldr	s15, [r7]
 800248c:	eef0 7ae7 	vabs.f32	s15, s15
 8002490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002494:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002498:	ee17 3a90 	vmov	r3, s15
 800249c:	b29b      	uxth	r3, r3
 800249e:	4413      	add	r3, r2
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	81fb      	strh	r3, [r7, #14]
    constrain_pulse_width(&target_speed, module->driving.min_pulse, module->driving.max_pulse);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	8f99      	ldrh	r1, [r3, #60]	@ 0x3c
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 80024ac:	f107 030e 	add.w	r3, r7, #14
 80024b0:	4618      	mov	r0, r3
 80024b2:	f000 fa89 	bl	80029c8 <constrain_pulse_width>

    // For debugging, you might print the pulse:
     printf("Driving speed: %d\n", target_speed);
 80024b6:	89fb      	ldrh	r3, [r7, #14]
 80024b8:	4619      	mov	r1, r3
 80024ba:	482b      	ldr	r0, [pc, #172]	@ (8002568 <SM_UpdateDriving+0x104>)
 80024bc:	f006 fa38 	bl	8008930 <iprintf>

     printf("Driving ARR: %lu\n", __HAL_TIM_GET_AUTORELOAD(module->driving.pwm_tim));
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c8:	4619      	mov	r1, r3
 80024ca:	4828      	ldr	r0, [pc, #160]	@ (800256c <SM_UpdateDriving+0x108>)
 80024cc:	f006 fa30 	bl	8008930 <iprintf>
     printf("Driving PSC: %lu, ARR: %lu\n", module->driving.pwm_tim->Instance->PSC, module->driving.pwm_tim->Instance->ARR);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e0:	461a      	mov	r2, r3
 80024e2:	4823      	ldr	r0, [pc, #140]	@ (8002570 <SM_UpdateDriving+0x10c>)
 80024e4:	f006 fa24 	bl	8008930 <iprintf>

    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d105      	bne.n	80024fc <SM_UpdateDriving+0x98>
 80024f0:	89fa      	ldrh	r2, [r7, #14]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80024fa:	e031      	b.n	8002560 <SM_UpdateDriving+0xfc>
    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002500:	2b04      	cmp	r3, #4
 8002502:	d106      	bne.n	8002512 <SM_UpdateDriving+0xae>
 8002504:	89f9      	ldrh	r1, [r7, #14]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	460b      	mov	r3, r1
 800250e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002510:	e026      	b.n	8002560 <SM_UpdateDriving+0xfc>
    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002516:	2b08      	cmp	r3, #8
 8002518:	d106      	bne.n	8002528 <SM_UpdateDriving+0xc4>
 800251a:	89f9      	ldrh	r1, [r7, #14]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	460b      	mov	r3, r1
 8002524:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002526:	e01b      	b.n	8002560 <SM_UpdateDriving+0xfc>
    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800252c:	2b0c      	cmp	r3, #12
 800252e:	d106      	bne.n	800253e <SM_UpdateDriving+0xda>
 8002530:	89f9      	ldrh	r1, [r7, #14]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	460b      	mov	r3, r1
 800253a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800253c:	e010      	b.n	8002560 <SM_UpdateDriving+0xfc>
    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002542:	2b10      	cmp	r3, #16
 8002544:	d106      	bne.n	8002554 <SM_UpdateDriving+0xf0>
 8002546:	89f9      	ldrh	r1, [r7, #14]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	460b      	mov	r3, r1
 8002550:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8002552:	e005      	b.n	8002560 <SM_UpdateDriving+0xfc>
    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 8002554:	89f9      	ldrh	r1, [r7, #14]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	460b      	mov	r3, r1
 800255e:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8002560:	bf00      	nop
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	0800bea4 	.word	0x0800bea4
 800256c:	0800beb8 	.word	0x0800beb8
 8002570:	0800becc 	.word	0x0800becc

08002574 <SM_GetCurrentAngle>:

float SM_GetCurrentAngle(SwerveModule* module) {
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
    int32_t counts = module->steering.encoder_tim->Instance->CNT;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002584:	60fb      	str	r3, [r7, #12]

    printf("Encoder Counts: %ld\n", counts);
 8002586:	68f9      	ldr	r1, [r7, #12]
 8002588:	480b      	ldr	r0, [pc, #44]	@ (80025b8 <SM_GetCurrentAngle+0x44>)
 800258a:	f006 f9d1 	bl	8008930 <iprintf>

    return (counts * 360.0f) / module->counts_per_degree;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	ee07 3a90 	vmov	s15, r3
 8002594:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002598:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80025bc <SM_GetCurrentAngle+0x48>
 800259c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80025a6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80025aa:	eef0 7a66 	vmov.f32	s15, s13
}
 80025ae:	eeb0 0a67 	vmov.f32	s0, s15
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	0800bee8 	.word	0x0800bee8
 80025bc:	43b40000 	.word	0x43b40000

080025c0 <SM_SteeringAtTarget>:

bool SM_SteeringAtTarget(SwerveModule* module, float target_angle, float tolerance) {
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	ed87 0a02 	vstr	s0, [r7, #8]
 80025cc:	edc7 0a01 	vstr	s1, [r7, #4]
    float current = SM_GetCurrentAngle(module);
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f7ff ffcf 	bl	8002574 <SM_GetCurrentAngle>
 80025d6:	ed87 0a05 	vstr	s0, [r7, #20]
    return fabsf(current - target_angle) <= tolerance;
 80025da:	ed97 7a05 	vldr	s14, [r7, #20]
 80025de:	edd7 7a02 	vldr	s15, [r7, #8]
 80025e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025e6:	eef0 7ae7 	vabs.f32	s15, s15
 80025ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80025ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f6:	bfac      	ite	ge
 80025f8:	2301      	movge	r3, #1
 80025fa:	2300      	movlt	r3, #0
 80025fc:	b2db      	uxtb	r3, r3
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
	...

08002608 <SM_CalibrateESC>:

void SM_CalibrateESC(DrivingMotor* motor) {
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, motor->max_pulse);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d106      	bne.n	8002626 <SM_CalibrateESC+0x1e>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	895a      	ldrh	r2, [r3, #10]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	635a      	str	r2, [r3, #52]	@ 0x34
 8002624:	e036      	b.n	8002694 <SM_CalibrateESC+0x8c>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b04      	cmp	r3, #4
 800262c:	d107      	bne.n	800263e <SM_CalibrateESC+0x36>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	8959      	ldrh	r1, [r3, #10]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	460b      	mov	r3, r1
 800263a:	6393      	str	r3, [r2, #56]	@ 0x38
 800263c:	e02a      	b.n	8002694 <SM_CalibrateESC+0x8c>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	2b08      	cmp	r3, #8
 8002644:	d107      	bne.n	8002656 <SM_CalibrateESC+0x4e>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	8959      	ldrh	r1, [r3, #10]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	460b      	mov	r3, r1
 8002652:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002654:	e01e      	b.n	8002694 <SM_CalibrateESC+0x8c>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2b0c      	cmp	r3, #12
 800265c:	d107      	bne.n	800266e <SM_CalibrateESC+0x66>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	8959      	ldrh	r1, [r3, #10]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	460b      	mov	r3, r1
 800266a:	6413      	str	r3, [r2, #64]	@ 0x40
 800266c:	e012      	b.n	8002694 <SM_CalibrateESC+0x8c>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b10      	cmp	r3, #16
 8002674:	d107      	bne.n	8002686 <SM_CalibrateESC+0x7e>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	8959      	ldrh	r1, [r3, #10]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	460b      	mov	r3, r1
 8002682:	6493      	str	r3, [r2, #72]	@ 0x48
 8002684:	e006      	b.n	8002694 <SM_CalibrateESC+0x8c>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	8959      	ldrh	r1, [r3, #10]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	460b      	mov	r3, r1
 8002692:	64d3      	str	r3, [r2, #76]	@ 0x4c
    printf("Driving Calibrate PSC: %lu, ARR: %lu\n", motor->pwm_tim->Instance->PSC, motor->pwm_tim->Instance->ARR);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a4:	461a      	mov	r2, r3
 80026a6:	484e      	ldr	r0, [pc, #312]	@ (80027e0 <SM_CalibrateESC+0x1d8>)
 80026a8:	f006 f942 	bl	8008930 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR1);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026b4:	4619      	mov	r1, r3
 80026b6:	484b      	ldr	r0, [pc, #300]	@ (80027e4 <SM_CalibrateESC+0x1dc>)
 80026b8:	f006 f93a 	bl	8008930 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR2);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026c4:	4619      	mov	r1, r3
 80026c6:	4847      	ldr	r0, [pc, #284]	@ (80027e4 <SM_CalibrateESC+0x1dc>)
 80026c8:	f006 f932 	bl	8008930 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR3);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d4:	4619      	mov	r1, r3
 80026d6:	4843      	ldr	r0, [pc, #268]	@ (80027e4 <SM_CalibrateESC+0x1dc>)
 80026d8:	f006 f92a 	bl	8008930 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR4);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e4:	4619      	mov	r1, r3
 80026e6:	483f      	ldr	r0, [pc, #252]	@ (80027e4 <SM_CalibrateESC+0x1dc>)
 80026e8:	f006 f922 	bl	8008930 <iprintf>
	HAL_Delay(5000);
 80026ec:	f241 3088 	movw	r0, #5000	@ 0x1388
 80026f0:	f000 fcae 	bl	8003050 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, motor->min_pulse);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d106      	bne.n	800270a <SM_CalibrateESC+0x102>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	891a      	ldrh	r2, [r3, #8]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	635a      	str	r2, [r3, #52]	@ 0x34
 8002708:	e036      	b.n	8002778 <SM_CalibrateESC+0x170>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2b04      	cmp	r3, #4
 8002710:	d107      	bne.n	8002722 <SM_CalibrateESC+0x11a>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	8919      	ldrh	r1, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	460b      	mov	r3, r1
 800271e:	6393      	str	r3, [r2, #56]	@ 0x38
 8002720:	e02a      	b.n	8002778 <SM_CalibrateESC+0x170>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b08      	cmp	r3, #8
 8002728:	d107      	bne.n	800273a <SM_CalibrateESC+0x132>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	8919      	ldrh	r1, [r3, #8]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	460b      	mov	r3, r1
 8002736:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002738:	e01e      	b.n	8002778 <SM_CalibrateESC+0x170>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b0c      	cmp	r3, #12
 8002740:	d107      	bne.n	8002752 <SM_CalibrateESC+0x14a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	8919      	ldrh	r1, [r3, #8]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	460b      	mov	r3, r1
 800274e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002750:	e012      	b.n	8002778 <SM_CalibrateESC+0x170>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	2b10      	cmp	r3, #16
 8002758:	d107      	bne.n	800276a <SM_CalibrateESC+0x162>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	8919      	ldrh	r1, [r3, #8]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	460b      	mov	r3, r1
 8002766:	6493      	str	r3, [r2, #72]	@ 0x48
 8002768:	e006      	b.n	8002778 <SM_CalibrateESC+0x170>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	8919      	ldrh	r1, [r3, #8]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	460b      	mov	r3, r1
 8002776:	64d3      	str	r3, [r2, #76]	@ 0x4c
    printf("Driving Calibrate PSC: %lu, ARR: %lu\n", motor->pwm_tim->Instance->PSC, motor->pwm_tim->Instance->ARR);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002788:	461a      	mov	r2, r3
 800278a:	4815      	ldr	r0, [pc, #84]	@ (80027e0 <SM_CalibrateESC+0x1d8>)
 800278c:	f006 f8d0 	bl	8008930 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR1);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002798:	4619      	mov	r1, r3
 800279a:	4812      	ldr	r0, [pc, #72]	@ (80027e4 <SM_CalibrateESC+0x1dc>)
 800279c:	f006 f8c8 	bl	8008930 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR2);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027a8:	4619      	mov	r1, r3
 80027aa:	480e      	ldr	r0, [pc, #56]	@ (80027e4 <SM_CalibrateESC+0x1dc>)
 80027ac:	f006 f8c0 	bl	8008930 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR3);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027b8:	4619      	mov	r1, r3
 80027ba:	480a      	ldr	r0, [pc, #40]	@ (80027e4 <SM_CalibrateESC+0x1dc>)
 80027bc:	f006 f8b8 	bl	8008930 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR4);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c8:	4619      	mov	r1, r3
 80027ca:	4806      	ldr	r0, [pc, #24]	@ (80027e4 <SM_CalibrateESC+0x1dc>)
 80027cc:	f006 f8b0 	bl	8008930 <iprintf>
	HAL_Delay(5000);
 80027d0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80027d4:	f000 fc3c 	bl	8003050 <HAL_Delay>
}
 80027d8:	bf00      	nop
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	0800bf00 	.word	0x0800bf00
 80027e4:	0800bf28 	.word	0x0800bf28

080027e8 <steering_pid_update>:

// Private function implementations
static float steering_pid_update(SteeringMotor* motor, float target, float current) {
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	ed87 0a02 	vstr	s0, [r7, #8]
 80027f4:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = target - current;
 80027f8:	ed97 7a02 	vldr	s14, [r7, #8]
 80027fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002800:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002804:	edc7 7a05 	vstr	s15, [r7, #20]

    // Integral term with clamping
    motor->integral += error * motor->dt;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8002814:	edd7 7a05 	vldr	s15, [r7, #20]
 8002818:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800281c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    motor->integral = fmaxf(fminf(motor->integral, motor->integral_limit), -motor->integral_limit);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	ed93 7a08 	vldr	s14, [r3, #32]
 8002832:	eef0 0a47 	vmov.f32	s1, s14
 8002836:	eeb0 0a67 	vmov.f32	s0, s15
 800283a:	f009 fa58 	bl	800bcee <fminf>
 800283e:	eeb0 7a40 	vmov.f32	s14, s0
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	edd3 7a08 	vldr	s15, [r3, #32]
 8002848:	eef1 7a67 	vneg.f32	s15, s15
 800284c:	eef0 0a67 	vmov.f32	s1, s15
 8002850:	eeb0 0a47 	vmov.f32	s0, s14
 8002854:	f009 fa2e 	bl	800bcb4 <fmaxf>
 8002858:	eef0 7a40 	vmov.f32	s15, s0
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Derivative term
    float derivative = (error - motor->prev_error) / motor->dt;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002868:	ed97 7a05 	vldr	s14, [r7, #20]
 800286c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002876:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800287a:	edc7 7a04 	vstr	s15, [r7, #16]
    motor->prev_error = error;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	629a      	str	r2, [r3, #40]	@ 0x28

    return (motor->Kp * error) + (motor->Ki * motor->integral) + (motor->Kd * derivative);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	ed93 7a05 	vldr	s14, [r3, #20]
 800288a:	edd7 7a05 	vldr	s15, [r7, #20]
 800288e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	edd3 6a06 	vldr	s13, [r3, #24]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800289e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	edd3 6a07 	vldr	s13, [r3, #28]
 80028ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80028b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b4:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80028b8:	eeb0 0a67 	vmov.f32	s0, s15
 80028bc:	3718      	adds	r7, #24
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <set_steering_pwm>:

static void set_steering_pwm(SteeringMotor* motor, int16_t pwm) {
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	460b      	mov	r3, r1
 80028ce:	807b      	strh	r3, [r7, #2]
    bool direction = (pwm <= 0);
 80028d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	bfd4      	ite	le
 80028d8:	2301      	movle	r3, #1
 80028da:	2300      	movgt	r3, #0
 80028dc:	73fb      	strb	r3, [r7, #15]
    pwm = fminf(fabsf(pwm), __HAL_TIM_GET_AUTORELOAD(motor->pwm_tim));
 80028de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80028e2:	ee07 3a90 	vmov	s15, r3
 80028e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028ea:	eef0 7ae7 	vabs.f32	s15, s15
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f6:	ee07 3a10 	vmov	s14, r3
 80028fa:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80028fe:	eef0 0a47 	vmov.f32	s1, s14
 8002902:	eeb0 0a67 	vmov.f32	s0, s15
 8002906:	f009 f9f2 	bl	800bcee <fminf>
 800290a:	eef0 7a40 	vmov.f32	s15, s0
 800290e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002912:	ee17 3a90 	vmov	r3, s15
 8002916:	807b      	strh	r3, [r7, #2]

    HAL_GPIO_WritePin(motor->dir_gpio_port, motor->dir_gpio_pin, direction);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6818      	ldr	r0, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	889b      	ldrh	r3, [r3, #4]
 8002920:	7bfa      	ldrb	r2, [r7, #15]
 8002922:	4619      	mov	r1, r3
 8002924:	f000 fea8 	bl	8003678 <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, pwm);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d106      	bne.n	800293e <set_steering_pwm+0x7a>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800293a:	635a      	str	r2, [r3, #52]	@ 0x34
 800293c:	e031      	b.n	80029a2 <set_steering_pwm+0xde>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	2b04      	cmp	r3, #4
 8002944:	d106      	bne.n	8002954 <set_steering_pwm+0x90>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002950:	6393      	str	r3, [r2, #56]	@ 0x38
 8002952:	e026      	b.n	80029a2 <set_steering_pwm+0xde>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	2b08      	cmp	r3, #8
 800295a:	d106      	bne.n	800296a <set_steering_pwm+0xa6>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002966:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002968:	e01b      	b.n	80029a2 <set_steering_pwm+0xde>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	2b0c      	cmp	r3, #12
 8002970:	d106      	bne.n	8002980 <set_steering_pwm+0xbc>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800297c:	6413      	str	r3, [r2, #64]	@ 0x40
 800297e:	e010      	b.n	80029a2 <set_steering_pwm+0xde>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	2b10      	cmp	r3, #16
 8002986:	d106      	bne.n	8002996 <set_steering_pwm+0xd2>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002992:	6493      	str	r3, [r2, #72]	@ 0x48
 8002994:	e005      	b.n	80029a2 <set_steering_pwm+0xde>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80029a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
//    printf("Steering ARR: %lu\n", __HAL_TIM_GET_AUTORELOAD(motor->pwm_tim));
    printf("Steering PSC: %lu, ARR: %lu\n", motor->pwm_tim->Instance->PSC, motor->pwm_tim->Instance->ARR);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b2:	461a      	mov	r2, r3
 80029b4:	4803      	ldr	r0, [pc, #12]	@ (80029c4 <set_steering_pwm+0x100>)
 80029b6:	f005 ffbb 	bl	8008930 <iprintf>
}
 80029ba:	bf00      	nop
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	0800bf44 	.word	0x0800bf44

080029c8 <constrain_pulse_width>:

static void constrain_pulse_width(uint16_t* pulse, uint16_t min, uint16_t max) {
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	807b      	strh	r3, [r7, #2]
 80029d4:	4613      	mov	r3, r2
 80029d6:	803b      	strh	r3, [r7, #0]
    if(*pulse < min) *pulse = min;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	881b      	ldrh	r3, [r3, #0]
 80029dc:	887a      	ldrh	r2, [r7, #2]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d902      	bls.n	80029e8 <constrain_pulse_width+0x20>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	887a      	ldrh	r2, [r7, #2]
 80029e6:	801a      	strh	r2, [r3, #0]
    if(*pulse > max) *pulse = max;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	881b      	ldrh	r3, [r3, #0]
 80029ec:	883a      	ldrh	r2, [r7, #0]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d202      	bcs.n	80029f8 <constrain_pulse_width+0x30>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	883a      	ldrh	r2, [r7, #0]
 80029f6:	801a      	strh	r2, [r3, #0]
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  return 1;
 8002a08:	2301      	movs	r3, #1
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <_kill>:

int _kill(int pid, int sig)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a1e:	f006 f85b 	bl	8008ad8 <__errno>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2216      	movs	r2, #22
 8002a26:	601a      	str	r2, [r3, #0]
  return -1;
 8002a28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3708      	adds	r7, #8
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <_exit>:

void _exit (int status)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a3c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f7ff ffe7 	bl	8002a14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a46:	bf00      	nop
 8002a48:	e7fd      	b.n	8002a46 <_exit+0x12>

08002a4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b086      	sub	sp, #24
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	60f8      	str	r0, [r7, #12]
 8002a52:	60b9      	str	r1, [r7, #8]
 8002a54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
 8002a5a:	e00a      	b.n	8002a72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a5c:	f3af 8000 	nop.w
 8002a60:	4601      	mov	r1, r0
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	1c5a      	adds	r2, r3, #1
 8002a66:	60ba      	str	r2, [r7, #8]
 8002a68:	b2ca      	uxtb	r2, r1
 8002a6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	3301      	adds	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	dbf0      	blt.n	8002a5c <_read+0x12>
  }

  return len;
 8002a7a:	687b      	ldr	r3, [r7, #4]
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3718      	adds	r7, #24
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a90:	2300      	movs	r3, #0
 8002a92:	617b      	str	r3, [r7, #20]
 8002a94:	e009      	b.n	8002aaa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	60ba      	str	r2, [r7, #8]
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 f9f6 	bl	8002e90 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	dbf1      	blt.n	8002a96 <_write+0x12>
  }
  return len;
 8002ab2:	687b      	ldr	r3, [r7, #4]
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3718      	adds	r7, #24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <_close>:

int _close(int file)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ac4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ae4:	605a      	str	r2, [r3, #4]
  return 0;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <_isatty>:

int _isatty(int file)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002afc:	2301      	movs	r3, #1
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b085      	sub	sp, #20
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	60f8      	str	r0, [r7, #12]
 8002b12:	60b9      	str	r1, [r7, #8]
 8002b14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b2c:	4a14      	ldr	r2, [pc, #80]	@ (8002b80 <_sbrk+0x5c>)
 8002b2e:	4b15      	ldr	r3, [pc, #84]	@ (8002b84 <_sbrk+0x60>)
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b38:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <_sbrk+0x64>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d102      	bne.n	8002b46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b40:	4b11      	ldr	r3, [pc, #68]	@ (8002b88 <_sbrk+0x64>)
 8002b42:	4a12      	ldr	r2, [pc, #72]	@ (8002b8c <_sbrk+0x68>)
 8002b44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b46:	4b10      	ldr	r3, [pc, #64]	@ (8002b88 <_sbrk+0x64>)
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d207      	bcs.n	8002b64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b54:	f005 ffc0 	bl	8008ad8 <__errno>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	220c      	movs	r2, #12
 8002b5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b62:	e009      	b.n	8002b78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b64:	4b08      	ldr	r3, [pc, #32]	@ (8002b88 <_sbrk+0x64>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b6a:	4b07      	ldr	r3, [pc, #28]	@ (8002b88 <_sbrk+0x64>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4413      	add	r3, r2
 8002b72:	4a05      	ldr	r2, [pc, #20]	@ (8002b88 <_sbrk+0x64>)
 8002b74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b76:	68fb      	ldr	r3, [r7, #12]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20020000 	.word	0x20020000
 8002b84:	00000400 	.word	0x00000400
 8002b88:	200005a4 	.word	0x200005a4
 8002b8c:	20000798 	.word	0x20000798

08002b90 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002b94:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <SystemInit+0x20>)
 8002b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b9a:	4a05      	ldr	r2, [pc, #20]	@ (8002bb0 <SystemInit+0x20>)
 8002b9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ba0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002bb4:	480d      	ldr	r0, [pc, #52]	@ (8002bec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002bb6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bb8:	f7ff ffea 	bl	8002b90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bbc:	480c      	ldr	r0, [pc, #48]	@ (8002bf0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002bbe:	490d      	ldr	r1, [pc, #52]	@ (8002bf4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8002bf8 <LoopForever+0xe>)
  movs r3, #0
 8002bc2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002bc4:	e002      	b.n	8002bcc <LoopCopyDataInit>

08002bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bca:	3304      	adds	r3, #4

08002bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd0:	d3f9      	bcc.n	8002bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bd2:	4a0a      	ldr	r2, [pc, #40]	@ (8002bfc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002bd4:	4c0a      	ldr	r4, [pc, #40]	@ (8002c00 <LoopForever+0x16>)
  movs r3, #0
 8002bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bd8:	e001      	b.n	8002bde <LoopFillZerobss>

08002bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bdc:	3204      	adds	r2, #4

08002bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be0:	d3fb      	bcc.n	8002bda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002be2:	f005 ff7f 	bl	8008ae4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002be6:	f7fe fae1 	bl	80011ac <main>

08002bea <LoopForever>:

LoopForever:
    b LoopForever
 8002bea:	e7fe      	b.n	8002bea <LoopForever>
  ldr   r0, =_estack
 8002bec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf4:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002bf8:	0800c404 	.word	0x0800c404
  ldr r2, =_sbss
 8002bfc:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002c00:	20000798 	.word	0x20000798

08002c04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c04:	e7fe      	b.n	8002c04 <ADC1_2_IRQHandler>
	...

08002c08 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b088      	sub	sp, #32
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8002c12:	4b16      	ldr	r3, [pc, #88]	@ (8002c6c <BSP_LED_Init+0x64>)
 8002c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c16:	4a15      	ldr	r2, [pc, #84]	@ (8002c6c <BSP_LED_Init+0x64>)
 8002c18:	f043 0301 	orr.w	r3, r3, #1
 8002c1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c1e:	4b13      	ldr	r3, [pc, #76]	@ (8002c6c <BSP_LED_Init+0x64>)
 8002c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	60bb      	str	r3, [r7, #8]
 8002c28:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8002c2a:	2320      	movs	r3, #32
 8002c2c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002c32:	2300      	movs	r3, #0
 8002c34:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c36:	2303      	movs	r3, #3
 8002c38:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8002c3a:	79fb      	ldrb	r3, [r7, #7]
 8002c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8002c70 <BSP_LED_Init+0x68>)
 8002c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c42:	f107 020c 	add.w	r2, r7, #12
 8002c46:	4611      	mov	r1, r2
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f000 fb93 	bl	8003374 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	4a07      	ldr	r2, [pc, #28]	@ (8002c70 <BSP_LED_Init+0x68>)
 8002c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c56:	2120      	movs	r1, #32
 8002c58:	2200      	movs	r2, #0
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f000 fd0c 	bl	8003678 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3720      	adds	r7, #32
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	20000008 	.word	0x20000008

08002c74 <BSP_LED_On>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	4a06      	ldr	r2, [pc, #24]	@ (8002c9c <BSP_LED_On+0x28>)
 8002c82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c86:	2120      	movs	r1, #32
 8002c88:	2201      	movs	r2, #1
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f000 fcf4 	bl	8003678 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20000008 	.word	0x20000008

08002ca0 <BSP_LED_Toggle>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	4a06      	ldr	r2, [pc, #24]	@ (8002cc8 <BSP_LED_Toggle+0x28>)
 8002cae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	4611      	mov	r1, r2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f000 fcf6 	bl	80036a8 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	20000008 	.word	0x20000008

08002ccc <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b088      	sub	sp, #32
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	460a      	mov	r2, r1
 8002cd6:	71fb      	strb	r3, [r7, #7]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8002cdc:	4b2c      	ldr	r3, [pc, #176]	@ (8002d90 <BSP_PB_Init+0xc4>)
 8002cde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce0:	4a2b      	ldr	r2, [pc, #172]	@ (8002d90 <BSP_PB_Init+0xc4>)
 8002ce2:	f043 0304 	orr.w	r3, r3, #4
 8002ce6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ce8:	4b29      	ldr	r3, [pc, #164]	@ (8002d90 <BSP_PB_Init+0xc4>)
 8002cea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cec:	f003 0304 	and.w	r3, r3, #4
 8002cf0:	60bb      	str	r3, [r7, #8]
 8002cf2:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002cf4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002cf8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cfe:	2302      	movs	r3, #2
 8002d00:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8002d02:	79bb      	ldrb	r3, [r7, #6]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d10c      	bne.n	8002d22 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002d0c:	79fb      	ldrb	r3, [r7, #7]
 8002d0e:	4a21      	ldr	r2, [pc, #132]	@ (8002d94 <BSP_PB_Init+0xc8>)
 8002d10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d14:	f107 020c 	add.w	r2, r7, #12
 8002d18:	4611      	mov	r1, r2
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f000 fb2a 	bl	8003374 <HAL_GPIO_Init>
 8002d20:	e031      	b.n	8002d86 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002d22:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002d26:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002d28:	79fb      	ldrb	r3, [r7, #7]
 8002d2a:	4a1a      	ldr	r2, [pc, #104]	@ (8002d94 <BSP_PB_Init+0xc8>)
 8002d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d30:	f107 020c 	add.w	r2, r7, #12
 8002d34:	4611      	mov	r1, r2
 8002d36:	4618      	mov	r0, r3
 8002d38:	f000 fb1c 	bl	8003374 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	00db      	lsls	r3, r3, #3
 8002d40:	4a15      	ldr	r2, [pc, #84]	@ (8002d98 <BSP_PB_Init+0xcc>)
 8002d42:	441a      	add	r2, r3
 8002d44:	79fb      	ldrb	r3, [r7, #7]
 8002d46:	4915      	ldr	r1, [pc, #84]	@ (8002d9c <BSP_PB_Init+0xd0>)
 8002d48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4610      	mov	r0, r2
 8002d50:	f000 facc 	bl	80032ec <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	4a0f      	ldr	r2, [pc, #60]	@ (8002d98 <BSP_PB_Init+0xcc>)
 8002d5a:	1898      	adds	r0, r3, r2
 8002d5c:	79fb      	ldrb	r3, [r7, #7]
 8002d5e:	4a10      	ldr	r2, [pc, #64]	@ (8002da0 <BSP_PB_Init+0xd4>)
 8002d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d64:	461a      	mov	r2, r3
 8002d66:	2100      	movs	r1, #0
 8002d68:	f000 faa3 	bl	80032b2 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002d6c:	2028      	movs	r0, #40	@ 0x28
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	4a0c      	ldr	r2, [pc, #48]	@ (8002da4 <BSP_PB_Init+0xd8>)
 8002d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d76:	2200      	movs	r2, #0
 8002d78:	4619      	mov	r1, r3
 8002d7a:	f000 fa66 	bl	800324a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002d7e:	2328      	movs	r3, #40	@ 0x28
 8002d80:	4618      	mov	r0, r3
 8002d82:	f000 fa7c 	bl	800327e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3720      	adds	r7, #32
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40021000 	.word	0x40021000
 8002d94:	2000000c 	.word	0x2000000c
 8002d98:	200005a8 	.word	0x200005a8
 8002d9c:	0800bf88 	.word	0x0800bf88
 8002da0:	20000014 	.word	0x20000014
 8002da4:	20000018 	.word	0x20000018

08002da8 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8002db2:	79fb      	ldrb	r3, [r7, #7]
 8002db4:	00db      	lsls	r3, r3, #3
 8002db6:	4a04      	ldr	r2, [pc, #16]	@ (8002dc8 <BSP_PB_IRQHandler+0x20>)
 8002db8:	4413      	add	r3, r2
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f000 faaa 	bl	8003314 <HAL_EXTI_IRQHandler>
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	200005a8 	.word	0x200005a8

08002dcc <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	6039      	str	r1, [r7, #0]
 8002dd6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8002ddc:	79fb      	ldrb	r3, [r7, #7]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d903      	bls.n	8002dea <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002de2:	f06f 0301 	mvn.w	r3, #1
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	e018      	b.n	8002e1c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002dea:	79fb      	ldrb	r3, [r7, #7]
 8002dec:	2294      	movs	r2, #148	@ 0x94
 8002dee:	fb02 f303 	mul.w	r3, r2, r3
 8002df2:	4a0d      	ldr	r2, [pc, #52]	@ (8002e28 <BSP_COM_Init+0x5c>)
 8002df4:	4413      	add	r3, r2
 8002df6:	4618      	mov	r0, r3
 8002df8:	f000 f86e 	bl	8002ed8 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002dfc:	79fb      	ldrb	r3, [r7, #7]
 8002dfe:	2294      	movs	r2, #148	@ 0x94
 8002e00:	fb02 f303 	mul.w	r3, r2, r3
 8002e04:	4a08      	ldr	r2, [pc, #32]	@ (8002e28 <BSP_COM_Init+0x5c>)
 8002e06:	4413      	add	r3, r2
 8002e08:	6839      	ldr	r1, [r7, #0]
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f000 f80e 	bl	8002e2c <MX_LPUART1_Init>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d002      	beq.n	8002e1c <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8002e16:	f06f 0303 	mvn.w	r3, #3
 8002e1a:	e000      	b.n	8002e1e <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	200005b0 	.word	0x200005b0

08002e2c <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8002e36:	4b15      	ldr	r3, [pc, #84]	@ (8002e8c <MX_LPUART1_Init+0x60>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	220c      	movs	r2, #12
 8002e4a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	895b      	ldrh	r3, [r3, #10]
 8002e50:	461a      	mov	r2, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	891b      	ldrh	r3, [r3, #8]
 8002e62:	461a      	mov	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	899b      	ldrh	r3, [r3, #12]
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002e78:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f002 ff50 	bl	8005d20 <HAL_UART_Init>
 8002e80:	4603      	mov	r3, r0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	20000010 	.word	0x20000010

08002e90 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8002e98:	4b09      	ldr	r3, [pc, #36]	@ (8002ec0 <__io_putchar+0x30>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	2394      	movs	r3, #148	@ 0x94
 8002ea0:	fb02 f303 	mul.w	r3, r2, r3
 8002ea4:	4a07      	ldr	r2, [pc, #28]	@ (8002ec4 <__io_putchar+0x34>)
 8002ea6:	1898      	adds	r0, r3, r2
 8002ea8:	1d39      	adds	r1, r7, #4
 8002eaa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f002 ff86 	bl	8005dc0 <HAL_UART_Transmit>
  return ch;
 8002eb4:	687b      	ldr	r3, [r7, #4]
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20000644 	.word	0x20000644
 8002ec4:	200005b0 	.word	0x200005b0

08002ec8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002ecc:	2000      	movs	r0, #0
 8002ece:	f7ff f81b 	bl	8001f08 <BSP_PB_Callback>
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
	...

08002ed8 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08a      	sub	sp, #40	@ 0x28
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002ee0:	4b22      	ldr	r3, [pc, #136]	@ (8002f6c <COM1_MspInit+0x94>)
 8002ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee4:	4a21      	ldr	r2, [pc, #132]	@ (8002f6c <COM1_MspInit+0x94>)
 8002ee6:	f043 0301 	orr.w	r3, r3, #1
 8002eea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eec:	4b1f      	ldr	r3, [pc, #124]	@ (8002f6c <COM1_MspInit+0x94>)
 8002eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	613b      	str	r3, [r7, #16]
 8002ef6:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002ef8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f6c <COM1_MspInit+0x94>)
 8002efa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002efc:	4a1b      	ldr	r2, [pc, #108]	@ (8002f6c <COM1_MspInit+0x94>)
 8002efe:	f043 0301 	orr.w	r3, r3, #1
 8002f02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f04:	4b19      	ldr	r3, [pc, #100]	@ (8002f6c <COM1_MspInit+0x94>)
 8002f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f08:	f003 0301 	and.w	r3, r3, #1
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002f10:	4b16      	ldr	r3, [pc, #88]	@ (8002f6c <COM1_MspInit+0x94>)
 8002f12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f14:	4a15      	ldr	r2, [pc, #84]	@ (8002f6c <COM1_MspInit+0x94>)
 8002f16:	f043 0301 	orr.w	r3, r3, #1
 8002f1a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002f1c:	4b13      	ldr	r3, [pc, #76]	@ (8002f6c <COM1_MspInit+0x94>)
 8002f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8002f28:	2304      	movs	r3, #4
 8002f2a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002f30:	2302      	movs	r3, #2
 8002f32:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002f34:	2301      	movs	r3, #1
 8002f36:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002f38:	230c      	movs	r3, #12
 8002f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002f3c:	f107 0314 	add.w	r3, r7, #20
 8002f40:	4619      	mov	r1, r3
 8002f42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f46:	f000 fa15 	bl	8003374 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8002f4a:	2308      	movs	r3, #8
 8002f4c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8002f52:	230c      	movs	r3, #12
 8002f54:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8002f56:	f107 0314 	add.w	r3, r7, #20
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f60:	f000 fa08 	bl	8003374 <HAL_GPIO_Init>
}
 8002f64:	bf00      	nop
 8002f66:	3728      	adds	r7, #40	@ 0x28
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40021000 	.word	0x40021000

08002f70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f7a:	2003      	movs	r0, #3
 8002f7c:	f000 f95a 	bl	8003234 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f80:	2000      	movs	r0, #0
 8002f82:	f000 f80d 	bl	8002fa0 <HAL_InitTick>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d002      	beq.n	8002f92 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	71fb      	strb	r3, [r7, #7]
 8002f90:	e001      	b.n	8002f96 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f92:	f7fe ffd3 	bl	8001f3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f96:	79fb      	ldrb	r3, [r7, #7]

}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002fac:	4b16      	ldr	r3, [pc, #88]	@ (8003008 <HAL_InitTick+0x68>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d022      	beq.n	8002ffa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002fb4:	4b15      	ldr	r3, [pc, #84]	@ (800300c <HAL_InitTick+0x6c>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	4b13      	ldr	r3, [pc, #76]	@ (8003008 <HAL_InitTick+0x68>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002fc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f000 f966 	bl	800329a <HAL_SYSTICK_Config>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10f      	bne.n	8002ff4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b0f      	cmp	r3, #15
 8002fd8:	d809      	bhi.n	8002fee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fe2:	f000 f932 	bl	800324a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fe6:	4a0a      	ldr	r2, [pc, #40]	@ (8003010 <HAL_InitTick+0x70>)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6013      	str	r3, [r2, #0]
 8002fec:	e007      	b.n	8002ffe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	73fb      	strb	r3, [r7, #15]
 8002ff2:	e004      	b.n	8002ffe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	73fb      	strb	r3, [r7, #15]
 8002ff8:	e001      	b.n	8002ffe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003000:	4618      	mov	r0, r3
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000020 	.word	0x20000020
 800300c:	20000004 	.word	0x20000004
 8003010:	2000001c 	.word	0x2000001c

08003014 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003018:	4b05      	ldr	r3, [pc, #20]	@ (8003030 <HAL_IncTick+0x1c>)
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	4b05      	ldr	r3, [pc, #20]	@ (8003034 <HAL_IncTick+0x20>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4413      	add	r3, r2
 8003022:	4a03      	ldr	r2, [pc, #12]	@ (8003030 <HAL_IncTick+0x1c>)
 8003024:	6013      	str	r3, [r2, #0]
}
 8003026:	bf00      	nop
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	20000648 	.word	0x20000648
 8003034:	20000020 	.word	0x20000020

08003038 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  return uwTick;
 800303c:	4b03      	ldr	r3, [pc, #12]	@ (800304c <HAL_GetTick+0x14>)
 800303e:	681b      	ldr	r3, [r3, #0]
}
 8003040:	4618      	mov	r0, r3
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	20000648 	.word	0x20000648

08003050 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003058:	f7ff ffee 	bl	8003038 <HAL_GetTick>
 800305c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003068:	d004      	beq.n	8003074 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800306a:	4b09      	ldr	r3, [pc, #36]	@ (8003090 <HAL_Delay+0x40>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68fa      	ldr	r2, [r7, #12]
 8003070:	4413      	add	r3, r2
 8003072:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003074:	bf00      	nop
 8003076:	f7ff ffdf 	bl	8003038 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	429a      	cmp	r2, r3
 8003084:	d8f7      	bhi.n	8003076 <HAL_Delay+0x26>
  {
  }
}
 8003086:	bf00      	nop
 8003088:	bf00      	nop
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	20000020 	.word	0x20000020

08003094 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030a4:	4b0c      	ldr	r3, [pc, #48]	@ (80030d8 <__NVIC_SetPriorityGrouping+0x44>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030b0:	4013      	ands	r3, r2
 80030b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030c6:	4a04      	ldr	r2, [pc, #16]	@ (80030d8 <__NVIC_SetPriorityGrouping+0x44>)
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	60d3      	str	r3, [r2, #12]
}
 80030cc:	bf00      	nop
 80030ce:	3714      	adds	r7, #20
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	e000ed00 	.word	0xe000ed00

080030dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030e0:	4b04      	ldr	r3, [pc, #16]	@ (80030f4 <__NVIC_GetPriorityGrouping+0x18>)
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	0a1b      	lsrs	r3, r3, #8
 80030e6:	f003 0307 	and.w	r3, r3, #7
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	e000ed00 	.word	0xe000ed00

080030f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003106:	2b00      	cmp	r3, #0
 8003108:	db0b      	blt.n	8003122 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800310a:	79fb      	ldrb	r3, [r7, #7]
 800310c:	f003 021f 	and.w	r2, r3, #31
 8003110:	4907      	ldr	r1, [pc, #28]	@ (8003130 <__NVIC_EnableIRQ+0x38>)
 8003112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003116:	095b      	lsrs	r3, r3, #5
 8003118:	2001      	movs	r0, #1
 800311a:	fa00 f202 	lsl.w	r2, r0, r2
 800311e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	e000e100 	.word	0xe000e100

08003134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	6039      	str	r1, [r7, #0]
 800313e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003144:	2b00      	cmp	r3, #0
 8003146:	db0a      	blt.n	800315e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	b2da      	uxtb	r2, r3
 800314c:	490c      	ldr	r1, [pc, #48]	@ (8003180 <__NVIC_SetPriority+0x4c>)
 800314e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003152:	0112      	lsls	r2, r2, #4
 8003154:	b2d2      	uxtb	r2, r2
 8003156:	440b      	add	r3, r1
 8003158:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800315c:	e00a      	b.n	8003174 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	b2da      	uxtb	r2, r3
 8003162:	4908      	ldr	r1, [pc, #32]	@ (8003184 <__NVIC_SetPriority+0x50>)
 8003164:	79fb      	ldrb	r3, [r7, #7]
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	3b04      	subs	r3, #4
 800316c:	0112      	lsls	r2, r2, #4
 800316e:	b2d2      	uxtb	r2, r2
 8003170:	440b      	add	r3, r1
 8003172:	761a      	strb	r2, [r3, #24]
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	e000e100 	.word	0xe000e100
 8003184:	e000ed00 	.word	0xe000ed00

08003188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003188:	b480      	push	{r7}
 800318a:	b089      	sub	sp, #36	@ 0x24
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	f1c3 0307 	rsb	r3, r3, #7
 80031a2:	2b04      	cmp	r3, #4
 80031a4:	bf28      	it	cs
 80031a6:	2304      	movcs	r3, #4
 80031a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	3304      	adds	r3, #4
 80031ae:	2b06      	cmp	r3, #6
 80031b0:	d902      	bls.n	80031b8 <NVIC_EncodePriority+0x30>
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	3b03      	subs	r3, #3
 80031b6:	e000      	b.n	80031ba <NVIC_EncodePriority+0x32>
 80031b8:	2300      	movs	r3, #0
 80031ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	43da      	mvns	r2, r3
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	401a      	ands	r2, r3
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031d0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	fa01 f303 	lsl.w	r3, r1, r3
 80031da:	43d9      	mvns	r1, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e0:	4313      	orrs	r3, r2
         );
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3724      	adds	r7, #36	@ 0x24
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
	...

080031f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	3b01      	subs	r3, #1
 80031fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003200:	d301      	bcc.n	8003206 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003202:	2301      	movs	r3, #1
 8003204:	e00f      	b.n	8003226 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003206:	4a0a      	ldr	r2, [pc, #40]	@ (8003230 <SysTick_Config+0x40>)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3b01      	subs	r3, #1
 800320c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800320e:	210f      	movs	r1, #15
 8003210:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003214:	f7ff ff8e 	bl	8003134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003218:	4b05      	ldr	r3, [pc, #20]	@ (8003230 <SysTick_Config+0x40>)
 800321a:	2200      	movs	r2, #0
 800321c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800321e:	4b04      	ldr	r3, [pc, #16]	@ (8003230 <SysTick_Config+0x40>)
 8003220:	2207      	movs	r2, #7
 8003222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	e000e010 	.word	0xe000e010

08003234 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f7ff ff29 	bl	8003094 <__NVIC_SetPriorityGrouping>
}
 8003242:	bf00      	nop
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b086      	sub	sp, #24
 800324e:	af00      	add	r7, sp, #0
 8003250:	4603      	mov	r3, r0
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
 8003256:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003258:	f7ff ff40 	bl	80030dc <__NVIC_GetPriorityGrouping>
 800325c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	68b9      	ldr	r1, [r7, #8]
 8003262:	6978      	ldr	r0, [r7, #20]
 8003264:	f7ff ff90 	bl	8003188 <NVIC_EncodePriority>
 8003268:	4602      	mov	r2, r0
 800326a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800326e:	4611      	mov	r1, r2
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff ff5f 	bl	8003134 <__NVIC_SetPriority>
}
 8003276:	bf00      	nop
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b082      	sub	sp, #8
 8003282:	af00      	add	r7, sp, #0
 8003284:	4603      	mov	r3, r0
 8003286:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328c:	4618      	mov	r0, r3
 800328e:	f7ff ff33 	bl	80030f8 <__NVIC_EnableIRQ>
}
 8003292:	bf00      	nop
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800329a:	b580      	push	{r7, lr}
 800329c:	b082      	sub	sp, #8
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f7ff ffa4 	bl	80031f0 <SysTick_Config>
 80032a8:	4603      	mov	r3, r0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3708      	adds	r7, #8
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80032b2:	b480      	push	{r7}
 80032b4:	b087      	sub	sp, #28
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	60f8      	str	r0, [r7, #12]
 80032ba:	460b      	mov	r3, r1
 80032bc:	607a      	str	r2, [r7, #4]
 80032be:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80032c0:	2300      	movs	r3, #0
 80032c2:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 80032c4:	7afb      	ldrb	r3, [r7, #11]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d103      	bne.n	80032d2 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	605a      	str	r2, [r3, #4]
      break;
 80032d0:	e005      	b.n	80032de <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	75fb      	strb	r3, [r7, #23]
      break;
 80032dc:	bf00      	nop
  }

  return status;
 80032de:	7dfb      	ldrb	r3, [r7, #23]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	371c      	adds	r7, #28
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d101      	bne.n	8003300 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e003      	b.n	8003308 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	683a      	ldr	r2, [r7, #0]
 8003304:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003306:	2300      	movs	r3, #0
  }
}
 8003308:	4618      	mov	r0, r3
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	0c1b      	lsrs	r3, r3, #16
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 031f 	and.w	r3, r3, #31
 8003330:	2201      	movs	r2, #1
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	015a      	lsls	r2, r3, #5
 800333c:	4b0c      	ldr	r3, [pc, #48]	@ (8003370 <HAL_EXTI_IRQHandler+0x5c>)
 800333e:	4413      	add	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	693a      	ldr	r2, [r7, #16]
 8003348:	4013      	ands	r3, r2
 800334a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d009      	beq.n	8003366 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d002      	beq.n	8003366 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	4798      	blx	r3
    }
  }
}
 8003366:	bf00      	nop
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	40010414 	.word	0x40010414

08003374 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003374:	b480      	push	{r7}
 8003376:	b087      	sub	sp, #28
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800337e:	2300      	movs	r3, #0
 8003380:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003382:	e15a      	b.n	800363a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	2101      	movs	r1, #1
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	fa01 f303 	lsl.w	r3, r1, r3
 8003390:	4013      	ands	r3, r2
 8003392:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2b00      	cmp	r3, #0
 8003398:	f000 814c 	beq.w	8003634 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f003 0303 	and.w	r3, r3, #3
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d005      	beq.n	80033b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d130      	bne.n	8003416 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	2203      	movs	r2, #3
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	43db      	mvns	r3, r3
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	4013      	ands	r3, r2
 80033ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	68da      	ldr	r2, [r3, #12]
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	4313      	orrs	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033ea:	2201      	movs	r2, #1
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	43db      	mvns	r3, r3
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	4013      	ands	r3, r2
 80033f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	091b      	lsrs	r3, r3, #4
 8003400:	f003 0201 	and.w	r2, r3, #1
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	4313      	orrs	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	693a      	ldr	r2, [r7, #16]
 8003414:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	2b03      	cmp	r3, #3
 8003420:	d017      	beq.n	8003452 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	2203      	movs	r2, #3
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	43db      	mvns	r3, r3
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	4013      	ands	r3, r2
 8003438:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	689a      	ldr	r2, [r3, #8]
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	693a      	ldr	r2, [r7, #16]
 8003448:	4313      	orrs	r3, r2
 800344a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	2b02      	cmp	r3, #2
 800345c:	d123      	bne.n	80034a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	08da      	lsrs	r2, r3, #3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3208      	adds	r2, #8
 8003466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800346a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	220f      	movs	r2, #15
 8003476:	fa02 f303 	lsl.w	r3, r2, r3
 800347a:	43db      	mvns	r3, r3
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	4013      	ands	r3, r2
 8003480:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	691a      	ldr	r2, [r3, #16]
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	fa02 f303 	lsl.w	r3, r2, r3
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	4313      	orrs	r3, r2
 8003496:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	08da      	lsrs	r2, r3, #3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	3208      	adds	r2, #8
 80034a0:	6939      	ldr	r1, [r7, #16]
 80034a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	2203      	movs	r2, #3
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	43db      	mvns	r3, r3
 80034b8:	693a      	ldr	r2, [r7, #16]
 80034ba:	4013      	ands	r3, r2
 80034bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f003 0203 	and.w	r2, r3, #3
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	fa02 f303 	lsl.w	r3, r2, r3
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f000 80a6 	beq.w	8003634 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034e8:	4b5b      	ldr	r3, [pc, #364]	@ (8003658 <HAL_GPIO_Init+0x2e4>)
 80034ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ec:	4a5a      	ldr	r2, [pc, #360]	@ (8003658 <HAL_GPIO_Init+0x2e4>)
 80034ee:	f043 0301 	orr.w	r3, r3, #1
 80034f2:	6613      	str	r3, [r2, #96]	@ 0x60
 80034f4:	4b58      	ldr	r3, [pc, #352]	@ (8003658 <HAL_GPIO_Init+0x2e4>)
 80034f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	60bb      	str	r3, [r7, #8]
 80034fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003500:	4a56      	ldr	r2, [pc, #344]	@ (800365c <HAL_GPIO_Init+0x2e8>)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	089b      	lsrs	r3, r3, #2
 8003506:	3302      	adds	r3, #2
 8003508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800350c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	f003 0303 	and.w	r3, r3, #3
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	220f      	movs	r2, #15
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	43db      	mvns	r3, r3
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	4013      	ands	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800352a:	d01f      	beq.n	800356c <HAL_GPIO_Init+0x1f8>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a4c      	ldr	r2, [pc, #304]	@ (8003660 <HAL_GPIO_Init+0x2ec>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d019      	beq.n	8003568 <HAL_GPIO_Init+0x1f4>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a4b      	ldr	r2, [pc, #300]	@ (8003664 <HAL_GPIO_Init+0x2f0>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d013      	beq.n	8003564 <HAL_GPIO_Init+0x1f0>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a4a      	ldr	r2, [pc, #296]	@ (8003668 <HAL_GPIO_Init+0x2f4>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d00d      	beq.n	8003560 <HAL_GPIO_Init+0x1ec>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a49      	ldr	r2, [pc, #292]	@ (800366c <HAL_GPIO_Init+0x2f8>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d007      	beq.n	800355c <HAL_GPIO_Init+0x1e8>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4a48      	ldr	r2, [pc, #288]	@ (8003670 <HAL_GPIO_Init+0x2fc>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d101      	bne.n	8003558 <HAL_GPIO_Init+0x1e4>
 8003554:	2305      	movs	r3, #5
 8003556:	e00a      	b.n	800356e <HAL_GPIO_Init+0x1fa>
 8003558:	2306      	movs	r3, #6
 800355a:	e008      	b.n	800356e <HAL_GPIO_Init+0x1fa>
 800355c:	2304      	movs	r3, #4
 800355e:	e006      	b.n	800356e <HAL_GPIO_Init+0x1fa>
 8003560:	2303      	movs	r3, #3
 8003562:	e004      	b.n	800356e <HAL_GPIO_Init+0x1fa>
 8003564:	2302      	movs	r3, #2
 8003566:	e002      	b.n	800356e <HAL_GPIO_Init+0x1fa>
 8003568:	2301      	movs	r3, #1
 800356a:	e000      	b.n	800356e <HAL_GPIO_Init+0x1fa>
 800356c:	2300      	movs	r3, #0
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	f002 0203 	and.w	r2, r2, #3
 8003574:	0092      	lsls	r2, r2, #2
 8003576:	4093      	lsls	r3, r2
 8003578:	693a      	ldr	r2, [r7, #16]
 800357a:	4313      	orrs	r3, r2
 800357c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800357e:	4937      	ldr	r1, [pc, #220]	@ (800365c <HAL_GPIO_Init+0x2e8>)
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	089b      	lsrs	r3, r3, #2
 8003584:	3302      	adds	r3, #2
 8003586:	693a      	ldr	r2, [r7, #16]
 8003588:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800358c:	4b39      	ldr	r3, [pc, #228]	@ (8003674 <HAL_GPIO_Init+0x300>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	43db      	mvns	r3, r3
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	4013      	ands	r3, r2
 800359a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d003      	beq.n	80035b0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035b0:	4a30      	ldr	r2, [pc, #192]	@ (8003674 <HAL_GPIO_Init+0x300>)
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80035b6:	4b2f      	ldr	r3, [pc, #188]	@ (8003674 <HAL_GPIO_Init+0x300>)
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	43db      	mvns	r3, r3
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	4013      	ands	r3, r2
 80035c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035da:	4a26      	ldr	r2, [pc, #152]	@ (8003674 <HAL_GPIO_Init+0x300>)
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80035e0:	4b24      	ldr	r3, [pc, #144]	@ (8003674 <HAL_GPIO_Init+0x300>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	43db      	mvns	r3, r3
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	4013      	ands	r3, r2
 80035ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d003      	beq.n	8003604 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4313      	orrs	r3, r2
 8003602:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003604:	4a1b      	ldr	r2, [pc, #108]	@ (8003674 <HAL_GPIO_Init+0x300>)
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800360a:	4b1a      	ldr	r3, [pc, #104]	@ (8003674 <HAL_GPIO_Init+0x300>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	43db      	mvns	r3, r3
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	4013      	ands	r3, r2
 8003618:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d003      	beq.n	800362e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	4313      	orrs	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800362e:	4a11      	ldr	r2, [pc, #68]	@ (8003674 <HAL_GPIO_Init+0x300>)
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	3301      	adds	r3, #1
 8003638:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	fa22 f303 	lsr.w	r3, r2, r3
 8003644:	2b00      	cmp	r3, #0
 8003646:	f47f ae9d 	bne.w	8003384 <HAL_GPIO_Init+0x10>
  }
}
 800364a:	bf00      	nop
 800364c:	bf00      	nop
 800364e:	371c      	adds	r7, #28
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr
 8003658:	40021000 	.word	0x40021000
 800365c:	40010000 	.word	0x40010000
 8003660:	48000400 	.word	0x48000400
 8003664:	48000800 	.word	0x48000800
 8003668:	48000c00 	.word	0x48000c00
 800366c:	48001000 	.word	0x48001000
 8003670:	48001400 	.word	0x48001400
 8003674:	40010400 	.word	0x40010400

08003678 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	460b      	mov	r3, r1
 8003682:	807b      	strh	r3, [r7, #2]
 8003684:	4613      	mov	r3, r2
 8003686:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003688:	787b      	ldrb	r3, [r7, #1]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800368e:	887a      	ldrh	r2, [r7, #2]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003694:	e002      	b.n	800369c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003696:	887a      	ldrh	r2, [r7, #2]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036ba:	887a      	ldrh	r2, [r7, #2]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4013      	ands	r3, r2
 80036c0:	041a      	lsls	r2, r3, #16
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	43d9      	mvns	r1, r3
 80036c6:	887b      	ldrh	r3, [r7, #2]
 80036c8:	400b      	ands	r3, r1
 80036ca:	431a      	orrs	r2, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	619a      	str	r2, [r3, #24]
}
 80036d0:	bf00      	nop
 80036d2:	3714      	adds	r7, #20
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d141      	bne.n	800376e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036ea:	4b4b      	ldr	r3, [pc, #300]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036f6:	d131      	bne.n	800375c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036f8:	4b47      	ldr	r3, [pc, #284]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036fe:	4a46      	ldr	r2, [pc, #280]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003700:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003704:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003708:	4b43      	ldr	r3, [pc, #268]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003710:	4a41      	ldr	r2, [pc, #260]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003712:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003716:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003718:	4b40      	ldr	r3, [pc, #256]	@ (800381c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2232      	movs	r2, #50	@ 0x32
 800371e:	fb02 f303 	mul.w	r3, r2, r3
 8003722:	4a3f      	ldr	r2, [pc, #252]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003724:	fba2 2303 	umull	r2, r3, r2, r3
 8003728:	0c9b      	lsrs	r3, r3, #18
 800372a:	3301      	adds	r3, #1
 800372c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800372e:	e002      	b.n	8003736 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	3b01      	subs	r3, #1
 8003734:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003736:	4b38      	ldr	r3, [pc, #224]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800373e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003742:	d102      	bne.n	800374a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1f2      	bne.n	8003730 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800374a:	4b33      	ldr	r3, [pc, #204]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003752:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003756:	d158      	bne.n	800380a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e057      	b.n	800380c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800375c:	4b2e      	ldr	r3, [pc, #184]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800375e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003762:	4a2d      	ldr	r2, [pc, #180]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003764:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003768:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800376c:	e04d      	b.n	800380a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003774:	d141      	bne.n	80037fa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003776:	4b28      	ldr	r3, [pc, #160]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800377e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003782:	d131      	bne.n	80037e8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003784:	4b24      	ldr	r3, [pc, #144]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003786:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800378a:	4a23      	ldr	r2, [pc, #140]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800378c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003790:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003794:	4b20      	ldr	r3, [pc, #128]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800379c:	4a1e      	ldr	r2, [pc, #120]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800379e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037a4:	4b1d      	ldr	r3, [pc, #116]	@ (800381c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2232      	movs	r2, #50	@ 0x32
 80037aa:	fb02 f303 	mul.w	r3, r2, r3
 80037ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037b0:	fba2 2303 	umull	r2, r3, r2, r3
 80037b4:	0c9b      	lsrs	r3, r3, #18
 80037b6:	3301      	adds	r3, #1
 80037b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037ba:	e002      	b.n	80037c2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	3b01      	subs	r3, #1
 80037c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037c2:	4b15      	ldr	r3, [pc, #84]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ce:	d102      	bne.n	80037d6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1f2      	bne.n	80037bc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037d6:	4b10      	ldr	r3, [pc, #64]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037e2:	d112      	bne.n	800380a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e011      	b.n	800380c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80037f8:	e007      	b.n	800380a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80037fa:	4b07      	ldr	r3, [pc, #28]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003802:	4a05      	ldr	r2, [pc, #20]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003804:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003808:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3714      	adds	r7, #20
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	40007000 	.word	0x40007000
 800381c:	20000004 	.word	0x20000004
 8003820:	431bde83 	.word	0x431bde83

08003824 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003828:	4b05      	ldr	r3, [pc, #20]	@ (8003840 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	4a04      	ldr	r2, [pc, #16]	@ (8003840 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800382e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003832:	6093      	str	r3, [r2, #8]
}
 8003834:	bf00      	nop
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	40007000 	.word	0x40007000

08003844 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b088      	sub	sp, #32
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e2fe      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	d075      	beq.n	800394e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003862:	4b97      	ldr	r3, [pc, #604]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f003 030c 	and.w	r3, r3, #12
 800386a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800386c:	4b94      	ldr	r3, [pc, #592]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	f003 0303 	and.w	r3, r3, #3
 8003874:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	2b0c      	cmp	r3, #12
 800387a:	d102      	bne.n	8003882 <HAL_RCC_OscConfig+0x3e>
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	2b03      	cmp	r3, #3
 8003880:	d002      	beq.n	8003888 <HAL_RCC_OscConfig+0x44>
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	2b08      	cmp	r3, #8
 8003886:	d10b      	bne.n	80038a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003888:	4b8d      	ldr	r3, [pc, #564]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d05b      	beq.n	800394c <HAL_RCC_OscConfig+0x108>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d157      	bne.n	800394c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e2d9      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038a8:	d106      	bne.n	80038b8 <HAL_RCC_OscConfig+0x74>
 80038aa:	4b85      	ldr	r3, [pc, #532]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a84      	ldr	r2, [pc, #528]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80038b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	e01d      	b.n	80038f4 <HAL_RCC_OscConfig+0xb0>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038c0:	d10c      	bne.n	80038dc <HAL_RCC_OscConfig+0x98>
 80038c2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a7e      	ldr	r2, [pc, #504]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80038c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	4b7c      	ldr	r3, [pc, #496]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a7b      	ldr	r2, [pc, #492]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80038d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	e00b      	b.n	80038f4 <HAL_RCC_OscConfig+0xb0>
 80038dc:	4b78      	ldr	r3, [pc, #480]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a77      	ldr	r2, [pc, #476]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80038e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038e6:	6013      	str	r3, [r2, #0]
 80038e8:	4b75      	ldr	r3, [pc, #468]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a74      	ldr	r2, [pc, #464]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80038ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d013      	beq.n	8003924 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038fc:	f7ff fb9c 	bl	8003038 <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003902:	e008      	b.n	8003916 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003904:	f7ff fb98 	bl	8003038 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b64      	cmp	r3, #100	@ 0x64
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e29e      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003916:	4b6a      	ldr	r3, [pc, #424]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d0f0      	beq.n	8003904 <HAL_RCC_OscConfig+0xc0>
 8003922:	e014      	b.n	800394e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003924:	f7ff fb88 	bl	8003038 <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800392c:	f7ff fb84 	bl	8003038 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b64      	cmp	r3, #100	@ 0x64
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e28a      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800393e:	4b60      	ldr	r3, [pc, #384]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1f0      	bne.n	800392c <HAL_RCC_OscConfig+0xe8>
 800394a:	e000      	b.n	800394e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800394c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d075      	beq.n	8003a46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800395a:	4b59      	ldr	r3, [pc, #356]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f003 030c 	and.w	r3, r3, #12
 8003962:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003964:	4b56      	ldr	r3, [pc, #344]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f003 0303 	and.w	r3, r3, #3
 800396c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	2b0c      	cmp	r3, #12
 8003972:	d102      	bne.n	800397a <HAL_RCC_OscConfig+0x136>
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d002      	beq.n	8003980 <HAL_RCC_OscConfig+0x13c>
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	2b04      	cmp	r3, #4
 800397e:	d11f      	bne.n	80039c0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003980:	4b4f      	ldr	r3, [pc, #316]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003988:	2b00      	cmp	r3, #0
 800398a:	d005      	beq.n	8003998 <HAL_RCC_OscConfig+0x154>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d101      	bne.n	8003998 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e25d      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003998:	4b49      	ldr	r3, [pc, #292]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	061b      	lsls	r3, r3, #24
 80039a6:	4946      	ldr	r1, [pc, #280]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039ac:	4b45      	ldr	r3, [pc, #276]	@ (8003ac4 <HAL_RCC_OscConfig+0x280>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7ff faf5 	bl	8002fa0 <HAL_InitTick>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d043      	beq.n	8003a44 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e249      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d023      	beq.n	8003a10 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039c8:	4b3d      	ldr	r3, [pc, #244]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a3c      	ldr	r2, [pc, #240]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80039ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d4:	f7ff fb30 	bl	8003038 <HAL_GetTick>
 80039d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039da:	e008      	b.n	80039ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039dc:	f7ff fb2c 	bl	8003038 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d901      	bls.n	80039ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e232      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039ee:	4b34      	ldr	r3, [pc, #208]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d0f0      	beq.n	80039dc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039fa:	4b31      	ldr	r3, [pc, #196]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	691b      	ldr	r3, [r3, #16]
 8003a06:	061b      	lsls	r3, r3, #24
 8003a08:	492d      	ldr	r1, [pc, #180]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	604b      	str	r3, [r1, #4]
 8003a0e:	e01a      	b.n	8003a46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a10:	4b2b      	ldr	r3, [pc, #172]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a2a      	ldr	r2, [pc, #168]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003a16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1c:	f7ff fb0c 	bl	8003038 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a24:	f7ff fb08 	bl	8003038 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e20e      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a36:	4b22      	ldr	r3, [pc, #136]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f0      	bne.n	8003a24 <HAL_RCC_OscConfig+0x1e0>
 8003a42:	e000      	b.n	8003a46 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a44:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d041      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d01c      	beq.n	8003a94 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a5a:	4b19      	ldr	r3, [pc, #100]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003a5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a60:	4a17      	ldr	r2, [pc, #92]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003a62:	f043 0301 	orr.w	r3, r3, #1
 8003a66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a6a:	f7ff fae5 	bl	8003038 <HAL_GetTick>
 8003a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a70:	e008      	b.n	8003a84 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a72:	f7ff fae1 	bl	8003038 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d901      	bls.n	8003a84 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e1e7      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a84:	4b0e      	ldr	r3, [pc, #56]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d0ef      	beq.n	8003a72 <HAL_RCC_OscConfig+0x22e>
 8003a92:	e020      	b.n	8003ad6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a94:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a9a:	4a09      	ldr	r2, [pc, #36]	@ (8003ac0 <HAL_RCC_OscConfig+0x27c>)
 8003a9c:	f023 0301 	bic.w	r3, r3, #1
 8003aa0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa4:	f7ff fac8 	bl	8003038 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003aaa:	e00d      	b.n	8003ac8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aac:	f7ff fac4 	bl	8003038 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d906      	bls.n	8003ac8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e1ca      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
 8003abe:	bf00      	nop
 8003ac0:	40021000 	.word	0x40021000
 8003ac4:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ac8:	4b8c      	ldr	r3, [pc, #560]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1ea      	bne.n	8003aac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0304 	and.w	r3, r3, #4
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 80a6 	beq.w	8003c30 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ae8:	4b84      	ldr	r3, [pc, #528]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_RCC_OscConfig+0x2b4>
 8003af4:	2301      	movs	r3, #1
 8003af6:	e000      	b.n	8003afa <HAL_RCC_OscConfig+0x2b6>
 8003af8:	2300      	movs	r3, #0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00d      	beq.n	8003b1a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003afe:	4b7f      	ldr	r3, [pc, #508]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b02:	4a7e      	ldr	r2, [pc, #504]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003b04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b08:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b0a:	4b7c      	ldr	r3, [pc, #496]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b12:	60fb      	str	r3, [r7, #12]
 8003b14:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b16:	2301      	movs	r3, #1
 8003b18:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b1a:	4b79      	ldr	r3, [pc, #484]	@ (8003d00 <HAL_RCC_OscConfig+0x4bc>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d118      	bne.n	8003b58 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b26:	4b76      	ldr	r3, [pc, #472]	@ (8003d00 <HAL_RCC_OscConfig+0x4bc>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a75      	ldr	r2, [pc, #468]	@ (8003d00 <HAL_RCC_OscConfig+0x4bc>)
 8003b2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b32:	f7ff fa81 	bl	8003038 <HAL_GetTick>
 8003b36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b38:	e008      	b.n	8003b4c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b3a:	f7ff fa7d 	bl	8003038 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e183      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b4c:	4b6c      	ldr	r3, [pc, #432]	@ (8003d00 <HAL_RCC_OscConfig+0x4bc>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0f0      	beq.n	8003b3a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d108      	bne.n	8003b72 <HAL_RCC_OscConfig+0x32e>
 8003b60:	4b66      	ldr	r3, [pc, #408]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b66:	4a65      	ldr	r2, [pc, #404]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003b68:	f043 0301 	orr.w	r3, r3, #1
 8003b6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b70:	e024      	b.n	8003bbc <HAL_RCC_OscConfig+0x378>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	2b05      	cmp	r3, #5
 8003b78:	d110      	bne.n	8003b9c <HAL_RCC_OscConfig+0x358>
 8003b7a:	4b60      	ldr	r3, [pc, #384]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b80:	4a5e      	ldr	r2, [pc, #376]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003b82:	f043 0304 	orr.w	r3, r3, #4
 8003b86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b8a:	4b5c      	ldr	r3, [pc, #368]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b90:	4a5a      	ldr	r2, [pc, #360]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003b92:	f043 0301 	orr.w	r3, r3, #1
 8003b96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b9a:	e00f      	b.n	8003bbc <HAL_RCC_OscConfig+0x378>
 8003b9c:	4b57      	ldr	r3, [pc, #348]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ba2:	4a56      	ldr	r2, [pc, #344]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003ba4:	f023 0301 	bic.w	r3, r3, #1
 8003ba8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bac:	4b53      	ldr	r3, [pc, #332]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb2:	4a52      	ldr	r2, [pc, #328]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003bb4:	f023 0304 	bic.w	r3, r3, #4
 8003bb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d016      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc4:	f7ff fa38 	bl	8003038 <HAL_GetTick>
 8003bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bca:	e00a      	b.n	8003be2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bcc:	f7ff fa34 	bl	8003038 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e138      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003be2:	4b46      	ldr	r3, [pc, #280]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0ed      	beq.n	8003bcc <HAL_RCC_OscConfig+0x388>
 8003bf0:	e015      	b.n	8003c1e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf2:	f7ff fa21 	bl	8003038 <HAL_GetTick>
 8003bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bf8:	e00a      	b.n	8003c10 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfa:	f7ff fa1d 	bl	8003038 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e121      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c10:	4b3a      	ldr	r3, [pc, #232]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c16:	f003 0302 	and.w	r3, r3, #2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1ed      	bne.n	8003bfa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c1e:	7ffb      	ldrb	r3, [r7, #31]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d105      	bne.n	8003c30 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c24:	4b35      	ldr	r3, [pc, #212]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c28:	4a34      	ldr	r2, [pc, #208]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003c2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c2e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0320 	and.w	r3, r3, #32
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d03c      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d01c      	beq.n	8003c7e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c44:	4b2d      	ldr	r3, [pc, #180]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003c46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c4a:	4a2c      	ldr	r2, [pc, #176]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003c4c:	f043 0301 	orr.w	r3, r3, #1
 8003c50:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c54:	f7ff f9f0 	bl	8003038 <HAL_GetTick>
 8003c58:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c5a:	e008      	b.n	8003c6e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c5c:	f7ff f9ec 	bl	8003038 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e0f2      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c6e:	4b23      	ldr	r3, [pc, #140]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003c70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d0ef      	beq.n	8003c5c <HAL_RCC_OscConfig+0x418>
 8003c7c:	e01b      	b.n	8003cb6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c7e:	4b1f      	ldr	r3, [pc, #124]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003c80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c84:	4a1d      	ldr	r2, [pc, #116]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003c86:	f023 0301 	bic.w	r3, r3, #1
 8003c8a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8e:	f7ff f9d3 	bl	8003038 <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c96:	f7ff f9cf 	bl	8003038 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e0d5      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ca8:	4b14      	ldr	r3, [pc, #80]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003caa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1ef      	bne.n	8003c96 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 80c9 	beq.w	8003e52 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f003 030c 	and.w	r3, r3, #12
 8003cc8:	2b0c      	cmp	r3, #12
 8003cca:	f000 8083 	beq.w	8003dd4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	69db      	ldr	r3, [r3, #28]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d15e      	bne.n	8003d94 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd6:	4b09      	ldr	r3, [pc, #36]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a08      	ldr	r2, [pc, #32]	@ (8003cfc <HAL_RCC_OscConfig+0x4b8>)
 8003cdc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ce0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce2:	f7ff f9a9 	bl	8003038 <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ce8:	e00c      	b.n	8003d04 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cea:	f7ff f9a5 	bl	8003038 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d905      	bls.n	8003d04 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e0ab      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d04:	4b55      	ldr	r3, [pc, #340]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1ec      	bne.n	8003cea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d10:	4b52      	ldr	r3, [pc, #328]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003d12:	68da      	ldr	r2, [r3, #12]
 8003d14:	4b52      	ldr	r3, [pc, #328]	@ (8003e60 <HAL_RCC_OscConfig+0x61c>)
 8003d16:	4013      	ands	r3, r2
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	6a11      	ldr	r1, [r2, #32]
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d20:	3a01      	subs	r2, #1
 8003d22:	0112      	lsls	r2, r2, #4
 8003d24:	4311      	orrs	r1, r2
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003d2a:	0212      	lsls	r2, r2, #8
 8003d2c:	4311      	orrs	r1, r2
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d32:	0852      	lsrs	r2, r2, #1
 8003d34:	3a01      	subs	r2, #1
 8003d36:	0552      	lsls	r2, r2, #21
 8003d38:	4311      	orrs	r1, r2
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d3e:	0852      	lsrs	r2, r2, #1
 8003d40:	3a01      	subs	r2, #1
 8003d42:	0652      	lsls	r2, r2, #25
 8003d44:	4311      	orrs	r1, r2
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d4a:	06d2      	lsls	r2, r2, #27
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	4943      	ldr	r1, [pc, #268]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d54:	4b41      	ldr	r3, [pc, #260]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a40      	ldr	r2, [pc, #256]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003d5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d5e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d60:	4b3e      	ldr	r3, [pc, #248]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4a3d      	ldr	r2, [pc, #244]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003d66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d6a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d6c:	f7ff f964 	bl	8003038 <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d72:	e008      	b.n	8003d86 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d74:	f7ff f960 	bl	8003038 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e066      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d86:	4b35      	ldr	r3, [pc, #212]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d0f0      	beq.n	8003d74 <HAL_RCC_OscConfig+0x530>
 8003d92:	e05e      	b.n	8003e52 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d94:	4b31      	ldr	r3, [pc, #196]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a30      	ldr	r2, [pc, #192]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003d9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da0:	f7ff f94a 	bl	8003038 <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003da8:	f7ff f946 	bl	8003038 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e04c      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dba:	4b28      	ldr	r3, [pc, #160]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1f0      	bne.n	8003da8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003dc6:	4b25      	ldr	r3, [pc, #148]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003dc8:	68da      	ldr	r2, [r3, #12]
 8003dca:	4924      	ldr	r1, [pc, #144]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003dcc:	4b25      	ldr	r3, [pc, #148]	@ (8003e64 <HAL_RCC_OscConfig+0x620>)
 8003dce:	4013      	ands	r3, r2
 8003dd0:	60cb      	str	r3, [r1, #12]
 8003dd2:	e03e      	b.n	8003e52 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	69db      	ldr	r3, [r3, #28]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d101      	bne.n	8003de0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e039      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003de0:	4b1e      	ldr	r3, [pc, #120]	@ (8003e5c <HAL_RCC_OscConfig+0x618>)
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f003 0203 	and.w	r2, r3, #3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a1b      	ldr	r3, [r3, #32]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d12c      	bne.n	8003e4e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d123      	bne.n	8003e4e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e10:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d11b      	bne.n	8003e4e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e20:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d113      	bne.n	8003e4e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e30:	085b      	lsrs	r3, r3, #1
 8003e32:	3b01      	subs	r3, #1
 8003e34:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d109      	bne.n	8003e4e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e44:	085b      	lsrs	r3, r3, #1
 8003e46:	3b01      	subs	r3, #1
 8003e48:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d001      	beq.n	8003e52 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e000      	b.n	8003e54 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3720      	adds	r7, #32
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	019f800c 	.word	0x019f800c
 8003e64:	feeefffc 	.word	0xfeeefffc

08003e68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003e72:	2300      	movs	r3, #0
 8003e74:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d101      	bne.n	8003e80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e11e      	b.n	80040be <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e80:	4b91      	ldr	r3, [pc, #580]	@ (80040c8 <HAL_RCC_ClockConfig+0x260>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 030f 	and.w	r3, r3, #15
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d910      	bls.n	8003eb0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8e:	4b8e      	ldr	r3, [pc, #568]	@ (80040c8 <HAL_RCC_ClockConfig+0x260>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f023 020f 	bic.w	r2, r3, #15
 8003e96:	498c      	ldr	r1, [pc, #560]	@ (80040c8 <HAL_RCC_ClockConfig+0x260>)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9e:	4b8a      	ldr	r3, [pc, #552]	@ (80040c8 <HAL_RCC_ClockConfig+0x260>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 030f 	and.w	r3, r3, #15
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d001      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e106      	b.n	80040be <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d073      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	2b03      	cmp	r3, #3
 8003ec2:	d129      	bne.n	8003f18 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ec4:	4b81      	ldr	r3, [pc, #516]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e0f4      	b.n	80040be <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003ed4:	f000 f99e 	bl	8004214 <RCC_GetSysClockFreqFromPLLSource>
 8003ed8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	4a7c      	ldr	r2, [pc, #496]	@ (80040d0 <HAL_RCC_ClockConfig+0x268>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d93f      	bls.n	8003f62 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ee2:	4b7a      	ldr	r3, [pc, #488]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d009      	beq.n	8003f02 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d033      	beq.n	8003f62 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d12f      	bne.n	8003f62 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f02:	4b72      	ldr	r3, [pc, #456]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f0a:	4a70      	ldr	r2, [pc, #448]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003f0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f10:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f12:	2380      	movs	r3, #128	@ 0x80
 8003f14:	617b      	str	r3, [r7, #20]
 8003f16:	e024      	b.n	8003f62 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d107      	bne.n	8003f30 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f20:	4b6a      	ldr	r3, [pc, #424]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d109      	bne.n	8003f40 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e0c6      	b.n	80040be <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f30:	4b66      	ldr	r3, [pc, #408]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e0be      	b.n	80040be <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003f40:	f000 f8ce 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 8003f44:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	4a61      	ldr	r2, [pc, #388]	@ (80040d0 <HAL_RCC_ClockConfig+0x268>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d909      	bls.n	8003f62 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f4e:	4b5f      	ldr	r3, [pc, #380]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f56:	4a5d      	ldr	r2, [pc, #372]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003f58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f5c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003f5e:	2380      	movs	r3, #128	@ 0x80
 8003f60:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f62:	4b5a      	ldr	r3, [pc, #360]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f023 0203 	bic.w	r2, r3, #3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	4957      	ldr	r1, [pc, #348]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f74:	f7ff f860 	bl	8003038 <HAL_GetTick>
 8003f78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f7a:	e00a      	b.n	8003f92 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f7c:	f7ff f85c 	bl	8003038 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e095      	b.n	80040be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f92:	4b4e      	ldr	r3, [pc, #312]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f003 020c 	and.w	r2, r3, #12
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d1eb      	bne.n	8003f7c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d023      	beq.n	8003ff8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0304 	and.w	r3, r3, #4
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fbc:	4b43      	ldr	r3, [pc, #268]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	4a42      	ldr	r2, [pc, #264]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003fc2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fc6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0308 	and.w	r3, r3, #8
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d007      	beq.n	8003fe4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003fd4:	4b3d      	ldr	r3, [pc, #244]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003fdc:	4a3b      	ldr	r2, [pc, #236]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003fde:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fe2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe4:	4b39      	ldr	r3, [pc, #228]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	4936      	ldr	r1, [pc, #216]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	608b      	str	r3, [r1, #8]
 8003ff6:	e008      	b.n	800400a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	2b80      	cmp	r3, #128	@ 0x80
 8003ffc:	d105      	bne.n	800400a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003ffe:	4b33      	ldr	r3, [pc, #204]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	4a32      	ldr	r2, [pc, #200]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8004004:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004008:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800400a:	4b2f      	ldr	r3, [pc, #188]	@ (80040c8 <HAL_RCC_ClockConfig+0x260>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 030f 	and.w	r3, r3, #15
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	429a      	cmp	r2, r3
 8004016:	d21d      	bcs.n	8004054 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004018:	4b2b      	ldr	r3, [pc, #172]	@ (80040c8 <HAL_RCC_ClockConfig+0x260>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f023 020f 	bic.w	r2, r3, #15
 8004020:	4929      	ldr	r1, [pc, #164]	@ (80040c8 <HAL_RCC_ClockConfig+0x260>)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	4313      	orrs	r3, r2
 8004026:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004028:	f7ff f806 	bl	8003038 <HAL_GetTick>
 800402c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800402e:	e00a      	b.n	8004046 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004030:	f7ff f802 	bl	8003038 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800403e:	4293      	cmp	r3, r2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e03b      	b.n	80040be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004046:	4b20      	ldr	r3, [pc, #128]	@ (80040c8 <HAL_RCC_ClockConfig+0x260>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 030f 	and.w	r3, r3, #15
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	429a      	cmp	r2, r3
 8004052:	d1ed      	bne.n	8004030 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0304 	and.w	r3, r3, #4
 800405c:	2b00      	cmp	r3, #0
 800405e:	d008      	beq.n	8004072 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004060:	4b1a      	ldr	r3, [pc, #104]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	4917      	ldr	r1, [pc, #92]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 800406e:	4313      	orrs	r3, r2
 8004070:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0308 	and.w	r3, r3, #8
 800407a:	2b00      	cmp	r3, #0
 800407c:	d009      	beq.n	8004092 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800407e:	4b13      	ldr	r3, [pc, #76]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	490f      	ldr	r1, [pc, #60]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 800408e:	4313      	orrs	r3, r2
 8004090:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004092:	f000 f825 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 8004096:	4602      	mov	r2, r0
 8004098:	4b0c      	ldr	r3, [pc, #48]	@ (80040cc <HAL_RCC_ClockConfig+0x264>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	091b      	lsrs	r3, r3, #4
 800409e:	f003 030f 	and.w	r3, r3, #15
 80040a2:	490c      	ldr	r1, [pc, #48]	@ (80040d4 <HAL_RCC_ClockConfig+0x26c>)
 80040a4:	5ccb      	ldrb	r3, [r1, r3]
 80040a6:	f003 031f 	and.w	r3, r3, #31
 80040aa:	fa22 f303 	lsr.w	r3, r2, r3
 80040ae:	4a0a      	ldr	r2, [pc, #40]	@ (80040d8 <HAL_RCC_ClockConfig+0x270>)
 80040b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80040b2:	4b0a      	ldr	r3, [pc, #40]	@ (80040dc <HAL_RCC_ClockConfig+0x274>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fe ff72 	bl	8002fa0 <HAL_InitTick>
 80040bc:	4603      	mov	r3, r0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3718      	adds	r7, #24
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40022000 	.word	0x40022000
 80040cc:	40021000 	.word	0x40021000
 80040d0:	04c4b400 	.word	0x04c4b400
 80040d4:	0800bf70 	.word	0x0800bf70
 80040d8:	20000004 	.word	0x20000004
 80040dc:	2000001c 	.word	0x2000001c

080040e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b087      	sub	sp, #28
 80040e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80040e6:	4b2c      	ldr	r3, [pc, #176]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 030c 	and.w	r3, r3, #12
 80040ee:	2b04      	cmp	r3, #4
 80040f0:	d102      	bne.n	80040f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040f2:	4b2a      	ldr	r3, [pc, #168]	@ (800419c <HAL_RCC_GetSysClockFreq+0xbc>)
 80040f4:	613b      	str	r3, [r7, #16]
 80040f6:	e047      	b.n	8004188 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80040f8:	4b27      	ldr	r3, [pc, #156]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f003 030c 	and.w	r3, r3, #12
 8004100:	2b08      	cmp	r3, #8
 8004102:	d102      	bne.n	800410a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004104:	4b26      	ldr	r3, [pc, #152]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004106:	613b      	str	r3, [r7, #16]
 8004108:	e03e      	b.n	8004188 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800410a:	4b23      	ldr	r3, [pc, #140]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xb8>)
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 030c 	and.w	r3, r3, #12
 8004112:	2b0c      	cmp	r3, #12
 8004114:	d136      	bne.n	8004184 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004116:	4b20      	ldr	r3, [pc, #128]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	f003 0303 	and.w	r3, r3, #3
 800411e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004120:	4b1d      	ldr	r3, [pc, #116]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	091b      	lsrs	r3, r3, #4
 8004126:	f003 030f 	and.w	r3, r3, #15
 800412a:	3301      	adds	r3, #1
 800412c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2b03      	cmp	r3, #3
 8004132:	d10c      	bne.n	800414e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004134:	4a1a      	ldr	r2, [pc, #104]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	fbb2 f3f3 	udiv	r3, r2, r3
 800413c:	4a16      	ldr	r2, [pc, #88]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xb8>)
 800413e:	68d2      	ldr	r2, [r2, #12]
 8004140:	0a12      	lsrs	r2, r2, #8
 8004142:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004146:	fb02 f303 	mul.w	r3, r2, r3
 800414a:	617b      	str	r3, [r7, #20]
      break;
 800414c:	e00c      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800414e:	4a13      	ldr	r2, [pc, #76]	@ (800419c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	fbb2 f3f3 	udiv	r3, r2, r3
 8004156:	4a10      	ldr	r2, [pc, #64]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004158:	68d2      	ldr	r2, [r2, #12]
 800415a:	0a12      	lsrs	r2, r2, #8
 800415c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004160:	fb02 f303 	mul.w	r3, r2, r3
 8004164:	617b      	str	r3, [r7, #20]
      break;
 8004166:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004168:	4b0b      	ldr	r3, [pc, #44]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xb8>)
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	0e5b      	lsrs	r3, r3, #25
 800416e:	f003 0303 	and.w	r3, r3, #3
 8004172:	3301      	adds	r3, #1
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004178:	697a      	ldr	r2, [r7, #20]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004180:	613b      	str	r3, [r7, #16]
 8004182:	e001      	b.n	8004188 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004184:	2300      	movs	r3, #0
 8004186:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004188:	693b      	ldr	r3, [r7, #16]
}
 800418a:	4618      	mov	r0, r3
 800418c:	371c      	adds	r7, #28
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	40021000 	.word	0x40021000
 800419c:	00f42400 	.word	0x00f42400
 80041a0:	016e3600 	.word	0x016e3600

080041a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041a8:	4b03      	ldr	r3, [pc, #12]	@ (80041b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80041aa:	681b      	ldr	r3, [r3, #0]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	20000004 	.word	0x20000004

080041bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80041c0:	f7ff fff0 	bl	80041a4 <HAL_RCC_GetHCLKFreq>
 80041c4:	4602      	mov	r2, r0
 80041c6:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	0a1b      	lsrs	r3, r3, #8
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	4904      	ldr	r1, [pc, #16]	@ (80041e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80041d2:	5ccb      	ldrb	r3, [r1, r3]
 80041d4:	f003 031f 	and.w	r3, r3, #31
 80041d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041dc:	4618      	mov	r0, r3
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	40021000 	.word	0x40021000
 80041e4:	0800bf80 	.word	0x0800bf80

080041e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80041ec:	f7ff ffda 	bl	80041a4 <HAL_RCC_GetHCLKFreq>
 80041f0:	4602      	mov	r2, r0
 80041f2:	4b06      	ldr	r3, [pc, #24]	@ (800420c <HAL_RCC_GetPCLK2Freq+0x24>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	0adb      	lsrs	r3, r3, #11
 80041f8:	f003 0307 	and.w	r3, r3, #7
 80041fc:	4904      	ldr	r1, [pc, #16]	@ (8004210 <HAL_RCC_GetPCLK2Freq+0x28>)
 80041fe:	5ccb      	ldrb	r3, [r1, r3]
 8004200:	f003 031f 	and.w	r3, r3, #31
 8004204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004208:	4618      	mov	r0, r3
 800420a:	bd80      	pop	{r7, pc}
 800420c:	40021000 	.word	0x40021000
 8004210:	0800bf80 	.word	0x0800bf80

08004214 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800421a:	4b1e      	ldr	r3, [pc, #120]	@ (8004294 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	f003 0303 	and.w	r3, r3, #3
 8004222:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004224:	4b1b      	ldr	r3, [pc, #108]	@ (8004294 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	091b      	lsrs	r3, r3, #4
 800422a:	f003 030f 	and.w	r3, r3, #15
 800422e:	3301      	adds	r3, #1
 8004230:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	2b03      	cmp	r3, #3
 8004236:	d10c      	bne.n	8004252 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004238:	4a17      	ldr	r2, [pc, #92]	@ (8004298 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004240:	4a14      	ldr	r2, [pc, #80]	@ (8004294 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004242:	68d2      	ldr	r2, [r2, #12]
 8004244:	0a12      	lsrs	r2, r2, #8
 8004246:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800424a:	fb02 f303 	mul.w	r3, r2, r3
 800424e:	617b      	str	r3, [r7, #20]
    break;
 8004250:	e00c      	b.n	800426c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004252:	4a12      	ldr	r2, [pc, #72]	@ (800429c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	fbb2 f3f3 	udiv	r3, r2, r3
 800425a:	4a0e      	ldr	r2, [pc, #56]	@ (8004294 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800425c:	68d2      	ldr	r2, [r2, #12]
 800425e:	0a12      	lsrs	r2, r2, #8
 8004260:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004264:	fb02 f303 	mul.w	r3, r2, r3
 8004268:	617b      	str	r3, [r7, #20]
    break;
 800426a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800426c:	4b09      	ldr	r3, [pc, #36]	@ (8004294 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	0e5b      	lsrs	r3, r3, #25
 8004272:	f003 0303 	and.w	r3, r3, #3
 8004276:	3301      	adds	r3, #1
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800427c:	697a      	ldr	r2, [r7, #20]
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	fbb2 f3f3 	udiv	r3, r2, r3
 8004284:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004286:	687b      	ldr	r3, [r7, #4]
}
 8004288:	4618      	mov	r0, r3
 800428a:	371c      	adds	r7, #28
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	40021000 	.word	0x40021000
 8004298:	016e3600 	.word	0x016e3600
 800429c:	00f42400 	.word	0x00f42400

080042a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b086      	sub	sp, #24
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042a8:	2300      	movs	r3, #0
 80042aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042ac:	2300      	movs	r3, #0
 80042ae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 8098 	beq.w	80043ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042be:	2300      	movs	r3, #0
 80042c0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042c2:	4b43      	ldr	r3, [pc, #268]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d10d      	bne.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ce:	4b40      	ldr	r3, [pc, #256]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d2:	4a3f      	ldr	r2, [pc, #252]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80042da:	4b3d      	ldr	r3, [pc, #244]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042e2:	60bb      	str	r3, [r7, #8]
 80042e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042e6:	2301      	movs	r3, #1
 80042e8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042ea:	4b3a      	ldr	r3, [pc, #232]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a39      	ldr	r2, [pc, #228]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042f6:	f7fe fe9f 	bl	8003038 <HAL_GetTick>
 80042fa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042fc:	e009      	b.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042fe:	f7fe fe9b 	bl	8003038 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	2b02      	cmp	r3, #2
 800430a:	d902      	bls.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	74fb      	strb	r3, [r7, #19]
        break;
 8004310:	e005      	b.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004312:	4b30      	ldr	r3, [pc, #192]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800431a:	2b00      	cmp	r3, #0
 800431c:	d0ef      	beq.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800431e:	7cfb      	ldrb	r3, [r7, #19]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d159      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004324:	4b2a      	ldr	r3, [pc, #168]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800432a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800432e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d01e      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	429a      	cmp	r2, r3
 800433e:	d019      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004340:	4b23      	ldr	r3, [pc, #140]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004346:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800434a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800434c:	4b20      	ldr	r3, [pc, #128]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800434e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004352:	4a1f      	ldr	r2, [pc, #124]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004358:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800435c:	4b1c      	ldr	r3, [pc, #112]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800435e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004362:	4a1b      	ldr	r2, [pc, #108]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004364:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004368:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800436c:	4a18      	ldr	r2, [pc, #96]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d016      	beq.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437e:	f7fe fe5b 	bl	8003038 <HAL_GetTick>
 8004382:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004384:	e00b      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004386:	f7fe fe57 	bl	8003038 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004394:	4293      	cmp	r3, r2
 8004396:	d902      	bls.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	74fb      	strb	r3, [r7, #19]
            break;
 800439c:	e006      	b.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800439e:	4b0c      	ldr	r3, [pc, #48]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a4:	f003 0302 	and.w	r3, r3, #2
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d0ec      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80043ac:	7cfb      	ldrb	r3, [r7, #19]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10b      	bne.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043b2:	4b07      	ldr	r3, [pc, #28]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043c0:	4903      	ldr	r1, [pc, #12]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80043c8:	e008      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043ca:	7cfb      	ldrb	r3, [r7, #19]
 80043cc:	74bb      	strb	r3, [r7, #18]
 80043ce:	e005      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80043d0:	40021000 	.word	0x40021000
 80043d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043d8:	7cfb      	ldrb	r3, [r7, #19]
 80043da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043dc:	7c7b      	ldrb	r3, [r7, #17]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d105      	bne.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043e2:	4ba7      	ldr	r3, [pc, #668]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e6:	4aa6      	ldr	r2, [pc, #664]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00a      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043fa:	4ba1      	ldr	r3, [pc, #644]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004400:	f023 0203 	bic.w	r2, r3, #3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	499d      	ldr	r1, [pc, #628]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800440a:	4313      	orrs	r3, r2
 800440c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00a      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800441c:	4b98      	ldr	r3, [pc, #608]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800441e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004422:	f023 020c 	bic.w	r2, r3, #12
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	4995      	ldr	r1, [pc, #596]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800442c:	4313      	orrs	r3, r2
 800442e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0304 	and.w	r3, r3, #4
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00a      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800443e:	4b90      	ldr	r3, [pc, #576]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004444:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	498c      	ldr	r1, [pc, #560]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800444e:	4313      	orrs	r3, r2
 8004450:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0308 	and.w	r3, r3, #8
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00a      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004460:	4b87      	ldr	r3, [pc, #540]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004466:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	4984      	ldr	r1, [pc, #528]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004470:	4313      	orrs	r3, r2
 8004472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0310 	and.w	r3, r3, #16
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00a      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004482:	4b7f      	ldr	r3, [pc, #508]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004488:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	497b      	ldr	r1, [pc, #492]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004492:	4313      	orrs	r3, r2
 8004494:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0320 	and.w	r3, r3, #32
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00a      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044a4:	4b76      	ldr	r3, [pc, #472]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044aa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	4973      	ldr	r1, [pc, #460]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00a      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044c6:	4b6e      	ldr	r3, [pc, #440]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	496a      	ldr	r1, [pc, #424]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00a      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044e8:	4b65      	ldr	r3, [pc, #404]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a1b      	ldr	r3, [r3, #32]
 80044f6:	4962      	ldr	r1, [pc, #392]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00a      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800450a:	4b5d      	ldr	r3, [pc, #372]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800450c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004510:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004518:	4959      	ldr	r1, [pc, #356]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800451a:	4313      	orrs	r3, r2
 800451c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00a      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800452c:	4b54      	ldr	r3, [pc, #336]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800452e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004532:	f023 0203 	bic.w	r2, r3, #3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800453a:	4951      	ldr	r1, [pc, #324]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800453c:	4313      	orrs	r3, r2
 800453e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00a      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800454e:	4b4c      	ldr	r3, [pc, #304]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004550:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004554:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800455c:	4948      	ldr	r1, [pc, #288]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800455e:	4313      	orrs	r3, r2
 8004560:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800456c:	2b00      	cmp	r3, #0
 800456e:	d015      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004570:	4b43      	ldr	r3, [pc, #268]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004576:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457e:	4940      	ldr	r1, [pc, #256]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004580:	4313      	orrs	r3, r2
 8004582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800458a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800458e:	d105      	bne.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004590:	4b3b      	ldr	r3, [pc, #236]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	4a3a      	ldr	r2, [pc, #232]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004596:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800459a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d015      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80045a8:	4b35      	ldr	r3, [pc, #212]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045b6:	4932      	ldr	r1, [pc, #200]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045c6:	d105      	bne.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	4a2c      	ldr	r2, [pc, #176]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045d2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d015      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80045e0:	4b27      	ldr	r3, [pc, #156]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ee:	4924      	ldr	r1, [pc, #144]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045fe:	d105      	bne.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004600:	4b1f      	ldr	r3, [pc, #124]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	4a1e      	ldr	r2, [pc, #120]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004606:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800460a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d015      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004618:	4b19      	ldr	r3, [pc, #100]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800461a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800461e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004626:	4916      	ldr	r1, [pc, #88]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004628:	4313      	orrs	r3, r2
 800462a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004632:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004636:	d105      	bne.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004638:	4b11      	ldr	r3, [pc, #68]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	4a10      	ldr	r2, [pc, #64]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800463e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004642:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d019      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004650:	4b0b      	ldr	r3, [pc, #44]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004656:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465e:	4908      	ldr	r1, [pc, #32]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004660:	4313      	orrs	r3, r2
 8004662:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800466a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800466e:	d109      	bne.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004670:	4b03      	ldr	r3, [pc, #12]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	4a02      	ldr	r2, [pc, #8]	@ (8004680 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800467a:	60d3      	str	r3, [r2, #12]
 800467c:	e002      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800467e:	bf00      	nop
 8004680:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d015      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004690:	4b29      	ldr	r3, [pc, #164]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004696:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800469e:	4926      	ldr	r1, [pc, #152]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046ae:	d105      	bne.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80046b0:	4b21      	ldr	r3, [pc, #132]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	4a20      	ldr	r2, [pc, #128]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046ba:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d015      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80046c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ce:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046d6:	4918      	ldr	r1, [pc, #96]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046e6:	d105      	bne.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80046e8:	4b13      	ldr	r3, [pc, #76]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	4a12      	ldr	r2, [pc, #72]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046f2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d015      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004700:	4b0d      	ldr	r3, [pc, #52]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004702:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004706:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800470e:	490a      	ldr	r1, [pc, #40]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004710:	4313      	orrs	r3, r2
 8004712:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800471a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800471e:	d105      	bne.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004720:	4b05      	ldr	r3, [pc, #20]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	4a04      	ldr	r2, [pc, #16]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004726:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800472a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800472c:	7cbb      	ldrb	r3, [r7, #18]
}
 800472e:	4618      	mov	r0, r3
 8004730:	3718      	adds	r7, #24
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	40021000 	.word	0x40021000

0800473c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e049      	b.n	80047e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d106      	bne.n	8004768 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f7fd fc0e 	bl	8001f84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2202      	movs	r2, #2
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	3304      	adds	r3, #4
 8004778:	4619      	mov	r1, r3
 800477a:	4610      	mov	r0, r2
 800477c:	f000 fd06 	bl	800518c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3708      	adds	r7, #8
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b082      	sub	sp, #8
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e049      	b.n	8004890 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	d106      	bne.n	8004816 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 f841 	bl	8004898 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2202      	movs	r2, #2
 800481a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	3304      	adds	r3, #4
 8004826:	4619      	mov	r1, r3
 8004828:	4610      	mov	r0, r2
 800482a:	f000 fcaf 	bl	800518c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2201      	movs	r2, #1
 8004832:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2201      	movs	r2, #1
 8004842:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2201      	movs	r2, #1
 8004872:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2201      	movs	r2, #1
 800487a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2201      	movs	r2, #1
 8004882:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	3708      	adds	r7, #8
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d109      	bne.n	80048d0 <HAL_TIM_PWM_Start+0x24>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	bf14      	ite	ne
 80048c8:	2301      	movne	r3, #1
 80048ca:	2300      	moveq	r3, #0
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	e03c      	b.n	800494a <HAL_TIM_PWM_Start+0x9e>
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d109      	bne.n	80048ea <HAL_TIM_PWM_Start+0x3e>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b01      	cmp	r3, #1
 80048e0:	bf14      	ite	ne
 80048e2:	2301      	movne	r3, #1
 80048e4:	2300      	moveq	r3, #0
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	e02f      	b.n	800494a <HAL_TIM_PWM_Start+0x9e>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b08      	cmp	r3, #8
 80048ee:	d109      	bne.n	8004904 <HAL_TIM_PWM_Start+0x58>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	bf14      	ite	ne
 80048fc:	2301      	movne	r3, #1
 80048fe:	2300      	moveq	r3, #0
 8004900:	b2db      	uxtb	r3, r3
 8004902:	e022      	b.n	800494a <HAL_TIM_PWM_Start+0x9e>
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	2b0c      	cmp	r3, #12
 8004908:	d109      	bne.n	800491e <HAL_TIM_PWM_Start+0x72>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b01      	cmp	r3, #1
 8004914:	bf14      	ite	ne
 8004916:	2301      	movne	r3, #1
 8004918:	2300      	moveq	r3, #0
 800491a:	b2db      	uxtb	r3, r3
 800491c:	e015      	b.n	800494a <HAL_TIM_PWM_Start+0x9e>
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	2b10      	cmp	r3, #16
 8004922:	d109      	bne.n	8004938 <HAL_TIM_PWM_Start+0x8c>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800492a:	b2db      	uxtb	r3, r3
 800492c:	2b01      	cmp	r3, #1
 800492e:	bf14      	ite	ne
 8004930:	2301      	movne	r3, #1
 8004932:	2300      	moveq	r3, #0
 8004934:	b2db      	uxtb	r3, r3
 8004936:	e008      	b.n	800494a <HAL_TIM_PWM_Start+0x9e>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b01      	cmp	r3, #1
 8004942:	bf14      	ite	ne
 8004944:	2301      	movne	r3, #1
 8004946:	2300      	moveq	r3, #0
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e0a6      	b.n	8004aa0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d104      	bne.n	8004962 <HAL_TIM_PWM_Start+0xb6>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2202      	movs	r2, #2
 800495c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004960:	e023      	b.n	80049aa <HAL_TIM_PWM_Start+0xfe>
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	2b04      	cmp	r3, #4
 8004966:	d104      	bne.n	8004972 <HAL_TIM_PWM_Start+0xc6>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2202      	movs	r2, #2
 800496c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004970:	e01b      	b.n	80049aa <HAL_TIM_PWM_Start+0xfe>
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b08      	cmp	r3, #8
 8004976:	d104      	bne.n	8004982 <HAL_TIM_PWM_Start+0xd6>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2202      	movs	r2, #2
 800497c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004980:	e013      	b.n	80049aa <HAL_TIM_PWM_Start+0xfe>
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	2b0c      	cmp	r3, #12
 8004986:	d104      	bne.n	8004992 <HAL_TIM_PWM_Start+0xe6>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2202      	movs	r2, #2
 800498c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004990:	e00b      	b.n	80049aa <HAL_TIM_PWM_Start+0xfe>
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	2b10      	cmp	r3, #16
 8004996:	d104      	bne.n	80049a2 <HAL_TIM_PWM_Start+0xf6>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2202      	movs	r2, #2
 800499c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049a0:	e003      	b.n	80049aa <HAL_TIM_PWM_Start+0xfe>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2202      	movs	r2, #2
 80049a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2201      	movs	r2, #1
 80049b0:	6839      	ldr	r1, [r7, #0]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f001 f864 	bl	8005a80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a3a      	ldr	r2, [pc, #232]	@ (8004aa8 <HAL_TIM_PWM_Start+0x1fc>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d018      	beq.n	80049f4 <HAL_TIM_PWM_Start+0x148>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a39      	ldr	r2, [pc, #228]	@ (8004aac <HAL_TIM_PWM_Start+0x200>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d013      	beq.n	80049f4 <HAL_TIM_PWM_Start+0x148>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a37      	ldr	r2, [pc, #220]	@ (8004ab0 <HAL_TIM_PWM_Start+0x204>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d00e      	beq.n	80049f4 <HAL_TIM_PWM_Start+0x148>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a36      	ldr	r2, [pc, #216]	@ (8004ab4 <HAL_TIM_PWM_Start+0x208>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d009      	beq.n	80049f4 <HAL_TIM_PWM_Start+0x148>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a34      	ldr	r2, [pc, #208]	@ (8004ab8 <HAL_TIM_PWM_Start+0x20c>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d004      	beq.n	80049f4 <HAL_TIM_PWM_Start+0x148>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a33      	ldr	r2, [pc, #204]	@ (8004abc <HAL_TIM_PWM_Start+0x210>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d101      	bne.n	80049f8 <HAL_TIM_PWM_Start+0x14c>
 80049f4:	2301      	movs	r3, #1
 80049f6:	e000      	b.n	80049fa <HAL_TIM_PWM_Start+0x14e>
 80049f8:	2300      	movs	r3, #0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d007      	beq.n	8004a0e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a0c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a25      	ldr	r2, [pc, #148]	@ (8004aa8 <HAL_TIM_PWM_Start+0x1fc>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d022      	beq.n	8004a5e <HAL_TIM_PWM_Start+0x1b2>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a20:	d01d      	beq.n	8004a5e <HAL_TIM_PWM_Start+0x1b2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a26      	ldr	r2, [pc, #152]	@ (8004ac0 <HAL_TIM_PWM_Start+0x214>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d018      	beq.n	8004a5e <HAL_TIM_PWM_Start+0x1b2>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a24      	ldr	r2, [pc, #144]	@ (8004ac4 <HAL_TIM_PWM_Start+0x218>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d013      	beq.n	8004a5e <HAL_TIM_PWM_Start+0x1b2>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a23      	ldr	r2, [pc, #140]	@ (8004ac8 <HAL_TIM_PWM_Start+0x21c>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d00e      	beq.n	8004a5e <HAL_TIM_PWM_Start+0x1b2>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a19      	ldr	r2, [pc, #100]	@ (8004aac <HAL_TIM_PWM_Start+0x200>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d009      	beq.n	8004a5e <HAL_TIM_PWM_Start+0x1b2>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a18      	ldr	r2, [pc, #96]	@ (8004ab0 <HAL_TIM_PWM_Start+0x204>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d004      	beq.n	8004a5e <HAL_TIM_PWM_Start+0x1b2>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a18      	ldr	r2, [pc, #96]	@ (8004abc <HAL_TIM_PWM_Start+0x210>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d115      	bne.n	8004a8a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	689a      	ldr	r2, [r3, #8]
 8004a64:	4b19      	ldr	r3, [pc, #100]	@ (8004acc <HAL_TIM_PWM_Start+0x220>)
 8004a66:	4013      	ands	r3, r2
 8004a68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2b06      	cmp	r3, #6
 8004a6e:	d015      	beq.n	8004a9c <HAL_TIM_PWM_Start+0x1f0>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a76:	d011      	beq.n	8004a9c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f042 0201 	orr.w	r2, r2, #1
 8004a86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a88:	e008      	b.n	8004a9c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f042 0201 	orr.w	r2, r2, #1
 8004a98:	601a      	str	r2, [r3, #0]
 8004a9a:	e000      	b.n	8004a9e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a9c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	40012c00 	.word	0x40012c00
 8004aac:	40013400 	.word	0x40013400
 8004ab0:	40014000 	.word	0x40014000
 8004ab4:	40014400 	.word	0x40014400
 8004ab8:	40014800 	.word	0x40014800
 8004abc:	40015000 	.word	0x40015000
 8004ac0:	40000400 	.word	0x40000400
 8004ac4:	40000800 	.word	0x40000800
 8004ac8:	40000c00 	.word	0x40000c00
 8004acc:	00010007 	.word	0x00010007

08004ad0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d101      	bne.n	8004ae4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e097      	b.n	8004c14 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d106      	bne.n	8004afe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f7fd fa75 	bl	8001fe8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2202      	movs	r2, #2
 8004b02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	6812      	ldr	r2, [r2, #0]
 8004b10:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004b14:	f023 0307 	bic.w	r3, r3, #7
 8004b18:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	3304      	adds	r3, #4
 8004b22:	4619      	mov	r1, r3
 8004b24:	4610      	mov	r0, r2
 8004b26:	f000 fb31 	bl	800518c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	6a1b      	ldr	r3, [r3, #32]
 8004b40:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b52:	f023 0303 	bic.w	r3, r3, #3
 8004b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	689a      	ldr	r2, [r3, #8]
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	021b      	lsls	r3, r3, #8
 8004b62:	4313      	orrs	r3, r2
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004b70:	f023 030c 	bic.w	r3, r3, #12
 8004b74:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	68da      	ldr	r2, [r3, #12]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	021b      	lsls	r3, r3, #8
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	693a      	ldr	r2, [r7, #16]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	011a      	lsls	r2, r3, #4
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	031b      	lsls	r3, r3, #12
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004bae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004bb6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	685a      	ldr	r2, [r3, #4]
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	695b      	ldr	r3, [r3, #20]
 8004bc0:	011b      	lsls	r3, r3, #4
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	693a      	ldr	r2, [r7, #16]
 8004bd8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3718      	adds	r7, #24
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c2c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c34:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c3c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c44:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d110      	bne.n	8004c6e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c4c:	7bfb      	ldrb	r3, [r7, #15]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d102      	bne.n	8004c58 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c52:	7b7b      	ldrb	r3, [r7, #13]
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d001      	beq.n	8004c5c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e069      	b.n	8004d30 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2202      	movs	r2, #2
 8004c68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c6c:	e031      	b.n	8004cd2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	2b04      	cmp	r3, #4
 8004c72:	d110      	bne.n	8004c96 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c74:	7bbb      	ldrb	r3, [r7, #14]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d102      	bne.n	8004c80 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c7a:	7b3b      	ldrb	r3, [r7, #12]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d001      	beq.n	8004c84 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e055      	b.n	8004d30 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2202      	movs	r2, #2
 8004c88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c94:	e01d      	b.n	8004cd2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c96:	7bfb      	ldrb	r3, [r7, #15]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d108      	bne.n	8004cae <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c9c:	7bbb      	ldrb	r3, [r7, #14]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d105      	bne.n	8004cae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ca2:	7b7b      	ldrb	r3, [r7, #13]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d102      	bne.n	8004cae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ca8:	7b3b      	ldrb	r3, [r7, #12]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d001      	beq.n	8004cb2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e03e      	b.n	8004d30 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2202      	movs	r2, #2
 8004cbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2202      	movs	r2, #2
 8004cc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2202      	movs	r2, #2
 8004cce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d003      	beq.n	8004ce0 <HAL_TIM_Encoder_Start+0xc4>
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	2b04      	cmp	r3, #4
 8004cdc:	d008      	beq.n	8004cf0 <HAL_TIM_Encoder_Start+0xd4>
 8004cde:	e00f      	b.n	8004d00 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f000 fec9 	bl	8005a80 <TIM_CCxChannelCmd>
      break;
 8004cee:	e016      	b.n	8004d1e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	2104      	movs	r1, #4
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 fec1 	bl	8005a80 <TIM_CCxChannelCmd>
      break;
 8004cfe:	e00e      	b.n	8004d1e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2201      	movs	r2, #1
 8004d06:	2100      	movs	r1, #0
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f000 feb9 	bl	8005a80 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2201      	movs	r2, #1
 8004d14:	2104      	movs	r1, #4
 8004d16:	4618      	mov	r0, r3
 8004d18:	f000 feb2 	bl	8005a80 <TIM_CCxChannelCmd>
      break;
 8004d1c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f042 0201 	orr.w	r2, r2, #1
 8004d2c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d44:	2300      	movs	r3, #0
 8004d46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d101      	bne.n	8004d56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d52:	2302      	movs	r3, #2
 8004d54:	e0ff      	b.n	8004f56 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2b14      	cmp	r3, #20
 8004d62:	f200 80f0 	bhi.w	8004f46 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004d66:	a201      	add	r2, pc, #4	@ (adr r2, 8004d6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d6c:	08004dc1 	.word	0x08004dc1
 8004d70:	08004f47 	.word	0x08004f47
 8004d74:	08004f47 	.word	0x08004f47
 8004d78:	08004f47 	.word	0x08004f47
 8004d7c:	08004e01 	.word	0x08004e01
 8004d80:	08004f47 	.word	0x08004f47
 8004d84:	08004f47 	.word	0x08004f47
 8004d88:	08004f47 	.word	0x08004f47
 8004d8c:	08004e43 	.word	0x08004e43
 8004d90:	08004f47 	.word	0x08004f47
 8004d94:	08004f47 	.word	0x08004f47
 8004d98:	08004f47 	.word	0x08004f47
 8004d9c:	08004e83 	.word	0x08004e83
 8004da0:	08004f47 	.word	0x08004f47
 8004da4:	08004f47 	.word	0x08004f47
 8004da8:	08004f47 	.word	0x08004f47
 8004dac:	08004ec5 	.word	0x08004ec5
 8004db0:	08004f47 	.word	0x08004f47
 8004db4:	08004f47 	.word	0x08004f47
 8004db8:	08004f47 	.word	0x08004f47
 8004dbc:	08004f05 	.word	0x08004f05
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68b9      	ldr	r1, [r7, #8]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f000 fa94 	bl	80052f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	699a      	ldr	r2, [r3, #24]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f042 0208 	orr.w	r2, r2, #8
 8004dda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699a      	ldr	r2, [r3, #24]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f022 0204 	bic.w	r2, r2, #4
 8004dea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6999      	ldr	r1, [r3, #24]
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	691a      	ldr	r2, [r3, #16]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	619a      	str	r2, [r3, #24]
      break;
 8004dfe:	e0a5      	b.n	8004f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68b9      	ldr	r1, [r7, #8]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 fb0e 	bl	8005428 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	699a      	ldr	r2, [r3, #24]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699a      	ldr	r2, [r3, #24]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6999      	ldr	r1, [r3, #24]
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	021a      	lsls	r2, r3, #8
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	619a      	str	r2, [r3, #24]
      break;
 8004e40:	e084      	b.n	8004f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68b9      	ldr	r1, [r7, #8]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 fb81 	bl	8005550 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	69da      	ldr	r2, [r3, #28]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f042 0208 	orr.w	r2, r2, #8
 8004e5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	69da      	ldr	r2, [r3, #28]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f022 0204 	bic.w	r2, r2, #4
 8004e6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	69d9      	ldr	r1, [r3, #28]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	691a      	ldr	r2, [r3, #16]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	61da      	str	r2, [r3, #28]
      break;
 8004e80:	e064      	b.n	8004f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68b9      	ldr	r1, [r7, #8]
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f000 fbf3 	bl	8005674 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	69da      	ldr	r2, [r3, #28]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69da      	ldr	r2, [r3, #28]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004eac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	69d9      	ldr	r1, [r3, #28]
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	021a      	lsls	r2, r3, #8
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	61da      	str	r2, [r3, #28]
      break;
 8004ec2:	e043      	b.n	8004f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68b9      	ldr	r1, [r7, #8]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 fc66 	bl	800579c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f042 0208 	orr.w	r2, r2, #8
 8004ede:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f022 0204 	bic.w	r2, r2, #4
 8004eee:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	691a      	ldr	r2, [r3, #16]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	430a      	orrs	r2, r1
 8004f00:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004f02:	e023      	b.n	8004f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68b9      	ldr	r1, [r7, #8]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f000 fcb0 	bl	8005870 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f1e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f2e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	021a      	lsls	r2, r3, #8
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	430a      	orrs	r2, r1
 8004f42:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004f44:	e002      	b.n	8004f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	75fb      	strb	r3, [r7, #23]
      break;
 8004f4a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f54:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3718      	adds	r7, #24
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop

08004f60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d101      	bne.n	8004f7c <HAL_TIM_ConfigClockSource+0x1c>
 8004f78:	2302      	movs	r3, #2
 8004f7a:	e0f6      	b.n	800516a <HAL_TIM_ConfigClockSource+0x20a>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2202      	movs	r2, #2
 8004f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004f9a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004f9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fa6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68ba      	ldr	r2, [r7, #8]
 8004fae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a6f      	ldr	r2, [pc, #444]	@ (8005174 <HAL_TIM_ConfigClockSource+0x214>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	f000 80c1 	beq.w	800513e <HAL_TIM_ConfigClockSource+0x1de>
 8004fbc:	4a6d      	ldr	r2, [pc, #436]	@ (8005174 <HAL_TIM_ConfigClockSource+0x214>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	f200 80c6 	bhi.w	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8004fc4:	4a6c      	ldr	r2, [pc, #432]	@ (8005178 <HAL_TIM_ConfigClockSource+0x218>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	f000 80b9 	beq.w	800513e <HAL_TIM_ConfigClockSource+0x1de>
 8004fcc:	4a6a      	ldr	r2, [pc, #424]	@ (8005178 <HAL_TIM_ConfigClockSource+0x218>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	f200 80be 	bhi.w	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8004fd4:	4a69      	ldr	r2, [pc, #420]	@ (800517c <HAL_TIM_ConfigClockSource+0x21c>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	f000 80b1 	beq.w	800513e <HAL_TIM_ConfigClockSource+0x1de>
 8004fdc:	4a67      	ldr	r2, [pc, #412]	@ (800517c <HAL_TIM_ConfigClockSource+0x21c>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	f200 80b6 	bhi.w	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8004fe4:	4a66      	ldr	r2, [pc, #408]	@ (8005180 <HAL_TIM_ConfigClockSource+0x220>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	f000 80a9 	beq.w	800513e <HAL_TIM_ConfigClockSource+0x1de>
 8004fec:	4a64      	ldr	r2, [pc, #400]	@ (8005180 <HAL_TIM_ConfigClockSource+0x220>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	f200 80ae 	bhi.w	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8004ff4:	4a63      	ldr	r2, [pc, #396]	@ (8005184 <HAL_TIM_ConfigClockSource+0x224>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	f000 80a1 	beq.w	800513e <HAL_TIM_ConfigClockSource+0x1de>
 8004ffc:	4a61      	ldr	r2, [pc, #388]	@ (8005184 <HAL_TIM_ConfigClockSource+0x224>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	f200 80a6 	bhi.w	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005004:	4a60      	ldr	r2, [pc, #384]	@ (8005188 <HAL_TIM_ConfigClockSource+0x228>)
 8005006:	4293      	cmp	r3, r2
 8005008:	f000 8099 	beq.w	800513e <HAL_TIM_ConfigClockSource+0x1de>
 800500c:	4a5e      	ldr	r2, [pc, #376]	@ (8005188 <HAL_TIM_ConfigClockSource+0x228>)
 800500e:	4293      	cmp	r3, r2
 8005010:	f200 809e 	bhi.w	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005014:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005018:	f000 8091 	beq.w	800513e <HAL_TIM_ConfigClockSource+0x1de>
 800501c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005020:	f200 8096 	bhi.w	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005024:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005028:	f000 8089 	beq.w	800513e <HAL_TIM_ConfigClockSource+0x1de>
 800502c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005030:	f200 808e 	bhi.w	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005034:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005038:	d03e      	beq.n	80050b8 <HAL_TIM_ConfigClockSource+0x158>
 800503a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800503e:	f200 8087 	bhi.w	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005042:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005046:	f000 8086 	beq.w	8005156 <HAL_TIM_ConfigClockSource+0x1f6>
 800504a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800504e:	d87f      	bhi.n	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005050:	2b70      	cmp	r3, #112	@ 0x70
 8005052:	d01a      	beq.n	800508a <HAL_TIM_ConfigClockSource+0x12a>
 8005054:	2b70      	cmp	r3, #112	@ 0x70
 8005056:	d87b      	bhi.n	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005058:	2b60      	cmp	r3, #96	@ 0x60
 800505a:	d050      	beq.n	80050fe <HAL_TIM_ConfigClockSource+0x19e>
 800505c:	2b60      	cmp	r3, #96	@ 0x60
 800505e:	d877      	bhi.n	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005060:	2b50      	cmp	r3, #80	@ 0x50
 8005062:	d03c      	beq.n	80050de <HAL_TIM_ConfigClockSource+0x17e>
 8005064:	2b50      	cmp	r3, #80	@ 0x50
 8005066:	d873      	bhi.n	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005068:	2b40      	cmp	r3, #64	@ 0x40
 800506a:	d058      	beq.n	800511e <HAL_TIM_ConfigClockSource+0x1be>
 800506c:	2b40      	cmp	r3, #64	@ 0x40
 800506e:	d86f      	bhi.n	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005070:	2b30      	cmp	r3, #48	@ 0x30
 8005072:	d064      	beq.n	800513e <HAL_TIM_ConfigClockSource+0x1de>
 8005074:	2b30      	cmp	r3, #48	@ 0x30
 8005076:	d86b      	bhi.n	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005078:	2b20      	cmp	r3, #32
 800507a:	d060      	beq.n	800513e <HAL_TIM_ConfigClockSource+0x1de>
 800507c:	2b20      	cmp	r3, #32
 800507e:	d867      	bhi.n	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
 8005080:	2b00      	cmp	r3, #0
 8005082:	d05c      	beq.n	800513e <HAL_TIM_ConfigClockSource+0x1de>
 8005084:	2b10      	cmp	r3, #16
 8005086:	d05a      	beq.n	800513e <HAL_TIM_ConfigClockSource+0x1de>
 8005088:	e062      	b.n	8005150 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800509a:	f000 fcd1 	bl	8005a40 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80050ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	609a      	str	r2, [r3, #8]
      break;
 80050b6:	e04f      	b.n	8005158 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050c8:	f000 fcba 	bl	8005a40 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689a      	ldr	r2, [r3, #8]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050da:	609a      	str	r2, [r3, #8]
      break;
 80050dc:	e03c      	b.n	8005158 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ea:	461a      	mov	r2, r3
 80050ec:	f000 fc2c 	bl	8005948 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2150      	movs	r1, #80	@ 0x50
 80050f6:	4618      	mov	r0, r3
 80050f8:	f000 fc85 	bl	8005a06 <TIM_ITRx_SetConfig>
      break;
 80050fc:	e02c      	b.n	8005158 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800510a:	461a      	mov	r2, r3
 800510c:	f000 fc4b 	bl	80059a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2160      	movs	r1, #96	@ 0x60
 8005116:	4618      	mov	r0, r3
 8005118:	f000 fc75 	bl	8005a06 <TIM_ITRx_SetConfig>
      break;
 800511c:	e01c      	b.n	8005158 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800512a:	461a      	mov	r2, r3
 800512c:	f000 fc0c 	bl	8005948 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2140      	movs	r1, #64	@ 0x40
 8005136:	4618      	mov	r0, r3
 8005138:	f000 fc65 	bl	8005a06 <TIM_ITRx_SetConfig>
      break;
 800513c:	e00c      	b.n	8005158 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4619      	mov	r1, r3
 8005148:	4610      	mov	r0, r2
 800514a:	f000 fc5c 	bl	8005a06 <TIM_ITRx_SetConfig>
      break;
 800514e:	e003      	b.n	8005158 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	73fb      	strb	r3, [r7, #15]
      break;
 8005154:	e000      	b.n	8005158 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005156:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005168:	7bfb      	ldrb	r3, [r7, #15]
}
 800516a:	4618      	mov	r0, r3
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	00100070 	.word	0x00100070
 8005178:	00100060 	.word	0x00100060
 800517c:	00100050 	.word	0x00100050
 8005180:	00100040 	.word	0x00100040
 8005184:	00100030 	.word	0x00100030
 8005188:	00100020 	.word	0x00100020

0800518c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800518c:	b480      	push	{r7}
 800518e:	b085      	sub	sp, #20
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a4c      	ldr	r2, [pc, #304]	@ (80052d0 <TIM_Base_SetConfig+0x144>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d017      	beq.n	80051d4 <TIM_Base_SetConfig+0x48>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051aa:	d013      	beq.n	80051d4 <TIM_Base_SetConfig+0x48>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a49      	ldr	r2, [pc, #292]	@ (80052d4 <TIM_Base_SetConfig+0x148>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d00f      	beq.n	80051d4 <TIM_Base_SetConfig+0x48>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a48      	ldr	r2, [pc, #288]	@ (80052d8 <TIM_Base_SetConfig+0x14c>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d00b      	beq.n	80051d4 <TIM_Base_SetConfig+0x48>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a47      	ldr	r2, [pc, #284]	@ (80052dc <TIM_Base_SetConfig+0x150>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d007      	beq.n	80051d4 <TIM_Base_SetConfig+0x48>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a46      	ldr	r2, [pc, #280]	@ (80052e0 <TIM_Base_SetConfig+0x154>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d003      	beq.n	80051d4 <TIM_Base_SetConfig+0x48>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a45      	ldr	r2, [pc, #276]	@ (80052e4 <TIM_Base_SetConfig+0x158>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d108      	bne.n	80051e6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a39      	ldr	r2, [pc, #228]	@ (80052d0 <TIM_Base_SetConfig+0x144>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d023      	beq.n	8005236 <TIM_Base_SetConfig+0xaa>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051f4:	d01f      	beq.n	8005236 <TIM_Base_SetConfig+0xaa>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a36      	ldr	r2, [pc, #216]	@ (80052d4 <TIM_Base_SetConfig+0x148>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d01b      	beq.n	8005236 <TIM_Base_SetConfig+0xaa>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a35      	ldr	r2, [pc, #212]	@ (80052d8 <TIM_Base_SetConfig+0x14c>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d017      	beq.n	8005236 <TIM_Base_SetConfig+0xaa>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a34      	ldr	r2, [pc, #208]	@ (80052dc <TIM_Base_SetConfig+0x150>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d013      	beq.n	8005236 <TIM_Base_SetConfig+0xaa>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a33      	ldr	r2, [pc, #204]	@ (80052e0 <TIM_Base_SetConfig+0x154>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d00f      	beq.n	8005236 <TIM_Base_SetConfig+0xaa>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a33      	ldr	r2, [pc, #204]	@ (80052e8 <TIM_Base_SetConfig+0x15c>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d00b      	beq.n	8005236 <TIM_Base_SetConfig+0xaa>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a32      	ldr	r2, [pc, #200]	@ (80052ec <TIM_Base_SetConfig+0x160>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d007      	beq.n	8005236 <TIM_Base_SetConfig+0xaa>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a31      	ldr	r2, [pc, #196]	@ (80052f0 <TIM_Base_SetConfig+0x164>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d003      	beq.n	8005236 <TIM_Base_SetConfig+0xaa>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a2c      	ldr	r2, [pc, #176]	@ (80052e4 <TIM_Base_SetConfig+0x158>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d108      	bne.n	8005248 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800523c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4313      	orrs	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	4313      	orrs	r3, r2
 8005254:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	689a      	ldr	r2, [r3, #8]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a18      	ldr	r2, [pc, #96]	@ (80052d0 <TIM_Base_SetConfig+0x144>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d013      	beq.n	800529c <TIM_Base_SetConfig+0x110>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a1a      	ldr	r2, [pc, #104]	@ (80052e0 <TIM_Base_SetConfig+0x154>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d00f      	beq.n	800529c <TIM_Base_SetConfig+0x110>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a1a      	ldr	r2, [pc, #104]	@ (80052e8 <TIM_Base_SetConfig+0x15c>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d00b      	beq.n	800529c <TIM_Base_SetConfig+0x110>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a19      	ldr	r2, [pc, #100]	@ (80052ec <TIM_Base_SetConfig+0x160>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d007      	beq.n	800529c <TIM_Base_SetConfig+0x110>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a18      	ldr	r2, [pc, #96]	@ (80052f0 <TIM_Base_SetConfig+0x164>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d003      	beq.n	800529c <TIM_Base_SetConfig+0x110>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a13      	ldr	r2, [pc, #76]	@ (80052e4 <TIM_Base_SetConfig+0x158>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d103      	bne.n	80052a4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	691a      	ldr	r2, [r3, #16]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d105      	bne.n	80052c2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	f023 0201 	bic.w	r2, r3, #1
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	611a      	str	r2, [r3, #16]
  }
}
 80052c2:	bf00      	nop
 80052c4:	3714      	adds	r7, #20
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	40012c00 	.word	0x40012c00
 80052d4:	40000400 	.word	0x40000400
 80052d8:	40000800 	.word	0x40000800
 80052dc:	40000c00 	.word	0x40000c00
 80052e0:	40013400 	.word	0x40013400
 80052e4:	40015000 	.word	0x40015000
 80052e8:	40014000 	.word	0x40014000
 80052ec:	40014400 	.word	0x40014400
 80052f0:	40014800 	.word	0x40014800

080052f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b087      	sub	sp, #28
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a1b      	ldr	r3, [r3, #32]
 8005308:	f023 0201 	bic.w	r2, r3, #1
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f023 0303 	bic.w	r3, r3, #3
 800532e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	4313      	orrs	r3, r2
 8005338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f023 0302 	bic.w	r3, r3, #2
 8005340:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	697a      	ldr	r2, [r7, #20]
 8005348:	4313      	orrs	r3, r2
 800534a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	4a30      	ldr	r2, [pc, #192]	@ (8005410 <TIM_OC1_SetConfig+0x11c>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d013      	beq.n	800537c <TIM_OC1_SetConfig+0x88>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a2f      	ldr	r2, [pc, #188]	@ (8005414 <TIM_OC1_SetConfig+0x120>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d00f      	beq.n	800537c <TIM_OC1_SetConfig+0x88>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a2e      	ldr	r2, [pc, #184]	@ (8005418 <TIM_OC1_SetConfig+0x124>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d00b      	beq.n	800537c <TIM_OC1_SetConfig+0x88>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a2d      	ldr	r2, [pc, #180]	@ (800541c <TIM_OC1_SetConfig+0x128>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d007      	beq.n	800537c <TIM_OC1_SetConfig+0x88>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a2c      	ldr	r2, [pc, #176]	@ (8005420 <TIM_OC1_SetConfig+0x12c>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d003      	beq.n	800537c <TIM_OC1_SetConfig+0x88>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a2b      	ldr	r2, [pc, #172]	@ (8005424 <TIM_OC1_SetConfig+0x130>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d10c      	bne.n	8005396 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	f023 0308 	bic.w	r3, r3, #8
 8005382:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	697a      	ldr	r2, [r7, #20]
 800538a:	4313      	orrs	r3, r2
 800538c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f023 0304 	bic.w	r3, r3, #4
 8005394:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a1d      	ldr	r2, [pc, #116]	@ (8005410 <TIM_OC1_SetConfig+0x11c>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d013      	beq.n	80053c6 <TIM_OC1_SetConfig+0xd2>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005414 <TIM_OC1_SetConfig+0x120>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d00f      	beq.n	80053c6 <TIM_OC1_SetConfig+0xd2>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005418 <TIM_OC1_SetConfig+0x124>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d00b      	beq.n	80053c6 <TIM_OC1_SetConfig+0xd2>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a1a      	ldr	r2, [pc, #104]	@ (800541c <TIM_OC1_SetConfig+0x128>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d007      	beq.n	80053c6 <TIM_OC1_SetConfig+0xd2>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a19      	ldr	r2, [pc, #100]	@ (8005420 <TIM_OC1_SetConfig+0x12c>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d003      	beq.n	80053c6 <TIM_OC1_SetConfig+0xd2>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a18      	ldr	r2, [pc, #96]	@ (8005424 <TIM_OC1_SetConfig+0x130>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d111      	bne.n	80053ea <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	695b      	ldr	r3, [r3, #20]
 80053da:	693a      	ldr	r2, [r7, #16]
 80053dc:	4313      	orrs	r3, r2
 80053de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	693a      	ldr	r2, [r7, #16]
 80053ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	697a      	ldr	r2, [r7, #20]
 8005402:	621a      	str	r2, [r3, #32]
}
 8005404:	bf00      	nop
 8005406:	371c      	adds	r7, #28
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr
 8005410:	40012c00 	.word	0x40012c00
 8005414:	40013400 	.word	0x40013400
 8005418:	40014000 	.word	0x40014000
 800541c:	40014400 	.word	0x40014400
 8005420:	40014800 	.word	0x40014800
 8005424:	40015000 	.word	0x40015000

08005428 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005428:	b480      	push	{r7}
 800542a:	b087      	sub	sp, #28
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a1b      	ldr	r3, [r3, #32]
 800543c:	f023 0210 	bic.w	r2, r3, #16
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005456:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800545a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005462:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	021b      	lsls	r3, r3, #8
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	4313      	orrs	r3, r2
 800546e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	f023 0320 	bic.w	r3, r3, #32
 8005476:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	011b      	lsls	r3, r3, #4
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	4313      	orrs	r3, r2
 8005482:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a2c      	ldr	r2, [pc, #176]	@ (8005538 <TIM_OC2_SetConfig+0x110>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d007      	beq.n	800549c <TIM_OC2_SetConfig+0x74>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a2b      	ldr	r2, [pc, #172]	@ (800553c <TIM_OC2_SetConfig+0x114>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d003      	beq.n	800549c <TIM_OC2_SetConfig+0x74>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a2a      	ldr	r2, [pc, #168]	@ (8005540 <TIM_OC2_SetConfig+0x118>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d10d      	bne.n	80054b8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	011b      	lsls	r3, r3, #4
 80054aa:	697a      	ldr	r2, [r7, #20]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a1f      	ldr	r2, [pc, #124]	@ (8005538 <TIM_OC2_SetConfig+0x110>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d013      	beq.n	80054e8 <TIM_OC2_SetConfig+0xc0>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a1e      	ldr	r2, [pc, #120]	@ (800553c <TIM_OC2_SetConfig+0x114>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d00f      	beq.n	80054e8 <TIM_OC2_SetConfig+0xc0>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005544 <TIM_OC2_SetConfig+0x11c>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d00b      	beq.n	80054e8 <TIM_OC2_SetConfig+0xc0>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a1d      	ldr	r2, [pc, #116]	@ (8005548 <TIM_OC2_SetConfig+0x120>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d007      	beq.n	80054e8 <TIM_OC2_SetConfig+0xc0>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a1c      	ldr	r2, [pc, #112]	@ (800554c <TIM_OC2_SetConfig+0x124>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d003      	beq.n	80054e8 <TIM_OC2_SetConfig+0xc0>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4a17      	ldr	r2, [pc, #92]	@ (8005540 <TIM_OC2_SetConfig+0x118>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d113      	bne.n	8005510 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	695b      	ldr	r3, [r3, #20]
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	693a      	ldr	r2, [r7, #16]
 8005500:	4313      	orrs	r3, r2
 8005502:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	693a      	ldr	r2, [r7, #16]
 800550c:	4313      	orrs	r3, r2
 800550e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	693a      	ldr	r2, [r7, #16]
 8005514:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	685a      	ldr	r2, [r3, #4]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	621a      	str	r2, [r3, #32]
}
 800552a:	bf00      	nop
 800552c:	371c      	adds	r7, #28
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	40012c00 	.word	0x40012c00
 800553c:	40013400 	.word	0x40013400
 8005540:	40015000 	.word	0x40015000
 8005544:	40014000 	.word	0x40014000
 8005548:	40014400 	.word	0x40014400
 800554c:	40014800 	.word	0x40014800

08005550 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005550:	b480      	push	{r7}
 8005552:	b087      	sub	sp, #28
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	69db      	ldr	r3, [r3, #28]
 8005576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800557e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f023 0303 	bic.w	r3, r3, #3
 800558a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	4313      	orrs	r3, r2
 8005594:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800559c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	021b      	lsls	r3, r3, #8
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a2b      	ldr	r2, [pc, #172]	@ (800565c <TIM_OC3_SetConfig+0x10c>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d007      	beq.n	80055c2 <TIM_OC3_SetConfig+0x72>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a2a      	ldr	r2, [pc, #168]	@ (8005660 <TIM_OC3_SetConfig+0x110>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d003      	beq.n	80055c2 <TIM_OC3_SetConfig+0x72>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a29      	ldr	r2, [pc, #164]	@ (8005664 <TIM_OC3_SetConfig+0x114>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d10d      	bne.n	80055de <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	021b      	lsls	r3, r3, #8
 80055d0:	697a      	ldr	r2, [r7, #20]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a1e      	ldr	r2, [pc, #120]	@ (800565c <TIM_OC3_SetConfig+0x10c>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d013      	beq.n	800560e <TIM_OC3_SetConfig+0xbe>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005660 <TIM_OC3_SetConfig+0x110>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d00f      	beq.n	800560e <TIM_OC3_SetConfig+0xbe>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005668 <TIM_OC3_SetConfig+0x118>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d00b      	beq.n	800560e <TIM_OC3_SetConfig+0xbe>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a1c      	ldr	r2, [pc, #112]	@ (800566c <TIM_OC3_SetConfig+0x11c>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d007      	beq.n	800560e <TIM_OC3_SetConfig+0xbe>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a1b      	ldr	r2, [pc, #108]	@ (8005670 <TIM_OC3_SetConfig+0x120>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d003      	beq.n	800560e <TIM_OC3_SetConfig+0xbe>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a16      	ldr	r2, [pc, #88]	@ (8005664 <TIM_OC3_SetConfig+0x114>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d113      	bne.n	8005636 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005614:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800561c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	4313      	orrs	r3, r2
 8005628:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	011b      	lsls	r3, r3, #4
 8005630:	693a      	ldr	r2, [r7, #16]
 8005632:	4313      	orrs	r3, r2
 8005634:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	693a      	ldr	r2, [r7, #16]
 800563a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	685a      	ldr	r2, [r3, #4]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	621a      	str	r2, [r3, #32]
}
 8005650:	bf00      	nop
 8005652:	371c      	adds	r7, #28
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr
 800565c:	40012c00 	.word	0x40012c00
 8005660:	40013400 	.word	0x40013400
 8005664:	40015000 	.word	0x40015000
 8005668:	40014000 	.word	0x40014000
 800566c:	40014400 	.word	0x40014400
 8005670:	40014800 	.word	0x40014800

08005674 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005674:	b480      	push	{r7}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a1b      	ldr	r3, [r3, #32]
 8005688:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	69db      	ldr	r3, [r3, #28]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	021b      	lsls	r3, r3, #8
 80056b6:	68fa      	ldr	r2, [r7, #12]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	031b      	lsls	r3, r3, #12
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a2c      	ldr	r2, [pc, #176]	@ (8005784 <TIM_OC4_SetConfig+0x110>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d007      	beq.n	80056e8 <TIM_OC4_SetConfig+0x74>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	4a2b      	ldr	r2, [pc, #172]	@ (8005788 <TIM_OC4_SetConfig+0x114>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d003      	beq.n	80056e8 <TIM_OC4_SetConfig+0x74>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a2a      	ldr	r2, [pc, #168]	@ (800578c <TIM_OC4_SetConfig+0x118>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d10d      	bne.n	8005704 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80056ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	031b      	lsls	r3, r3, #12
 80056f6:	697a      	ldr	r2, [r7, #20]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005702:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a1f      	ldr	r2, [pc, #124]	@ (8005784 <TIM_OC4_SetConfig+0x110>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d013      	beq.n	8005734 <TIM_OC4_SetConfig+0xc0>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a1e      	ldr	r2, [pc, #120]	@ (8005788 <TIM_OC4_SetConfig+0x114>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d00f      	beq.n	8005734 <TIM_OC4_SetConfig+0xc0>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a1e      	ldr	r2, [pc, #120]	@ (8005790 <TIM_OC4_SetConfig+0x11c>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d00b      	beq.n	8005734 <TIM_OC4_SetConfig+0xc0>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a1d      	ldr	r2, [pc, #116]	@ (8005794 <TIM_OC4_SetConfig+0x120>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d007      	beq.n	8005734 <TIM_OC4_SetConfig+0xc0>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a1c      	ldr	r2, [pc, #112]	@ (8005798 <TIM_OC4_SetConfig+0x124>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d003      	beq.n	8005734 <TIM_OC4_SetConfig+0xc0>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a17      	ldr	r2, [pc, #92]	@ (800578c <TIM_OC4_SetConfig+0x118>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d113      	bne.n	800575c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800573a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005742:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	695b      	ldr	r3, [r3, #20]
 8005748:	019b      	lsls	r3, r3, #6
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	4313      	orrs	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	019b      	lsls	r3, r3, #6
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	4313      	orrs	r3, r2
 800575a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	693a      	ldr	r2, [r7, #16]
 8005760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	621a      	str	r2, [r3, #32]
}
 8005776:	bf00      	nop
 8005778:	371c      	adds	r7, #28
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	40012c00 	.word	0x40012c00
 8005788:	40013400 	.word	0x40013400
 800578c:	40015000 	.word	0x40015000
 8005790:	40014000 	.word	0x40014000
 8005794:	40014400 	.word	0x40014400
 8005798:	40014800 	.word	0x40014800

0800579c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800579c:	b480      	push	{r7}
 800579e:	b087      	sub	sp, #28
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a1b      	ldr	r3, [r3, #32]
 80057aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80057e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	041b      	lsls	r3, r3, #16
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a19      	ldr	r2, [pc, #100]	@ (8005858 <TIM_OC5_SetConfig+0xbc>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d013      	beq.n	800581e <TIM_OC5_SetConfig+0x82>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a18      	ldr	r2, [pc, #96]	@ (800585c <TIM_OC5_SetConfig+0xc0>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d00f      	beq.n	800581e <TIM_OC5_SetConfig+0x82>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a17      	ldr	r2, [pc, #92]	@ (8005860 <TIM_OC5_SetConfig+0xc4>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d00b      	beq.n	800581e <TIM_OC5_SetConfig+0x82>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a16      	ldr	r2, [pc, #88]	@ (8005864 <TIM_OC5_SetConfig+0xc8>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d007      	beq.n	800581e <TIM_OC5_SetConfig+0x82>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a15      	ldr	r2, [pc, #84]	@ (8005868 <TIM_OC5_SetConfig+0xcc>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d003      	beq.n	800581e <TIM_OC5_SetConfig+0x82>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a14      	ldr	r2, [pc, #80]	@ (800586c <TIM_OC5_SetConfig+0xd0>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d109      	bne.n	8005832 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005824:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	021b      	lsls	r3, r3, #8
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	4313      	orrs	r3, r2
 8005830:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	697a      	ldr	r2, [r7, #20]
 8005836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	685a      	ldr	r2, [r3, #4]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	621a      	str	r2, [r3, #32]
}
 800584c:	bf00      	nop
 800584e:	371c      	adds	r7, #28
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr
 8005858:	40012c00 	.word	0x40012c00
 800585c:	40013400 	.word	0x40013400
 8005860:	40014000 	.word	0x40014000
 8005864:	40014400 	.word	0x40014400
 8005868:	40014800 	.word	0x40014800
 800586c:	40015000 	.word	0x40015000

08005870 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6a1b      	ldr	r3, [r3, #32]
 8005884:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800589e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	021b      	lsls	r3, r3, #8
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80058b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	051b      	lsls	r3, r3, #20
 80058be:	693a      	ldr	r2, [r7, #16]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a1a      	ldr	r2, [pc, #104]	@ (8005930 <TIM_OC6_SetConfig+0xc0>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d013      	beq.n	80058f4 <TIM_OC6_SetConfig+0x84>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a19      	ldr	r2, [pc, #100]	@ (8005934 <TIM_OC6_SetConfig+0xc4>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d00f      	beq.n	80058f4 <TIM_OC6_SetConfig+0x84>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a18      	ldr	r2, [pc, #96]	@ (8005938 <TIM_OC6_SetConfig+0xc8>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d00b      	beq.n	80058f4 <TIM_OC6_SetConfig+0x84>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a17      	ldr	r2, [pc, #92]	@ (800593c <TIM_OC6_SetConfig+0xcc>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d007      	beq.n	80058f4 <TIM_OC6_SetConfig+0x84>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a16      	ldr	r2, [pc, #88]	@ (8005940 <TIM_OC6_SetConfig+0xd0>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d003      	beq.n	80058f4 <TIM_OC6_SetConfig+0x84>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a15      	ldr	r2, [pc, #84]	@ (8005944 <TIM_OC6_SetConfig+0xd4>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d109      	bne.n	8005908 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	695b      	ldr	r3, [r3, #20]
 8005900:	029b      	lsls	r3, r3, #10
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	4313      	orrs	r3, r2
 8005906:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	697a      	ldr	r2, [r7, #20]
 800590c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	685a      	ldr	r2, [r3, #4]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	693a      	ldr	r2, [r7, #16]
 8005920:	621a      	str	r2, [r3, #32]
}
 8005922:	bf00      	nop
 8005924:	371c      	adds	r7, #28
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	40012c00 	.word	0x40012c00
 8005934:	40013400 	.word	0x40013400
 8005938:	40014000 	.word	0x40014000
 800593c:	40014400 	.word	0x40014400
 8005940:	40014800 	.word	0x40014800
 8005944:	40015000 	.word	0x40015000

08005948 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005948:	b480      	push	{r7}
 800594a:	b087      	sub	sp, #28
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6a1b      	ldr	r3, [r3, #32]
 8005958:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6a1b      	ldr	r3, [r3, #32]
 800595e:	f023 0201 	bic.w	r2, r3, #1
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	699b      	ldr	r3, [r3, #24]
 800596a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005972:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	011b      	lsls	r3, r3, #4
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	4313      	orrs	r3, r2
 800597c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	f023 030a 	bic.w	r3, r3, #10
 8005984:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	4313      	orrs	r3, r2
 800598c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	621a      	str	r2, [r3, #32]
}
 800599a:	bf00      	nop
 800599c:	371c      	adds	r7, #28
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr

080059a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059a6:	b480      	push	{r7}
 80059a8:	b087      	sub	sp, #28
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	60f8      	str	r0, [r7, #12]
 80059ae:	60b9      	str	r1, [r7, #8]
 80059b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6a1b      	ldr	r3, [r3, #32]
 80059bc:	f023 0210 	bic.w	r2, r3, #16
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	699b      	ldr	r3, [r3, #24]
 80059c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80059d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	031b      	lsls	r3, r3, #12
 80059d6:	693a      	ldr	r2, [r7, #16]
 80059d8:	4313      	orrs	r3, r2
 80059da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80059e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	011b      	lsls	r3, r3, #4
 80059e8:	697a      	ldr	r2, [r7, #20]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	693a      	ldr	r2, [r7, #16]
 80059f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	621a      	str	r2, [r3, #32]
}
 80059fa:	bf00      	nop
 80059fc:	371c      	adds	r7, #28
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b085      	sub	sp, #20
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005a1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a22:	683a      	ldr	r2, [r7, #0]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	f043 0307 	orr.w	r3, r3, #7
 8005a2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	609a      	str	r2, [r3, #8]
}
 8005a34:	bf00      	nop
 8005a36:	3714      	adds	r7, #20
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr

08005a40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b087      	sub	sp, #28
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	607a      	str	r2, [r7, #4]
 8005a4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	021a      	lsls	r2, r3, #8
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	431a      	orrs	r2, r3
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	697a      	ldr	r2, [r7, #20]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	609a      	str	r2, [r3, #8]
}
 8005a74:	bf00      	nop
 8005a76:	371c      	adds	r7, #28
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b087      	sub	sp, #28
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f003 031f 	and.w	r3, r3, #31
 8005a92:	2201      	movs	r2, #1
 8005a94:	fa02 f303 	lsl.w	r3, r2, r3
 8005a98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6a1a      	ldr	r2, [r3, #32]
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	401a      	ands	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	6a1a      	ldr	r2, [r3, #32]
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	f003 031f 	and.w	r3, r3, #31
 8005ab2:	6879      	ldr	r1, [r7, #4]
 8005ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ab8:	431a      	orrs	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	621a      	str	r2, [r3, #32]
}
 8005abe:	bf00      	nop
 8005ac0:	371c      	adds	r7, #28
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
	...

08005acc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d101      	bne.n	8005ae4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ae0:	2302      	movs	r3, #2
 8005ae2:	e074      	b.n	8005bce <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a34      	ldr	r2, [pc, #208]	@ (8005bdc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d009      	beq.n	8005b22 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a33      	ldr	r2, [pc, #204]	@ (8005be0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d004      	beq.n	8005b22 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a31      	ldr	r2, [pc, #196]	@ (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d108      	bne.n	8005b34 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005b28:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a21      	ldr	r2, [pc, #132]	@ (8005bdc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d022      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b64:	d01d      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8005be8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d018      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a1d      	ldr	r2, [pc, #116]	@ (8005bec <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d013      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8005bf0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d00e      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a15      	ldr	r2, [pc, #84]	@ (8005be0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d009      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a18      	ldr	r2, [pc, #96]	@ (8005bf4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d004      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a11      	ldr	r2, [pc, #68]	@ (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d10c      	bne.n	8005bbc <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ba8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3714      	adds	r7, #20
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	40012c00 	.word	0x40012c00
 8005be0:	40013400 	.word	0x40013400
 8005be4:	40015000 	.word	0x40015000
 8005be8:	40000400 	.word	0x40000400
 8005bec:	40000800 	.word	0x40000800
 8005bf0:	40000c00 	.word	0x40000c00
 8005bf4:	40014000 	.word	0x40014000

08005bf8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005c02:	2300      	movs	r3, #0
 8005c04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d101      	bne.n	8005c14 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005c10:	2302      	movs	r3, #2
 8005c12:	e078      	b.n	8005d06 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	041b      	lsls	r3, r3, #16
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	69db      	ldr	r3, [r3, #28]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a1c      	ldr	r2, [pc, #112]	@ (8005d14 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d009      	beq.n	8005cba <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a1b      	ldr	r2, [pc, #108]	@ (8005d18 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d004      	beq.n	8005cba <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a19      	ldr	r2, [pc, #100]	@ (8005d1c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d11c      	bne.n	8005cf4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc4:	051b      	lsls	r3, r3, #20
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	6a1b      	ldr	r3, [r3, #32]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3714      	adds	r7, #20
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	40012c00 	.word	0x40012c00
 8005d18:	40013400 	.word	0x40013400
 8005d1c:	40015000 	.word	0x40015000

08005d20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d101      	bne.n	8005d32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e042      	b.n	8005db8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d106      	bne.n	8005d4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f7fc fab1 	bl	80022ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2224      	movs	r2, #36	@ 0x24
 8005d4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f022 0201 	bic.w	r2, r2, #1
 8005d60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d002      	beq.n	8005d70 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 fc7a 	bl	8006664 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f000 f97b 	bl	800606c <UART_SetConfig>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d101      	bne.n	8005d80 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e01b      	b.n	8005db8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f042 0201 	orr.w	r2, r2, #1
 8005dae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 fcf9 	bl	80067a8 <UART_CheckIdleState>
 8005db6:	4603      	mov	r3, r0
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b08a      	sub	sp, #40	@ 0x28
 8005dc4:	af02      	add	r7, sp, #8
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	603b      	str	r3, [r7, #0]
 8005dcc:	4613      	mov	r3, r2
 8005dce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dd6:	2b20      	cmp	r3, #32
 8005dd8:	d17b      	bne.n	8005ed2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d002      	beq.n	8005de6 <HAL_UART_Transmit+0x26>
 8005de0:	88fb      	ldrh	r3, [r7, #6]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e074      	b.n	8005ed4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2221      	movs	r2, #33	@ 0x21
 8005df6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005dfa:	f7fd f91d 	bl	8003038 <HAL_GetTick>
 8005dfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	88fa      	ldrh	r2, [r7, #6]
 8005e04:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	88fa      	ldrh	r2, [r7, #6]
 8005e0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e18:	d108      	bne.n	8005e2c <HAL_UART_Transmit+0x6c>
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d104      	bne.n	8005e2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005e22:	2300      	movs	r3, #0
 8005e24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	61bb      	str	r3, [r7, #24]
 8005e2a:	e003      	b.n	8005e34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e30:	2300      	movs	r3, #0
 8005e32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e34:	e030      	b.n	8005e98 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	2180      	movs	r1, #128	@ 0x80
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f000 fd5b 	bl	80068fc <UART_WaitOnFlagUntilTimeout>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d005      	beq.n	8005e58 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2220      	movs	r2, #32
 8005e50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e03d      	b.n	8005ed4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10b      	bne.n	8005e76 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	881b      	ldrh	r3, [r3, #0]
 8005e62:	461a      	mov	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e6c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	3302      	adds	r3, #2
 8005e72:	61bb      	str	r3, [r7, #24]
 8005e74:	e007      	b.n	8005e86 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	781a      	ldrb	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	3301      	adds	r3, #1
 8005e84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1c8      	bne.n	8005e36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	9300      	str	r3, [sp, #0]
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	2140      	movs	r1, #64	@ 0x40
 8005eae:	68f8      	ldr	r0, [r7, #12]
 8005eb0:	f000 fd24 	bl	80068fc <UART_WaitOnFlagUntilTimeout>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d005      	beq.n	8005ec6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e006      	b.n	8005ed4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2220      	movs	r2, #32
 8005eca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	e000      	b.n	8005ed4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005ed2:	2302      	movs	r3, #2
  }
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3720      	adds	r7, #32
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b08a      	sub	sp, #40	@ 0x28
 8005ee0:	af02      	add	r7, sp, #8
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	603b      	str	r3, [r7, #0]
 8005ee8:	4613      	mov	r3, r2
 8005eea:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ef2:	2b20      	cmp	r3, #32
 8005ef4:	f040 80b5 	bne.w	8006062 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d002      	beq.n	8005f04 <HAL_UART_Receive+0x28>
 8005efe:	88fb      	ldrh	r3, [r7, #6]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d101      	bne.n	8005f08 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e0ad      	b.n	8006064 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2222      	movs	r2, #34	@ 0x22
 8005f14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f1e:	f7fd f88b 	bl	8003038 <HAL_GetTick>
 8005f22:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	88fa      	ldrh	r2, [r7, #6]
 8005f28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	88fa      	ldrh	r2, [r7, #6]
 8005f30:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f3c:	d10e      	bne.n	8005f5c <HAL_UART_Receive+0x80>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d105      	bne.n	8005f52 <HAL_UART_Receive+0x76>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005f4c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f50:	e02d      	b.n	8005fae <HAL_UART_Receive+0xd2>
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	22ff      	movs	r2, #255	@ 0xff
 8005f56:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f5a:	e028      	b.n	8005fae <HAL_UART_Receive+0xd2>
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d10d      	bne.n	8005f80 <HAL_UART_Receive+0xa4>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d104      	bne.n	8005f76 <HAL_UART_Receive+0x9a>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	22ff      	movs	r2, #255	@ 0xff
 8005f70:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f74:	e01b      	b.n	8005fae <HAL_UART_Receive+0xd2>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	227f      	movs	r2, #127	@ 0x7f
 8005f7a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f7e:	e016      	b.n	8005fae <HAL_UART_Receive+0xd2>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f88:	d10d      	bne.n	8005fa6 <HAL_UART_Receive+0xca>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d104      	bne.n	8005f9c <HAL_UART_Receive+0xc0>
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	227f      	movs	r2, #127	@ 0x7f
 8005f96:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f9a:	e008      	b.n	8005fae <HAL_UART_Receive+0xd2>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	223f      	movs	r2, #63	@ 0x3f
 8005fa0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005fa4:	e003      	b.n	8005fae <HAL_UART_Receive+0xd2>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005fb4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fbe:	d108      	bne.n	8005fd2 <HAL_UART_Receive+0xf6>
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d104      	bne.n	8005fd2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	61bb      	str	r3, [r7, #24]
 8005fd0:	e003      	b.n	8005fda <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005fda:	e036      	b.n	800604a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	2120      	movs	r1, #32
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 fc88 	bl	80068fc <UART_WaitOnFlagUntilTimeout>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d005      	beq.n	8005ffe <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2220      	movs	r2, #32
 8005ff6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e032      	b.n	8006064 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10c      	bne.n	800601e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600a:	b29a      	uxth	r2, r3
 800600c:	8a7b      	ldrh	r3, [r7, #18]
 800600e:	4013      	ands	r3, r2
 8006010:	b29a      	uxth	r2, r3
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	3302      	adds	r3, #2
 800601a:	61bb      	str	r3, [r7, #24]
 800601c:	e00c      	b.n	8006038 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006024:	b2da      	uxtb	r2, r3
 8006026:	8a7b      	ldrh	r3, [r7, #18]
 8006028:	b2db      	uxtb	r3, r3
 800602a:	4013      	ands	r3, r2
 800602c:	b2da      	uxtb	r2, r3
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	3301      	adds	r3, #1
 8006036:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800603e:	b29b      	uxth	r3, r3
 8006040:	3b01      	subs	r3, #1
 8006042:	b29a      	uxth	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006050:	b29b      	uxth	r3, r3
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1c2      	bne.n	8005fdc <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2220      	movs	r2, #32
 800605a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800605e:	2300      	movs	r3, #0
 8006060:	e000      	b.n	8006064 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8006062:	2302      	movs	r3, #2
  }
}
 8006064:	4618      	mov	r0, r3
 8006066:	3720      	adds	r7, #32
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800606c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006070:	b08c      	sub	sp, #48	@ 0x30
 8006072:	af00      	add	r7, sp, #0
 8006074:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006076:	2300      	movs	r3, #0
 8006078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	431a      	orrs	r2, r3
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	431a      	orrs	r2, r3
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	4313      	orrs	r3, r2
 8006092:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	4baa      	ldr	r3, [pc, #680]	@ (8006344 <UART_SetConfig+0x2d8>)
 800609c:	4013      	ands	r3, r2
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	6812      	ldr	r2, [r2, #0]
 80060a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060a4:	430b      	orrs	r3, r1
 80060a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	68da      	ldr	r2, [r3, #12]
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	430a      	orrs	r2, r1
 80060bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	699b      	ldr	r3, [r3, #24]
 80060c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a9f      	ldr	r2, [pc, #636]	@ (8006348 <UART_SetConfig+0x2dc>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d004      	beq.n	80060d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060d4:	4313      	orrs	r3, r2
 80060d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80060e2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	6812      	ldr	r2, [r2, #0]
 80060ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060ec:	430b      	orrs	r3, r1
 80060ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f6:	f023 010f 	bic.w	r1, r3, #15
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	430a      	orrs	r2, r1
 8006104:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a90      	ldr	r2, [pc, #576]	@ (800634c <UART_SetConfig+0x2e0>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d125      	bne.n	800615c <UART_SetConfig+0xf0>
 8006110:	4b8f      	ldr	r3, [pc, #572]	@ (8006350 <UART_SetConfig+0x2e4>)
 8006112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006116:	f003 0303 	and.w	r3, r3, #3
 800611a:	2b03      	cmp	r3, #3
 800611c:	d81a      	bhi.n	8006154 <UART_SetConfig+0xe8>
 800611e:	a201      	add	r2, pc, #4	@ (adr r2, 8006124 <UART_SetConfig+0xb8>)
 8006120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006124:	08006135 	.word	0x08006135
 8006128:	08006145 	.word	0x08006145
 800612c:	0800613d 	.word	0x0800613d
 8006130:	0800614d 	.word	0x0800614d
 8006134:	2301      	movs	r3, #1
 8006136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800613a:	e116      	b.n	800636a <UART_SetConfig+0x2fe>
 800613c:	2302      	movs	r3, #2
 800613e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006142:	e112      	b.n	800636a <UART_SetConfig+0x2fe>
 8006144:	2304      	movs	r3, #4
 8006146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800614a:	e10e      	b.n	800636a <UART_SetConfig+0x2fe>
 800614c:	2308      	movs	r3, #8
 800614e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006152:	e10a      	b.n	800636a <UART_SetConfig+0x2fe>
 8006154:	2310      	movs	r3, #16
 8006156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800615a:	e106      	b.n	800636a <UART_SetConfig+0x2fe>
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a7c      	ldr	r2, [pc, #496]	@ (8006354 <UART_SetConfig+0x2e8>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d138      	bne.n	80061d8 <UART_SetConfig+0x16c>
 8006166:	4b7a      	ldr	r3, [pc, #488]	@ (8006350 <UART_SetConfig+0x2e4>)
 8006168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800616c:	f003 030c 	and.w	r3, r3, #12
 8006170:	2b0c      	cmp	r3, #12
 8006172:	d82d      	bhi.n	80061d0 <UART_SetConfig+0x164>
 8006174:	a201      	add	r2, pc, #4	@ (adr r2, 800617c <UART_SetConfig+0x110>)
 8006176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800617a:	bf00      	nop
 800617c:	080061b1 	.word	0x080061b1
 8006180:	080061d1 	.word	0x080061d1
 8006184:	080061d1 	.word	0x080061d1
 8006188:	080061d1 	.word	0x080061d1
 800618c:	080061c1 	.word	0x080061c1
 8006190:	080061d1 	.word	0x080061d1
 8006194:	080061d1 	.word	0x080061d1
 8006198:	080061d1 	.word	0x080061d1
 800619c:	080061b9 	.word	0x080061b9
 80061a0:	080061d1 	.word	0x080061d1
 80061a4:	080061d1 	.word	0x080061d1
 80061a8:	080061d1 	.word	0x080061d1
 80061ac:	080061c9 	.word	0x080061c9
 80061b0:	2300      	movs	r3, #0
 80061b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061b6:	e0d8      	b.n	800636a <UART_SetConfig+0x2fe>
 80061b8:	2302      	movs	r3, #2
 80061ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061be:	e0d4      	b.n	800636a <UART_SetConfig+0x2fe>
 80061c0:	2304      	movs	r3, #4
 80061c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061c6:	e0d0      	b.n	800636a <UART_SetConfig+0x2fe>
 80061c8:	2308      	movs	r3, #8
 80061ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ce:	e0cc      	b.n	800636a <UART_SetConfig+0x2fe>
 80061d0:	2310      	movs	r3, #16
 80061d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061d6:	e0c8      	b.n	800636a <UART_SetConfig+0x2fe>
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a5e      	ldr	r2, [pc, #376]	@ (8006358 <UART_SetConfig+0x2ec>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d125      	bne.n	800622e <UART_SetConfig+0x1c2>
 80061e2:	4b5b      	ldr	r3, [pc, #364]	@ (8006350 <UART_SetConfig+0x2e4>)
 80061e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80061ec:	2b30      	cmp	r3, #48	@ 0x30
 80061ee:	d016      	beq.n	800621e <UART_SetConfig+0x1b2>
 80061f0:	2b30      	cmp	r3, #48	@ 0x30
 80061f2:	d818      	bhi.n	8006226 <UART_SetConfig+0x1ba>
 80061f4:	2b20      	cmp	r3, #32
 80061f6:	d00a      	beq.n	800620e <UART_SetConfig+0x1a2>
 80061f8:	2b20      	cmp	r3, #32
 80061fa:	d814      	bhi.n	8006226 <UART_SetConfig+0x1ba>
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d002      	beq.n	8006206 <UART_SetConfig+0x19a>
 8006200:	2b10      	cmp	r3, #16
 8006202:	d008      	beq.n	8006216 <UART_SetConfig+0x1aa>
 8006204:	e00f      	b.n	8006226 <UART_SetConfig+0x1ba>
 8006206:	2300      	movs	r3, #0
 8006208:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800620c:	e0ad      	b.n	800636a <UART_SetConfig+0x2fe>
 800620e:	2302      	movs	r3, #2
 8006210:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006214:	e0a9      	b.n	800636a <UART_SetConfig+0x2fe>
 8006216:	2304      	movs	r3, #4
 8006218:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800621c:	e0a5      	b.n	800636a <UART_SetConfig+0x2fe>
 800621e:	2308      	movs	r3, #8
 8006220:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006224:	e0a1      	b.n	800636a <UART_SetConfig+0x2fe>
 8006226:	2310      	movs	r3, #16
 8006228:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800622c:	e09d      	b.n	800636a <UART_SetConfig+0x2fe>
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a4a      	ldr	r2, [pc, #296]	@ (800635c <UART_SetConfig+0x2f0>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d125      	bne.n	8006284 <UART_SetConfig+0x218>
 8006238:	4b45      	ldr	r3, [pc, #276]	@ (8006350 <UART_SetConfig+0x2e4>)
 800623a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800623e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006242:	2bc0      	cmp	r3, #192	@ 0xc0
 8006244:	d016      	beq.n	8006274 <UART_SetConfig+0x208>
 8006246:	2bc0      	cmp	r3, #192	@ 0xc0
 8006248:	d818      	bhi.n	800627c <UART_SetConfig+0x210>
 800624a:	2b80      	cmp	r3, #128	@ 0x80
 800624c:	d00a      	beq.n	8006264 <UART_SetConfig+0x1f8>
 800624e:	2b80      	cmp	r3, #128	@ 0x80
 8006250:	d814      	bhi.n	800627c <UART_SetConfig+0x210>
 8006252:	2b00      	cmp	r3, #0
 8006254:	d002      	beq.n	800625c <UART_SetConfig+0x1f0>
 8006256:	2b40      	cmp	r3, #64	@ 0x40
 8006258:	d008      	beq.n	800626c <UART_SetConfig+0x200>
 800625a:	e00f      	b.n	800627c <UART_SetConfig+0x210>
 800625c:	2300      	movs	r3, #0
 800625e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006262:	e082      	b.n	800636a <UART_SetConfig+0x2fe>
 8006264:	2302      	movs	r3, #2
 8006266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800626a:	e07e      	b.n	800636a <UART_SetConfig+0x2fe>
 800626c:	2304      	movs	r3, #4
 800626e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006272:	e07a      	b.n	800636a <UART_SetConfig+0x2fe>
 8006274:	2308      	movs	r3, #8
 8006276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800627a:	e076      	b.n	800636a <UART_SetConfig+0x2fe>
 800627c:	2310      	movs	r3, #16
 800627e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006282:	e072      	b.n	800636a <UART_SetConfig+0x2fe>
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a35      	ldr	r2, [pc, #212]	@ (8006360 <UART_SetConfig+0x2f4>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d12a      	bne.n	80062e4 <UART_SetConfig+0x278>
 800628e:	4b30      	ldr	r3, [pc, #192]	@ (8006350 <UART_SetConfig+0x2e4>)
 8006290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006294:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006298:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800629c:	d01a      	beq.n	80062d4 <UART_SetConfig+0x268>
 800629e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062a2:	d81b      	bhi.n	80062dc <UART_SetConfig+0x270>
 80062a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062a8:	d00c      	beq.n	80062c4 <UART_SetConfig+0x258>
 80062aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062ae:	d815      	bhi.n	80062dc <UART_SetConfig+0x270>
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d003      	beq.n	80062bc <UART_SetConfig+0x250>
 80062b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062b8:	d008      	beq.n	80062cc <UART_SetConfig+0x260>
 80062ba:	e00f      	b.n	80062dc <UART_SetConfig+0x270>
 80062bc:	2300      	movs	r3, #0
 80062be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062c2:	e052      	b.n	800636a <UART_SetConfig+0x2fe>
 80062c4:	2302      	movs	r3, #2
 80062c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ca:	e04e      	b.n	800636a <UART_SetConfig+0x2fe>
 80062cc:	2304      	movs	r3, #4
 80062ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062d2:	e04a      	b.n	800636a <UART_SetConfig+0x2fe>
 80062d4:	2308      	movs	r3, #8
 80062d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062da:	e046      	b.n	800636a <UART_SetConfig+0x2fe>
 80062dc:	2310      	movs	r3, #16
 80062de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062e2:	e042      	b.n	800636a <UART_SetConfig+0x2fe>
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a17      	ldr	r2, [pc, #92]	@ (8006348 <UART_SetConfig+0x2dc>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d13a      	bne.n	8006364 <UART_SetConfig+0x2f8>
 80062ee:	4b18      	ldr	r3, [pc, #96]	@ (8006350 <UART_SetConfig+0x2e4>)
 80062f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80062f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80062fc:	d01a      	beq.n	8006334 <UART_SetConfig+0x2c8>
 80062fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006302:	d81b      	bhi.n	800633c <UART_SetConfig+0x2d0>
 8006304:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006308:	d00c      	beq.n	8006324 <UART_SetConfig+0x2b8>
 800630a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800630e:	d815      	bhi.n	800633c <UART_SetConfig+0x2d0>
 8006310:	2b00      	cmp	r3, #0
 8006312:	d003      	beq.n	800631c <UART_SetConfig+0x2b0>
 8006314:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006318:	d008      	beq.n	800632c <UART_SetConfig+0x2c0>
 800631a:	e00f      	b.n	800633c <UART_SetConfig+0x2d0>
 800631c:	2300      	movs	r3, #0
 800631e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006322:	e022      	b.n	800636a <UART_SetConfig+0x2fe>
 8006324:	2302      	movs	r3, #2
 8006326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800632a:	e01e      	b.n	800636a <UART_SetConfig+0x2fe>
 800632c:	2304      	movs	r3, #4
 800632e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006332:	e01a      	b.n	800636a <UART_SetConfig+0x2fe>
 8006334:	2308      	movs	r3, #8
 8006336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800633a:	e016      	b.n	800636a <UART_SetConfig+0x2fe>
 800633c:	2310      	movs	r3, #16
 800633e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006342:	e012      	b.n	800636a <UART_SetConfig+0x2fe>
 8006344:	cfff69f3 	.word	0xcfff69f3
 8006348:	40008000 	.word	0x40008000
 800634c:	40013800 	.word	0x40013800
 8006350:	40021000 	.word	0x40021000
 8006354:	40004400 	.word	0x40004400
 8006358:	40004800 	.word	0x40004800
 800635c:	40004c00 	.word	0x40004c00
 8006360:	40005000 	.word	0x40005000
 8006364:	2310      	movs	r3, #16
 8006366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4aae      	ldr	r2, [pc, #696]	@ (8006628 <UART_SetConfig+0x5bc>)
 8006370:	4293      	cmp	r3, r2
 8006372:	f040 8097 	bne.w	80064a4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006376:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800637a:	2b08      	cmp	r3, #8
 800637c:	d823      	bhi.n	80063c6 <UART_SetConfig+0x35a>
 800637e:	a201      	add	r2, pc, #4	@ (adr r2, 8006384 <UART_SetConfig+0x318>)
 8006380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006384:	080063a9 	.word	0x080063a9
 8006388:	080063c7 	.word	0x080063c7
 800638c:	080063b1 	.word	0x080063b1
 8006390:	080063c7 	.word	0x080063c7
 8006394:	080063b7 	.word	0x080063b7
 8006398:	080063c7 	.word	0x080063c7
 800639c:	080063c7 	.word	0x080063c7
 80063a0:	080063c7 	.word	0x080063c7
 80063a4:	080063bf 	.word	0x080063bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063a8:	f7fd ff08 	bl	80041bc <HAL_RCC_GetPCLK1Freq>
 80063ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063ae:	e010      	b.n	80063d2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063b0:	4b9e      	ldr	r3, [pc, #632]	@ (800662c <UART_SetConfig+0x5c0>)
 80063b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063b4:	e00d      	b.n	80063d2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063b6:	f7fd fe93 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 80063ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063bc:	e009      	b.n	80063d2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063c4:	e005      	b.n	80063d2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80063c6:	2300      	movs	r3, #0
 80063c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80063d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80063d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f000 8130 	beq.w	800663a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063de:	4a94      	ldr	r2, [pc, #592]	@ (8006630 <UART_SetConfig+0x5c4>)
 80063e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063e4:	461a      	mov	r2, r3
 80063e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80063ec:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	685a      	ldr	r2, [r3, #4]
 80063f2:	4613      	mov	r3, r2
 80063f4:	005b      	lsls	r3, r3, #1
 80063f6:	4413      	add	r3, r2
 80063f8:	69ba      	ldr	r2, [r7, #24]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d305      	bcc.n	800640a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006404:	69ba      	ldr	r2, [r7, #24]
 8006406:	429a      	cmp	r2, r3
 8006408:	d903      	bls.n	8006412 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006410:	e113      	b.n	800663a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006414:	2200      	movs	r2, #0
 8006416:	60bb      	str	r3, [r7, #8]
 8006418:	60fa      	str	r2, [r7, #12]
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641e:	4a84      	ldr	r2, [pc, #528]	@ (8006630 <UART_SetConfig+0x5c4>)
 8006420:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006424:	b29b      	uxth	r3, r3
 8006426:	2200      	movs	r2, #0
 8006428:	603b      	str	r3, [r7, #0]
 800642a:	607a      	str	r2, [r7, #4]
 800642c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006430:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006434:	f7fa fc50 	bl	8000cd8 <__aeabi_uldivmod>
 8006438:	4602      	mov	r2, r0
 800643a:	460b      	mov	r3, r1
 800643c:	4610      	mov	r0, r2
 800643e:	4619      	mov	r1, r3
 8006440:	f04f 0200 	mov.w	r2, #0
 8006444:	f04f 0300 	mov.w	r3, #0
 8006448:	020b      	lsls	r3, r1, #8
 800644a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800644e:	0202      	lsls	r2, r0, #8
 8006450:	6979      	ldr	r1, [r7, #20]
 8006452:	6849      	ldr	r1, [r1, #4]
 8006454:	0849      	lsrs	r1, r1, #1
 8006456:	2000      	movs	r0, #0
 8006458:	460c      	mov	r4, r1
 800645a:	4605      	mov	r5, r0
 800645c:	eb12 0804 	adds.w	r8, r2, r4
 8006460:	eb43 0905 	adc.w	r9, r3, r5
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	469a      	mov	sl, r3
 800646c:	4693      	mov	fp, r2
 800646e:	4652      	mov	r2, sl
 8006470:	465b      	mov	r3, fp
 8006472:	4640      	mov	r0, r8
 8006474:	4649      	mov	r1, r9
 8006476:	f7fa fc2f 	bl	8000cd8 <__aeabi_uldivmod>
 800647a:	4602      	mov	r2, r0
 800647c:	460b      	mov	r3, r1
 800647e:	4613      	mov	r3, r2
 8006480:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006482:	6a3b      	ldr	r3, [r7, #32]
 8006484:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006488:	d308      	bcc.n	800649c <UART_SetConfig+0x430>
 800648a:	6a3b      	ldr	r3, [r7, #32]
 800648c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006490:	d204      	bcs.n	800649c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	6a3a      	ldr	r2, [r7, #32]
 8006498:	60da      	str	r2, [r3, #12]
 800649a:	e0ce      	b.n	800663a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80064a2:	e0ca      	b.n	800663a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	69db      	ldr	r3, [r3, #28]
 80064a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064ac:	d166      	bne.n	800657c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80064ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80064b2:	2b08      	cmp	r3, #8
 80064b4:	d827      	bhi.n	8006506 <UART_SetConfig+0x49a>
 80064b6:	a201      	add	r2, pc, #4	@ (adr r2, 80064bc <UART_SetConfig+0x450>)
 80064b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064bc:	080064e1 	.word	0x080064e1
 80064c0:	080064e9 	.word	0x080064e9
 80064c4:	080064f1 	.word	0x080064f1
 80064c8:	08006507 	.word	0x08006507
 80064cc:	080064f7 	.word	0x080064f7
 80064d0:	08006507 	.word	0x08006507
 80064d4:	08006507 	.word	0x08006507
 80064d8:	08006507 	.word	0x08006507
 80064dc:	080064ff 	.word	0x080064ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064e0:	f7fd fe6c 	bl	80041bc <HAL_RCC_GetPCLK1Freq>
 80064e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064e6:	e014      	b.n	8006512 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064e8:	f7fd fe7e 	bl	80041e8 <HAL_RCC_GetPCLK2Freq>
 80064ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064ee:	e010      	b.n	8006512 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064f0:	4b4e      	ldr	r3, [pc, #312]	@ (800662c <UART_SetConfig+0x5c0>)
 80064f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064f4:	e00d      	b.n	8006512 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064f6:	f7fd fdf3 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 80064fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064fc:	e009      	b.n	8006512 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006502:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006504:	e005      	b.n	8006512 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006506:	2300      	movs	r3, #0
 8006508:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006510:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006514:	2b00      	cmp	r3, #0
 8006516:	f000 8090 	beq.w	800663a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800651e:	4a44      	ldr	r2, [pc, #272]	@ (8006630 <UART_SetConfig+0x5c4>)
 8006520:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006524:	461a      	mov	r2, r3
 8006526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006528:	fbb3 f3f2 	udiv	r3, r3, r2
 800652c:	005a      	lsls	r2, r3, #1
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	085b      	lsrs	r3, r3, #1
 8006534:	441a      	add	r2, r3
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	fbb2 f3f3 	udiv	r3, r2, r3
 800653e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006540:	6a3b      	ldr	r3, [r7, #32]
 8006542:	2b0f      	cmp	r3, #15
 8006544:	d916      	bls.n	8006574 <UART_SetConfig+0x508>
 8006546:	6a3b      	ldr	r3, [r7, #32]
 8006548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800654c:	d212      	bcs.n	8006574 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	b29b      	uxth	r3, r3
 8006552:	f023 030f 	bic.w	r3, r3, #15
 8006556:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006558:	6a3b      	ldr	r3, [r7, #32]
 800655a:	085b      	lsrs	r3, r3, #1
 800655c:	b29b      	uxth	r3, r3
 800655e:	f003 0307 	and.w	r3, r3, #7
 8006562:	b29a      	uxth	r2, r3
 8006564:	8bfb      	ldrh	r3, [r7, #30]
 8006566:	4313      	orrs	r3, r2
 8006568:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	8bfa      	ldrh	r2, [r7, #30]
 8006570:	60da      	str	r2, [r3, #12]
 8006572:	e062      	b.n	800663a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800657a:	e05e      	b.n	800663a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800657c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006580:	2b08      	cmp	r3, #8
 8006582:	d828      	bhi.n	80065d6 <UART_SetConfig+0x56a>
 8006584:	a201      	add	r2, pc, #4	@ (adr r2, 800658c <UART_SetConfig+0x520>)
 8006586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658a:	bf00      	nop
 800658c:	080065b1 	.word	0x080065b1
 8006590:	080065b9 	.word	0x080065b9
 8006594:	080065c1 	.word	0x080065c1
 8006598:	080065d7 	.word	0x080065d7
 800659c:	080065c7 	.word	0x080065c7
 80065a0:	080065d7 	.word	0x080065d7
 80065a4:	080065d7 	.word	0x080065d7
 80065a8:	080065d7 	.word	0x080065d7
 80065ac:	080065cf 	.word	0x080065cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065b0:	f7fd fe04 	bl	80041bc <HAL_RCC_GetPCLK1Freq>
 80065b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80065b6:	e014      	b.n	80065e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065b8:	f7fd fe16 	bl	80041e8 <HAL_RCC_GetPCLK2Freq>
 80065bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80065be:	e010      	b.n	80065e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065c0:	4b1a      	ldr	r3, [pc, #104]	@ (800662c <UART_SetConfig+0x5c0>)
 80065c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80065c4:	e00d      	b.n	80065e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065c6:	f7fd fd8b 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 80065ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80065cc:	e009      	b.n	80065e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80065d4:	e005      	b.n	80065e2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80065d6:	2300      	movs	r3, #0
 80065d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80065e0:	bf00      	nop
    }

    if (pclk != 0U)
 80065e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d028      	beq.n	800663a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ec:	4a10      	ldr	r2, [pc, #64]	@ (8006630 <UART_SetConfig+0x5c4>)
 80065ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065f2:	461a      	mov	r2, r3
 80065f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	085b      	lsrs	r3, r3, #1
 8006600:	441a      	add	r2, r3
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	fbb2 f3f3 	udiv	r3, r2, r3
 800660a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800660c:	6a3b      	ldr	r3, [r7, #32]
 800660e:	2b0f      	cmp	r3, #15
 8006610:	d910      	bls.n	8006634 <UART_SetConfig+0x5c8>
 8006612:	6a3b      	ldr	r3, [r7, #32]
 8006614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006618:	d20c      	bcs.n	8006634 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800661a:	6a3b      	ldr	r3, [r7, #32]
 800661c:	b29a      	uxth	r2, r3
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	60da      	str	r2, [r3, #12]
 8006624:	e009      	b.n	800663a <UART_SetConfig+0x5ce>
 8006626:	bf00      	nop
 8006628:	40008000 	.word	0x40008000
 800662c:	00f42400 	.word	0x00f42400
 8006630:	0800bf8c 	.word	0x0800bf8c
      }
      else
      {
        ret = HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	2201      	movs	r2, #1
 800663e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	2201      	movs	r2, #1
 8006646:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	2200      	movs	r2, #0
 800664e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	2200      	movs	r2, #0
 8006654:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006656:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800665a:	4618      	mov	r0, r3
 800665c:	3730      	adds	r7, #48	@ 0x30
 800665e:	46bd      	mov	sp, r7
 8006660:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006664 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006664:	b480      	push	{r7}
 8006666:	b083      	sub	sp, #12
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006670:	f003 0308 	and.w	r3, r3, #8
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00a      	beq.n	800668e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	430a      	orrs	r2, r1
 800668c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006692:	f003 0301 	and.w	r3, r3, #1
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00a      	beq.n	80066b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b4:	f003 0302 	and.w	r3, r3, #2
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00a      	beq.n	80066d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d6:	f003 0304 	and.w	r3, r3, #4
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00a      	beq.n	80066f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f8:	f003 0310 	and.w	r3, r3, #16
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d00a      	beq.n	8006716 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800671a:	f003 0320 	and.w	r3, r3, #32
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00a      	beq.n	8006738 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	430a      	orrs	r2, r1
 8006736:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006740:	2b00      	cmp	r3, #0
 8006742:	d01a      	beq.n	800677a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800675e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006762:	d10a      	bne.n	800677a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	430a      	orrs	r2, r1
 8006778:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800677e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006782:	2b00      	cmp	r3, #0
 8006784:	d00a      	beq.n	800679c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	430a      	orrs	r2, r1
 800679a:	605a      	str	r2, [r3, #4]
  }
}
 800679c:	bf00      	nop
 800679e:	370c      	adds	r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b098      	sub	sp, #96	@ 0x60
 80067ac:	af02      	add	r7, sp, #8
 80067ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067b8:	f7fc fc3e 	bl	8003038 <HAL_GetTick>
 80067bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0308 	and.w	r3, r3, #8
 80067c8:	2b08      	cmp	r3, #8
 80067ca:	d12f      	bne.n	800682c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80067d0:	9300      	str	r3, [sp, #0]
 80067d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067d4:	2200      	movs	r2, #0
 80067d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 f88e 	bl	80068fc <UART_WaitOnFlagUntilTimeout>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d022      	beq.n	800682c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ee:	e853 3f00 	ldrex	r3, [r3]
 80067f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	461a      	mov	r2, r3
 8006802:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006804:	647b      	str	r3, [r7, #68]	@ 0x44
 8006806:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006808:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800680a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800680c:	e841 2300 	strex	r3, r2, [r1]
 8006810:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1e6      	bne.n	80067e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2220      	movs	r2, #32
 800681c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006828:	2303      	movs	r3, #3
 800682a:	e063      	b.n	80068f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0304 	and.w	r3, r3, #4
 8006836:	2b04      	cmp	r3, #4
 8006838:	d149      	bne.n	80068ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800683a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006842:	2200      	movs	r2, #0
 8006844:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 f857 	bl	80068fc <UART_WaitOnFlagUntilTimeout>
 800684e:	4603      	mov	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d03c      	beq.n	80068ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800685a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685c:	e853 3f00 	ldrex	r3, [r3]
 8006860:	623b      	str	r3, [r7, #32]
   return(result);
 8006862:	6a3b      	ldr	r3, [r7, #32]
 8006864:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006868:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	461a      	mov	r2, r3
 8006870:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006872:	633b      	str	r3, [r7, #48]	@ 0x30
 8006874:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006876:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800687a:	e841 2300 	strex	r3, r2, [r1]
 800687e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006882:	2b00      	cmp	r3, #0
 8006884:	d1e6      	bne.n	8006854 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	3308      	adds	r3, #8
 800688c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	e853 3f00 	ldrex	r3, [r3]
 8006894:	60fb      	str	r3, [r7, #12]
   return(result);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f023 0301 	bic.w	r3, r3, #1
 800689c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	3308      	adds	r3, #8
 80068a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068a6:	61fa      	str	r2, [r7, #28]
 80068a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068aa:	69b9      	ldr	r1, [r7, #24]
 80068ac:	69fa      	ldr	r2, [r7, #28]
 80068ae:	e841 2300 	strex	r3, r2, [r1]
 80068b2:	617b      	str	r3, [r7, #20]
   return(result);
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1e5      	bne.n	8006886 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2220      	movs	r2, #32
 80068be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e012      	b.n	80068f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2220      	movs	r2, #32
 80068d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2220      	movs	r2, #32
 80068da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068f2:	2300      	movs	r3, #0
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3758      	adds	r7, #88	@ 0x58
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	603b      	str	r3, [r7, #0]
 8006908:	4613      	mov	r3, r2
 800690a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800690c:	e04f      	b.n	80069ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006914:	d04b      	beq.n	80069ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006916:	f7fc fb8f 	bl	8003038 <HAL_GetTick>
 800691a:	4602      	mov	r2, r0
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	1ad3      	subs	r3, r2, r3
 8006920:	69ba      	ldr	r2, [r7, #24]
 8006922:	429a      	cmp	r2, r3
 8006924:	d302      	bcc.n	800692c <UART_WaitOnFlagUntilTimeout+0x30>
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d101      	bne.n	8006930 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800692c:	2303      	movs	r3, #3
 800692e:	e04e      	b.n	80069ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0304 	and.w	r3, r3, #4
 800693a:	2b00      	cmp	r3, #0
 800693c:	d037      	beq.n	80069ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	2b80      	cmp	r3, #128	@ 0x80
 8006942:	d034      	beq.n	80069ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	2b40      	cmp	r3, #64	@ 0x40
 8006948:	d031      	beq.n	80069ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	69db      	ldr	r3, [r3, #28]
 8006950:	f003 0308 	and.w	r3, r3, #8
 8006954:	2b08      	cmp	r3, #8
 8006956:	d110      	bne.n	800697a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2208      	movs	r2, #8
 800695e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f000 f838 	bl	80069d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2208      	movs	r2, #8
 800696a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e029      	b.n	80069ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006984:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006988:	d111      	bne.n	80069ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006992:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 f81e 	bl	80069d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2220      	movs	r2, #32
 800699e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e00f      	b.n	80069ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	69da      	ldr	r2, [r3, #28]
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	4013      	ands	r3, r2
 80069b8:	68ba      	ldr	r2, [r7, #8]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	bf0c      	ite	eq
 80069be:	2301      	moveq	r3, #1
 80069c0:	2300      	movne	r3, #0
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	461a      	mov	r2, r3
 80069c6:	79fb      	ldrb	r3, [r7, #7]
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d0a0      	beq.n	800690e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069cc:	2300      	movs	r3, #0
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069d6:	b480      	push	{r7}
 80069d8:	b095      	sub	sp, #84	@ 0x54
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069e6:	e853 3f00 	ldrex	r3, [r3]
 80069ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	461a      	mov	r2, r3
 80069fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80069fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a04:	e841 2300 	strex	r3, r2, [r1]
 8006a08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1e6      	bne.n	80069de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3308      	adds	r3, #8
 8006a16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a18:	6a3b      	ldr	r3, [r7, #32]
 8006a1a:	e853 3f00 	ldrex	r3, [r3]
 8006a1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a26:	f023 0301 	bic.w	r3, r3, #1
 8006a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	3308      	adds	r3, #8
 8006a32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a3c:	e841 2300 	strex	r3, r2, [r1]
 8006a40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1e3      	bne.n	8006a10 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d118      	bne.n	8006a82 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	f023 0310 	bic.w	r3, r3, #16
 8006a64:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a6e:	61bb      	str	r3, [r7, #24]
 8006a70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a72:	6979      	ldr	r1, [r7, #20]
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	e841 2300 	strex	r3, r2, [r1]
 8006a7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1e6      	bne.n	8006a50 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2220      	movs	r2, #32
 8006a86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006a96:	bf00      	nop
 8006a98:	3754      	adds	r7, #84	@ 0x54
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr

08006aa2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006aa2:	b480      	push	{r7}
 8006aa4:	b085      	sub	sp, #20
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d101      	bne.n	8006ab8 <HAL_UARTEx_DisableFifoMode+0x16>
 8006ab4:	2302      	movs	r3, #2
 8006ab6:	e027      	b.n	8006b08 <HAL_UARTEx_DisableFifoMode+0x66>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2201      	movs	r2, #1
 8006abc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2224      	movs	r2, #36	@ 0x24
 8006ac4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f022 0201 	bic.w	r2, r2, #1
 8006ade:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006ae6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2220      	movs	r2, #32
 8006afa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3714      	adds	r7, #20
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d101      	bne.n	8006b2c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006b28:	2302      	movs	r3, #2
 8006b2a:	e02d      	b.n	8006b88 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2224      	movs	r2, #36	@ 0x24
 8006b38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f022 0201 	bic.w	r2, r2, #1
 8006b52:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	683a      	ldr	r2, [r7, #0]
 8006b64:	430a      	orrs	r2, r1
 8006b66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 f84f 	bl	8006c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2220      	movs	r2, #32
 8006b7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e02d      	b.n	8006c04 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2224      	movs	r2, #36	@ 0x24
 8006bb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f022 0201 	bic.w	r2, r2, #1
 8006bce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	683a      	ldr	r2, [r7, #0]
 8006be0:	430a      	orrs	r2, r1
 8006be2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f000 f811 	bl	8006c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68fa      	ldr	r2, [r7, #12]
 8006bf0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2220      	movs	r2, #32
 8006bf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3710      	adds	r7, #16
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b085      	sub	sp, #20
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d108      	bne.n	8006c2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006c2c:	e031      	b.n	8006c92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006c2e:	2308      	movs	r3, #8
 8006c30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006c32:	2308      	movs	r3, #8
 8006c34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	0e5b      	lsrs	r3, r3, #25
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	f003 0307 	and.w	r3, r3, #7
 8006c44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	0f5b      	lsrs	r3, r3, #29
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	f003 0307 	and.w	r3, r3, #7
 8006c54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c56:	7bbb      	ldrb	r3, [r7, #14]
 8006c58:	7b3a      	ldrb	r2, [r7, #12]
 8006c5a:	4911      	ldr	r1, [pc, #68]	@ (8006ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8006c5c:	5c8a      	ldrb	r2, [r1, r2]
 8006c5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006c62:	7b3a      	ldrb	r2, [r7, #12]
 8006c64:	490f      	ldr	r1, [pc, #60]	@ (8006ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8006c66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c68:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c74:	7bfb      	ldrb	r3, [r7, #15]
 8006c76:	7b7a      	ldrb	r2, [r7, #13]
 8006c78:	4909      	ldr	r1, [pc, #36]	@ (8006ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8006c7a:	5c8a      	ldrb	r2, [r1, r2]
 8006c7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006c80:	7b7a      	ldrb	r2, [r7, #13]
 8006c82:	4908      	ldr	r1, [pc, #32]	@ (8006ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8006c84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c86:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006c92:	bf00      	nop
 8006c94:	3714      	adds	r7, #20
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop
 8006ca0:	0800bfa4 	.word	0x0800bfa4
 8006ca4:	0800bfac 	.word	0x0800bfac

08006ca8 <__cvt>:
 8006ca8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cac:	ec57 6b10 	vmov	r6, r7, d0
 8006cb0:	2f00      	cmp	r7, #0
 8006cb2:	460c      	mov	r4, r1
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	463b      	mov	r3, r7
 8006cb8:	bfbb      	ittet	lt
 8006cba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006cbe:	461f      	movlt	r7, r3
 8006cc0:	2300      	movge	r3, #0
 8006cc2:	232d      	movlt	r3, #45	@ 0x2d
 8006cc4:	700b      	strb	r3, [r1, #0]
 8006cc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006cc8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006ccc:	4691      	mov	r9, r2
 8006cce:	f023 0820 	bic.w	r8, r3, #32
 8006cd2:	bfbc      	itt	lt
 8006cd4:	4632      	movlt	r2, r6
 8006cd6:	4616      	movlt	r6, r2
 8006cd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006cdc:	d005      	beq.n	8006cea <__cvt+0x42>
 8006cde:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006ce2:	d100      	bne.n	8006ce6 <__cvt+0x3e>
 8006ce4:	3401      	adds	r4, #1
 8006ce6:	2102      	movs	r1, #2
 8006ce8:	e000      	b.n	8006cec <__cvt+0x44>
 8006cea:	2103      	movs	r1, #3
 8006cec:	ab03      	add	r3, sp, #12
 8006cee:	9301      	str	r3, [sp, #4]
 8006cf0:	ab02      	add	r3, sp, #8
 8006cf2:	9300      	str	r3, [sp, #0]
 8006cf4:	ec47 6b10 	vmov	d0, r6, r7
 8006cf8:	4653      	mov	r3, sl
 8006cfa:	4622      	mov	r2, r4
 8006cfc:	f001 ffc0 	bl	8008c80 <_dtoa_r>
 8006d00:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006d04:	4605      	mov	r5, r0
 8006d06:	d119      	bne.n	8006d3c <__cvt+0x94>
 8006d08:	f019 0f01 	tst.w	r9, #1
 8006d0c:	d00e      	beq.n	8006d2c <__cvt+0x84>
 8006d0e:	eb00 0904 	add.w	r9, r0, r4
 8006d12:	2200      	movs	r2, #0
 8006d14:	2300      	movs	r3, #0
 8006d16:	4630      	mov	r0, r6
 8006d18:	4639      	mov	r1, r7
 8006d1a:	f7f9 fefd 	bl	8000b18 <__aeabi_dcmpeq>
 8006d1e:	b108      	cbz	r0, 8006d24 <__cvt+0x7c>
 8006d20:	f8cd 900c 	str.w	r9, [sp, #12]
 8006d24:	2230      	movs	r2, #48	@ 0x30
 8006d26:	9b03      	ldr	r3, [sp, #12]
 8006d28:	454b      	cmp	r3, r9
 8006d2a:	d31e      	bcc.n	8006d6a <__cvt+0xc2>
 8006d2c:	9b03      	ldr	r3, [sp, #12]
 8006d2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006d30:	1b5b      	subs	r3, r3, r5
 8006d32:	4628      	mov	r0, r5
 8006d34:	6013      	str	r3, [r2, #0]
 8006d36:	b004      	add	sp, #16
 8006d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006d40:	eb00 0904 	add.w	r9, r0, r4
 8006d44:	d1e5      	bne.n	8006d12 <__cvt+0x6a>
 8006d46:	7803      	ldrb	r3, [r0, #0]
 8006d48:	2b30      	cmp	r3, #48	@ 0x30
 8006d4a:	d10a      	bne.n	8006d62 <__cvt+0xba>
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	2300      	movs	r3, #0
 8006d50:	4630      	mov	r0, r6
 8006d52:	4639      	mov	r1, r7
 8006d54:	f7f9 fee0 	bl	8000b18 <__aeabi_dcmpeq>
 8006d58:	b918      	cbnz	r0, 8006d62 <__cvt+0xba>
 8006d5a:	f1c4 0401 	rsb	r4, r4, #1
 8006d5e:	f8ca 4000 	str.w	r4, [sl]
 8006d62:	f8da 3000 	ldr.w	r3, [sl]
 8006d66:	4499      	add	r9, r3
 8006d68:	e7d3      	b.n	8006d12 <__cvt+0x6a>
 8006d6a:	1c59      	adds	r1, r3, #1
 8006d6c:	9103      	str	r1, [sp, #12]
 8006d6e:	701a      	strb	r2, [r3, #0]
 8006d70:	e7d9      	b.n	8006d26 <__cvt+0x7e>

08006d72 <__exponent>:
 8006d72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d74:	2900      	cmp	r1, #0
 8006d76:	bfba      	itte	lt
 8006d78:	4249      	neglt	r1, r1
 8006d7a:	232d      	movlt	r3, #45	@ 0x2d
 8006d7c:	232b      	movge	r3, #43	@ 0x2b
 8006d7e:	2909      	cmp	r1, #9
 8006d80:	7002      	strb	r2, [r0, #0]
 8006d82:	7043      	strb	r3, [r0, #1]
 8006d84:	dd29      	ble.n	8006dda <__exponent+0x68>
 8006d86:	f10d 0307 	add.w	r3, sp, #7
 8006d8a:	461d      	mov	r5, r3
 8006d8c:	270a      	movs	r7, #10
 8006d8e:	461a      	mov	r2, r3
 8006d90:	fbb1 f6f7 	udiv	r6, r1, r7
 8006d94:	fb07 1416 	mls	r4, r7, r6, r1
 8006d98:	3430      	adds	r4, #48	@ 0x30
 8006d9a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006d9e:	460c      	mov	r4, r1
 8006da0:	2c63      	cmp	r4, #99	@ 0x63
 8006da2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006da6:	4631      	mov	r1, r6
 8006da8:	dcf1      	bgt.n	8006d8e <__exponent+0x1c>
 8006daa:	3130      	adds	r1, #48	@ 0x30
 8006dac:	1e94      	subs	r4, r2, #2
 8006dae:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006db2:	1c41      	adds	r1, r0, #1
 8006db4:	4623      	mov	r3, r4
 8006db6:	42ab      	cmp	r3, r5
 8006db8:	d30a      	bcc.n	8006dd0 <__exponent+0x5e>
 8006dba:	f10d 0309 	add.w	r3, sp, #9
 8006dbe:	1a9b      	subs	r3, r3, r2
 8006dc0:	42ac      	cmp	r4, r5
 8006dc2:	bf88      	it	hi
 8006dc4:	2300      	movhi	r3, #0
 8006dc6:	3302      	adds	r3, #2
 8006dc8:	4403      	add	r3, r0
 8006dca:	1a18      	subs	r0, r3, r0
 8006dcc:	b003      	add	sp, #12
 8006dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dd0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006dd4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006dd8:	e7ed      	b.n	8006db6 <__exponent+0x44>
 8006dda:	2330      	movs	r3, #48	@ 0x30
 8006ddc:	3130      	adds	r1, #48	@ 0x30
 8006dde:	7083      	strb	r3, [r0, #2]
 8006de0:	70c1      	strb	r1, [r0, #3]
 8006de2:	1d03      	adds	r3, r0, #4
 8006de4:	e7f1      	b.n	8006dca <__exponent+0x58>
	...

08006de8 <_printf_float>:
 8006de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dec:	b08d      	sub	sp, #52	@ 0x34
 8006dee:	460c      	mov	r4, r1
 8006df0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006df4:	4616      	mov	r6, r2
 8006df6:	461f      	mov	r7, r3
 8006df8:	4605      	mov	r5, r0
 8006dfa:	f001 fe23 	bl	8008a44 <_localeconv_r>
 8006dfe:	6803      	ldr	r3, [r0, #0]
 8006e00:	9304      	str	r3, [sp, #16]
 8006e02:	4618      	mov	r0, r3
 8006e04:	f7f9 fa5c 	bl	80002c0 <strlen>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e0c:	f8d8 3000 	ldr.w	r3, [r8]
 8006e10:	9005      	str	r0, [sp, #20]
 8006e12:	3307      	adds	r3, #7
 8006e14:	f023 0307 	bic.w	r3, r3, #7
 8006e18:	f103 0208 	add.w	r2, r3, #8
 8006e1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006e20:	f8d4 b000 	ldr.w	fp, [r4]
 8006e24:	f8c8 2000 	str.w	r2, [r8]
 8006e28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006e30:	9307      	str	r3, [sp, #28]
 8006e32:	f8cd 8018 	str.w	r8, [sp, #24]
 8006e36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006e3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e3e:	4b9c      	ldr	r3, [pc, #624]	@ (80070b0 <_printf_float+0x2c8>)
 8006e40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e44:	f7f9 fe9a 	bl	8000b7c <__aeabi_dcmpun>
 8006e48:	bb70      	cbnz	r0, 8006ea8 <_printf_float+0xc0>
 8006e4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e4e:	4b98      	ldr	r3, [pc, #608]	@ (80070b0 <_printf_float+0x2c8>)
 8006e50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e54:	f7f9 fe74 	bl	8000b40 <__aeabi_dcmple>
 8006e58:	bb30      	cbnz	r0, 8006ea8 <_printf_float+0xc0>
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	4640      	mov	r0, r8
 8006e60:	4649      	mov	r1, r9
 8006e62:	f7f9 fe63 	bl	8000b2c <__aeabi_dcmplt>
 8006e66:	b110      	cbz	r0, 8006e6e <_printf_float+0x86>
 8006e68:	232d      	movs	r3, #45	@ 0x2d
 8006e6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e6e:	4a91      	ldr	r2, [pc, #580]	@ (80070b4 <_printf_float+0x2cc>)
 8006e70:	4b91      	ldr	r3, [pc, #580]	@ (80070b8 <_printf_float+0x2d0>)
 8006e72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006e76:	bf94      	ite	ls
 8006e78:	4690      	movls	r8, r2
 8006e7a:	4698      	movhi	r8, r3
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	6123      	str	r3, [r4, #16]
 8006e80:	f02b 0304 	bic.w	r3, fp, #4
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	f04f 0900 	mov.w	r9, #0
 8006e8a:	9700      	str	r7, [sp, #0]
 8006e8c:	4633      	mov	r3, r6
 8006e8e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006e90:	4621      	mov	r1, r4
 8006e92:	4628      	mov	r0, r5
 8006e94:	f000 f9d2 	bl	800723c <_printf_common>
 8006e98:	3001      	adds	r0, #1
 8006e9a:	f040 808d 	bne.w	8006fb8 <_printf_float+0x1d0>
 8006e9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ea2:	b00d      	add	sp, #52	@ 0x34
 8006ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ea8:	4642      	mov	r2, r8
 8006eaa:	464b      	mov	r3, r9
 8006eac:	4640      	mov	r0, r8
 8006eae:	4649      	mov	r1, r9
 8006eb0:	f7f9 fe64 	bl	8000b7c <__aeabi_dcmpun>
 8006eb4:	b140      	cbz	r0, 8006ec8 <_printf_float+0xe0>
 8006eb6:	464b      	mov	r3, r9
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	bfbc      	itt	lt
 8006ebc:	232d      	movlt	r3, #45	@ 0x2d
 8006ebe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006ec2:	4a7e      	ldr	r2, [pc, #504]	@ (80070bc <_printf_float+0x2d4>)
 8006ec4:	4b7e      	ldr	r3, [pc, #504]	@ (80070c0 <_printf_float+0x2d8>)
 8006ec6:	e7d4      	b.n	8006e72 <_printf_float+0x8a>
 8006ec8:	6863      	ldr	r3, [r4, #4]
 8006eca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006ece:	9206      	str	r2, [sp, #24]
 8006ed0:	1c5a      	adds	r2, r3, #1
 8006ed2:	d13b      	bne.n	8006f4c <_printf_float+0x164>
 8006ed4:	2306      	movs	r3, #6
 8006ed6:	6063      	str	r3, [r4, #4]
 8006ed8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006edc:	2300      	movs	r3, #0
 8006ede:	6022      	str	r2, [r4, #0]
 8006ee0:	9303      	str	r3, [sp, #12]
 8006ee2:	ab0a      	add	r3, sp, #40	@ 0x28
 8006ee4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006ee8:	ab09      	add	r3, sp, #36	@ 0x24
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	6861      	ldr	r1, [r4, #4]
 8006eee:	ec49 8b10 	vmov	d0, r8, r9
 8006ef2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	f7ff fed6 	bl	8006ca8 <__cvt>
 8006efc:	9b06      	ldr	r3, [sp, #24]
 8006efe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f00:	2b47      	cmp	r3, #71	@ 0x47
 8006f02:	4680      	mov	r8, r0
 8006f04:	d129      	bne.n	8006f5a <_printf_float+0x172>
 8006f06:	1cc8      	adds	r0, r1, #3
 8006f08:	db02      	blt.n	8006f10 <_printf_float+0x128>
 8006f0a:	6863      	ldr	r3, [r4, #4]
 8006f0c:	4299      	cmp	r1, r3
 8006f0e:	dd41      	ble.n	8006f94 <_printf_float+0x1ac>
 8006f10:	f1aa 0a02 	sub.w	sl, sl, #2
 8006f14:	fa5f fa8a 	uxtb.w	sl, sl
 8006f18:	3901      	subs	r1, #1
 8006f1a:	4652      	mov	r2, sl
 8006f1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006f20:	9109      	str	r1, [sp, #36]	@ 0x24
 8006f22:	f7ff ff26 	bl	8006d72 <__exponent>
 8006f26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f28:	1813      	adds	r3, r2, r0
 8006f2a:	2a01      	cmp	r2, #1
 8006f2c:	4681      	mov	r9, r0
 8006f2e:	6123      	str	r3, [r4, #16]
 8006f30:	dc02      	bgt.n	8006f38 <_printf_float+0x150>
 8006f32:	6822      	ldr	r2, [r4, #0]
 8006f34:	07d2      	lsls	r2, r2, #31
 8006f36:	d501      	bpl.n	8006f3c <_printf_float+0x154>
 8006f38:	3301      	adds	r3, #1
 8006f3a:	6123      	str	r3, [r4, #16]
 8006f3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d0a2      	beq.n	8006e8a <_printf_float+0xa2>
 8006f44:	232d      	movs	r3, #45	@ 0x2d
 8006f46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f4a:	e79e      	b.n	8006e8a <_printf_float+0xa2>
 8006f4c:	9a06      	ldr	r2, [sp, #24]
 8006f4e:	2a47      	cmp	r2, #71	@ 0x47
 8006f50:	d1c2      	bne.n	8006ed8 <_printf_float+0xf0>
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1c0      	bne.n	8006ed8 <_printf_float+0xf0>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e7bd      	b.n	8006ed6 <_printf_float+0xee>
 8006f5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f5e:	d9db      	bls.n	8006f18 <_printf_float+0x130>
 8006f60:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006f64:	d118      	bne.n	8006f98 <_printf_float+0x1b0>
 8006f66:	2900      	cmp	r1, #0
 8006f68:	6863      	ldr	r3, [r4, #4]
 8006f6a:	dd0b      	ble.n	8006f84 <_printf_float+0x19c>
 8006f6c:	6121      	str	r1, [r4, #16]
 8006f6e:	b913      	cbnz	r3, 8006f76 <_printf_float+0x18e>
 8006f70:	6822      	ldr	r2, [r4, #0]
 8006f72:	07d0      	lsls	r0, r2, #31
 8006f74:	d502      	bpl.n	8006f7c <_printf_float+0x194>
 8006f76:	3301      	adds	r3, #1
 8006f78:	440b      	add	r3, r1
 8006f7a:	6123      	str	r3, [r4, #16]
 8006f7c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006f7e:	f04f 0900 	mov.w	r9, #0
 8006f82:	e7db      	b.n	8006f3c <_printf_float+0x154>
 8006f84:	b913      	cbnz	r3, 8006f8c <_printf_float+0x1a4>
 8006f86:	6822      	ldr	r2, [r4, #0]
 8006f88:	07d2      	lsls	r2, r2, #31
 8006f8a:	d501      	bpl.n	8006f90 <_printf_float+0x1a8>
 8006f8c:	3302      	adds	r3, #2
 8006f8e:	e7f4      	b.n	8006f7a <_printf_float+0x192>
 8006f90:	2301      	movs	r3, #1
 8006f92:	e7f2      	b.n	8006f7a <_printf_float+0x192>
 8006f94:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006f98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f9a:	4299      	cmp	r1, r3
 8006f9c:	db05      	blt.n	8006faa <_printf_float+0x1c2>
 8006f9e:	6823      	ldr	r3, [r4, #0]
 8006fa0:	6121      	str	r1, [r4, #16]
 8006fa2:	07d8      	lsls	r0, r3, #31
 8006fa4:	d5ea      	bpl.n	8006f7c <_printf_float+0x194>
 8006fa6:	1c4b      	adds	r3, r1, #1
 8006fa8:	e7e7      	b.n	8006f7a <_printf_float+0x192>
 8006faa:	2900      	cmp	r1, #0
 8006fac:	bfd4      	ite	le
 8006fae:	f1c1 0202 	rsble	r2, r1, #2
 8006fb2:	2201      	movgt	r2, #1
 8006fb4:	4413      	add	r3, r2
 8006fb6:	e7e0      	b.n	8006f7a <_printf_float+0x192>
 8006fb8:	6823      	ldr	r3, [r4, #0]
 8006fba:	055a      	lsls	r2, r3, #21
 8006fbc:	d407      	bmi.n	8006fce <_printf_float+0x1e6>
 8006fbe:	6923      	ldr	r3, [r4, #16]
 8006fc0:	4642      	mov	r2, r8
 8006fc2:	4631      	mov	r1, r6
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	47b8      	blx	r7
 8006fc8:	3001      	adds	r0, #1
 8006fca:	d12b      	bne.n	8007024 <_printf_float+0x23c>
 8006fcc:	e767      	b.n	8006e9e <_printf_float+0xb6>
 8006fce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006fd2:	f240 80dd 	bls.w	8007190 <_printf_float+0x3a8>
 8006fd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006fda:	2200      	movs	r2, #0
 8006fdc:	2300      	movs	r3, #0
 8006fde:	f7f9 fd9b 	bl	8000b18 <__aeabi_dcmpeq>
 8006fe2:	2800      	cmp	r0, #0
 8006fe4:	d033      	beq.n	800704e <_printf_float+0x266>
 8006fe6:	4a37      	ldr	r2, [pc, #220]	@ (80070c4 <_printf_float+0x2dc>)
 8006fe8:	2301      	movs	r3, #1
 8006fea:	4631      	mov	r1, r6
 8006fec:	4628      	mov	r0, r5
 8006fee:	47b8      	blx	r7
 8006ff0:	3001      	adds	r0, #1
 8006ff2:	f43f af54 	beq.w	8006e9e <_printf_float+0xb6>
 8006ff6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006ffa:	4543      	cmp	r3, r8
 8006ffc:	db02      	blt.n	8007004 <_printf_float+0x21c>
 8006ffe:	6823      	ldr	r3, [r4, #0]
 8007000:	07d8      	lsls	r0, r3, #31
 8007002:	d50f      	bpl.n	8007024 <_printf_float+0x23c>
 8007004:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007008:	4631      	mov	r1, r6
 800700a:	4628      	mov	r0, r5
 800700c:	47b8      	blx	r7
 800700e:	3001      	adds	r0, #1
 8007010:	f43f af45 	beq.w	8006e9e <_printf_float+0xb6>
 8007014:	f04f 0900 	mov.w	r9, #0
 8007018:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800701c:	f104 0a1a 	add.w	sl, r4, #26
 8007020:	45c8      	cmp	r8, r9
 8007022:	dc09      	bgt.n	8007038 <_printf_float+0x250>
 8007024:	6823      	ldr	r3, [r4, #0]
 8007026:	079b      	lsls	r3, r3, #30
 8007028:	f100 8103 	bmi.w	8007232 <_printf_float+0x44a>
 800702c:	68e0      	ldr	r0, [r4, #12]
 800702e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007030:	4298      	cmp	r0, r3
 8007032:	bfb8      	it	lt
 8007034:	4618      	movlt	r0, r3
 8007036:	e734      	b.n	8006ea2 <_printf_float+0xba>
 8007038:	2301      	movs	r3, #1
 800703a:	4652      	mov	r2, sl
 800703c:	4631      	mov	r1, r6
 800703e:	4628      	mov	r0, r5
 8007040:	47b8      	blx	r7
 8007042:	3001      	adds	r0, #1
 8007044:	f43f af2b 	beq.w	8006e9e <_printf_float+0xb6>
 8007048:	f109 0901 	add.w	r9, r9, #1
 800704c:	e7e8      	b.n	8007020 <_printf_float+0x238>
 800704e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007050:	2b00      	cmp	r3, #0
 8007052:	dc39      	bgt.n	80070c8 <_printf_float+0x2e0>
 8007054:	4a1b      	ldr	r2, [pc, #108]	@ (80070c4 <_printf_float+0x2dc>)
 8007056:	2301      	movs	r3, #1
 8007058:	4631      	mov	r1, r6
 800705a:	4628      	mov	r0, r5
 800705c:	47b8      	blx	r7
 800705e:	3001      	adds	r0, #1
 8007060:	f43f af1d 	beq.w	8006e9e <_printf_float+0xb6>
 8007064:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007068:	ea59 0303 	orrs.w	r3, r9, r3
 800706c:	d102      	bne.n	8007074 <_printf_float+0x28c>
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	07d9      	lsls	r1, r3, #31
 8007072:	d5d7      	bpl.n	8007024 <_printf_float+0x23c>
 8007074:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007078:	4631      	mov	r1, r6
 800707a:	4628      	mov	r0, r5
 800707c:	47b8      	blx	r7
 800707e:	3001      	adds	r0, #1
 8007080:	f43f af0d 	beq.w	8006e9e <_printf_float+0xb6>
 8007084:	f04f 0a00 	mov.w	sl, #0
 8007088:	f104 0b1a 	add.w	fp, r4, #26
 800708c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800708e:	425b      	negs	r3, r3
 8007090:	4553      	cmp	r3, sl
 8007092:	dc01      	bgt.n	8007098 <_printf_float+0x2b0>
 8007094:	464b      	mov	r3, r9
 8007096:	e793      	b.n	8006fc0 <_printf_float+0x1d8>
 8007098:	2301      	movs	r3, #1
 800709a:	465a      	mov	r2, fp
 800709c:	4631      	mov	r1, r6
 800709e:	4628      	mov	r0, r5
 80070a0:	47b8      	blx	r7
 80070a2:	3001      	adds	r0, #1
 80070a4:	f43f aefb 	beq.w	8006e9e <_printf_float+0xb6>
 80070a8:	f10a 0a01 	add.w	sl, sl, #1
 80070ac:	e7ee      	b.n	800708c <_printf_float+0x2a4>
 80070ae:	bf00      	nop
 80070b0:	7fefffff 	.word	0x7fefffff
 80070b4:	0800bfb4 	.word	0x0800bfb4
 80070b8:	0800bfb8 	.word	0x0800bfb8
 80070bc:	0800bfbc 	.word	0x0800bfbc
 80070c0:	0800bfc0 	.word	0x0800bfc0
 80070c4:	0800c25d 	.word	0x0800c25d
 80070c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80070ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80070ce:	4553      	cmp	r3, sl
 80070d0:	bfa8      	it	ge
 80070d2:	4653      	movge	r3, sl
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	4699      	mov	r9, r3
 80070d8:	dc36      	bgt.n	8007148 <_printf_float+0x360>
 80070da:	f04f 0b00 	mov.w	fp, #0
 80070de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070e2:	f104 021a 	add.w	r2, r4, #26
 80070e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80070e8:	9306      	str	r3, [sp, #24]
 80070ea:	eba3 0309 	sub.w	r3, r3, r9
 80070ee:	455b      	cmp	r3, fp
 80070f0:	dc31      	bgt.n	8007156 <_printf_float+0x36e>
 80070f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070f4:	459a      	cmp	sl, r3
 80070f6:	dc3a      	bgt.n	800716e <_printf_float+0x386>
 80070f8:	6823      	ldr	r3, [r4, #0]
 80070fa:	07da      	lsls	r2, r3, #31
 80070fc:	d437      	bmi.n	800716e <_printf_float+0x386>
 80070fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007100:	ebaa 0903 	sub.w	r9, sl, r3
 8007104:	9b06      	ldr	r3, [sp, #24]
 8007106:	ebaa 0303 	sub.w	r3, sl, r3
 800710a:	4599      	cmp	r9, r3
 800710c:	bfa8      	it	ge
 800710e:	4699      	movge	r9, r3
 8007110:	f1b9 0f00 	cmp.w	r9, #0
 8007114:	dc33      	bgt.n	800717e <_printf_float+0x396>
 8007116:	f04f 0800 	mov.w	r8, #0
 800711a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800711e:	f104 0b1a 	add.w	fp, r4, #26
 8007122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007124:	ebaa 0303 	sub.w	r3, sl, r3
 8007128:	eba3 0309 	sub.w	r3, r3, r9
 800712c:	4543      	cmp	r3, r8
 800712e:	f77f af79 	ble.w	8007024 <_printf_float+0x23c>
 8007132:	2301      	movs	r3, #1
 8007134:	465a      	mov	r2, fp
 8007136:	4631      	mov	r1, r6
 8007138:	4628      	mov	r0, r5
 800713a:	47b8      	blx	r7
 800713c:	3001      	adds	r0, #1
 800713e:	f43f aeae 	beq.w	8006e9e <_printf_float+0xb6>
 8007142:	f108 0801 	add.w	r8, r8, #1
 8007146:	e7ec      	b.n	8007122 <_printf_float+0x33a>
 8007148:	4642      	mov	r2, r8
 800714a:	4631      	mov	r1, r6
 800714c:	4628      	mov	r0, r5
 800714e:	47b8      	blx	r7
 8007150:	3001      	adds	r0, #1
 8007152:	d1c2      	bne.n	80070da <_printf_float+0x2f2>
 8007154:	e6a3      	b.n	8006e9e <_printf_float+0xb6>
 8007156:	2301      	movs	r3, #1
 8007158:	4631      	mov	r1, r6
 800715a:	4628      	mov	r0, r5
 800715c:	9206      	str	r2, [sp, #24]
 800715e:	47b8      	blx	r7
 8007160:	3001      	adds	r0, #1
 8007162:	f43f ae9c 	beq.w	8006e9e <_printf_float+0xb6>
 8007166:	9a06      	ldr	r2, [sp, #24]
 8007168:	f10b 0b01 	add.w	fp, fp, #1
 800716c:	e7bb      	b.n	80070e6 <_printf_float+0x2fe>
 800716e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007172:	4631      	mov	r1, r6
 8007174:	4628      	mov	r0, r5
 8007176:	47b8      	blx	r7
 8007178:	3001      	adds	r0, #1
 800717a:	d1c0      	bne.n	80070fe <_printf_float+0x316>
 800717c:	e68f      	b.n	8006e9e <_printf_float+0xb6>
 800717e:	9a06      	ldr	r2, [sp, #24]
 8007180:	464b      	mov	r3, r9
 8007182:	4442      	add	r2, r8
 8007184:	4631      	mov	r1, r6
 8007186:	4628      	mov	r0, r5
 8007188:	47b8      	blx	r7
 800718a:	3001      	adds	r0, #1
 800718c:	d1c3      	bne.n	8007116 <_printf_float+0x32e>
 800718e:	e686      	b.n	8006e9e <_printf_float+0xb6>
 8007190:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007194:	f1ba 0f01 	cmp.w	sl, #1
 8007198:	dc01      	bgt.n	800719e <_printf_float+0x3b6>
 800719a:	07db      	lsls	r3, r3, #31
 800719c:	d536      	bpl.n	800720c <_printf_float+0x424>
 800719e:	2301      	movs	r3, #1
 80071a0:	4642      	mov	r2, r8
 80071a2:	4631      	mov	r1, r6
 80071a4:	4628      	mov	r0, r5
 80071a6:	47b8      	blx	r7
 80071a8:	3001      	adds	r0, #1
 80071aa:	f43f ae78 	beq.w	8006e9e <_printf_float+0xb6>
 80071ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071b2:	4631      	mov	r1, r6
 80071b4:	4628      	mov	r0, r5
 80071b6:	47b8      	blx	r7
 80071b8:	3001      	adds	r0, #1
 80071ba:	f43f ae70 	beq.w	8006e9e <_printf_float+0xb6>
 80071be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80071c2:	2200      	movs	r2, #0
 80071c4:	2300      	movs	r3, #0
 80071c6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80071ca:	f7f9 fca5 	bl	8000b18 <__aeabi_dcmpeq>
 80071ce:	b9c0      	cbnz	r0, 8007202 <_printf_float+0x41a>
 80071d0:	4653      	mov	r3, sl
 80071d2:	f108 0201 	add.w	r2, r8, #1
 80071d6:	4631      	mov	r1, r6
 80071d8:	4628      	mov	r0, r5
 80071da:	47b8      	blx	r7
 80071dc:	3001      	adds	r0, #1
 80071de:	d10c      	bne.n	80071fa <_printf_float+0x412>
 80071e0:	e65d      	b.n	8006e9e <_printf_float+0xb6>
 80071e2:	2301      	movs	r3, #1
 80071e4:	465a      	mov	r2, fp
 80071e6:	4631      	mov	r1, r6
 80071e8:	4628      	mov	r0, r5
 80071ea:	47b8      	blx	r7
 80071ec:	3001      	adds	r0, #1
 80071ee:	f43f ae56 	beq.w	8006e9e <_printf_float+0xb6>
 80071f2:	f108 0801 	add.w	r8, r8, #1
 80071f6:	45d0      	cmp	r8, sl
 80071f8:	dbf3      	blt.n	80071e2 <_printf_float+0x3fa>
 80071fa:	464b      	mov	r3, r9
 80071fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007200:	e6df      	b.n	8006fc2 <_printf_float+0x1da>
 8007202:	f04f 0800 	mov.w	r8, #0
 8007206:	f104 0b1a 	add.w	fp, r4, #26
 800720a:	e7f4      	b.n	80071f6 <_printf_float+0x40e>
 800720c:	2301      	movs	r3, #1
 800720e:	4642      	mov	r2, r8
 8007210:	e7e1      	b.n	80071d6 <_printf_float+0x3ee>
 8007212:	2301      	movs	r3, #1
 8007214:	464a      	mov	r2, r9
 8007216:	4631      	mov	r1, r6
 8007218:	4628      	mov	r0, r5
 800721a:	47b8      	blx	r7
 800721c:	3001      	adds	r0, #1
 800721e:	f43f ae3e 	beq.w	8006e9e <_printf_float+0xb6>
 8007222:	f108 0801 	add.w	r8, r8, #1
 8007226:	68e3      	ldr	r3, [r4, #12]
 8007228:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800722a:	1a5b      	subs	r3, r3, r1
 800722c:	4543      	cmp	r3, r8
 800722e:	dcf0      	bgt.n	8007212 <_printf_float+0x42a>
 8007230:	e6fc      	b.n	800702c <_printf_float+0x244>
 8007232:	f04f 0800 	mov.w	r8, #0
 8007236:	f104 0919 	add.w	r9, r4, #25
 800723a:	e7f4      	b.n	8007226 <_printf_float+0x43e>

0800723c <_printf_common>:
 800723c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007240:	4616      	mov	r6, r2
 8007242:	4698      	mov	r8, r3
 8007244:	688a      	ldr	r2, [r1, #8]
 8007246:	690b      	ldr	r3, [r1, #16]
 8007248:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800724c:	4293      	cmp	r3, r2
 800724e:	bfb8      	it	lt
 8007250:	4613      	movlt	r3, r2
 8007252:	6033      	str	r3, [r6, #0]
 8007254:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007258:	4607      	mov	r7, r0
 800725a:	460c      	mov	r4, r1
 800725c:	b10a      	cbz	r2, 8007262 <_printf_common+0x26>
 800725e:	3301      	adds	r3, #1
 8007260:	6033      	str	r3, [r6, #0]
 8007262:	6823      	ldr	r3, [r4, #0]
 8007264:	0699      	lsls	r1, r3, #26
 8007266:	bf42      	ittt	mi
 8007268:	6833      	ldrmi	r3, [r6, #0]
 800726a:	3302      	addmi	r3, #2
 800726c:	6033      	strmi	r3, [r6, #0]
 800726e:	6825      	ldr	r5, [r4, #0]
 8007270:	f015 0506 	ands.w	r5, r5, #6
 8007274:	d106      	bne.n	8007284 <_printf_common+0x48>
 8007276:	f104 0a19 	add.w	sl, r4, #25
 800727a:	68e3      	ldr	r3, [r4, #12]
 800727c:	6832      	ldr	r2, [r6, #0]
 800727e:	1a9b      	subs	r3, r3, r2
 8007280:	42ab      	cmp	r3, r5
 8007282:	dc26      	bgt.n	80072d2 <_printf_common+0x96>
 8007284:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007288:	6822      	ldr	r2, [r4, #0]
 800728a:	3b00      	subs	r3, #0
 800728c:	bf18      	it	ne
 800728e:	2301      	movne	r3, #1
 8007290:	0692      	lsls	r2, r2, #26
 8007292:	d42b      	bmi.n	80072ec <_printf_common+0xb0>
 8007294:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007298:	4641      	mov	r1, r8
 800729a:	4638      	mov	r0, r7
 800729c:	47c8      	blx	r9
 800729e:	3001      	adds	r0, #1
 80072a0:	d01e      	beq.n	80072e0 <_printf_common+0xa4>
 80072a2:	6823      	ldr	r3, [r4, #0]
 80072a4:	6922      	ldr	r2, [r4, #16]
 80072a6:	f003 0306 	and.w	r3, r3, #6
 80072aa:	2b04      	cmp	r3, #4
 80072ac:	bf02      	ittt	eq
 80072ae:	68e5      	ldreq	r5, [r4, #12]
 80072b0:	6833      	ldreq	r3, [r6, #0]
 80072b2:	1aed      	subeq	r5, r5, r3
 80072b4:	68a3      	ldr	r3, [r4, #8]
 80072b6:	bf0c      	ite	eq
 80072b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072bc:	2500      	movne	r5, #0
 80072be:	4293      	cmp	r3, r2
 80072c0:	bfc4      	itt	gt
 80072c2:	1a9b      	subgt	r3, r3, r2
 80072c4:	18ed      	addgt	r5, r5, r3
 80072c6:	2600      	movs	r6, #0
 80072c8:	341a      	adds	r4, #26
 80072ca:	42b5      	cmp	r5, r6
 80072cc:	d11a      	bne.n	8007304 <_printf_common+0xc8>
 80072ce:	2000      	movs	r0, #0
 80072d0:	e008      	b.n	80072e4 <_printf_common+0xa8>
 80072d2:	2301      	movs	r3, #1
 80072d4:	4652      	mov	r2, sl
 80072d6:	4641      	mov	r1, r8
 80072d8:	4638      	mov	r0, r7
 80072da:	47c8      	blx	r9
 80072dc:	3001      	adds	r0, #1
 80072de:	d103      	bne.n	80072e8 <_printf_common+0xac>
 80072e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072e8:	3501      	adds	r5, #1
 80072ea:	e7c6      	b.n	800727a <_printf_common+0x3e>
 80072ec:	18e1      	adds	r1, r4, r3
 80072ee:	1c5a      	adds	r2, r3, #1
 80072f0:	2030      	movs	r0, #48	@ 0x30
 80072f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80072f6:	4422      	add	r2, r4
 80072f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80072fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007300:	3302      	adds	r3, #2
 8007302:	e7c7      	b.n	8007294 <_printf_common+0x58>
 8007304:	2301      	movs	r3, #1
 8007306:	4622      	mov	r2, r4
 8007308:	4641      	mov	r1, r8
 800730a:	4638      	mov	r0, r7
 800730c:	47c8      	blx	r9
 800730e:	3001      	adds	r0, #1
 8007310:	d0e6      	beq.n	80072e0 <_printf_common+0xa4>
 8007312:	3601      	adds	r6, #1
 8007314:	e7d9      	b.n	80072ca <_printf_common+0x8e>
	...

08007318 <_printf_i>:
 8007318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800731c:	7e0f      	ldrb	r7, [r1, #24]
 800731e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007320:	2f78      	cmp	r7, #120	@ 0x78
 8007322:	4691      	mov	r9, r2
 8007324:	4680      	mov	r8, r0
 8007326:	460c      	mov	r4, r1
 8007328:	469a      	mov	sl, r3
 800732a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800732e:	d807      	bhi.n	8007340 <_printf_i+0x28>
 8007330:	2f62      	cmp	r7, #98	@ 0x62
 8007332:	d80a      	bhi.n	800734a <_printf_i+0x32>
 8007334:	2f00      	cmp	r7, #0
 8007336:	f000 80d2 	beq.w	80074de <_printf_i+0x1c6>
 800733a:	2f58      	cmp	r7, #88	@ 0x58
 800733c:	f000 80b9 	beq.w	80074b2 <_printf_i+0x19a>
 8007340:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007344:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007348:	e03a      	b.n	80073c0 <_printf_i+0xa8>
 800734a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800734e:	2b15      	cmp	r3, #21
 8007350:	d8f6      	bhi.n	8007340 <_printf_i+0x28>
 8007352:	a101      	add	r1, pc, #4	@ (adr r1, 8007358 <_printf_i+0x40>)
 8007354:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007358:	080073b1 	.word	0x080073b1
 800735c:	080073c5 	.word	0x080073c5
 8007360:	08007341 	.word	0x08007341
 8007364:	08007341 	.word	0x08007341
 8007368:	08007341 	.word	0x08007341
 800736c:	08007341 	.word	0x08007341
 8007370:	080073c5 	.word	0x080073c5
 8007374:	08007341 	.word	0x08007341
 8007378:	08007341 	.word	0x08007341
 800737c:	08007341 	.word	0x08007341
 8007380:	08007341 	.word	0x08007341
 8007384:	080074c5 	.word	0x080074c5
 8007388:	080073ef 	.word	0x080073ef
 800738c:	0800747f 	.word	0x0800747f
 8007390:	08007341 	.word	0x08007341
 8007394:	08007341 	.word	0x08007341
 8007398:	080074e7 	.word	0x080074e7
 800739c:	08007341 	.word	0x08007341
 80073a0:	080073ef 	.word	0x080073ef
 80073a4:	08007341 	.word	0x08007341
 80073a8:	08007341 	.word	0x08007341
 80073ac:	08007487 	.word	0x08007487
 80073b0:	6833      	ldr	r3, [r6, #0]
 80073b2:	1d1a      	adds	r2, r3, #4
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	6032      	str	r2, [r6, #0]
 80073b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80073c0:	2301      	movs	r3, #1
 80073c2:	e09d      	b.n	8007500 <_printf_i+0x1e8>
 80073c4:	6833      	ldr	r3, [r6, #0]
 80073c6:	6820      	ldr	r0, [r4, #0]
 80073c8:	1d19      	adds	r1, r3, #4
 80073ca:	6031      	str	r1, [r6, #0]
 80073cc:	0606      	lsls	r6, r0, #24
 80073ce:	d501      	bpl.n	80073d4 <_printf_i+0xbc>
 80073d0:	681d      	ldr	r5, [r3, #0]
 80073d2:	e003      	b.n	80073dc <_printf_i+0xc4>
 80073d4:	0645      	lsls	r5, r0, #25
 80073d6:	d5fb      	bpl.n	80073d0 <_printf_i+0xb8>
 80073d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80073dc:	2d00      	cmp	r5, #0
 80073de:	da03      	bge.n	80073e8 <_printf_i+0xd0>
 80073e0:	232d      	movs	r3, #45	@ 0x2d
 80073e2:	426d      	negs	r5, r5
 80073e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073e8:	4859      	ldr	r0, [pc, #356]	@ (8007550 <_printf_i+0x238>)
 80073ea:	230a      	movs	r3, #10
 80073ec:	e011      	b.n	8007412 <_printf_i+0xfa>
 80073ee:	6821      	ldr	r1, [r4, #0]
 80073f0:	6833      	ldr	r3, [r6, #0]
 80073f2:	0608      	lsls	r0, r1, #24
 80073f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80073f8:	d402      	bmi.n	8007400 <_printf_i+0xe8>
 80073fa:	0649      	lsls	r1, r1, #25
 80073fc:	bf48      	it	mi
 80073fe:	b2ad      	uxthmi	r5, r5
 8007400:	2f6f      	cmp	r7, #111	@ 0x6f
 8007402:	4853      	ldr	r0, [pc, #332]	@ (8007550 <_printf_i+0x238>)
 8007404:	6033      	str	r3, [r6, #0]
 8007406:	bf14      	ite	ne
 8007408:	230a      	movne	r3, #10
 800740a:	2308      	moveq	r3, #8
 800740c:	2100      	movs	r1, #0
 800740e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007412:	6866      	ldr	r6, [r4, #4]
 8007414:	60a6      	str	r6, [r4, #8]
 8007416:	2e00      	cmp	r6, #0
 8007418:	bfa2      	ittt	ge
 800741a:	6821      	ldrge	r1, [r4, #0]
 800741c:	f021 0104 	bicge.w	r1, r1, #4
 8007420:	6021      	strge	r1, [r4, #0]
 8007422:	b90d      	cbnz	r5, 8007428 <_printf_i+0x110>
 8007424:	2e00      	cmp	r6, #0
 8007426:	d04b      	beq.n	80074c0 <_printf_i+0x1a8>
 8007428:	4616      	mov	r6, r2
 800742a:	fbb5 f1f3 	udiv	r1, r5, r3
 800742e:	fb03 5711 	mls	r7, r3, r1, r5
 8007432:	5dc7      	ldrb	r7, [r0, r7]
 8007434:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007438:	462f      	mov	r7, r5
 800743a:	42bb      	cmp	r3, r7
 800743c:	460d      	mov	r5, r1
 800743e:	d9f4      	bls.n	800742a <_printf_i+0x112>
 8007440:	2b08      	cmp	r3, #8
 8007442:	d10b      	bne.n	800745c <_printf_i+0x144>
 8007444:	6823      	ldr	r3, [r4, #0]
 8007446:	07df      	lsls	r7, r3, #31
 8007448:	d508      	bpl.n	800745c <_printf_i+0x144>
 800744a:	6923      	ldr	r3, [r4, #16]
 800744c:	6861      	ldr	r1, [r4, #4]
 800744e:	4299      	cmp	r1, r3
 8007450:	bfde      	ittt	le
 8007452:	2330      	movle	r3, #48	@ 0x30
 8007454:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007458:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800745c:	1b92      	subs	r2, r2, r6
 800745e:	6122      	str	r2, [r4, #16]
 8007460:	f8cd a000 	str.w	sl, [sp]
 8007464:	464b      	mov	r3, r9
 8007466:	aa03      	add	r2, sp, #12
 8007468:	4621      	mov	r1, r4
 800746a:	4640      	mov	r0, r8
 800746c:	f7ff fee6 	bl	800723c <_printf_common>
 8007470:	3001      	adds	r0, #1
 8007472:	d14a      	bne.n	800750a <_printf_i+0x1f2>
 8007474:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007478:	b004      	add	sp, #16
 800747a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800747e:	6823      	ldr	r3, [r4, #0]
 8007480:	f043 0320 	orr.w	r3, r3, #32
 8007484:	6023      	str	r3, [r4, #0]
 8007486:	4833      	ldr	r0, [pc, #204]	@ (8007554 <_printf_i+0x23c>)
 8007488:	2778      	movs	r7, #120	@ 0x78
 800748a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800748e:	6823      	ldr	r3, [r4, #0]
 8007490:	6831      	ldr	r1, [r6, #0]
 8007492:	061f      	lsls	r7, r3, #24
 8007494:	f851 5b04 	ldr.w	r5, [r1], #4
 8007498:	d402      	bmi.n	80074a0 <_printf_i+0x188>
 800749a:	065f      	lsls	r7, r3, #25
 800749c:	bf48      	it	mi
 800749e:	b2ad      	uxthmi	r5, r5
 80074a0:	6031      	str	r1, [r6, #0]
 80074a2:	07d9      	lsls	r1, r3, #31
 80074a4:	bf44      	itt	mi
 80074a6:	f043 0320 	orrmi.w	r3, r3, #32
 80074aa:	6023      	strmi	r3, [r4, #0]
 80074ac:	b11d      	cbz	r5, 80074b6 <_printf_i+0x19e>
 80074ae:	2310      	movs	r3, #16
 80074b0:	e7ac      	b.n	800740c <_printf_i+0xf4>
 80074b2:	4827      	ldr	r0, [pc, #156]	@ (8007550 <_printf_i+0x238>)
 80074b4:	e7e9      	b.n	800748a <_printf_i+0x172>
 80074b6:	6823      	ldr	r3, [r4, #0]
 80074b8:	f023 0320 	bic.w	r3, r3, #32
 80074bc:	6023      	str	r3, [r4, #0]
 80074be:	e7f6      	b.n	80074ae <_printf_i+0x196>
 80074c0:	4616      	mov	r6, r2
 80074c2:	e7bd      	b.n	8007440 <_printf_i+0x128>
 80074c4:	6833      	ldr	r3, [r6, #0]
 80074c6:	6825      	ldr	r5, [r4, #0]
 80074c8:	6961      	ldr	r1, [r4, #20]
 80074ca:	1d18      	adds	r0, r3, #4
 80074cc:	6030      	str	r0, [r6, #0]
 80074ce:	062e      	lsls	r6, r5, #24
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	d501      	bpl.n	80074d8 <_printf_i+0x1c0>
 80074d4:	6019      	str	r1, [r3, #0]
 80074d6:	e002      	b.n	80074de <_printf_i+0x1c6>
 80074d8:	0668      	lsls	r0, r5, #25
 80074da:	d5fb      	bpl.n	80074d4 <_printf_i+0x1bc>
 80074dc:	8019      	strh	r1, [r3, #0]
 80074de:	2300      	movs	r3, #0
 80074e0:	6123      	str	r3, [r4, #16]
 80074e2:	4616      	mov	r6, r2
 80074e4:	e7bc      	b.n	8007460 <_printf_i+0x148>
 80074e6:	6833      	ldr	r3, [r6, #0]
 80074e8:	1d1a      	adds	r2, r3, #4
 80074ea:	6032      	str	r2, [r6, #0]
 80074ec:	681e      	ldr	r6, [r3, #0]
 80074ee:	6862      	ldr	r2, [r4, #4]
 80074f0:	2100      	movs	r1, #0
 80074f2:	4630      	mov	r0, r6
 80074f4:	f7f8 fe94 	bl	8000220 <memchr>
 80074f8:	b108      	cbz	r0, 80074fe <_printf_i+0x1e6>
 80074fa:	1b80      	subs	r0, r0, r6
 80074fc:	6060      	str	r0, [r4, #4]
 80074fe:	6863      	ldr	r3, [r4, #4]
 8007500:	6123      	str	r3, [r4, #16]
 8007502:	2300      	movs	r3, #0
 8007504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007508:	e7aa      	b.n	8007460 <_printf_i+0x148>
 800750a:	6923      	ldr	r3, [r4, #16]
 800750c:	4632      	mov	r2, r6
 800750e:	4649      	mov	r1, r9
 8007510:	4640      	mov	r0, r8
 8007512:	47d0      	blx	sl
 8007514:	3001      	adds	r0, #1
 8007516:	d0ad      	beq.n	8007474 <_printf_i+0x15c>
 8007518:	6823      	ldr	r3, [r4, #0]
 800751a:	079b      	lsls	r3, r3, #30
 800751c:	d413      	bmi.n	8007546 <_printf_i+0x22e>
 800751e:	68e0      	ldr	r0, [r4, #12]
 8007520:	9b03      	ldr	r3, [sp, #12]
 8007522:	4298      	cmp	r0, r3
 8007524:	bfb8      	it	lt
 8007526:	4618      	movlt	r0, r3
 8007528:	e7a6      	b.n	8007478 <_printf_i+0x160>
 800752a:	2301      	movs	r3, #1
 800752c:	4632      	mov	r2, r6
 800752e:	4649      	mov	r1, r9
 8007530:	4640      	mov	r0, r8
 8007532:	47d0      	blx	sl
 8007534:	3001      	adds	r0, #1
 8007536:	d09d      	beq.n	8007474 <_printf_i+0x15c>
 8007538:	3501      	adds	r5, #1
 800753a:	68e3      	ldr	r3, [r4, #12]
 800753c:	9903      	ldr	r1, [sp, #12]
 800753e:	1a5b      	subs	r3, r3, r1
 8007540:	42ab      	cmp	r3, r5
 8007542:	dcf2      	bgt.n	800752a <_printf_i+0x212>
 8007544:	e7eb      	b.n	800751e <_printf_i+0x206>
 8007546:	2500      	movs	r5, #0
 8007548:	f104 0619 	add.w	r6, r4, #25
 800754c:	e7f5      	b.n	800753a <_printf_i+0x222>
 800754e:	bf00      	nop
 8007550:	0800bfc4 	.word	0x0800bfc4
 8007554:	0800bfd5 	.word	0x0800bfd5

08007558 <_scanf_float>:
 8007558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800755c:	b087      	sub	sp, #28
 800755e:	4617      	mov	r7, r2
 8007560:	9303      	str	r3, [sp, #12]
 8007562:	688b      	ldr	r3, [r1, #8]
 8007564:	1e5a      	subs	r2, r3, #1
 8007566:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800756a:	bf81      	itttt	hi
 800756c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007570:	eb03 0b05 	addhi.w	fp, r3, r5
 8007574:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007578:	608b      	strhi	r3, [r1, #8]
 800757a:	680b      	ldr	r3, [r1, #0]
 800757c:	460a      	mov	r2, r1
 800757e:	f04f 0500 	mov.w	r5, #0
 8007582:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007586:	f842 3b1c 	str.w	r3, [r2], #28
 800758a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800758e:	4680      	mov	r8, r0
 8007590:	460c      	mov	r4, r1
 8007592:	bf98      	it	ls
 8007594:	f04f 0b00 	movls.w	fp, #0
 8007598:	9201      	str	r2, [sp, #4]
 800759a:	4616      	mov	r6, r2
 800759c:	46aa      	mov	sl, r5
 800759e:	46a9      	mov	r9, r5
 80075a0:	9502      	str	r5, [sp, #8]
 80075a2:	68a2      	ldr	r2, [r4, #8]
 80075a4:	b152      	cbz	r2, 80075bc <_scanf_float+0x64>
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	2b4e      	cmp	r3, #78	@ 0x4e
 80075ac:	d864      	bhi.n	8007678 <_scanf_float+0x120>
 80075ae:	2b40      	cmp	r3, #64	@ 0x40
 80075b0:	d83c      	bhi.n	800762c <_scanf_float+0xd4>
 80075b2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80075b6:	b2c8      	uxtb	r0, r1
 80075b8:	280e      	cmp	r0, #14
 80075ba:	d93a      	bls.n	8007632 <_scanf_float+0xda>
 80075bc:	f1b9 0f00 	cmp.w	r9, #0
 80075c0:	d003      	beq.n	80075ca <_scanf_float+0x72>
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075c8:	6023      	str	r3, [r4, #0]
 80075ca:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80075ce:	f1ba 0f01 	cmp.w	sl, #1
 80075d2:	f200 8117 	bhi.w	8007804 <_scanf_float+0x2ac>
 80075d6:	9b01      	ldr	r3, [sp, #4]
 80075d8:	429e      	cmp	r6, r3
 80075da:	f200 8108 	bhi.w	80077ee <_scanf_float+0x296>
 80075de:	2001      	movs	r0, #1
 80075e0:	b007      	add	sp, #28
 80075e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80075ea:	2a0d      	cmp	r2, #13
 80075ec:	d8e6      	bhi.n	80075bc <_scanf_float+0x64>
 80075ee:	a101      	add	r1, pc, #4	@ (adr r1, 80075f4 <_scanf_float+0x9c>)
 80075f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80075f4:	0800773b 	.word	0x0800773b
 80075f8:	080075bd 	.word	0x080075bd
 80075fc:	080075bd 	.word	0x080075bd
 8007600:	080075bd 	.word	0x080075bd
 8007604:	0800779b 	.word	0x0800779b
 8007608:	08007773 	.word	0x08007773
 800760c:	080075bd 	.word	0x080075bd
 8007610:	080075bd 	.word	0x080075bd
 8007614:	08007749 	.word	0x08007749
 8007618:	080075bd 	.word	0x080075bd
 800761c:	080075bd 	.word	0x080075bd
 8007620:	080075bd 	.word	0x080075bd
 8007624:	080075bd 	.word	0x080075bd
 8007628:	08007701 	.word	0x08007701
 800762c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007630:	e7db      	b.n	80075ea <_scanf_float+0x92>
 8007632:	290e      	cmp	r1, #14
 8007634:	d8c2      	bhi.n	80075bc <_scanf_float+0x64>
 8007636:	a001      	add	r0, pc, #4	@ (adr r0, 800763c <_scanf_float+0xe4>)
 8007638:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800763c:	080076f1 	.word	0x080076f1
 8007640:	080075bd 	.word	0x080075bd
 8007644:	080076f1 	.word	0x080076f1
 8007648:	08007787 	.word	0x08007787
 800764c:	080075bd 	.word	0x080075bd
 8007650:	08007699 	.word	0x08007699
 8007654:	080076d7 	.word	0x080076d7
 8007658:	080076d7 	.word	0x080076d7
 800765c:	080076d7 	.word	0x080076d7
 8007660:	080076d7 	.word	0x080076d7
 8007664:	080076d7 	.word	0x080076d7
 8007668:	080076d7 	.word	0x080076d7
 800766c:	080076d7 	.word	0x080076d7
 8007670:	080076d7 	.word	0x080076d7
 8007674:	080076d7 	.word	0x080076d7
 8007678:	2b6e      	cmp	r3, #110	@ 0x6e
 800767a:	d809      	bhi.n	8007690 <_scanf_float+0x138>
 800767c:	2b60      	cmp	r3, #96	@ 0x60
 800767e:	d8b2      	bhi.n	80075e6 <_scanf_float+0x8e>
 8007680:	2b54      	cmp	r3, #84	@ 0x54
 8007682:	d07b      	beq.n	800777c <_scanf_float+0x224>
 8007684:	2b59      	cmp	r3, #89	@ 0x59
 8007686:	d199      	bne.n	80075bc <_scanf_float+0x64>
 8007688:	2d07      	cmp	r5, #7
 800768a:	d197      	bne.n	80075bc <_scanf_float+0x64>
 800768c:	2508      	movs	r5, #8
 800768e:	e02c      	b.n	80076ea <_scanf_float+0x192>
 8007690:	2b74      	cmp	r3, #116	@ 0x74
 8007692:	d073      	beq.n	800777c <_scanf_float+0x224>
 8007694:	2b79      	cmp	r3, #121	@ 0x79
 8007696:	e7f6      	b.n	8007686 <_scanf_float+0x12e>
 8007698:	6821      	ldr	r1, [r4, #0]
 800769a:	05c8      	lsls	r0, r1, #23
 800769c:	d51b      	bpl.n	80076d6 <_scanf_float+0x17e>
 800769e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80076a2:	6021      	str	r1, [r4, #0]
 80076a4:	f109 0901 	add.w	r9, r9, #1
 80076a8:	f1bb 0f00 	cmp.w	fp, #0
 80076ac:	d003      	beq.n	80076b6 <_scanf_float+0x15e>
 80076ae:	3201      	adds	r2, #1
 80076b0:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80076b4:	60a2      	str	r2, [r4, #8]
 80076b6:	68a3      	ldr	r3, [r4, #8]
 80076b8:	3b01      	subs	r3, #1
 80076ba:	60a3      	str	r3, [r4, #8]
 80076bc:	6923      	ldr	r3, [r4, #16]
 80076be:	3301      	adds	r3, #1
 80076c0:	6123      	str	r3, [r4, #16]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	3b01      	subs	r3, #1
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	607b      	str	r3, [r7, #4]
 80076ca:	f340 8087 	ble.w	80077dc <_scanf_float+0x284>
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	3301      	adds	r3, #1
 80076d2:	603b      	str	r3, [r7, #0]
 80076d4:	e765      	b.n	80075a2 <_scanf_float+0x4a>
 80076d6:	eb1a 0105 	adds.w	r1, sl, r5
 80076da:	f47f af6f 	bne.w	80075bc <_scanf_float+0x64>
 80076de:	6822      	ldr	r2, [r4, #0]
 80076e0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80076e4:	6022      	str	r2, [r4, #0]
 80076e6:	460d      	mov	r5, r1
 80076e8:	468a      	mov	sl, r1
 80076ea:	f806 3b01 	strb.w	r3, [r6], #1
 80076ee:	e7e2      	b.n	80076b6 <_scanf_float+0x15e>
 80076f0:	6822      	ldr	r2, [r4, #0]
 80076f2:	0610      	lsls	r0, r2, #24
 80076f4:	f57f af62 	bpl.w	80075bc <_scanf_float+0x64>
 80076f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076fc:	6022      	str	r2, [r4, #0]
 80076fe:	e7f4      	b.n	80076ea <_scanf_float+0x192>
 8007700:	f1ba 0f00 	cmp.w	sl, #0
 8007704:	d10e      	bne.n	8007724 <_scanf_float+0x1cc>
 8007706:	f1b9 0f00 	cmp.w	r9, #0
 800770a:	d10e      	bne.n	800772a <_scanf_float+0x1d2>
 800770c:	6822      	ldr	r2, [r4, #0]
 800770e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007712:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007716:	d108      	bne.n	800772a <_scanf_float+0x1d2>
 8007718:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800771c:	6022      	str	r2, [r4, #0]
 800771e:	f04f 0a01 	mov.w	sl, #1
 8007722:	e7e2      	b.n	80076ea <_scanf_float+0x192>
 8007724:	f1ba 0f02 	cmp.w	sl, #2
 8007728:	d055      	beq.n	80077d6 <_scanf_float+0x27e>
 800772a:	2d01      	cmp	r5, #1
 800772c:	d002      	beq.n	8007734 <_scanf_float+0x1dc>
 800772e:	2d04      	cmp	r5, #4
 8007730:	f47f af44 	bne.w	80075bc <_scanf_float+0x64>
 8007734:	3501      	adds	r5, #1
 8007736:	b2ed      	uxtb	r5, r5
 8007738:	e7d7      	b.n	80076ea <_scanf_float+0x192>
 800773a:	f1ba 0f01 	cmp.w	sl, #1
 800773e:	f47f af3d 	bne.w	80075bc <_scanf_float+0x64>
 8007742:	f04f 0a02 	mov.w	sl, #2
 8007746:	e7d0      	b.n	80076ea <_scanf_float+0x192>
 8007748:	b97d      	cbnz	r5, 800776a <_scanf_float+0x212>
 800774a:	f1b9 0f00 	cmp.w	r9, #0
 800774e:	f47f af38 	bne.w	80075c2 <_scanf_float+0x6a>
 8007752:	6822      	ldr	r2, [r4, #0]
 8007754:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007758:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800775c:	f040 8108 	bne.w	8007970 <_scanf_float+0x418>
 8007760:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007764:	6022      	str	r2, [r4, #0]
 8007766:	2501      	movs	r5, #1
 8007768:	e7bf      	b.n	80076ea <_scanf_float+0x192>
 800776a:	2d03      	cmp	r5, #3
 800776c:	d0e2      	beq.n	8007734 <_scanf_float+0x1dc>
 800776e:	2d05      	cmp	r5, #5
 8007770:	e7de      	b.n	8007730 <_scanf_float+0x1d8>
 8007772:	2d02      	cmp	r5, #2
 8007774:	f47f af22 	bne.w	80075bc <_scanf_float+0x64>
 8007778:	2503      	movs	r5, #3
 800777a:	e7b6      	b.n	80076ea <_scanf_float+0x192>
 800777c:	2d06      	cmp	r5, #6
 800777e:	f47f af1d 	bne.w	80075bc <_scanf_float+0x64>
 8007782:	2507      	movs	r5, #7
 8007784:	e7b1      	b.n	80076ea <_scanf_float+0x192>
 8007786:	6822      	ldr	r2, [r4, #0]
 8007788:	0591      	lsls	r1, r2, #22
 800778a:	f57f af17 	bpl.w	80075bc <_scanf_float+0x64>
 800778e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007792:	6022      	str	r2, [r4, #0]
 8007794:	f8cd 9008 	str.w	r9, [sp, #8]
 8007798:	e7a7      	b.n	80076ea <_scanf_float+0x192>
 800779a:	6822      	ldr	r2, [r4, #0]
 800779c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80077a0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80077a4:	d006      	beq.n	80077b4 <_scanf_float+0x25c>
 80077a6:	0550      	lsls	r0, r2, #21
 80077a8:	f57f af08 	bpl.w	80075bc <_scanf_float+0x64>
 80077ac:	f1b9 0f00 	cmp.w	r9, #0
 80077b0:	f000 80de 	beq.w	8007970 <_scanf_float+0x418>
 80077b4:	0591      	lsls	r1, r2, #22
 80077b6:	bf58      	it	pl
 80077b8:	9902      	ldrpl	r1, [sp, #8]
 80077ba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80077be:	bf58      	it	pl
 80077c0:	eba9 0101 	subpl.w	r1, r9, r1
 80077c4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80077c8:	bf58      	it	pl
 80077ca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80077ce:	6022      	str	r2, [r4, #0]
 80077d0:	f04f 0900 	mov.w	r9, #0
 80077d4:	e789      	b.n	80076ea <_scanf_float+0x192>
 80077d6:	f04f 0a03 	mov.w	sl, #3
 80077da:	e786      	b.n	80076ea <_scanf_float+0x192>
 80077dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80077e0:	4639      	mov	r1, r7
 80077e2:	4640      	mov	r0, r8
 80077e4:	4798      	blx	r3
 80077e6:	2800      	cmp	r0, #0
 80077e8:	f43f aedb 	beq.w	80075a2 <_scanf_float+0x4a>
 80077ec:	e6e6      	b.n	80075bc <_scanf_float+0x64>
 80077ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077f6:	463a      	mov	r2, r7
 80077f8:	4640      	mov	r0, r8
 80077fa:	4798      	blx	r3
 80077fc:	6923      	ldr	r3, [r4, #16]
 80077fe:	3b01      	subs	r3, #1
 8007800:	6123      	str	r3, [r4, #16]
 8007802:	e6e8      	b.n	80075d6 <_scanf_float+0x7e>
 8007804:	1e6b      	subs	r3, r5, #1
 8007806:	2b06      	cmp	r3, #6
 8007808:	d824      	bhi.n	8007854 <_scanf_float+0x2fc>
 800780a:	2d02      	cmp	r5, #2
 800780c:	d836      	bhi.n	800787c <_scanf_float+0x324>
 800780e:	9b01      	ldr	r3, [sp, #4]
 8007810:	429e      	cmp	r6, r3
 8007812:	f67f aee4 	bls.w	80075de <_scanf_float+0x86>
 8007816:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800781a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800781e:	463a      	mov	r2, r7
 8007820:	4640      	mov	r0, r8
 8007822:	4798      	blx	r3
 8007824:	6923      	ldr	r3, [r4, #16]
 8007826:	3b01      	subs	r3, #1
 8007828:	6123      	str	r3, [r4, #16]
 800782a:	e7f0      	b.n	800780e <_scanf_float+0x2b6>
 800782c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007830:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007834:	463a      	mov	r2, r7
 8007836:	4640      	mov	r0, r8
 8007838:	4798      	blx	r3
 800783a:	6923      	ldr	r3, [r4, #16]
 800783c:	3b01      	subs	r3, #1
 800783e:	6123      	str	r3, [r4, #16]
 8007840:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007844:	fa5f fa8a 	uxtb.w	sl, sl
 8007848:	f1ba 0f02 	cmp.w	sl, #2
 800784c:	d1ee      	bne.n	800782c <_scanf_float+0x2d4>
 800784e:	3d03      	subs	r5, #3
 8007850:	b2ed      	uxtb	r5, r5
 8007852:	1b76      	subs	r6, r6, r5
 8007854:	6823      	ldr	r3, [r4, #0]
 8007856:	05da      	lsls	r2, r3, #23
 8007858:	d530      	bpl.n	80078bc <_scanf_float+0x364>
 800785a:	055b      	lsls	r3, r3, #21
 800785c:	d511      	bpl.n	8007882 <_scanf_float+0x32a>
 800785e:	9b01      	ldr	r3, [sp, #4]
 8007860:	429e      	cmp	r6, r3
 8007862:	f67f aebc 	bls.w	80075de <_scanf_float+0x86>
 8007866:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800786a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800786e:	463a      	mov	r2, r7
 8007870:	4640      	mov	r0, r8
 8007872:	4798      	blx	r3
 8007874:	6923      	ldr	r3, [r4, #16]
 8007876:	3b01      	subs	r3, #1
 8007878:	6123      	str	r3, [r4, #16]
 800787a:	e7f0      	b.n	800785e <_scanf_float+0x306>
 800787c:	46aa      	mov	sl, r5
 800787e:	46b3      	mov	fp, r6
 8007880:	e7de      	b.n	8007840 <_scanf_float+0x2e8>
 8007882:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007886:	6923      	ldr	r3, [r4, #16]
 8007888:	2965      	cmp	r1, #101	@ 0x65
 800788a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800788e:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8007892:	6123      	str	r3, [r4, #16]
 8007894:	d00c      	beq.n	80078b0 <_scanf_float+0x358>
 8007896:	2945      	cmp	r1, #69	@ 0x45
 8007898:	d00a      	beq.n	80078b0 <_scanf_float+0x358>
 800789a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800789e:	463a      	mov	r2, r7
 80078a0:	4640      	mov	r0, r8
 80078a2:	4798      	blx	r3
 80078a4:	6923      	ldr	r3, [r4, #16]
 80078a6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80078aa:	3b01      	subs	r3, #1
 80078ac:	1eb5      	subs	r5, r6, #2
 80078ae:	6123      	str	r3, [r4, #16]
 80078b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80078b4:	463a      	mov	r2, r7
 80078b6:	4640      	mov	r0, r8
 80078b8:	4798      	blx	r3
 80078ba:	462e      	mov	r6, r5
 80078bc:	6822      	ldr	r2, [r4, #0]
 80078be:	f012 0210 	ands.w	r2, r2, #16
 80078c2:	d001      	beq.n	80078c8 <_scanf_float+0x370>
 80078c4:	2000      	movs	r0, #0
 80078c6:	e68b      	b.n	80075e0 <_scanf_float+0x88>
 80078c8:	7032      	strb	r2, [r6, #0]
 80078ca:	6823      	ldr	r3, [r4, #0]
 80078cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80078d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078d4:	d11c      	bne.n	8007910 <_scanf_float+0x3b8>
 80078d6:	9b02      	ldr	r3, [sp, #8]
 80078d8:	454b      	cmp	r3, r9
 80078da:	eba3 0209 	sub.w	r2, r3, r9
 80078de:	d123      	bne.n	8007928 <_scanf_float+0x3d0>
 80078e0:	9901      	ldr	r1, [sp, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	4640      	mov	r0, r8
 80078e6:	f000 ff83 	bl	80087f0 <_strtod_r>
 80078ea:	9b03      	ldr	r3, [sp, #12]
 80078ec:	6821      	ldr	r1, [r4, #0]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f011 0f02 	tst.w	r1, #2
 80078f4:	ec57 6b10 	vmov	r6, r7, d0
 80078f8:	f103 0204 	add.w	r2, r3, #4
 80078fc:	d01f      	beq.n	800793e <_scanf_float+0x3e6>
 80078fe:	9903      	ldr	r1, [sp, #12]
 8007900:	600a      	str	r2, [r1, #0]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	e9c3 6700 	strd	r6, r7, [r3]
 8007908:	68e3      	ldr	r3, [r4, #12]
 800790a:	3301      	adds	r3, #1
 800790c:	60e3      	str	r3, [r4, #12]
 800790e:	e7d9      	b.n	80078c4 <_scanf_float+0x36c>
 8007910:	9b04      	ldr	r3, [sp, #16]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d0e4      	beq.n	80078e0 <_scanf_float+0x388>
 8007916:	9905      	ldr	r1, [sp, #20]
 8007918:	230a      	movs	r3, #10
 800791a:	3101      	adds	r1, #1
 800791c:	4640      	mov	r0, r8
 800791e:	f000 ffe7 	bl	80088f0 <_strtol_r>
 8007922:	9b04      	ldr	r3, [sp, #16]
 8007924:	9e05      	ldr	r6, [sp, #20]
 8007926:	1ac2      	subs	r2, r0, r3
 8007928:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800792c:	429e      	cmp	r6, r3
 800792e:	bf28      	it	cs
 8007930:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007934:	4910      	ldr	r1, [pc, #64]	@ (8007978 <_scanf_float+0x420>)
 8007936:	4630      	mov	r0, r6
 8007938:	f000 f822 	bl	8007980 <siprintf>
 800793c:	e7d0      	b.n	80078e0 <_scanf_float+0x388>
 800793e:	f011 0f04 	tst.w	r1, #4
 8007942:	9903      	ldr	r1, [sp, #12]
 8007944:	600a      	str	r2, [r1, #0]
 8007946:	d1dc      	bne.n	8007902 <_scanf_float+0x3aa>
 8007948:	681d      	ldr	r5, [r3, #0]
 800794a:	4632      	mov	r2, r6
 800794c:	463b      	mov	r3, r7
 800794e:	4630      	mov	r0, r6
 8007950:	4639      	mov	r1, r7
 8007952:	f7f9 f913 	bl	8000b7c <__aeabi_dcmpun>
 8007956:	b128      	cbz	r0, 8007964 <_scanf_float+0x40c>
 8007958:	4808      	ldr	r0, [pc, #32]	@ (800797c <_scanf_float+0x424>)
 800795a:	f001 f901 	bl	8008b60 <nanf>
 800795e:	ed85 0a00 	vstr	s0, [r5]
 8007962:	e7d1      	b.n	8007908 <_scanf_float+0x3b0>
 8007964:	4630      	mov	r0, r6
 8007966:	4639      	mov	r1, r7
 8007968:	f7f9 f966 	bl	8000c38 <__aeabi_d2f>
 800796c:	6028      	str	r0, [r5, #0]
 800796e:	e7cb      	b.n	8007908 <_scanf_float+0x3b0>
 8007970:	f04f 0900 	mov.w	r9, #0
 8007974:	e629      	b.n	80075ca <_scanf_float+0x72>
 8007976:	bf00      	nop
 8007978:	0800bfe6 	.word	0x0800bfe6
 800797c:	0800c3f3 	.word	0x0800c3f3

08007980 <siprintf>:
 8007980:	b40e      	push	{r1, r2, r3}
 8007982:	b500      	push	{lr}
 8007984:	b09c      	sub	sp, #112	@ 0x70
 8007986:	ab1d      	add	r3, sp, #116	@ 0x74
 8007988:	9002      	str	r0, [sp, #8]
 800798a:	9006      	str	r0, [sp, #24]
 800798c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007990:	4809      	ldr	r0, [pc, #36]	@ (80079b8 <siprintf+0x38>)
 8007992:	9107      	str	r1, [sp, #28]
 8007994:	9104      	str	r1, [sp, #16]
 8007996:	4909      	ldr	r1, [pc, #36]	@ (80079bc <siprintf+0x3c>)
 8007998:	f853 2b04 	ldr.w	r2, [r3], #4
 800799c:	9105      	str	r1, [sp, #20]
 800799e:	6800      	ldr	r0, [r0, #0]
 80079a0:	9301      	str	r3, [sp, #4]
 80079a2:	a902      	add	r1, sp, #8
 80079a4:	f002 fb0e 	bl	8009fc4 <_svfiprintf_r>
 80079a8:	9b02      	ldr	r3, [sp, #8]
 80079aa:	2200      	movs	r2, #0
 80079ac:	701a      	strb	r2, [r3, #0]
 80079ae:	b01c      	add	sp, #112	@ 0x70
 80079b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80079b4:	b003      	add	sp, #12
 80079b6:	4770      	bx	lr
 80079b8:	2000019c 	.word	0x2000019c
 80079bc:	ffff0208 	.word	0xffff0208

080079c0 <siscanf>:
 80079c0:	b40e      	push	{r1, r2, r3}
 80079c2:	b530      	push	{r4, r5, lr}
 80079c4:	b09c      	sub	sp, #112	@ 0x70
 80079c6:	ac1f      	add	r4, sp, #124	@ 0x7c
 80079c8:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80079cc:	f854 5b04 	ldr.w	r5, [r4], #4
 80079d0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80079d4:	9002      	str	r0, [sp, #8]
 80079d6:	9006      	str	r0, [sp, #24]
 80079d8:	f7f8 fc72 	bl	80002c0 <strlen>
 80079dc:	4b0b      	ldr	r3, [pc, #44]	@ (8007a0c <siscanf+0x4c>)
 80079de:	9003      	str	r0, [sp, #12]
 80079e0:	9007      	str	r0, [sp, #28]
 80079e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079e4:	480a      	ldr	r0, [pc, #40]	@ (8007a10 <siscanf+0x50>)
 80079e6:	9401      	str	r4, [sp, #4]
 80079e8:	2300      	movs	r3, #0
 80079ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80079ec:	9314      	str	r3, [sp, #80]	@ 0x50
 80079ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80079f2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80079f6:	462a      	mov	r2, r5
 80079f8:	4623      	mov	r3, r4
 80079fa:	a902      	add	r1, sp, #8
 80079fc:	6800      	ldr	r0, [r0, #0]
 80079fe:	f002 fc35 	bl	800a26c <__ssvfiscanf_r>
 8007a02:	b01c      	add	sp, #112	@ 0x70
 8007a04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a08:	b003      	add	sp, #12
 8007a0a:	4770      	bx	lr
 8007a0c:	08007a37 	.word	0x08007a37
 8007a10:	2000019c 	.word	0x2000019c

08007a14 <__sread>:
 8007a14:	b510      	push	{r4, lr}
 8007a16:	460c      	mov	r4, r1
 8007a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a1c:	f001 f838 	bl	8008a90 <_read_r>
 8007a20:	2800      	cmp	r0, #0
 8007a22:	bfab      	itete	ge
 8007a24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007a26:	89a3      	ldrhlt	r3, [r4, #12]
 8007a28:	181b      	addge	r3, r3, r0
 8007a2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a2e:	bfac      	ite	ge
 8007a30:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a32:	81a3      	strhlt	r3, [r4, #12]
 8007a34:	bd10      	pop	{r4, pc}

08007a36 <__seofread>:
 8007a36:	2000      	movs	r0, #0
 8007a38:	4770      	bx	lr

08007a3a <__swrite>:
 8007a3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a3e:	461f      	mov	r7, r3
 8007a40:	898b      	ldrh	r3, [r1, #12]
 8007a42:	05db      	lsls	r3, r3, #23
 8007a44:	4605      	mov	r5, r0
 8007a46:	460c      	mov	r4, r1
 8007a48:	4616      	mov	r6, r2
 8007a4a:	d505      	bpl.n	8007a58 <__swrite+0x1e>
 8007a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a50:	2302      	movs	r3, #2
 8007a52:	2200      	movs	r2, #0
 8007a54:	f001 f80a 	bl	8008a6c <_lseek_r>
 8007a58:	89a3      	ldrh	r3, [r4, #12]
 8007a5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a62:	81a3      	strh	r3, [r4, #12]
 8007a64:	4632      	mov	r2, r6
 8007a66:	463b      	mov	r3, r7
 8007a68:	4628      	mov	r0, r5
 8007a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a6e:	f001 b821 	b.w	8008ab4 <_write_r>

08007a72 <__sseek>:
 8007a72:	b510      	push	{r4, lr}
 8007a74:	460c      	mov	r4, r1
 8007a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a7a:	f000 fff7 	bl	8008a6c <_lseek_r>
 8007a7e:	1c43      	adds	r3, r0, #1
 8007a80:	89a3      	ldrh	r3, [r4, #12]
 8007a82:	bf15      	itete	ne
 8007a84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a8e:	81a3      	strheq	r3, [r4, #12]
 8007a90:	bf18      	it	ne
 8007a92:	81a3      	strhne	r3, [r4, #12]
 8007a94:	bd10      	pop	{r4, pc}

08007a96 <__sclose>:
 8007a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9a:	f000 bfd7 	b.w	8008a4c <_close_r>
	...

08007aa0 <std>:
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	b510      	push	{r4, lr}
 8007aa4:	4604      	mov	r4, r0
 8007aa6:	e9c0 3300 	strd	r3, r3, [r0]
 8007aaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007aae:	6083      	str	r3, [r0, #8]
 8007ab0:	8181      	strh	r1, [r0, #12]
 8007ab2:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ab4:	81c2      	strh	r2, [r0, #14]
 8007ab6:	6183      	str	r3, [r0, #24]
 8007ab8:	4619      	mov	r1, r3
 8007aba:	2208      	movs	r2, #8
 8007abc:	305c      	adds	r0, #92	@ 0x5c
 8007abe:	f000 ffb9 	bl	8008a34 <memset>
 8007ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8007af8 <std+0x58>)
 8007ac4:	6263      	str	r3, [r4, #36]	@ 0x24
 8007ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8007afc <std+0x5c>)
 8007ac8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007aca:	4b0d      	ldr	r3, [pc, #52]	@ (8007b00 <std+0x60>)
 8007acc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007ace:	4b0d      	ldr	r3, [pc, #52]	@ (8007b04 <std+0x64>)
 8007ad0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8007b08 <std+0x68>)
 8007ad4:	6224      	str	r4, [r4, #32]
 8007ad6:	429c      	cmp	r4, r3
 8007ad8:	d006      	beq.n	8007ae8 <std+0x48>
 8007ada:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007ade:	4294      	cmp	r4, r2
 8007ae0:	d002      	beq.n	8007ae8 <std+0x48>
 8007ae2:	33d0      	adds	r3, #208	@ 0xd0
 8007ae4:	429c      	cmp	r4, r3
 8007ae6:	d105      	bne.n	8007af4 <std+0x54>
 8007ae8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007aec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007af0:	f001 b81c 	b.w	8008b2c <__retarget_lock_init_recursive>
 8007af4:	bd10      	pop	{r4, pc}
 8007af6:	bf00      	nop
 8007af8:	08007a15 	.word	0x08007a15
 8007afc:	08007a3b 	.word	0x08007a3b
 8007b00:	08007a73 	.word	0x08007a73
 8007b04:	08007a97 	.word	0x08007a97
 8007b08:	2000064c 	.word	0x2000064c

08007b0c <stdio_exit_handler>:
 8007b0c:	4a02      	ldr	r2, [pc, #8]	@ (8007b18 <stdio_exit_handler+0xc>)
 8007b0e:	4903      	ldr	r1, [pc, #12]	@ (8007b1c <stdio_exit_handler+0x10>)
 8007b10:	4803      	ldr	r0, [pc, #12]	@ (8007b20 <stdio_exit_handler+0x14>)
 8007b12:	f000 beef 	b.w	80088f4 <_fwalk_sglue>
 8007b16:	bf00      	nop
 8007b18:	20000024 	.word	0x20000024
 8007b1c:	0800ad69 	.word	0x0800ad69
 8007b20:	200001a0 	.word	0x200001a0

08007b24 <cleanup_stdio>:
 8007b24:	6841      	ldr	r1, [r0, #4]
 8007b26:	4b0c      	ldr	r3, [pc, #48]	@ (8007b58 <cleanup_stdio+0x34>)
 8007b28:	4299      	cmp	r1, r3
 8007b2a:	b510      	push	{r4, lr}
 8007b2c:	4604      	mov	r4, r0
 8007b2e:	d001      	beq.n	8007b34 <cleanup_stdio+0x10>
 8007b30:	f003 f91a 	bl	800ad68 <_fflush_r>
 8007b34:	68a1      	ldr	r1, [r4, #8]
 8007b36:	4b09      	ldr	r3, [pc, #36]	@ (8007b5c <cleanup_stdio+0x38>)
 8007b38:	4299      	cmp	r1, r3
 8007b3a:	d002      	beq.n	8007b42 <cleanup_stdio+0x1e>
 8007b3c:	4620      	mov	r0, r4
 8007b3e:	f003 f913 	bl	800ad68 <_fflush_r>
 8007b42:	68e1      	ldr	r1, [r4, #12]
 8007b44:	4b06      	ldr	r3, [pc, #24]	@ (8007b60 <cleanup_stdio+0x3c>)
 8007b46:	4299      	cmp	r1, r3
 8007b48:	d004      	beq.n	8007b54 <cleanup_stdio+0x30>
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b50:	f003 b90a 	b.w	800ad68 <_fflush_r>
 8007b54:	bd10      	pop	{r4, pc}
 8007b56:	bf00      	nop
 8007b58:	2000064c 	.word	0x2000064c
 8007b5c:	200006b4 	.word	0x200006b4
 8007b60:	2000071c 	.word	0x2000071c

08007b64 <global_stdio_init.part.0>:
 8007b64:	b510      	push	{r4, lr}
 8007b66:	4b0b      	ldr	r3, [pc, #44]	@ (8007b94 <global_stdio_init.part.0+0x30>)
 8007b68:	4c0b      	ldr	r4, [pc, #44]	@ (8007b98 <global_stdio_init.part.0+0x34>)
 8007b6a:	4a0c      	ldr	r2, [pc, #48]	@ (8007b9c <global_stdio_init.part.0+0x38>)
 8007b6c:	601a      	str	r2, [r3, #0]
 8007b6e:	4620      	mov	r0, r4
 8007b70:	2200      	movs	r2, #0
 8007b72:	2104      	movs	r1, #4
 8007b74:	f7ff ff94 	bl	8007aa0 <std>
 8007b78:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	2109      	movs	r1, #9
 8007b80:	f7ff ff8e 	bl	8007aa0 <std>
 8007b84:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007b88:	2202      	movs	r2, #2
 8007b8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b8e:	2112      	movs	r1, #18
 8007b90:	f7ff bf86 	b.w	8007aa0 <std>
 8007b94:	20000784 	.word	0x20000784
 8007b98:	2000064c 	.word	0x2000064c
 8007b9c:	08007b0d 	.word	0x08007b0d

08007ba0 <__sfp_lock_acquire>:
 8007ba0:	4801      	ldr	r0, [pc, #4]	@ (8007ba8 <__sfp_lock_acquire+0x8>)
 8007ba2:	f000 bfc4 	b.w	8008b2e <__retarget_lock_acquire_recursive>
 8007ba6:	bf00      	nop
 8007ba8:	2000078d 	.word	0x2000078d

08007bac <__sfp_lock_release>:
 8007bac:	4801      	ldr	r0, [pc, #4]	@ (8007bb4 <__sfp_lock_release+0x8>)
 8007bae:	f000 bfbf 	b.w	8008b30 <__retarget_lock_release_recursive>
 8007bb2:	bf00      	nop
 8007bb4:	2000078d 	.word	0x2000078d

08007bb8 <__sinit>:
 8007bb8:	b510      	push	{r4, lr}
 8007bba:	4604      	mov	r4, r0
 8007bbc:	f7ff fff0 	bl	8007ba0 <__sfp_lock_acquire>
 8007bc0:	6a23      	ldr	r3, [r4, #32]
 8007bc2:	b11b      	cbz	r3, 8007bcc <__sinit+0x14>
 8007bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bc8:	f7ff bff0 	b.w	8007bac <__sfp_lock_release>
 8007bcc:	4b04      	ldr	r3, [pc, #16]	@ (8007be0 <__sinit+0x28>)
 8007bce:	6223      	str	r3, [r4, #32]
 8007bd0:	4b04      	ldr	r3, [pc, #16]	@ (8007be4 <__sinit+0x2c>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d1f5      	bne.n	8007bc4 <__sinit+0xc>
 8007bd8:	f7ff ffc4 	bl	8007b64 <global_stdio_init.part.0>
 8007bdc:	e7f2      	b.n	8007bc4 <__sinit+0xc>
 8007bde:	bf00      	nop
 8007be0:	08007b25 	.word	0x08007b25
 8007be4:	20000784 	.word	0x20000784

08007be8 <sulp>:
 8007be8:	b570      	push	{r4, r5, r6, lr}
 8007bea:	4604      	mov	r4, r0
 8007bec:	460d      	mov	r5, r1
 8007bee:	ec45 4b10 	vmov	d0, r4, r5
 8007bf2:	4616      	mov	r6, r2
 8007bf4:	f003 fc60 	bl	800b4b8 <__ulp>
 8007bf8:	ec51 0b10 	vmov	r0, r1, d0
 8007bfc:	b17e      	cbz	r6, 8007c1e <sulp+0x36>
 8007bfe:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007c02:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	dd09      	ble.n	8007c1e <sulp+0x36>
 8007c0a:	051b      	lsls	r3, r3, #20
 8007c0c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007c10:	2400      	movs	r4, #0
 8007c12:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007c16:	4622      	mov	r2, r4
 8007c18:	462b      	mov	r3, r5
 8007c1a:	f7f8 fd15 	bl	8000648 <__aeabi_dmul>
 8007c1e:	ec41 0b10 	vmov	d0, r0, r1
 8007c22:	bd70      	pop	{r4, r5, r6, pc}
 8007c24:	0000      	movs	r0, r0
	...

08007c28 <_strtod_l>:
 8007c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c2c:	b09f      	sub	sp, #124	@ 0x7c
 8007c2e:	460c      	mov	r4, r1
 8007c30:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007c32:	2200      	movs	r2, #0
 8007c34:	921a      	str	r2, [sp, #104]	@ 0x68
 8007c36:	9005      	str	r0, [sp, #20]
 8007c38:	f04f 0a00 	mov.w	sl, #0
 8007c3c:	f04f 0b00 	mov.w	fp, #0
 8007c40:	460a      	mov	r2, r1
 8007c42:	9219      	str	r2, [sp, #100]	@ 0x64
 8007c44:	7811      	ldrb	r1, [r2, #0]
 8007c46:	292b      	cmp	r1, #43	@ 0x2b
 8007c48:	d04a      	beq.n	8007ce0 <_strtod_l+0xb8>
 8007c4a:	d838      	bhi.n	8007cbe <_strtod_l+0x96>
 8007c4c:	290d      	cmp	r1, #13
 8007c4e:	d832      	bhi.n	8007cb6 <_strtod_l+0x8e>
 8007c50:	2908      	cmp	r1, #8
 8007c52:	d832      	bhi.n	8007cba <_strtod_l+0x92>
 8007c54:	2900      	cmp	r1, #0
 8007c56:	d03b      	beq.n	8007cd0 <_strtod_l+0xa8>
 8007c58:	2200      	movs	r2, #0
 8007c5a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007c5c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007c5e:	782a      	ldrb	r2, [r5, #0]
 8007c60:	2a30      	cmp	r2, #48	@ 0x30
 8007c62:	f040 80b3 	bne.w	8007dcc <_strtod_l+0x1a4>
 8007c66:	786a      	ldrb	r2, [r5, #1]
 8007c68:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007c6c:	2a58      	cmp	r2, #88	@ 0x58
 8007c6e:	d16e      	bne.n	8007d4e <_strtod_l+0x126>
 8007c70:	9302      	str	r3, [sp, #8]
 8007c72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c74:	9301      	str	r3, [sp, #4]
 8007c76:	ab1a      	add	r3, sp, #104	@ 0x68
 8007c78:	9300      	str	r3, [sp, #0]
 8007c7a:	4a8e      	ldr	r2, [pc, #568]	@ (8007eb4 <_strtod_l+0x28c>)
 8007c7c:	9805      	ldr	r0, [sp, #20]
 8007c7e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007c80:	a919      	add	r1, sp, #100	@ 0x64
 8007c82:	f001 fe73 	bl	800996c <__gethex>
 8007c86:	f010 060f 	ands.w	r6, r0, #15
 8007c8a:	4604      	mov	r4, r0
 8007c8c:	d005      	beq.n	8007c9a <_strtod_l+0x72>
 8007c8e:	2e06      	cmp	r6, #6
 8007c90:	d128      	bne.n	8007ce4 <_strtod_l+0xbc>
 8007c92:	3501      	adds	r5, #1
 8007c94:	2300      	movs	r3, #0
 8007c96:	9519      	str	r5, [sp, #100]	@ 0x64
 8007c98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	f040 858e 	bne.w	80087be <_strtod_l+0xb96>
 8007ca2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ca4:	b1cb      	cbz	r3, 8007cda <_strtod_l+0xb2>
 8007ca6:	4652      	mov	r2, sl
 8007ca8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007cac:	ec43 2b10 	vmov	d0, r2, r3
 8007cb0:	b01f      	add	sp, #124	@ 0x7c
 8007cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb6:	2920      	cmp	r1, #32
 8007cb8:	d1ce      	bne.n	8007c58 <_strtod_l+0x30>
 8007cba:	3201      	adds	r2, #1
 8007cbc:	e7c1      	b.n	8007c42 <_strtod_l+0x1a>
 8007cbe:	292d      	cmp	r1, #45	@ 0x2d
 8007cc0:	d1ca      	bne.n	8007c58 <_strtod_l+0x30>
 8007cc2:	2101      	movs	r1, #1
 8007cc4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007cc6:	1c51      	adds	r1, r2, #1
 8007cc8:	9119      	str	r1, [sp, #100]	@ 0x64
 8007cca:	7852      	ldrb	r2, [r2, #1]
 8007ccc:	2a00      	cmp	r2, #0
 8007cce:	d1c5      	bne.n	8007c5c <_strtod_l+0x34>
 8007cd0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007cd2:	9419      	str	r4, [sp, #100]	@ 0x64
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	f040 8570 	bne.w	80087ba <_strtod_l+0xb92>
 8007cda:	4652      	mov	r2, sl
 8007cdc:	465b      	mov	r3, fp
 8007cde:	e7e5      	b.n	8007cac <_strtod_l+0x84>
 8007ce0:	2100      	movs	r1, #0
 8007ce2:	e7ef      	b.n	8007cc4 <_strtod_l+0x9c>
 8007ce4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007ce6:	b13a      	cbz	r2, 8007cf8 <_strtod_l+0xd0>
 8007ce8:	2135      	movs	r1, #53	@ 0x35
 8007cea:	a81c      	add	r0, sp, #112	@ 0x70
 8007cec:	f003 fcde 	bl	800b6ac <__copybits>
 8007cf0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cf2:	9805      	ldr	r0, [sp, #20]
 8007cf4:	f003 f8ac 	bl	800ae50 <_Bfree>
 8007cf8:	3e01      	subs	r6, #1
 8007cfa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007cfc:	2e04      	cmp	r6, #4
 8007cfe:	d806      	bhi.n	8007d0e <_strtod_l+0xe6>
 8007d00:	e8df f006 	tbb	[pc, r6]
 8007d04:	201d0314 	.word	0x201d0314
 8007d08:	14          	.byte	0x14
 8007d09:	00          	.byte	0x00
 8007d0a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007d0e:	05e1      	lsls	r1, r4, #23
 8007d10:	bf48      	it	mi
 8007d12:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007d16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d1a:	0d1b      	lsrs	r3, r3, #20
 8007d1c:	051b      	lsls	r3, r3, #20
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d1bb      	bne.n	8007c9a <_strtod_l+0x72>
 8007d22:	f000 fed9 	bl	8008ad8 <__errno>
 8007d26:	2322      	movs	r3, #34	@ 0x22
 8007d28:	6003      	str	r3, [r0, #0]
 8007d2a:	e7b6      	b.n	8007c9a <_strtod_l+0x72>
 8007d2c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007d30:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007d34:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007d38:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007d3c:	e7e7      	b.n	8007d0e <_strtod_l+0xe6>
 8007d3e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007ebc <_strtod_l+0x294>
 8007d42:	e7e4      	b.n	8007d0e <_strtod_l+0xe6>
 8007d44:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007d48:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007d4c:	e7df      	b.n	8007d0e <_strtod_l+0xe6>
 8007d4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d50:	1c5a      	adds	r2, r3, #1
 8007d52:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d54:	785b      	ldrb	r3, [r3, #1]
 8007d56:	2b30      	cmp	r3, #48	@ 0x30
 8007d58:	d0f9      	beq.n	8007d4e <_strtod_l+0x126>
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d09d      	beq.n	8007c9a <_strtod_l+0x72>
 8007d5e:	2301      	movs	r3, #1
 8007d60:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d64:	930c      	str	r3, [sp, #48]	@ 0x30
 8007d66:	2300      	movs	r3, #0
 8007d68:	9308      	str	r3, [sp, #32]
 8007d6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d6c:	461f      	mov	r7, r3
 8007d6e:	220a      	movs	r2, #10
 8007d70:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007d72:	7805      	ldrb	r5, [r0, #0]
 8007d74:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007d78:	b2d9      	uxtb	r1, r3
 8007d7a:	2909      	cmp	r1, #9
 8007d7c:	d928      	bls.n	8007dd0 <_strtod_l+0x1a8>
 8007d7e:	494e      	ldr	r1, [pc, #312]	@ (8007eb8 <_strtod_l+0x290>)
 8007d80:	2201      	movs	r2, #1
 8007d82:	f000 fe45 	bl	8008a10 <strncmp>
 8007d86:	2800      	cmp	r0, #0
 8007d88:	d032      	beq.n	8007df0 <_strtod_l+0x1c8>
 8007d8a:	2000      	movs	r0, #0
 8007d8c:	462a      	mov	r2, r5
 8007d8e:	4681      	mov	r9, r0
 8007d90:	463d      	mov	r5, r7
 8007d92:	4603      	mov	r3, r0
 8007d94:	2a65      	cmp	r2, #101	@ 0x65
 8007d96:	d001      	beq.n	8007d9c <_strtod_l+0x174>
 8007d98:	2a45      	cmp	r2, #69	@ 0x45
 8007d9a:	d114      	bne.n	8007dc6 <_strtod_l+0x19e>
 8007d9c:	b91d      	cbnz	r5, 8007da6 <_strtod_l+0x17e>
 8007d9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007da0:	4302      	orrs	r2, r0
 8007da2:	d095      	beq.n	8007cd0 <_strtod_l+0xa8>
 8007da4:	2500      	movs	r5, #0
 8007da6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007da8:	1c62      	adds	r2, r4, #1
 8007daa:	9219      	str	r2, [sp, #100]	@ 0x64
 8007dac:	7862      	ldrb	r2, [r4, #1]
 8007dae:	2a2b      	cmp	r2, #43	@ 0x2b
 8007db0:	d077      	beq.n	8007ea2 <_strtod_l+0x27a>
 8007db2:	2a2d      	cmp	r2, #45	@ 0x2d
 8007db4:	d07b      	beq.n	8007eae <_strtod_l+0x286>
 8007db6:	f04f 0c00 	mov.w	ip, #0
 8007dba:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007dbe:	2909      	cmp	r1, #9
 8007dc0:	f240 8082 	bls.w	8007ec8 <_strtod_l+0x2a0>
 8007dc4:	9419      	str	r4, [sp, #100]	@ 0x64
 8007dc6:	f04f 0800 	mov.w	r8, #0
 8007dca:	e0a2      	b.n	8007f12 <_strtod_l+0x2ea>
 8007dcc:	2300      	movs	r3, #0
 8007dce:	e7c7      	b.n	8007d60 <_strtod_l+0x138>
 8007dd0:	2f08      	cmp	r7, #8
 8007dd2:	bfd5      	itete	le
 8007dd4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007dd6:	9908      	ldrgt	r1, [sp, #32]
 8007dd8:	fb02 3301 	mlale	r3, r2, r1, r3
 8007ddc:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007de0:	f100 0001 	add.w	r0, r0, #1
 8007de4:	bfd4      	ite	le
 8007de6:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007de8:	9308      	strgt	r3, [sp, #32]
 8007dea:	3701      	adds	r7, #1
 8007dec:	9019      	str	r0, [sp, #100]	@ 0x64
 8007dee:	e7bf      	b.n	8007d70 <_strtod_l+0x148>
 8007df0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007df2:	1c5a      	adds	r2, r3, #1
 8007df4:	9219      	str	r2, [sp, #100]	@ 0x64
 8007df6:	785a      	ldrb	r2, [r3, #1]
 8007df8:	b37f      	cbz	r7, 8007e5a <_strtod_l+0x232>
 8007dfa:	4681      	mov	r9, r0
 8007dfc:	463d      	mov	r5, r7
 8007dfe:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007e02:	2b09      	cmp	r3, #9
 8007e04:	d912      	bls.n	8007e2c <_strtod_l+0x204>
 8007e06:	2301      	movs	r3, #1
 8007e08:	e7c4      	b.n	8007d94 <_strtod_l+0x16c>
 8007e0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e0c:	1c5a      	adds	r2, r3, #1
 8007e0e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e10:	785a      	ldrb	r2, [r3, #1]
 8007e12:	3001      	adds	r0, #1
 8007e14:	2a30      	cmp	r2, #48	@ 0x30
 8007e16:	d0f8      	beq.n	8007e0a <_strtod_l+0x1e2>
 8007e18:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007e1c:	2b08      	cmp	r3, #8
 8007e1e:	f200 84d3 	bhi.w	80087c8 <_strtod_l+0xba0>
 8007e22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e24:	930c      	str	r3, [sp, #48]	@ 0x30
 8007e26:	4681      	mov	r9, r0
 8007e28:	2000      	movs	r0, #0
 8007e2a:	4605      	mov	r5, r0
 8007e2c:	3a30      	subs	r2, #48	@ 0x30
 8007e2e:	f100 0301 	add.w	r3, r0, #1
 8007e32:	d02a      	beq.n	8007e8a <_strtod_l+0x262>
 8007e34:	4499      	add	r9, r3
 8007e36:	eb00 0c05 	add.w	ip, r0, r5
 8007e3a:	462b      	mov	r3, r5
 8007e3c:	210a      	movs	r1, #10
 8007e3e:	4563      	cmp	r3, ip
 8007e40:	d10d      	bne.n	8007e5e <_strtod_l+0x236>
 8007e42:	1c69      	adds	r1, r5, #1
 8007e44:	4401      	add	r1, r0
 8007e46:	4428      	add	r0, r5
 8007e48:	2808      	cmp	r0, #8
 8007e4a:	dc16      	bgt.n	8007e7a <_strtod_l+0x252>
 8007e4c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007e4e:	230a      	movs	r3, #10
 8007e50:	fb03 2300 	mla	r3, r3, r0, r2
 8007e54:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e56:	2300      	movs	r3, #0
 8007e58:	e018      	b.n	8007e8c <_strtod_l+0x264>
 8007e5a:	4638      	mov	r0, r7
 8007e5c:	e7da      	b.n	8007e14 <_strtod_l+0x1ec>
 8007e5e:	2b08      	cmp	r3, #8
 8007e60:	f103 0301 	add.w	r3, r3, #1
 8007e64:	dc03      	bgt.n	8007e6e <_strtod_l+0x246>
 8007e66:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007e68:	434e      	muls	r6, r1
 8007e6a:	960a      	str	r6, [sp, #40]	@ 0x28
 8007e6c:	e7e7      	b.n	8007e3e <_strtod_l+0x216>
 8007e6e:	2b10      	cmp	r3, #16
 8007e70:	bfde      	ittt	le
 8007e72:	9e08      	ldrle	r6, [sp, #32]
 8007e74:	434e      	mulle	r6, r1
 8007e76:	9608      	strle	r6, [sp, #32]
 8007e78:	e7e1      	b.n	8007e3e <_strtod_l+0x216>
 8007e7a:	280f      	cmp	r0, #15
 8007e7c:	dceb      	bgt.n	8007e56 <_strtod_l+0x22e>
 8007e7e:	9808      	ldr	r0, [sp, #32]
 8007e80:	230a      	movs	r3, #10
 8007e82:	fb03 2300 	mla	r3, r3, r0, r2
 8007e86:	9308      	str	r3, [sp, #32]
 8007e88:	e7e5      	b.n	8007e56 <_strtod_l+0x22e>
 8007e8a:	4629      	mov	r1, r5
 8007e8c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e8e:	1c50      	adds	r0, r2, #1
 8007e90:	9019      	str	r0, [sp, #100]	@ 0x64
 8007e92:	7852      	ldrb	r2, [r2, #1]
 8007e94:	4618      	mov	r0, r3
 8007e96:	460d      	mov	r5, r1
 8007e98:	e7b1      	b.n	8007dfe <_strtod_l+0x1d6>
 8007e9a:	f04f 0900 	mov.w	r9, #0
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e77d      	b.n	8007d9e <_strtod_l+0x176>
 8007ea2:	f04f 0c00 	mov.w	ip, #0
 8007ea6:	1ca2      	adds	r2, r4, #2
 8007ea8:	9219      	str	r2, [sp, #100]	@ 0x64
 8007eaa:	78a2      	ldrb	r2, [r4, #2]
 8007eac:	e785      	b.n	8007dba <_strtod_l+0x192>
 8007eae:	f04f 0c01 	mov.w	ip, #1
 8007eb2:	e7f8      	b.n	8007ea6 <_strtod_l+0x27e>
 8007eb4:	0800c004 	.word	0x0800c004
 8007eb8:	0800bfeb 	.word	0x0800bfeb
 8007ebc:	7ff00000 	.word	0x7ff00000
 8007ec0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007ec2:	1c51      	adds	r1, r2, #1
 8007ec4:	9119      	str	r1, [sp, #100]	@ 0x64
 8007ec6:	7852      	ldrb	r2, [r2, #1]
 8007ec8:	2a30      	cmp	r2, #48	@ 0x30
 8007eca:	d0f9      	beq.n	8007ec0 <_strtod_l+0x298>
 8007ecc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007ed0:	2908      	cmp	r1, #8
 8007ed2:	f63f af78 	bhi.w	8007dc6 <_strtod_l+0x19e>
 8007ed6:	3a30      	subs	r2, #48	@ 0x30
 8007ed8:	920e      	str	r2, [sp, #56]	@ 0x38
 8007eda:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007edc:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007ede:	f04f 080a 	mov.w	r8, #10
 8007ee2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007ee4:	1c56      	adds	r6, r2, #1
 8007ee6:	9619      	str	r6, [sp, #100]	@ 0x64
 8007ee8:	7852      	ldrb	r2, [r2, #1]
 8007eea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007eee:	f1be 0f09 	cmp.w	lr, #9
 8007ef2:	d939      	bls.n	8007f68 <_strtod_l+0x340>
 8007ef4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007ef6:	1a76      	subs	r6, r6, r1
 8007ef8:	2e08      	cmp	r6, #8
 8007efa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007efe:	dc03      	bgt.n	8007f08 <_strtod_l+0x2e0>
 8007f00:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007f02:	4588      	cmp	r8, r1
 8007f04:	bfa8      	it	ge
 8007f06:	4688      	movge	r8, r1
 8007f08:	f1bc 0f00 	cmp.w	ip, #0
 8007f0c:	d001      	beq.n	8007f12 <_strtod_l+0x2ea>
 8007f0e:	f1c8 0800 	rsb	r8, r8, #0
 8007f12:	2d00      	cmp	r5, #0
 8007f14:	d14e      	bne.n	8007fb4 <_strtod_l+0x38c>
 8007f16:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f18:	4308      	orrs	r0, r1
 8007f1a:	f47f aebe 	bne.w	8007c9a <_strtod_l+0x72>
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	f47f aed6 	bne.w	8007cd0 <_strtod_l+0xa8>
 8007f24:	2a69      	cmp	r2, #105	@ 0x69
 8007f26:	d028      	beq.n	8007f7a <_strtod_l+0x352>
 8007f28:	dc25      	bgt.n	8007f76 <_strtod_l+0x34e>
 8007f2a:	2a49      	cmp	r2, #73	@ 0x49
 8007f2c:	d025      	beq.n	8007f7a <_strtod_l+0x352>
 8007f2e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007f30:	f47f aece 	bne.w	8007cd0 <_strtod_l+0xa8>
 8007f34:	499b      	ldr	r1, [pc, #620]	@ (80081a4 <_strtod_l+0x57c>)
 8007f36:	a819      	add	r0, sp, #100	@ 0x64
 8007f38:	f001 ff3a 	bl	8009db0 <__match>
 8007f3c:	2800      	cmp	r0, #0
 8007f3e:	f43f aec7 	beq.w	8007cd0 <_strtod_l+0xa8>
 8007f42:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f44:	781b      	ldrb	r3, [r3, #0]
 8007f46:	2b28      	cmp	r3, #40	@ 0x28
 8007f48:	d12e      	bne.n	8007fa8 <_strtod_l+0x380>
 8007f4a:	4997      	ldr	r1, [pc, #604]	@ (80081a8 <_strtod_l+0x580>)
 8007f4c:	aa1c      	add	r2, sp, #112	@ 0x70
 8007f4e:	a819      	add	r0, sp, #100	@ 0x64
 8007f50:	f001 ff42 	bl	8009dd8 <__hexnan>
 8007f54:	2805      	cmp	r0, #5
 8007f56:	d127      	bne.n	8007fa8 <_strtod_l+0x380>
 8007f58:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007f5a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007f5e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007f62:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007f66:	e698      	b.n	8007c9a <_strtod_l+0x72>
 8007f68:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007f6a:	fb08 2101 	mla	r1, r8, r1, r2
 8007f6e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007f72:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f74:	e7b5      	b.n	8007ee2 <_strtod_l+0x2ba>
 8007f76:	2a6e      	cmp	r2, #110	@ 0x6e
 8007f78:	e7da      	b.n	8007f30 <_strtod_l+0x308>
 8007f7a:	498c      	ldr	r1, [pc, #560]	@ (80081ac <_strtod_l+0x584>)
 8007f7c:	a819      	add	r0, sp, #100	@ 0x64
 8007f7e:	f001 ff17 	bl	8009db0 <__match>
 8007f82:	2800      	cmp	r0, #0
 8007f84:	f43f aea4 	beq.w	8007cd0 <_strtod_l+0xa8>
 8007f88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f8a:	4989      	ldr	r1, [pc, #548]	@ (80081b0 <_strtod_l+0x588>)
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	a819      	add	r0, sp, #100	@ 0x64
 8007f90:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f92:	f001 ff0d 	bl	8009db0 <__match>
 8007f96:	b910      	cbnz	r0, 8007f9e <_strtod_l+0x376>
 8007f98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f9a:	3301      	adds	r3, #1
 8007f9c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f9e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80081c0 <_strtod_l+0x598>
 8007fa2:	f04f 0a00 	mov.w	sl, #0
 8007fa6:	e678      	b.n	8007c9a <_strtod_l+0x72>
 8007fa8:	4882      	ldr	r0, [pc, #520]	@ (80081b4 <_strtod_l+0x58c>)
 8007faa:	f000 fdd1 	bl	8008b50 <nan>
 8007fae:	ec5b ab10 	vmov	sl, fp, d0
 8007fb2:	e672      	b.n	8007c9a <_strtod_l+0x72>
 8007fb4:	eba8 0309 	sub.w	r3, r8, r9
 8007fb8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007fba:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fbc:	2f00      	cmp	r7, #0
 8007fbe:	bf08      	it	eq
 8007fc0:	462f      	moveq	r7, r5
 8007fc2:	2d10      	cmp	r5, #16
 8007fc4:	462c      	mov	r4, r5
 8007fc6:	bfa8      	it	ge
 8007fc8:	2410      	movge	r4, #16
 8007fca:	f7f8 fac3 	bl	8000554 <__aeabi_ui2d>
 8007fce:	2d09      	cmp	r5, #9
 8007fd0:	4682      	mov	sl, r0
 8007fd2:	468b      	mov	fp, r1
 8007fd4:	dc13      	bgt.n	8007ffe <_strtod_l+0x3d6>
 8007fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	f43f ae5e 	beq.w	8007c9a <_strtod_l+0x72>
 8007fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe0:	dd78      	ble.n	80080d4 <_strtod_l+0x4ac>
 8007fe2:	2b16      	cmp	r3, #22
 8007fe4:	dc5f      	bgt.n	80080a6 <_strtod_l+0x47e>
 8007fe6:	4974      	ldr	r1, [pc, #464]	@ (80081b8 <_strtod_l+0x590>)
 8007fe8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007fec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ff0:	4652      	mov	r2, sl
 8007ff2:	465b      	mov	r3, fp
 8007ff4:	f7f8 fb28 	bl	8000648 <__aeabi_dmul>
 8007ff8:	4682      	mov	sl, r0
 8007ffa:	468b      	mov	fp, r1
 8007ffc:	e64d      	b.n	8007c9a <_strtod_l+0x72>
 8007ffe:	4b6e      	ldr	r3, [pc, #440]	@ (80081b8 <_strtod_l+0x590>)
 8008000:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008004:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008008:	f7f8 fb1e 	bl	8000648 <__aeabi_dmul>
 800800c:	4682      	mov	sl, r0
 800800e:	9808      	ldr	r0, [sp, #32]
 8008010:	468b      	mov	fp, r1
 8008012:	f7f8 fa9f 	bl	8000554 <__aeabi_ui2d>
 8008016:	4602      	mov	r2, r0
 8008018:	460b      	mov	r3, r1
 800801a:	4650      	mov	r0, sl
 800801c:	4659      	mov	r1, fp
 800801e:	f7f8 f95d 	bl	80002dc <__adddf3>
 8008022:	2d0f      	cmp	r5, #15
 8008024:	4682      	mov	sl, r0
 8008026:	468b      	mov	fp, r1
 8008028:	ddd5      	ble.n	8007fd6 <_strtod_l+0x3ae>
 800802a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800802c:	1b2c      	subs	r4, r5, r4
 800802e:	441c      	add	r4, r3
 8008030:	2c00      	cmp	r4, #0
 8008032:	f340 8096 	ble.w	8008162 <_strtod_l+0x53a>
 8008036:	f014 030f 	ands.w	r3, r4, #15
 800803a:	d00a      	beq.n	8008052 <_strtod_l+0x42a>
 800803c:	495e      	ldr	r1, [pc, #376]	@ (80081b8 <_strtod_l+0x590>)
 800803e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008042:	4652      	mov	r2, sl
 8008044:	465b      	mov	r3, fp
 8008046:	e9d1 0100 	ldrd	r0, r1, [r1]
 800804a:	f7f8 fafd 	bl	8000648 <__aeabi_dmul>
 800804e:	4682      	mov	sl, r0
 8008050:	468b      	mov	fp, r1
 8008052:	f034 040f 	bics.w	r4, r4, #15
 8008056:	d073      	beq.n	8008140 <_strtod_l+0x518>
 8008058:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800805c:	dd48      	ble.n	80080f0 <_strtod_l+0x4c8>
 800805e:	2400      	movs	r4, #0
 8008060:	46a0      	mov	r8, r4
 8008062:	940a      	str	r4, [sp, #40]	@ 0x28
 8008064:	46a1      	mov	r9, r4
 8008066:	9a05      	ldr	r2, [sp, #20]
 8008068:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80081c0 <_strtod_l+0x598>
 800806c:	2322      	movs	r3, #34	@ 0x22
 800806e:	6013      	str	r3, [r2, #0]
 8008070:	f04f 0a00 	mov.w	sl, #0
 8008074:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008076:	2b00      	cmp	r3, #0
 8008078:	f43f ae0f 	beq.w	8007c9a <_strtod_l+0x72>
 800807c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800807e:	9805      	ldr	r0, [sp, #20]
 8008080:	f002 fee6 	bl	800ae50 <_Bfree>
 8008084:	9805      	ldr	r0, [sp, #20]
 8008086:	4649      	mov	r1, r9
 8008088:	f002 fee2 	bl	800ae50 <_Bfree>
 800808c:	9805      	ldr	r0, [sp, #20]
 800808e:	4641      	mov	r1, r8
 8008090:	f002 fede 	bl	800ae50 <_Bfree>
 8008094:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008096:	9805      	ldr	r0, [sp, #20]
 8008098:	f002 feda 	bl	800ae50 <_Bfree>
 800809c:	9805      	ldr	r0, [sp, #20]
 800809e:	4621      	mov	r1, r4
 80080a0:	f002 fed6 	bl	800ae50 <_Bfree>
 80080a4:	e5f9      	b.n	8007c9a <_strtod_l+0x72>
 80080a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80080ac:	4293      	cmp	r3, r2
 80080ae:	dbbc      	blt.n	800802a <_strtod_l+0x402>
 80080b0:	4c41      	ldr	r4, [pc, #260]	@ (80081b8 <_strtod_l+0x590>)
 80080b2:	f1c5 050f 	rsb	r5, r5, #15
 80080b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80080ba:	4652      	mov	r2, sl
 80080bc:	465b      	mov	r3, fp
 80080be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080c2:	f7f8 fac1 	bl	8000648 <__aeabi_dmul>
 80080c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080c8:	1b5d      	subs	r5, r3, r5
 80080ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80080ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 80080d2:	e78f      	b.n	8007ff4 <_strtod_l+0x3cc>
 80080d4:	3316      	adds	r3, #22
 80080d6:	dba8      	blt.n	800802a <_strtod_l+0x402>
 80080d8:	4b37      	ldr	r3, [pc, #220]	@ (80081b8 <_strtod_l+0x590>)
 80080da:	eba9 0808 	sub.w	r8, r9, r8
 80080de:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80080e2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80080e6:	4650      	mov	r0, sl
 80080e8:	4659      	mov	r1, fp
 80080ea:	f7f8 fbd7 	bl	800089c <__aeabi_ddiv>
 80080ee:	e783      	b.n	8007ff8 <_strtod_l+0x3d0>
 80080f0:	4b32      	ldr	r3, [pc, #200]	@ (80081bc <_strtod_l+0x594>)
 80080f2:	9308      	str	r3, [sp, #32]
 80080f4:	2300      	movs	r3, #0
 80080f6:	1124      	asrs	r4, r4, #4
 80080f8:	4650      	mov	r0, sl
 80080fa:	4659      	mov	r1, fp
 80080fc:	461e      	mov	r6, r3
 80080fe:	2c01      	cmp	r4, #1
 8008100:	dc21      	bgt.n	8008146 <_strtod_l+0x51e>
 8008102:	b10b      	cbz	r3, 8008108 <_strtod_l+0x4e0>
 8008104:	4682      	mov	sl, r0
 8008106:	468b      	mov	fp, r1
 8008108:	492c      	ldr	r1, [pc, #176]	@ (80081bc <_strtod_l+0x594>)
 800810a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800810e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008112:	4652      	mov	r2, sl
 8008114:	465b      	mov	r3, fp
 8008116:	e9d1 0100 	ldrd	r0, r1, [r1]
 800811a:	f7f8 fa95 	bl	8000648 <__aeabi_dmul>
 800811e:	4b28      	ldr	r3, [pc, #160]	@ (80081c0 <_strtod_l+0x598>)
 8008120:	460a      	mov	r2, r1
 8008122:	400b      	ands	r3, r1
 8008124:	4927      	ldr	r1, [pc, #156]	@ (80081c4 <_strtod_l+0x59c>)
 8008126:	428b      	cmp	r3, r1
 8008128:	4682      	mov	sl, r0
 800812a:	d898      	bhi.n	800805e <_strtod_l+0x436>
 800812c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008130:	428b      	cmp	r3, r1
 8008132:	bf86      	itte	hi
 8008134:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80081c8 <_strtod_l+0x5a0>
 8008138:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800813c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008140:	2300      	movs	r3, #0
 8008142:	9308      	str	r3, [sp, #32]
 8008144:	e07a      	b.n	800823c <_strtod_l+0x614>
 8008146:	07e2      	lsls	r2, r4, #31
 8008148:	d505      	bpl.n	8008156 <_strtod_l+0x52e>
 800814a:	9b08      	ldr	r3, [sp, #32]
 800814c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008150:	f7f8 fa7a 	bl	8000648 <__aeabi_dmul>
 8008154:	2301      	movs	r3, #1
 8008156:	9a08      	ldr	r2, [sp, #32]
 8008158:	3208      	adds	r2, #8
 800815a:	3601      	adds	r6, #1
 800815c:	1064      	asrs	r4, r4, #1
 800815e:	9208      	str	r2, [sp, #32]
 8008160:	e7cd      	b.n	80080fe <_strtod_l+0x4d6>
 8008162:	d0ed      	beq.n	8008140 <_strtod_l+0x518>
 8008164:	4264      	negs	r4, r4
 8008166:	f014 020f 	ands.w	r2, r4, #15
 800816a:	d00a      	beq.n	8008182 <_strtod_l+0x55a>
 800816c:	4b12      	ldr	r3, [pc, #72]	@ (80081b8 <_strtod_l+0x590>)
 800816e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008172:	4650      	mov	r0, sl
 8008174:	4659      	mov	r1, fp
 8008176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800817a:	f7f8 fb8f 	bl	800089c <__aeabi_ddiv>
 800817e:	4682      	mov	sl, r0
 8008180:	468b      	mov	fp, r1
 8008182:	1124      	asrs	r4, r4, #4
 8008184:	d0dc      	beq.n	8008140 <_strtod_l+0x518>
 8008186:	2c1f      	cmp	r4, #31
 8008188:	dd20      	ble.n	80081cc <_strtod_l+0x5a4>
 800818a:	2400      	movs	r4, #0
 800818c:	46a0      	mov	r8, r4
 800818e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008190:	46a1      	mov	r9, r4
 8008192:	9a05      	ldr	r2, [sp, #20]
 8008194:	2322      	movs	r3, #34	@ 0x22
 8008196:	f04f 0a00 	mov.w	sl, #0
 800819a:	f04f 0b00 	mov.w	fp, #0
 800819e:	6013      	str	r3, [r2, #0]
 80081a0:	e768      	b.n	8008074 <_strtod_l+0x44c>
 80081a2:	bf00      	nop
 80081a4:	0800bfc1 	.word	0x0800bfc1
 80081a8:	0800bff0 	.word	0x0800bff0
 80081ac:	0800bfb9 	.word	0x0800bfb9
 80081b0:	0800c14c 	.word	0x0800c14c
 80081b4:	0800c3f3 	.word	0x0800c3f3
 80081b8:	0800c2f0 	.word	0x0800c2f0
 80081bc:	0800c2c8 	.word	0x0800c2c8
 80081c0:	7ff00000 	.word	0x7ff00000
 80081c4:	7ca00000 	.word	0x7ca00000
 80081c8:	7fefffff 	.word	0x7fefffff
 80081cc:	f014 0310 	ands.w	r3, r4, #16
 80081d0:	bf18      	it	ne
 80081d2:	236a      	movne	r3, #106	@ 0x6a
 80081d4:	4ea9      	ldr	r6, [pc, #676]	@ (800847c <_strtod_l+0x854>)
 80081d6:	9308      	str	r3, [sp, #32]
 80081d8:	4650      	mov	r0, sl
 80081da:	4659      	mov	r1, fp
 80081dc:	2300      	movs	r3, #0
 80081de:	07e2      	lsls	r2, r4, #31
 80081e0:	d504      	bpl.n	80081ec <_strtod_l+0x5c4>
 80081e2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80081e6:	f7f8 fa2f 	bl	8000648 <__aeabi_dmul>
 80081ea:	2301      	movs	r3, #1
 80081ec:	1064      	asrs	r4, r4, #1
 80081ee:	f106 0608 	add.w	r6, r6, #8
 80081f2:	d1f4      	bne.n	80081de <_strtod_l+0x5b6>
 80081f4:	b10b      	cbz	r3, 80081fa <_strtod_l+0x5d2>
 80081f6:	4682      	mov	sl, r0
 80081f8:	468b      	mov	fp, r1
 80081fa:	9b08      	ldr	r3, [sp, #32]
 80081fc:	b1b3      	cbz	r3, 800822c <_strtod_l+0x604>
 80081fe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008202:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008206:	2b00      	cmp	r3, #0
 8008208:	4659      	mov	r1, fp
 800820a:	dd0f      	ble.n	800822c <_strtod_l+0x604>
 800820c:	2b1f      	cmp	r3, #31
 800820e:	dd55      	ble.n	80082bc <_strtod_l+0x694>
 8008210:	2b34      	cmp	r3, #52	@ 0x34
 8008212:	bfde      	ittt	le
 8008214:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8008218:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800821c:	4093      	lslle	r3, r2
 800821e:	f04f 0a00 	mov.w	sl, #0
 8008222:	bfcc      	ite	gt
 8008224:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008228:	ea03 0b01 	andle.w	fp, r3, r1
 800822c:	2200      	movs	r2, #0
 800822e:	2300      	movs	r3, #0
 8008230:	4650      	mov	r0, sl
 8008232:	4659      	mov	r1, fp
 8008234:	f7f8 fc70 	bl	8000b18 <__aeabi_dcmpeq>
 8008238:	2800      	cmp	r0, #0
 800823a:	d1a6      	bne.n	800818a <_strtod_l+0x562>
 800823c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008242:	9805      	ldr	r0, [sp, #20]
 8008244:	462b      	mov	r3, r5
 8008246:	463a      	mov	r2, r7
 8008248:	f002 fe6a 	bl	800af20 <__s2b>
 800824c:	900a      	str	r0, [sp, #40]	@ 0x28
 800824e:	2800      	cmp	r0, #0
 8008250:	f43f af05 	beq.w	800805e <_strtod_l+0x436>
 8008254:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008256:	2a00      	cmp	r2, #0
 8008258:	eba9 0308 	sub.w	r3, r9, r8
 800825c:	bfa8      	it	ge
 800825e:	2300      	movge	r3, #0
 8008260:	9312      	str	r3, [sp, #72]	@ 0x48
 8008262:	2400      	movs	r4, #0
 8008264:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008268:	9316      	str	r3, [sp, #88]	@ 0x58
 800826a:	46a0      	mov	r8, r4
 800826c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800826e:	9805      	ldr	r0, [sp, #20]
 8008270:	6859      	ldr	r1, [r3, #4]
 8008272:	f002 fdad 	bl	800add0 <_Balloc>
 8008276:	4681      	mov	r9, r0
 8008278:	2800      	cmp	r0, #0
 800827a:	f43f aef4 	beq.w	8008066 <_strtod_l+0x43e>
 800827e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008280:	691a      	ldr	r2, [r3, #16]
 8008282:	3202      	adds	r2, #2
 8008284:	f103 010c 	add.w	r1, r3, #12
 8008288:	0092      	lsls	r2, r2, #2
 800828a:	300c      	adds	r0, #12
 800828c:	f000 fc51 	bl	8008b32 <memcpy>
 8008290:	ec4b ab10 	vmov	d0, sl, fp
 8008294:	9805      	ldr	r0, [sp, #20]
 8008296:	aa1c      	add	r2, sp, #112	@ 0x70
 8008298:	a91b      	add	r1, sp, #108	@ 0x6c
 800829a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800829e:	f003 f97b 	bl	800b598 <__d2b>
 80082a2:	901a      	str	r0, [sp, #104]	@ 0x68
 80082a4:	2800      	cmp	r0, #0
 80082a6:	f43f aede 	beq.w	8008066 <_strtod_l+0x43e>
 80082aa:	9805      	ldr	r0, [sp, #20]
 80082ac:	2101      	movs	r1, #1
 80082ae:	f002 fecd 	bl	800b04c <__i2b>
 80082b2:	4680      	mov	r8, r0
 80082b4:	b948      	cbnz	r0, 80082ca <_strtod_l+0x6a2>
 80082b6:	f04f 0800 	mov.w	r8, #0
 80082ba:	e6d4      	b.n	8008066 <_strtod_l+0x43e>
 80082bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80082c0:	fa02 f303 	lsl.w	r3, r2, r3
 80082c4:	ea03 0a0a 	and.w	sl, r3, sl
 80082c8:	e7b0      	b.n	800822c <_strtod_l+0x604>
 80082ca:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80082cc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80082ce:	2d00      	cmp	r5, #0
 80082d0:	bfab      	itete	ge
 80082d2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80082d4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80082d6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80082d8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80082da:	bfac      	ite	ge
 80082dc:	18ef      	addge	r7, r5, r3
 80082de:	1b5e      	sublt	r6, r3, r5
 80082e0:	9b08      	ldr	r3, [sp, #32]
 80082e2:	1aed      	subs	r5, r5, r3
 80082e4:	4415      	add	r5, r2
 80082e6:	4b66      	ldr	r3, [pc, #408]	@ (8008480 <_strtod_l+0x858>)
 80082e8:	3d01      	subs	r5, #1
 80082ea:	429d      	cmp	r5, r3
 80082ec:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80082f0:	da50      	bge.n	8008394 <_strtod_l+0x76c>
 80082f2:	1b5b      	subs	r3, r3, r5
 80082f4:	2b1f      	cmp	r3, #31
 80082f6:	eba2 0203 	sub.w	r2, r2, r3
 80082fa:	f04f 0101 	mov.w	r1, #1
 80082fe:	dc3d      	bgt.n	800837c <_strtod_l+0x754>
 8008300:	fa01 f303 	lsl.w	r3, r1, r3
 8008304:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008306:	2300      	movs	r3, #0
 8008308:	9310      	str	r3, [sp, #64]	@ 0x40
 800830a:	18bd      	adds	r5, r7, r2
 800830c:	9b08      	ldr	r3, [sp, #32]
 800830e:	42af      	cmp	r7, r5
 8008310:	4416      	add	r6, r2
 8008312:	441e      	add	r6, r3
 8008314:	463b      	mov	r3, r7
 8008316:	bfa8      	it	ge
 8008318:	462b      	movge	r3, r5
 800831a:	42b3      	cmp	r3, r6
 800831c:	bfa8      	it	ge
 800831e:	4633      	movge	r3, r6
 8008320:	2b00      	cmp	r3, #0
 8008322:	bfc2      	ittt	gt
 8008324:	1aed      	subgt	r5, r5, r3
 8008326:	1af6      	subgt	r6, r6, r3
 8008328:	1aff      	subgt	r7, r7, r3
 800832a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800832c:	2b00      	cmp	r3, #0
 800832e:	dd16      	ble.n	800835e <_strtod_l+0x736>
 8008330:	4641      	mov	r1, r8
 8008332:	9805      	ldr	r0, [sp, #20]
 8008334:	461a      	mov	r2, r3
 8008336:	f002 ff49 	bl	800b1cc <__pow5mult>
 800833a:	4680      	mov	r8, r0
 800833c:	2800      	cmp	r0, #0
 800833e:	d0ba      	beq.n	80082b6 <_strtod_l+0x68e>
 8008340:	4601      	mov	r1, r0
 8008342:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008344:	9805      	ldr	r0, [sp, #20]
 8008346:	f002 fe97 	bl	800b078 <__multiply>
 800834a:	900e      	str	r0, [sp, #56]	@ 0x38
 800834c:	2800      	cmp	r0, #0
 800834e:	f43f ae8a 	beq.w	8008066 <_strtod_l+0x43e>
 8008352:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008354:	9805      	ldr	r0, [sp, #20]
 8008356:	f002 fd7b 	bl	800ae50 <_Bfree>
 800835a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800835c:	931a      	str	r3, [sp, #104]	@ 0x68
 800835e:	2d00      	cmp	r5, #0
 8008360:	dc1d      	bgt.n	800839e <_strtod_l+0x776>
 8008362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008364:	2b00      	cmp	r3, #0
 8008366:	dd23      	ble.n	80083b0 <_strtod_l+0x788>
 8008368:	4649      	mov	r1, r9
 800836a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800836c:	9805      	ldr	r0, [sp, #20]
 800836e:	f002 ff2d 	bl	800b1cc <__pow5mult>
 8008372:	4681      	mov	r9, r0
 8008374:	b9e0      	cbnz	r0, 80083b0 <_strtod_l+0x788>
 8008376:	f04f 0900 	mov.w	r9, #0
 800837a:	e674      	b.n	8008066 <_strtod_l+0x43e>
 800837c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008380:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008384:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008388:	35e2      	adds	r5, #226	@ 0xe2
 800838a:	fa01 f305 	lsl.w	r3, r1, r5
 800838e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008390:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008392:	e7ba      	b.n	800830a <_strtod_l+0x6e2>
 8008394:	2300      	movs	r3, #0
 8008396:	9310      	str	r3, [sp, #64]	@ 0x40
 8008398:	2301      	movs	r3, #1
 800839a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800839c:	e7b5      	b.n	800830a <_strtod_l+0x6e2>
 800839e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083a0:	9805      	ldr	r0, [sp, #20]
 80083a2:	462a      	mov	r2, r5
 80083a4:	f002 ff6c 	bl	800b280 <__lshift>
 80083a8:	901a      	str	r0, [sp, #104]	@ 0x68
 80083aa:	2800      	cmp	r0, #0
 80083ac:	d1d9      	bne.n	8008362 <_strtod_l+0x73a>
 80083ae:	e65a      	b.n	8008066 <_strtod_l+0x43e>
 80083b0:	2e00      	cmp	r6, #0
 80083b2:	dd07      	ble.n	80083c4 <_strtod_l+0x79c>
 80083b4:	4649      	mov	r1, r9
 80083b6:	9805      	ldr	r0, [sp, #20]
 80083b8:	4632      	mov	r2, r6
 80083ba:	f002 ff61 	bl	800b280 <__lshift>
 80083be:	4681      	mov	r9, r0
 80083c0:	2800      	cmp	r0, #0
 80083c2:	d0d8      	beq.n	8008376 <_strtod_l+0x74e>
 80083c4:	2f00      	cmp	r7, #0
 80083c6:	dd08      	ble.n	80083da <_strtod_l+0x7b2>
 80083c8:	4641      	mov	r1, r8
 80083ca:	9805      	ldr	r0, [sp, #20]
 80083cc:	463a      	mov	r2, r7
 80083ce:	f002 ff57 	bl	800b280 <__lshift>
 80083d2:	4680      	mov	r8, r0
 80083d4:	2800      	cmp	r0, #0
 80083d6:	f43f ae46 	beq.w	8008066 <_strtod_l+0x43e>
 80083da:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083dc:	9805      	ldr	r0, [sp, #20]
 80083de:	464a      	mov	r2, r9
 80083e0:	f002 ffd6 	bl	800b390 <__mdiff>
 80083e4:	4604      	mov	r4, r0
 80083e6:	2800      	cmp	r0, #0
 80083e8:	f43f ae3d 	beq.w	8008066 <_strtod_l+0x43e>
 80083ec:	68c3      	ldr	r3, [r0, #12]
 80083ee:	930f      	str	r3, [sp, #60]	@ 0x3c
 80083f0:	2300      	movs	r3, #0
 80083f2:	60c3      	str	r3, [r0, #12]
 80083f4:	4641      	mov	r1, r8
 80083f6:	f002 ffaf 	bl	800b358 <__mcmp>
 80083fa:	2800      	cmp	r0, #0
 80083fc:	da46      	bge.n	800848c <_strtod_l+0x864>
 80083fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008400:	ea53 030a 	orrs.w	r3, r3, sl
 8008404:	d16c      	bne.n	80084e0 <_strtod_l+0x8b8>
 8008406:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800840a:	2b00      	cmp	r3, #0
 800840c:	d168      	bne.n	80084e0 <_strtod_l+0x8b8>
 800840e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008412:	0d1b      	lsrs	r3, r3, #20
 8008414:	051b      	lsls	r3, r3, #20
 8008416:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800841a:	d961      	bls.n	80084e0 <_strtod_l+0x8b8>
 800841c:	6963      	ldr	r3, [r4, #20]
 800841e:	b913      	cbnz	r3, 8008426 <_strtod_l+0x7fe>
 8008420:	6923      	ldr	r3, [r4, #16]
 8008422:	2b01      	cmp	r3, #1
 8008424:	dd5c      	ble.n	80084e0 <_strtod_l+0x8b8>
 8008426:	4621      	mov	r1, r4
 8008428:	2201      	movs	r2, #1
 800842a:	9805      	ldr	r0, [sp, #20]
 800842c:	f002 ff28 	bl	800b280 <__lshift>
 8008430:	4641      	mov	r1, r8
 8008432:	4604      	mov	r4, r0
 8008434:	f002 ff90 	bl	800b358 <__mcmp>
 8008438:	2800      	cmp	r0, #0
 800843a:	dd51      	ble.n	80084e0 <_strtod_l+0x8b8>
 800843c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008440:	9a08      	ldr	r2, [sp, #32]
 8008442:	0d1b      	lsrs	r3, r3, #20
 8008444:	051b      	lsls	r3, r3, #20
 8008446:	2a00      	cmp	r2, #0
 8008448:	d06b      	beq.n	8008522 <_strtod_l+0x8fa>
 800844a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800844e:	d868      	bhi.n	8008522 <_strtod_l+0x8fa>
 8008450:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008454:	f67f ae9d 	bls.w	8008192 <_strtod_l+0x56a>
 8008458:	4b0a      	ldr	r3, [pc, #40]	@ (8008484 <_strtod_l+0x85c>)
 800845a:	4650      	mov	r0, sl
 800845c:	4659      	mov	r1, fp
 800845e:	2200      	movs	r2, #0
 8008460:	f7f8 f8f2 	bl	8000648 <__aeabi_dmul>
 8008464:	4b08      	ldr	r3, [pc, #32]	@ (8008488 <_strtod_l+0x860>)
 8008466:	400b      	ands	r3, r1
 8008468:	4682      	mov	sl, r0
 800846a:	468b      	mov	fp, r1
 800846c:	2b00      	cmp	r3, #0
 800846e:	f47f ae05 	bne.w	800807c <_strtod_l+0x454>
 8008472:	9a05      	ldr	r2, [sp, #20]
 8008474:	2322      	movs	r3, #34	@ 0x22
 8008476:	6013      	str	r3, [r2, #0]
 8008478:	e600      	b.n	800807c <_strtod_l+0x454>
 800847a:	bf00      	nop
 800847c:	0800c018 	.word	0x0800c018
 8008480:	fffffc02 	.word	0xfffffc02
 8008484:	39500000 	.word	0x39500000
 8008488:	7ff00000 	.word	0x7ff00000
 800848c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008490:	d165      	bne.n	800855e <_strtod_l+0x936>
 8008492:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008494:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008498:	b35a      	cbz	r2, 80084f2 <_strtod_l+0x8ca>
 800849a:	4a9f      	ldr	r2, [pc, #636]	@ (8008718 <_strtod_l+0xaf0>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d12b      	bne.n	80084f8 <_strtod_l+0x8d0>
 80084a0:	9b08      	ldr	r3, [sp, #32]
 80084a2:	4651      	mov	r1, sl
 80084a4:	b303      	cbz	r3, 80084e8 <_strtod_l+0x8c0>
 80084a6:	4b9d      	ldr	r3, [pc, #628]	@ (800871c <_strtod_l+0xaf4>)
 80084a8:	465a      	mov	r2, fp
 80084aa:	4013      	ands	r3, r2
 80084ac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80084b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80084b4:	d81b      	bhi.n	80084ee <_strtod_l+0x8c6>
 80084b6:	0d1b      	lsrs	r3, r3, #20
 80084b8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80084bc:	fa02 f303 	lsl.w	r3, r2, r3
 80084c0:	4299      	cmp	r1, r3
 80084c2:	d119      	bne.n	80084f8 <_strtod_l+0x8d0>
 80084c4:	4b96      	ldr	r3, [pc, #600]	@ (8008720 <_strtod_l+0xaf8>)
 80084c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d102      	bne.n	80084d2 <_strtod_l+0x8aa>
 80084cc:	3101      	adds	r1, #1
 80084ce:	f43f adca 	beq.w	8008066 <_strtod_l+0x43e>
 80084d2:	4b92      	ldr	r3, [pc, #584]	@ (800871c <_strtod_l+0xaf4>)
 80084d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084d6:	401a      	ands	r2, r3
 80084d8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80084dc:	f04f 0a00 	mov.w	sl, #0
 80084e0:	9b08      	ldr	r3, [sp, #32]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d1b8      	bne.n	8008458 <_strtod_l+0x830>
 80084e6:	e5c9      	b.n	800807c <_strtod_l+0x454>
 80084e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80084ec:	e7e8      	b.n	80084c0 <_strtod_l+0x898>
 80084ee:	4613      	mov	r3, r2
 80084f0:	e7e6      	b.n	80084c0 <_strtod_l+0x898>
 80084f2:	ea53 030a 	orrs.w	r3, r3, sl
 80084f6:	d0a1      	beq.n	800843c <_strtod_l+0x814>
 80084f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80084fa:	b1db      	cbz	r3, 8008534 <_strtod_l+0x90c>
 80084fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084fe:	4213      	tst	r3, r2
 8008500:	d0ee      	beq.n	80084e0 <_strtod_l+0x8b8>
 8008502:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008504:	9a08      	ldr	r2, [sp, #32]
 8008506:	4650      	mov	r0, sl
 8008508:	4659      	mov	r1, fp
 800850a:	b1bb      	cbz	r3, 800853c <_strtod_l+0x914>
 800850c:	f7ff fb6c 	bl	8007be8 <sulp>
 8008510:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008514:	ec53 2b10 	vmov	r2, r3, d0
 8008518:	f7f7 fee0 	bl	80002dc <__adddf3>
 800851c:	4682      	mov	sl, r0
 800851e:	468b      	mov	fp, r1
 8008520:	e7de      	b.n	80084e0 <_strtod_l+0x8b8>
 8008522:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008526:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800852a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800852e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008532:	e7d5      	b.n	80084e0 <_strtod_l+0x8b8>
 8008534:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008536:	ea13 0f0a 	tst.w	r3, sl
 800853a:	e7e1      	b.n	8008500 <_strtod_l+0x8d8>
 800853c:	f7ff fb54 	bl	8007be8 <sulp>
 8008540:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008544:	ec53 2b10 	vmov	r2, r3, d0
 8008548:	f7f7 fec6 	bl	80002d8 <__aeabi_dsub>
 800854c:	2200      	movs	r2, #0
 800854e:	2300      	movs	r3, #0
 8008550:	4682      	mov	sl, r0
 8008552:	468b      	mov	fp, r1
 8008554:	f7f8 fae0 	bl	8000b18 <__aeabi_dcmpeq>
 8008558:	2800      	cmp	r0, #0
 800855a:	d0c1      	beq.n	80084e0 <_strtod_l+0x8b8>
 800855c:	e619      	b.n	8008192 <_strtod_l+0x56a>
 800855e:	4641      	mov	r1, r8
 8008560:	4620      	mov	r0, r4
 8008562:	f003 f871 	bl	800b648 <__ratio>
 8008566:	ec57 6b10 	vmov	r6, r7, d0
 800856a:	2200      	movs	r2, #0
 800856c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008570:	4630      	mov	r0, r6
 8008572:	4639      	mov	r1, r7
 8008574:	f7f8 fae4 	bl	8000b40 <__aeabi_dcmple>
 8008578:	2800      	cmp	r0, #0
 800857a:	d06f      	beq.n	800865c <_strtod_l+0xa34>
 800857c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800857e:	2b00      	cmp	r3, #0
 8008580:	d17a      	bne.n	8008678 <_strtod_l+0xa50>
 8008582:	f1ba 0f00 	cmp.w	sl, #0
 8008586:	d158      	bne.n	800863a <_strtod_l+0xa12>
 8008588:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800858a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800858e:	2b00      	cmp	r3, #0
 8008590:	d15a      	bne.n	8008648 <_strtod_l+0xa20>
 8008592:	4b64      	ldr	r3, [pc, #400]	@ (8008724 <_strtod_l+0xafc>)
 8008594:	2200      	movs	r2, #0
 8008596:	4630      	mov	r0, r6
 8008598:	4639      	mov	r1, r7
 800859a:	f7f8 fac7 	bl	8000b2c <__aeabi_dcmplt>
 800859e:	2800      	cmp	r0, #0
 80085a0:	d159      	bne.n	8008656 <_strtod_l+0xa2e>
 80085a2:	4630      	mov	r0, r6
 80085a4:	4639      	mov	r1, r7
 80085a6:	4b60      	ldr	r3, [pc, #384]	@ (8008728 <_strtod_l+0xb00>)
 80085a8:	2200      	movs	r2, #0
 80085aa:	f7f8 f84d 	bl	8000648 <__aeabi_dmul>
 80085ae:	4606      	mov	r6, r0
 80085b0:	460f      	mov	r7, r1
 80085b2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80085b6:	9606      	str	r6, [sp, #24]
 80085b8:	9307      	str	r3, [sp, #28]
 80085ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80085be:	4d57      	ldr	r5, [pc, #348]	@ (800871c <_strtod_l+0xaf4>)
 80085c0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80085c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085c6:	401d      	ands	r5, r3
 80085c8:	4b58      	ldr	r3, [pc, #352]	@ (800872c <_strtod_l+0xb04>)
 80085ca:	429d      	cmp	r5, r3
 80085cc:	f040 80b2 	bne.w	8008734 <_strtod_l+0xb0c>
 80085d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085d2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80085d6:	ec4b ab10 	vmov	d0, sl, fp
 80085da:	f002 ff6d 	bl	800b4b8 <__ulp>
 80085de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80085e2:	ec51 0b10 	vmov	r0, r1, d0
 80085e6:	f7f8 f82f 	bl	8000648 <__aeabi_dmul>
 80085ea:	4652      	mov	r2, sl
 80085ec:	465b      	mov	r3, fp
 80085ee:	f7f7 fe75 	bl	80002dc <__adddf3>
 80085f2:	460b      	mov	r3, r1
 80085f4:	4949      	ldr	r1, [pc, #292]	@ (800871c <_strtod_l+0xaf4>)
 80085f6:	4a4e      	ldr	r2, [pc, #312]	@ (8008730 <_strtod_l+0xb08>)
 80085f8:	4019      	ands	r1, r3
 80085fa:	4291      	cmp	r1, r2
 80085fc:	4682      	mov	sl, r0
 80085fe:	d942      	bls.n	8008686 <_strtod_l+0xa5e>
 8008600:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008602:	4b47      	ldr	r3, [pc, #284]	@ (8008720 <_strtod_l+0xaf8>)
 8008604:	429a      	cmp	r2, r3
 8008606:	d103      	bne.n	8008610 <_strtod_l+0x9e8>
 8008608:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800860a:	3301      	adds	r3, #1
 800860c:	f43f ad2b 	beq.w	8008066 <_strtod_l+0x43e>
 8008610:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008720 <_strtod_l+0xaf8>
 8008614:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008618:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800861a:	9805      	ldr	r0, [sp, #20]
 800861c:	f002 fc18 	bl	800ae50 <_Bfree>
 8008620:	9805      	ldr	r0, [sp, #20]
 8008622:	4649      	mov	r1, r9
 8008624:	f002 fc14 	bl	800ae50 <_Bfree>
 8008628:	9805      	ldr	r0, [sp, #20]
 800862a:	4641      	mov	r1, r8
 800862c:	f002 fc10 	bl	800ae50 <_Bfree>
 8008630:	9805      	ldr	r0, [sp, #20]
 8008632:	4621      	mov	r1, r4
 8008634:	f002 fc0c 	bl	800ae50 <_Bfree>
 8008638:	e618      	b.n	800826c <_strtod_l+0x644>
 800863a:	f1ba 0f01 	cmp.w	sl, #1
 800863e:	d103      	bne.n	8008648 <_strtod_l+0xa20>
 8008640:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008642:	2b00      	cmp	r3, #0
 8008644:	f43f ada5 	beq.w	8008192 <_strtod_l+0x56a>
 8008648:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80086f8 <_strtod_l+0xad0>
 800864c:	4f35      	ldr	r7, [pc, #212]	@ (8008724 <_strtod_l+0xafc>)
 800864e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008652:	2600      	movs	r6, #0
 8008654:	e7b1      	b.n	80085ba <_strtod_l+0x992>
 8008656:	4f34      	ldr	r7, [pc, #208]	@ (8008728 <_strtod_l+0xb00>)
 8008658:	2600      	movs	r6, #0
 800865a:	e7aa      	b.n	80085b2 <_strtod_l+0x98a>
 800865c:	4b32      	ldr	r3, [pc, #200]	@ (8008728 <_strtod_l+0xb00>)
 800865e:	4630      	mov	r0, r6
 8008660:	4639      	mov	r1, r7
 8008662:	2200      	movs	r2, #0
 8008664:	f7f7 fff0 	bl	8000648 <__aeabi_dmul>
 8008668:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800866a:	4606      	mov	r6, r0
 800866c:	460f      	mov	r7, r1
 800866e:	2b00      	cmp	r3, #0
 8008670:	d09f      	beq.n	80085b2 <_strtod_l+0x98a>
 8008672:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008676:	e7a0      	b.n	80085ba <_strtod_l+0x992>
 8008678:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008700 <_strtod_l+0xad8>
 800867c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008680:	ec57 6b17 	vmov	r6, r7, d7
 8008684:	e799      	b.n	80085ba <_strtod_l+0x992>
 8008686:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800868a:	9b08      	ldr	r3, [sp, #32]
 800868c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008690:	2b00      	cmp	r3, #0
 8008692:	d1c1      	bne.n	8008618 <_strtod_l+0x9f0>
 8008694:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008698:	0d1b      	lsrs	r3, r3, #20
 800869a:	051b      	lsls	r3, r3, #20
 800869c:	429d      	cmp	r5, r3
 800869e:	d1bb      	bne.n	8008618 <_strtod_l+0x9f0>
 80086a0:	4630      	mov	r0, r6
 80086a2:	4639      	mov	r1, r7
 80086a4:	f7f8 fb30 	bl	8000d08 <__aeabi_d2lz>
 80086a8:	f7f7 ffa0 	bl	80005ec <__aeabi_l2d>
 80086ac:	4602      	mov	r2, r0
 80086ae:	460b      	mov	r3, r1
 80086b0:	4630      	mov	r0, r6
 80086b2:	4639      	mov	r1, r7
 80086b4:	f7f7 fe10 	bl	80002d8 <__aeabi_dsub>
 80086b8:	460b      	mov	r3, r1
 80086ba:	4602      	mov	r2, r0
 80086bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80086c0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80086c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086c6:	ea46 060a 	orr.w	r6, r6, sl
 80086ca:	431e      	orrs	r6, r3
 80086cc:	d06f      	beq.n	80087ae <_strtod_l+0xb86>
 80086ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8008708 <_strtod_l+0xae0>)
 80086d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d4:	f7f8 fa2a 	bl	8000b2c <__aeabi_dcmplt>
 80086d8:	2800      	cmp	r0, #0
 80086da:	f47f accf 	bne.w	800807c <_strtod_l+0x454>
 80086de:	a30c      	add	r3, pc, #48	@ (adr r3, 8008710 <_strtod_l+0xae8>)
 80086e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086e8:	f7f8 fa3e 	bl	8000b68 <__aeabi_dcmpgt>
 80086ec:	2800      	cmp	r0, #0
 80086ee:	d093      	beq.n	8008618 <_strtod_l+0x9f0>
 80086f0:	e4c4      	b.n	800807c <_strtod_l+0x454>
 80086f2:	bf00      	nop
 80086f4:	f3af 8000 	nop.w
 80086f8:	00000000 	.word	0x00000000
 80086fc:	bff00000 	.word	0xbff00000
 8008700:	00000000 	.word	0x00000000
 8008704:	3ff00000 	.word	0x3ff00000
 8008708:	94a03595 	.word	0x94a03595
 800870c:	3fdfffff 	.word	0x3fdfffff
 8008710:	35afe535 	.word	0x35afe535
 8008714:	3fe00000 	.word	0x3fe00000
 8008718:	000fffff 	.word	0x000fffff
 800871c:	7ff00000 	.word	0x7ff00000
 8008720:	7fefffff 	.word	0x7fefffff
 8008724:	3ff00000 	.word	0x3ff00000
 8008728:	3fe00000 	.word	0x3fe00000
 800872c:	7fe00000 	.word	0x7fe00000
 8008730:	7c9fffff 	.word	0x7c9fffff
 8008734:	9b08      	ldr	r3, [sp, #32]
 8008736:	b323      	cbz	r3, 8008782 <_strtod_l+0xb5a>
 8008738:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800873c:	d821      	bhi.n	8008782 <_strtod_l+0xb5a>
 800873e:	a328      	add	r3, pc, #160	@ (adr r3, 80087e0 <_strtod_l+0xbb8>)
 8008740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008744:	4630      	mov	r0, r6
 8008746:	4639      	mov	r1, r7
 8008748:	f7f8 f9fa 	bl	8000b40 <__aeabi_dcmple>
 800874c:	b1a0      	cbz	r0, 8008778 <_strtod_l+0xb50>
 800874e:	4639      	mov	r1, r7
 8008750:	4630      	mov	r0, r6
 8008752:	f7f8 fa51 	bl	8000bf8 <__aeabi_d2uiz>
 8008756:	2801      	cmp	r0, #1
 8008758:	bf38      	it	cc
 800875a:	2001      	movcc	r0, #1
 800875c:	f7f7 fefa 	bl	8000554 <__aeabi_ui2d>
 8008760:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008762:	4606      	mov	r6, r0
 8008764:	460f      	mov	r7, r1
 8008766:	b9fb      	cbnz	r3, 80087a8 <_strtod_l+0xb80>
 8008768:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800876c:	9014      	str	r0, [sp, #80]	@ 0x50
 800876e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008770:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008774:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008778:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800877a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800877e:	1b5b      	subs	r3, r3, r5
 8008780:	9311      	str	r3, [sp, #68]	@ 0x44
 8008782:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008786:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800878a:	f002 fe95 	bl	800b4b8 <__ulp>
 800878e:	4650      	mov	r0, sl
 8008790:	ec53 2b10 	vmov	r2, r3, d0
 8008794:	4659      	mov	r1, fp
 8008796:	f7f7 ff57 	bl	8000648 <__aeabi_dmul>
 800879a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800879e:	f7f7 fd9d 	bl	80002dc <__adddf3>
 80087a2:	4682      	mov	sl, r0
 80087a4:	468b      	mov	fp, r1
 80087a6:	e770      	b.n	800868a <_strtod_l+0xa62>
 80087a8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80087ac:	e7e0      	b.n	8008770 <_strtod_l+0xb48>
 80087ae:	a30e      	add	r3, pc, #56	@ (adr r3, 80087e8 <_strtod_l+0xbc0>)
 80087b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b4:	f7f8 f9ba 	bl	8000b2c <__aeabi_dcmplt>
 80087b8:	e798      	b.n	80086ec <_strtod_l+0xac4>
 80087ba:	2300      	movs	r3, #0
 80087bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087be:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80087c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087c2:	6013      	str	r3, [r2, #0]
 80087c4:	f7ff ba6d 	b.w	8007ca2 <_strtod_l+0x7a>
 80087c8:	2a65      	cmp	r2, #101	@ 0x65
 80087ca:	f43f ab66 	beq.w	8007e9a <_strtod_l+0x272>
 80087ce:	2a45      	cmp	r2, #69	@ 0x45
 80087d0:	f43f ab63 	beq.w	8007e9a <_strtod_l+0x272>
 80087d4:	2301      	movs	r3, #1
 80087d6:	f7ff bb9e 	b.w	8007f16 <_strtod_l+0x2ee>
 80087da:	bf00      	nop
 80087dc:	f3af 8000 	nop.w
 80087e0:	ffc00000 	.word	0xffc00000
 80087e4:	41dfffff 	.word	0x41dfffff
 80087e8:	94a03595 	.word	0x94a03595
 80087ec:	3fcfffff 	.word	0x3fcfffff

080087f0 <_strtod_r>:
 80087f0:	4b01      	ldr	r3, [pc, #4]	@ (80087f8 <_strtod_r+0x8>)
 80087f2:	f7ff ba19 	b.w	8007c28 <_strtod_l>
 80087f6:	bf00      	nop
 80087f8:	20000030 	.word	0x20000030

080087fc <_strtol_l.constprop.0>:
 80087fc:	2b24      	cmp	r3, #36	@ 0x24
 80087fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008802:	4686      	mov	lr, r0
 8008804:	4690      	mov	r8, r2
 8008806:	d801      	bhi.n	800880c <_strtol_l.constprop.0+0x10>
 8008808:	2b01      	cmp	r3, #1
 800880a:	d106      	bne.n	800881a <_strtol_l.constprop.0+0x1e>
 800880c:	f000 f964 	bl	8008ad8 <__errno>
 8008810:	2316      	movs	r3, #22
 8008812:	6003      	str	r3, [r0, #0]
 8008814:	2000      	movs	r0, #0
 8008816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800881a:	4834      	ldr	r0, [pc, #208]	@ (80088ec <_strtol_l.constprop.0+0xf0>)
 800881c:	460d      	mov	r5, r1
 800881e:	462a      	mov	r2, r5
 8008820:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008824:	5d06      	ldrb	r6, [r0, r4]
 8008826:	f016 0608 	ands.w	r6, r6, #8
 800882a:	d1f8      	bne.n	800881e <_strtol_l.constprop.0+0x22>
 800882c:	2c2d      	cmp	r4, #45	@ 0x2d
 800882e:	d12d      	bne.n	800888c <_strtol_l.constprop.0+0x90>
 8008830:	782c      	ldrb	r4, [r5, #0]
 8008832:	2601      	movs	r6, #1
 8008834:	1c95      	adds	r5, r2, #2
 8008836:	f033 0210 	bics.w	r2, r3, #16
 800883a:	d109      	bne.n	8008850 <_strtol_l.constprop.0+0x54>
 800883c:	2c30      	cmp	r4, #48	@ 0x30
 800883e:	d12a      	bne.n	8008896 <_strtol_l.constprop.0+0x9a>
 8008840:	782a      	ldrb	r2, [r5, #0]
 8008842:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008846:	2a58      	cmp	r2, #88	@ 0x58
 8008848:	d125      	bne.n	8008896 <_strtol_l.constprop.0+0x9a>
 800884a:	786c      	ldrb	r4, [r5, #1]
 800884c:	2310      	movs	r3, #16
 800884e:	3502      	adds	r5, #2
 8008850:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008854:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8008858:	2200      	movs	r2, #0
 800885a:	fbbc f9f3 	udiv	r9, ip, r3
 800885e:	4610      	mov	r0, r2
 8008860:	fb03 ca19 	mls	sl, r3, r9, ip
 8008864:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008868:	2f09      	cmp	r7, #9
 800886a:	d81b      	bhi.n	80088a4 <_strtol_l.constprop.0+0xa8>
 800886c:	463c      	mov	r4, r7
 800886e:	42a3      	cmp	r3, r4
 8008870:	dd27      	ble.n	80088c2 <_strtol_l.constprop.0+0xc6>
 8008872:	1c57      	adds	r7, r2, #1
 8008874:	d007      	beq.n	8008886 <_strtol_l.constprop.0+0x8a>
 8008876:	4581      	cmp	r9, r0
 8008878:	d320      	bcc.n	80088bc <_strtol_l.constprop.0+0xc0>
 800887a:	d101      	bne.n	8008880 <_strtol_l.constprop.0+0x84>
 800887c:	45a2      	cmp	sl, r4
 800887e:	db1d      	blt.n	80088bc <_strtol_l.constprop.0+0xc0>
 8008880:	fb00 4003 	mla	r0, r0, r3, r4
 8008884:	2201      	movs	r2, #1
 8008886:	f815 4b01 	ldrb.w	r4, [r5], #1
 800888a:	e7eb      	b.n	8008864 <_strtol_l.constprop.0+0x68>
 800888c:	2c2b      	cmp	r4, #43	@ 0x2b
 800888e:	bf04      	itt	eq
 8008890:	782c      	ldrbeq	r4, [r5, #0]
 8008892:	1c95      	addeq	r5, r2, #2
 8008894:	e7cf      	b.n	8008836 <_strtol_l.constprop.0+0x3a>
 8008896:	2b00      	cmp	r3, #0
 8008898:	d1da      	bne.n	8008850 <_strtol_l.constprop.0+0x54>
 800889a:	2c30      	cmp	r4, #48	@ 0x30
 800889c:	bf0c      	ite	eq
 800889e:	2308      	moveq	r3, #8
 80088a0:	230a      	movne	r3, #10
 80088a2:	e7d5      	b.n	8008850 <_strtol_l.constprop.0+0x54>
 80088a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80088a8:	2f19      	cmp	r7, #25
 80088aa:	d801      	bhi.n	80088b0 <_strtol_l.constprop.0+0xb4>
 80088ac:	3c37      	subs	r4, #55	@ 0x37
 80088ae:	e7de      	b.n	800886e <_strtol_l.constprop.0+0x72>
 80088b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80088b4:	2f19      	cmp	r7, #25
 80088b6:	d804      	bhi.n	80088c2 <_strtol_l.constprop.0+0xc6>
 80088b8:	3c57      	subs	r4, #87	@ 0x57
 80088ba:	e7d8      	b.n	800886e <_strtol_l.constprop.0+0x72>
 80088bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80088c0:	e7e1      	b.n	8008886 <_strtol_l.constprop.0+0x8a>
 80088c2:	1c53      	adds	r3, r2, #1
 80088c4:	d108      	bne.n	80088d8 <_strtol_l.constprop.0+0xdc>
 80088c6:	2322      	movs	r3, #34	@ 0x22
 80088c8:	f8ce 3000 	str.w	r3, [lr]
 80088cc:	4660      	mov	r0, ip
 80088ce:	f1b8 0f00 	cmp.w	r8, #0
 80088d2:	d0a0      	beq.n	8008816 <_strtol_l.constprop.0+0x1a>
 80088d4:	1e69      	subs	r1, r5, #1
 80088d6:	e006      	b.n	80088e6 <_strtol_l.constprop.0+0xea>
 80088d8:	b106      	cbz	r6, 80088dc <_strtol_l.constprop.0+0xe0>
 80088da:	4240      	negs	r0, r0
 80088dc:	f1b8 0f00 	cmp.w	r8, #0
 80088e0:	d099      	beq.n	8008816 <_strtol_l.constprop.0+0x1a>
 80088e2:	2a00      	cmp	r2, #0
 80088e4:	d1f6      	bne.n	80088d4 <_strtol_l.constprop.0+0xd8>
 80088e6:	f8c8 1000 	str.w	r1, [r8]
 80088ea:	e794      	b.n	8008816 <_strtol_l.constprop.0+0x1a>
 80088ec:	0800c049 	.word	0x0800c049

080088f0 <_strtol_r>:
 80088f0:	f7ff bf84 	b.w	80087fc <_strtol_l.constprop.0>

080088f4 <_fwalk_sglue>:
 80088f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088f8:	4607      	mov	r7, r0
 80088fa:	4688      	mov	r8, r1
 80088fc:	4614      	mov	r4, r2
 80088fe:	2600      	movs	r6, #0
 8008900:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008904:	f1b9 0901 	subs.w	r9, r9, #1
 8008908:	d505      	bpl.n	8008916 <_fwalk_sglue+0x22>
 800890a:	6824      	ldr	r4, [r4, #0]
 800890c:	2c00      	cmp	r4, #0
 800890e:	d1f7      	bne.n	8008900 <_fwalk_sglue+0xc>
 8008910:	4630      	mov	r0, r6
 8008912:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008916:	89ab      	ldrh	r3, [r5, #12]
 8008918:	2b01      	cmp	r3, #1
 800891a:	d907      	bls.n	800892c <_fwalk_sglue+0x38>
 800891c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008920:	3301      	adds	r3, #1
 8008922:	d003      	beq.n	800892c <_fwalk_sglue+0x38>
 8008924:	4629      	mov	r1, r5
 8008926:	4638      	mov	r0, r7
 8008928:	47c0      	blx	r8
 800892a:	4306      	orrs	r6, r0
 800892c:	3568      	adds	r5, #104	@ 0x68
 800892e:	e7e9      	b.n	8008904 <_fwalk_sglue+0x10>

08008930 <iprintf>:
 8008930:	b40f      	push	{r0, r1, r2, r3}
 8008932:	b507      	push	{r0, r1, r2, lr}
 8008934:	4906      	ldr	r1, [pc, #24]	@ (8008950 <iprintf+0x20>)
 8008936:	ab04      	add	r3, sp, #16
 8008938:	6808      	ldr	r0, [r1, #0]
 800893a:	f853 2b04 	ldr.w	r2, [r3], #4
 800893e:	6881      	ldr	r1, [r0, #8]
 8008940:	9301      	str	r3, [sp, #4]
 8008942:	f001 fe31 	bl	800a5a8 <_vfiprintf_r>
 8008946:	b003      	add	sp, #12
 8008948:	f85d eb04 	ldr.w	lr, [sp], #4
 800894c:	b004      	add	sp, #16
 800894e:	4770      	bx	lr
 8008950:	2000019c 	.word	0x2000019c

08008954 <_puts_r>:
 8008954:	6a03      	ldr	r3, [r0, #32]
 8008956:	b570      	push	{r4, r5, r6, lr}
 8008958:	6884      	ldr	r4, [r0, #8]
 800895a:	4605      	mov	r5, r0
 800895c:	460e      	mov	r6, r1
 800895e:	b90b      	cbnz	r3, 8008964 <_puts_r+0x10>
 8008960:	f7ff f92a 	bl	8007bb8 <__sinit>
 8008964:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008966:	07db      	lsls	r3, r3, #31
 8008968:	d405      	bmi.n	8008976 <_puts_r+0x22>
 800896a:	89a3      	ldrh	r3, [r4, #12]
 800896c:	0598      	lsls	r0, r3, #22
 800896e:	d402      	bmi.n	8008976 <_puts_r+0x22>
 8008970:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008972:	f000 f8dc 	bl	8008b2e <__retarget_lock_acquire_recursive>
 8008976:	89a3      	ldrh	r3, [r4, #12]
 8008978:	0719      	lsls	r1, r3, #28
 800897a:	d502      	bpl.n	8008982 <_puts_r+0x2e>
 800897c:	6923      	ldr	r3, [r4, #16]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d135      	bne.n	80089ee <_puts_r+0x9a>
 8008982:	4621      	mov	r1, r4
 8008984:	4628      	mov	r0, r5
 8008986:	f002 ffeb 	bl	800b960 <__swsetup_r>
 800898a:	b380      	cbz	r0, 80089ee <_puts_r+0x9a>
 800898c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008990:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008992:	07da      	lsls	r2, r3, #31
 8008994:	d405      	bmi.n	80089a2 <_puts_r+0x4e>
 8008996:	89a3      	ldrh	r3, [r4, #12]
 8008998:	059b      	lsls	r3, r3, #22
 800899a:	d402      	bmi.n	80089a2 <_puts_r+0x4e>
 800899c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800899e:	f000 f8c7 	bl	8008b30 <__retarget_lock_release_recursive>
 80089a2:	4628      	mov	r0, r5
 80089a4:	bd70      	pop	{r4, r5, r6, pc}
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	da04      	bge.n	80089b4 <_puts_r+0x60>
 80089aa:	69a2      	ldr	r2, [r4, #24]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	dc17      	bgt.n	80089e0 <_puts_r+0x8c>
 80089b0:	290a      	cmp	r1, #10
 80089b2:	d015      	beq.n	80089e0 <_puts_r+0x8c>
 80089b4:	6823      	ldr	r3, [r4, #0]
 80089b6:	1c5a      	adds	r2, r3, #1
 80089b8:	6022      	str	r2, [r4, #0]
 80089ba:	7019      	strb	r1, [r3, #0]
 80089bc:	68a3      	ldr	r3, [r4, #8]
 80089be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80089c2:	3b01      	subs	r3, #1
 80089c4:	60a3      	str	r3, [r4, #8]
 80089c6:	2900      	cmp	r1, #0
 80089c8:	d1ed      	bne.n	80089a6 <_puts_r+0x52>
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	da11      	bge.n	80089f2 <_puts_r+0x9e>
 80089ce:	4622      	mov	r2, r4
 80089d0:	210a      	movs	r1, #10
 80089d2:	4628      	mov	r0, r5
 80089d4:	f002 ff86 	bl	800b8e4 <__swbuf_r>
 80089d8:	3001      	adds	r0, #1
 80089da:	d0d7      	beq.n	800898c <_puts_r+0x38>
 80089dc:	250a      	movs	r5, #10
 80089de:	e7d7      	b.n	8008990 <_puts_r+0x3c>
 80089e0:	4622      	mov	r2, r4
 80089e2:	4628      	mov	r0, r5
 80089e4:	f002 ff7e 	bl	800b8e4 <__swbuf_r>
 80089e8:	3001      	adds	r0, #1
 80089ea:	d1e7      	bne.n	80089bc <_puts_r+0x68>
 80089ec:	e7ce      	b.n	800898c <_puts_r+0x38>
 80089ee:	3e01      	subs	r6, #1
 80089f0:	e7e4      	b.n	80089bc <_puts_r+0x68>
 80089f2:	6823      	ldr	r3, [r4, #0]
 80089f4:	1c5a      	adds	r2, r3, #1
 80089f6:	6022      	str	r2, [r4, #0]
 80089f8:	220a      	movs	r2, #10
 80089fa:	701a      	strb	r2, [r3, #0]
 80089fc:	e7ee      	b.n	80089dc <_puts_r+0x88>
	...

08008a00 <puts>:
 8008a00:	4b02      	ldr	r3, [pc, #8]	@ (8008a0c <puts+0xc>)
 8008a02:	4601      	mov	r1, r0
 8008a04:	6818      	ldr	r0, [r3, #0]
 8008a06:	f7ff bfa5 	b.w	8008954 <_puts_r>
 8008a0a:	bf00      	nop
 8008a0c:	2000019c 	.word	0x2000019c

08008a10 <strncmp>:
 8008a10:	b510      	push	{r4, lr}
 8008a12:	b16a      	cbz	r2, 8008a30 <strncmp+0x20>
 8008a14:	3901      	subs	r1, #1
 8008a16:	1884      	adds	r4, r0, r2
 8008a18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a1c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d103      	bne.n	8008a2c <strncmp+0x1c>
 8008a24:	42a0      	cmp	r0, r4
 8008a26:	d001      	beq.n	8008a2c <strncmp+0x1c>
 8008a28:	2a00      	cmp	r2, #0
 8008a2a:	d1f5      	bne.n	8008a18 <strncmp+0x8>
 8008a2c:	1ad0      	subs	r0, r2, r3
 8008a2e:	bd10      	pop	{r4, pc}
 8008a30:	4610      	mov	r0, r2
 8008a32:	e7fc      	b.n	8008a2e <strncmp+0x1e>

08008a34 <memset>:
 8008a34:	4402      	add	r2, r0
 8008a36:	4603      	mov	r3, r0
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d100      	bne.n	8008a3e <memset+0xa>
 8008a3c:	4770      	bx	lr
 8008a3e:	f803 1b01 	strb.w	r1, [r3], #1
 8008a42:	e7f9      	b.n	8008a38 <memset+0x4>

08008a44 <_localeconv_r>:
 8008a44:	4800      	ldr	r0, [pc, #0]	@ (8008a48 <_localeconv_r+0x4>)
 8008a46:	4770      	bx	lr
 8008a48:	20000120 	.word	0x20000120

08008a4c <_close_r>:
 8008a4c:	b538      	push	{r3, r4, r5, lr}
 8008a4e:	4d06      	ldr	r5, [pc, #24]	@ (8008a68 <_close_r+0x1c>)
 8008a50:	2300      	movs	r3, #0
 8008a52:	4604      	mov	r4, r0
 8008a54:	4608      	mov	r0, r1
 8008a56:	602b      	str	r3, [r5, #0]
 8008a58:	f7fa f830 	bl	8002abc <_close>
 8008a5c:	1c43      	adds	r3, r0, #1
 8008a5e:	d102      	bne.n	8008a66 <_close_r+0x1a>
 8008a60:	682b      	ldr	r3, [r5, #0]
 8008a62:	b103      	cbz	r3, 8008a66 <_close_r+0x1a>
 8008a64:	6023      	str	r3, [r4, #0]
 8008a66:	bd38      	pop	{r3, r4, r5, pc}
 8008a68:	20000788 	.word	0x20000788

08008a6c <_lseek_r>:
 8008a6c:	b538      	push	{r3, r4, r5, lr}
 8008a6e:	4d07      	ldr	r5, [pc, #28]	@ (8008a8c <_lseek_r+0x20>)
 8008a70:	4604      	mov	r4, r0
 8008a72:	4608      	mov	r0, r1
 8008a74:	4611      	mov	r1, r2
 8008a76:	2200      	movs	r2, #0
 8008a78:	602a      	str	r2, [r5, #0]
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	f7fa f845 	bl	8002b0a <_lseek>
 8008a80:	1c43      	adds	r3, r0, #1
 8008a82:	d102      	bne.n	8008a8a <_lseek_r+0x1e>
 8008a84:	682b      	ldr	r3, [r5, #0]
 8008a86:	b103      	cbz	r3, 8008a8a <_lseek_r+0x1e>
 8008a88:	6023      	str	r3, [r4, #0]
 8008a8a:	bd38      	pop	{r3, r4, r5, pc}
 8008a8c:	20000788 	.word	0x20000788

08008a90 <_read_r>:
 8008a90:	b538      	push	{r3, r4, r5, lr}
 8008a92:	4d07      	ldr	r5, [pc, #28]	@ (8008ab0 <_read_r+0x20>)
 8008a94:	4604      	mov	r4, r0
 8008a96:	4608      	mov	r0, r1
 8008a98:	4611      	mov	r1, r2
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	602a      	str	r2, [r5, #0]
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	f7f9 ffd3 	bl	8002a4a <_read>
 8008aa4:	1c43      	adds	r3, r0, #1
 8008aa6:	d102      	bne.n	8008aae <_read_r+0x1e>
 8008aa8:	682b      	ldr	r3, [r5, #0]
 8008aaa:	b103      	cbz	r3, 8008aae <_read_r+0x1e>
 8008aac:	6023      	str	r3, [r4, #0]
 8008aae:	bd38      	pop	{r3, r4, r5, pc}
 8008ab0:	20000788 	.word	0x20000788

08008ab4 <_write_r>:
 8008ab4:	b538      	push	{r3, r4, r5, lr}
 8008ab6:	4d07      	ldr	r5, [pc, #28]	@ (8008ad4 <_write_r+0x20>)
 8008ab8:	4604      	mov	r4, r0
 8008aba:	4608      	mov	r0, r1
 8008abc:	4611      	mov	r1, r2
 8008abe:	2200      	movs	r2, #0
 8008ac0:	602a      	str	r2, [r5, #0]
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	f7f9 ffde 	bl	8002a84 <_write>
 8008ac8:	1c43      	adds	r3, r0, #1
 8008aca:	d102      	bne.n	8008ad2 <_write_r+0x1e>
 8008acc:	682b      	ldr	r3, [r5, #0]
 8008ace:	b103      	cbz	r3, 8008ad2 <_write_r+0x1e>
 8008ad0:	6023      	str	r3, [r4, #0]
 8008ad2:	bd38      	pop	{r3, r4, r5, pc}
 8008ad4:	20000788 	.word	0x20000788

08008ad8 <__errno>:
 8008ad8:	4b01      	ldr	r3, [pc, #4]	@ (8008ae0 <__errno+0x8>)
 8008ada:	6818      	ldr	r0, [r3, #0]
 8008adc:	4770      	bx	lr
 8008ade:	bf00      	nop
 8008ae0:	2000019c 	.word	0x2000019c

08008ae4 <__libc_init_array>:
 8008ae4:	b570      	push	{r4, r5, r6, lr}
 8008ae6:	4d0d      	ldr	r5, [pc, #52]	@ (8008b1c <__libc_init_array+0x38>)
 8008ae8:	4c0d      	ldr	r4, [pc, #52]	@ (8008b20 <__libc_init_array+0x3c>)
 8008aea:	1b64      	subs	r4, r4, r5
 8008aec:	10a4      	asrs	r4, r4, #2
 8008aee:	2600      	movs	r6, #0
 8008af0:	42a6      	cmp	r6, r4
 8008af2:	d109      	bne.n	8008b08 <__libc_init_array+0x24>
 8008af4:	4d0b      	ldr	r5, [pc, #44]	@ (8008b24 <__libc_init_array+0x40>)
 8008af6:	4c0c      	ldr	r4, [pc, #48]	@ (8008b28 <__libc_init_array+0x44>)
 8008af8:	f003 f932 	bl	800bd60 <_init>
 8008afc:	1b64      	subs	r4, r4, r5
 8008afe:	10a4      	asrs	r4, r4, #2
 8008b00:	2600      	movs	r6, #0
 8008b02:	42a6      	cmp	r6, r4
 8008b04:	d105      	bne.n	8008b12 <__libc_init_array+0x2e>
 8008b06:	bd70      	pop	{r4, r5, r6, pc}
 8008b08:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b0c:	4798      	blx	r3
 8008b0e:	3601      	adds	r6, #1
 8008b10:	e7ee      	b.n	8008af0 <__libc_init_array+0xc>
 8008b12:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b16:	4798      	blx	r3
 8008b18:	3601      	adds	r6, #1
 8008b1a:	e7f2      	b.n	8008b02 <__libc_init_array+0x1e>
 8008b1c:	0800c3fc 	.word	0x0800c3fc
 8008b20:	0800c3fc 	.word	0x0800c3fc
 8008b24:	0800c3fc 	.word	0x0800c3fc
 8008b28:	0800c400 	.word	0x0800c400

08008b2c <__retarget_lock_init_recursive>:
 8008b2c:	4770      	bx	lr

08008b2e <__retarget_lock_acquire_recursive>:
 8008b2e:	4770      	bx	lr

08008b30 <__retarget_lock_release_recursive>:
 8008b30:	4770      	bx	lr

08008b32 <memcpy>:
 8008b32:	440a      	add	r2, r1
 8008b34:	4291      	cmp	r1, r2
 8008b36:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008b3a:	d100      	bne.n	8008b3e <memcpy+0xc>
 8008b3c:	4770      	bx	lr
 8008b3e:	b510      	push	{r4, lr}
 8008b40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b48:	4291      	cmp	r1, r2
 8008b4a:	d1f9      	bne.n	8008b40 <memcpy+0xe>
 8008b4c:	bd10      	pop	{r4, pc}
	...

08008b50 <nan>:
 8008b50:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008b58 <nan+0x8>
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	00000000 	.word	0x00000000
 8008b5c:	7ff80000 	.word	0x7ff80000

08008b60 <nanf>:
 8008b60:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008b68 <nanf+0x8>
 8008b64:	4770      	bx	lr
 8008b66:	bf00      	nop
 8008b68:	7fc00000 	.word	0x7fc00000

08008b6c <quorem>:
 8008b6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b70:	6903      	ldr	r3, [r0, #16]
 8008b72:	690c      	ldr	r4, [r1, #16]
 8008b74:	42a3      	cmp	r3, r4
 8008b76:	4607      	mov	r7, r0
 8008b78:	db7e      	blt.n	8008c78 <quorem+0x10c>
 8008b7a:	3c01      	subs	r4, #1
 8008b7c:	f101 0814 	add.w	r8, r1, #20
 8008b80:	00a3      	lsls	r3, r4, #2
 8008b82:	f100 0514 	add.w	r5, r0, #20
 8008b86:	9300      	str	r3, [sp, #0]
 8008b88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b8c:	9301      	str	r3, [sp, #4]
 8008b8e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b96:	3301      	adds	r3, #1
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b9e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ba2:	d32e      	bcc.n	8008c02 <quorem+0x96>
 8008ba4:	f04f 0a00 	mov.w	sl, #0
 8008ba8:	46c4      	mov	ip, r8
 8008baa:	46ae      	mov	lr, r5
 8008bac:	46d3      	mov	fp, sl
 8008bae:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008bb2:	b298      	uxth	r0, r3
 8008bb4:	fb06 a000 	mla	r0, r6, r0, sl
 8008bb8:	0c02      	lsrs	r2, r0, #16
 8008bba:	0c1b      	lsrs	r3, r3, #16
 8008bbc:	fb06 2303 	mla	r3, r6, r3, r2
 8008bc0:	f8de 2000 	ldr.w	r2, [lr]
 8008bc4:	b280      	uxth	r0, r0
 8008bc6:	b292      	uxth	r2, r2
 8008bc8:	1a12      	subs	r2, r2, r0
 8008bca:	445a      	add	r2, fp
 8008bcc:	f8de 0000 	ldr.w	r0, [lr]
 8008bd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008bda:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008bde:	b292      	uxth	r2, r2
 8008be0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008be4:	45e1      	cmp	r9, ip
 8008be6:	f84e 2b04 	str.w	r2, [lr], #4
 8008bea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008bee:	d2de      	bcs.n	8008bae <quorem+0x42>
 8008bf0:	9b00      	ldr	r3, [sp, #0]
 8008bf2:	58eb      	ldr	r3, [r5, r3]
 8008bf4:	b92b      	cbnz	r3, 8008c02 <quorem+0x96>
 8008bf6:	9b01      	ldr	r3, [sp, #4]
 8008bf8:	3b04      	subs	r3, #4
 8008bfa:	429d      	cmp	r5, r3
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	d32f      	bcc.n	8008c60 <quorem+0xf4>
 8008c00:	613c      	str	r4, [r7, #16]
 8008c02:	4638      	mov	r0, r7
 8008c04:	f002 fba8 	bl	800b358 <__mcmp>
 8008c08:	2800      	cmp	r0, #0
 8008c0a:	db25      	blt.n	8008c58 <quorem+0xec>
 8008c0c:	4629      	mov	r1, r5
 8008c0e:	2000      	movs	r0, #0
 8008c10:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c14:	f8d1 c000 	ldr.w	ip, [r1]
 8008c18:	fa1f fe82 	uxth.w	lr, r2
 8008c1c:	fa1f f38c 	uxth.w	r3, ip
 8008c20:	eba3 030e 	sub.w	r3, r3, lr
 8008c24:	4403      	add	r3, r0
 8008c26:	0c12      	lsrs	r2, r2, #16
 8008c28:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008c2c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008c30:	b29b      	uxth	r3, r3
 8008c32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c36:	45c1      	cmp	r9, r8
 8008c38:	f841 3b04 	str.w	r3, [r1], #4
 8008c3c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008c40:	d2e6      	bcs.n	8008c10 <quorem+0xa4>
 8008c42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c4a:	b922      	cbnz	r2, 8008c56 <quorem+0xea>
 8008c4c:	3b04      	subs	r3, #4
 8008c4e:	429d      	cmp	r5, r3
 8008c50:	461a      	mov	r2, r3
 8008c52:	d30b      	bcc.n	8008c6c <quorem+0x100>
 8008c54:	613c      	str	r4, [r7, #16]
 8008c56:	3601      	adds	r6, #1
 8008c58:	4630      	mov	r0, r6
 8008c5a:	b003      	add	sp, #12
 8008c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c60:	6812      	ldr	r2, [r2, #0]
 8008c62:	3b04      	subs	r3, #4
 8008c64:	2a00      	cmp	r2, #0
 8008c66:	d1cb      	bne.n	8008c00 <quorem+0x94>
 8008c68:	3c01      	subs	r4, #1
 8008c6a:	e7c6      	b.n	8008bfa <quorem+0x8e>
 8008c6c:	6812      	ldr	r2, [r2, #0]
 8008c6e:	3b04      	subs	r3, #4
 8008c70:	2a00      	cmp	r2, #0
 8008c72:	d1ef      	bne.n	8008c54 <quorem+0xe8>
 8008c74:	3c01      	subs	r4, #1
 8008c76:	e7ea      	b.n	8008c4e <quorem+0xe2>
 8008c78:	2000      	movs	r0, #0
 8008c7a:	e7ee      	b.n	8008c5a <quorem+0xee>
 8008c7c:	0000      	movs	r0, r0
	...

08008c80 <_dtoa_r>:
 8008c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c84:	69c7      	ldr	r7, [r0, #28]
 8008c86:	b099      	sub	sp, #100	@ 0x64
 8008c88:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008c8c:	ec55 4b10 	vmov	r4, r5, d0
 8008c90:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008c92:	9109      	str	r1, [sp, #36]	@ 0x24
 8008c94:	4683      	mov	fp, r0
 8008c96:	920e      	str	r2, [sp, #56]	@ 0x38
 8008c98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008c9a:	b97f      	cbnz	r7, 8008cbc <_dtoa_r+0x3c>
 8008c9c:	2010      	movs	r0, #16
 8008c9e:	f001 fd9b 	bl	800a7d8 <malloc>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	f8cb 001c 	str.w	r0, [fp, #28]
 8008ca8:	b920      	cbnz	r0, 8008cb4 <_dtoa_r+0x34>
 8008caa:	4ba7      	ldr	r3, [pc, #668]	@ (8008f48 <_dtoa_r+0x2c8>)
 8008cac:	21ef      	movs	r1, #239	@ 0xef
 8008cae:	48a7      	ldr	r0, [pc, #668]	@ (8008f4c <_dtoa_r+0x2cc>)
 8008cb0:	f002 ff68 	bl	800bb84 <__assert_func>
 8008cb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008cb8:	6007      	str	r7, [r0, #0]
 8008cba:	60c7      	str	r7, [r0, #12]
 8008cbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008cc0:	6819      	ldr	r1, [r3, #0]
 8008cc2:	b159      	cbz	r1, 8008cdc <_dtoa_r+0x5c>
 8008cc4:	685a      	ldr	r2, [r3, #4]
 8008cc6:	604a      	str	r2, [r1, #4]
 8008cc8:	2301      	movs	r3, #1
 8008cca:	4093      	lsls	r3, r2
 8008ccc:	608b      	str	r3, [r1, #8]
 8008cce:	4658      	mov	r0, fp
 8008cd0:	f002 f8be 	bl	800ae50 <_Bfree>
 8008cd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	601a      	str	r2, [r3, #0]
 8008cdc:	1e2b      	subs	r3, r5, #0
 8008cde:	bfb9      	ittee	lt
 8008ce0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008ce4:	9303      	strlt	r3, [sp, #12]
 8008ce6:	2300      	movge	r3, #0
 8008ce8:	6033      	strge	r3, [r6, #0]
 8008cea:	9f03      	ldr	r7, [sp, #12]
 8008cec:	4b98      	ldr	r3, [pc, #608]	@ (8008f50 <_dtoa_r+0x2d0>)
 8008cee:	bfbc      	itt	lt
 8008cf0:	2201      	movlt	r2, #1
 8008cf2:	6032      	strlt	r2, [r6, #0]
 8008cf4:	43bb      	bics	r3, r7
 8008cf6:	d112      	bne.n	8008d1e <_dtoa_r+0x9e>
 8008cf8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008cfa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008cfe:	6013      	str	r3, [r2, #0]
 8008d00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008d04:	4323      	orrs	r3, r4
 8008d06:	f000 854d 	beq.w	80097a4 <_dtoa_r+0xb24>
 8008d0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d0c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008f64 <_dtoa_r+0x2e4>
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	f000 854f 	beq.w	80097b4 <_dtoa_r+0xb34>
 8008d16:	f10a 0303 	add.w	r3, sl, #3
 8008d1a:	f000 bd49 	b.w	80097b0 <_dtoa_r+0xb30>
 8008d1e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008d22:	2200      	movs	r2, #0
 8008d24:	ec51 0b17 	vmov	r0, r1, d7
 8008d28:	2300      	movs	r3, #0
 8008d2a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008d2e:	f7f7 fef3 	bl	8000b18 <__aeabi_dcmpeq>
 8008d32:	4680      	mov	r8, r0
 8008d34:	b158      	cbz	r0, 8008d4e <_dtoa_r+0xce>
 8008d36:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008d38:	2301      	movs	r3, #1
 8008d3a:	6013      	str	r3, [r2, #0]
 8008d3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d3e:	b113      	cbz	r3, 8008d46 <_dtoa_r+0xc6>
 8008d40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008d42:	4b84      	ldr	r3, [pc, #528]	@ (8008f54 <_dtoa_r+0x2d4>)
 8008d44:	6013      	str	r3, [r2, #0]
 8008d46:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008f68 <_dtoa_r+0x2e8>
 8008d4a:	f000 bd33 	b.w	80097b4 <_dtoa_r+0xb34>
 8008d4e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008d52:	aa16      	add	r2, sp, #88	@ 0x58
 8008d54:	a917      	add	r1, sp, #92	@ 0x5c
 8008d56:	4658      	mov	r0, fp
 8008d58:	f002 fc1e 	bl	800b598 <__d2b>
 8008d5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008d60:	4681      	mov	r9, r0
 8008d62:	2e00      	cmp	r6, #0
 8008d64:	d077      	beq.n	8008e56 <_dtoa_r+0x1d6>
 8008d66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d68:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008d6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008d78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008d7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008d80:	4619      	mov	r1, r3
 8008d82:	2200      	movs	r2, #0
 8008d84:	4b74      	ldr	r3, [pc, #464]	@ (8008f58 <_dtoa_r+0x2d8>)
 8008d86:	f7f7 faa7 	bl	80002d8 <__aeabi_dsub>
 8008d8a:	a369      	add	r3, pc, #420	@ (adr r3, 8008f30 <_dtoa_r+0x2b0>)
 8008d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d90:	f7f7 fc5a 	bl	8000648 <__aeabi_dmul>
 8008d94:	a368      	add	r3, pc, #416	@ (adr r3, 8008f38 <_dtoa_r+0x2b8>)
 8008d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d9a:	f7f7 fa9f 	bl	80002dc <__adddf3>
 8008d9e:	4604      	mov	r4, r0
 8008da0:	4630      	mov	r0, r6
 8008da2:	460d      	mov	r5, r1
 8008da4:	f7f7 fbe6 	bl	8000574 <__aeabi_i2d>
 8008da8:	a365      	add	r3, pc, #404	@ (adr r3, 8008f40 <_dtoa_r+0x2c0>)
 8008daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dae:	f7f7 fc4b 	bl	8000648 <__aeabi_dmul>
 8008db2:	4602      	mov	r2, r0
 8008db4:	460b      	mov	r3, r1
 8008db6:	4620      	mov	r0, r4
 8008db8:	4629      	mov	r1, r5
 8008dba:	f7f7 fa8f 	bl	80002dc <__adddf3>
 8008dbe:	4604      	mov	r4, r0
 8008dc0:	460d      	mov	r5, r1
 8008dc2:	f7f7 fef1 	bl	8000ba8 <__aeabi_d2iz>
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	4607      	mov	r7, r0
 8008dca:	2300      	movs	r3, #0
 8008dcc:	4620      	mov	r0, r4
 8008dce:	4629      	mov	r1, r5
 8008dd0:	f7f7 feac 	bl	8000b2c <__aeabi_dcmplt>
 8008dd4:	b140      	cbz	r0, 8008de8 <_dtoa_r+0x168>
 8008dd6:	4638      	mov	r0, r7
 8008dd8:	f7f7 fbcc 	bl	8000574 <__aeabi_i2d>
 8008ddc:	4622      	mov	r2, r4
 8008dde:	462b      	mov	r3, r5
 8008de0:	f7f7 fe9a 	bl	8000b18 <__aeabi_dcmpeq>
 8008de4:	b900      	cbnz	r0, 8008de8 <_dtoa_r+0x168>
 8008de6:	3f01      	subs	r7, #1
 8008de8:	2f16      	cmp	r7, #22
 8008dea:	d851      	bhi.n	8008e90 <_dtoa_r+0x210>
 8008dec:	4b5b      	ldr	r3, [pc, #364]	@ (8008f5c <_dtoa_r+0x2dc>)
 8008dee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008dfa:	f7f7 fe97 	bl	8000b2c <__aeabi_dcmplt>
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	d048      	beq.n	8008e94 <_dtoa_r+0x214>
 8008e02:	3f01      	subs	r7, #1
 8008e04:	2300      	movs	r3, #0
 8008e06:	9312      	str	r3, [sp, #72]	@ 0x48
 8008e08:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008e0a:	1b9b      	subs	r3, r3, r6
 8008e0c:	1e5a      	subs	r2, r3, #1
 8008e0e:	bf44      	itt	mi
 8008e10:	f1c3 0801 	rsbmi	r8, r3, #1
 8008e14:	2300      	movmi	r3, #0
 8008e16:	9208      	str	r2, [sp, #32]
 8008e18:	bf54      	ite	pl
 8008e1a:	f04f 0800 	movpl.w	r8, #0
 8008e1e:	9308      	strmi	r3, [sp, #32]
 8008e20:	2f00      	cmp	r7, #0
 8008e22:	db39      	blt.n	8008e98 <_dtoa_r+0x218>
 8008e24:	9b08      	ldr	r3, [sp, #32]
 8008e26:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008e28:	443b      	add	r3, r7
 8008e2a:	9308      	str	r3, [sp, #32]
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e32:	2b09      	cmp	r3, #9
 8008e34:	d864      	bhi.n	8008f00 <_dtoa_r+0x280>
 8008e36:	2b05      	cmp	r3, #5
 8008e38:	bfc4      	itt	gt
 8008e3a:	3b04      	subgt	r3, #4
 8008e3c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e40:	f1a3 0302 	sub.w	r3, r3, #2
 8008e44:	bfcc      	ite	gt
 8008e46:	2400      	movgt	r4, #0
 8008e48:	2401      	movle	r4, #1
 8008e4a:	2b03      	cmp	r3, #3
 8008e4c:	d863      	bhi.n	8008f16 <_dtoa_r+0x296>
 8008e4e:	e8df f003 	tbb	[pc, r3]
 8008e52:	372a      	.short	0x372a
 8008e54:	5535      	.short	0x5535
 8008e56:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008e5a:	441e      	add	r6, r3
 8008e5c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008e60:	2b20      	cmp	r3, #32
 8008e62:	bfc1      	itttt	gt
 8008e64:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008e68:	409f      	lslgt	r7, r3
 8008e6a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008e6e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008e72:	bfd6      	itet	le
 8008e74:	f1c3 0320 	rsble	r3, r3, #32
 8008e78:	ea47 0003 	orrgt.w	r0, r7, r3
 8008e7c:	fa04 f003 	lslle.w	r0, r4, r3
 8008e80:	f7f7 fb68 	bl	8000554 <__aeabi_ui2d>
 8008e84:	2201      	movs	r2, #1
 8008e86:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008e8a:	3e01      	subs	r6, #1
 8008e8c:	9214      	str	r2, [sp, #80]	@ 0x50
 8008e8e:	e777      	b.n	8008d80 <_dtoa_r+0x100>
 8008e90:	2301      	movs	r3, #1
 8008e92:	e7b8      	b.n	8008e06 <_dtoa_r+0x186>
 8008e94:	9012      	str	r0, [sp, #72]	@ 0x48
 8008e96:	e7b7      	b.n	8008e08 <_dtoa_r+0x188>
 8008e98:	427b      	negs	r3, r7
 8008e9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	eba8 0807 	sub.w	r8, r8, r7
 8008ea2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008ea4:	e7c4      	b.n	8008e30 <_dtoa_r+0x1b0>
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008eaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	dc35      	bgt.n	8008f1c <_dtoa_r+0x29c>
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	9300      	str	r3, [sp, #0]
 8008eb4:	9307      	str	r3, [sp, #28]
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	920e      	str	r2, [sp, #56]	@ 0x38
 8008eba:	e00b      	b.n	8008ed4 <_dtoa_r+0x254>
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	e7f3      	b.n	8008ea8 <_dtoa_r+0x228>
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ec4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ec6:	18fb      	adds	r3, r7, r3
 8008ec8:	9300      	str	r3, [sp, #0]
 8008eca:	3301      	adds	r3, #1
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	9307      	str	r3, [sp, #28]
 8008ed0:	bfb8      	it	lt
 8008ed2:	2301      	movlt	r3, #1
 8008ed4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008ed8:	2100      	movs	r1, #0
 8008eda:	2204      	movs	r2, #4
 8008edc:	f102 0514 	add.w	r5, r2, #20
 8008ee0:	429d      	cmp	r5, r3
 8008ee2:	d91f      	bls.n	8008f24 <_dtoa_r+0x2a4>
 8008ee4:	6041      	str	r1, [r0, #4]
 8008ee6:	4658      	mov	r0, fp
 8008ee8:	f001 ff72 	bl	800add0 <_Balloc>
 8008eec:	4682      	mov	sl, r0
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	d13c      	bne.n	8008f6c <_dtoa_r+0x2ec>
 8008ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8008f60 <_dtoa_r+0x2e0>)
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	f240 11af 	movw	r1, #431	@ 0x1af
 8008efa:	e6d8      	b.n	8008cae <_dtoa_r+0x2e>
 8008efc:	2301      	movs	r3, #1
 8008efe:	e7e0      	b.n	8008ec2 <_dtoa_r+0x242>
 8008f00:	2401      	movs	r4, #1
 8008f02:	2300      	movs	r3, #0
 8008f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f06:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008f08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008f0c:	9300      	str	r3, [sp, #0]
 8008f0e:	9307      	str	r3, [sp, #28]
 8008f10:	2200      	movs	r2, #0
 8008f12:	2312      	movs	r3, #18
 8008f14:	e7d0      	b.n	8008eb8 <_dtoa_r+0x238>
 8008f16:	2301      	movs	r3, #1
 8008f18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f1a:	e7f5      	b.n	8008f08 <_dtoa_r+0x288>
 8008f1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f1e:	9300      	str	r3, [sp, #0]
 8008f20:	9307      	str	r3, [sp, #28]
 8008f22:	e7d7      	b.n	8008ed4 <_dtoa_r+0x254>
 8008f24:	3101      	adds	r1, #1
 8008f26:	0052      	lsls	r2, r2, #1
 8008f28:	e7d8      	b.n	8008edc <_dtoa_r+0x25c>
 8008f2a:	bf00      	nop
 8008f2c:	f3af 8000 	nop.w
 8008f30:	636f4361 	.word	0x636f4361
 8008f34:	3fd287a7 	.word	0x3fd287a7
 8008f38:	8b60c8b3 	.word	0x8b60c8b3
 8008f3c:	3fc68a28 	.word	0x3fc68a28
 8008f40:	509f79fb 	.word	0x509f79fb
 8008f44:	3fd34413 	.word	0x3fd34413
 8008f48:	0800c156 	.word	0x0800c156
 8008f4c:	0800c16d 	.word	0x0800c16d
 8008f50:	7ff00000 	.word	0x7ff00000
 8008f54:	0800c25e 	.word	0x0800c25e
 8008f58:	3ff80000 	.word	0x3ff80000
 8008f5c:	0800c2f0 	.word	0x0800c2f0
 8008f60:	0800c1c5 	.word	0x0800c1c5
 8008f64:	0800c152 	.word	0x0800c152
 8008f68:	0800c25d 	.word	0x0800c25d
 8008f6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008f70:	6018      	str	r0, [r3, #0]
 8008f72:	9b07      	ldr	r3, [sp, #28]
 8008f74:	2b0e      	cmp	r3, #14
 8008f76:	f200 80a4 	bhi.w	80090c2 <_dtoa_r+0x442>
 8008f7a:	2c00      	cmp	r4, #0
 8008f7c:	f000 80a1 	beq.w	80090c2 <_dtoa_r+0x442>
 8008f80:	2f00      	cmp	r7, #0
 8008f82:	dd33      	ble.n	8008fec <_dtoa_r+0x36c>
 8008f84:	4bad      	ldr	r3, [pc, #692]	@ (800923c <_dtoa_r+0x5bc>)
 8008f86:	f007 020f 	and.w	r2, r7, #15
 8008f8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f8e:	ed93 7b00 	vldr	d7, [r3]
 8008f92:	05f8      	lsls	r0, r7, #23
 8008f94:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008f98:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008f9c:	d516      	bpl.n	8008fcc <_dtoa_r+0x34c>
 8008f9e:	4ba8      	ldr	r3, [pc, #672]	@ (8009240 <_dtoa_r+0x5c0>)
 8008fa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008fa8:	f7f7 fc78 	bl	800089c <__aeabi_ddiv>
 8008fac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fb0:	f004 040f 	and.w	r4, r4, #15
 8008fb4:	2603      	movs	r6, #3
 8008fb6:	4da2      	ldr	r5, [pc, #648]	@ (8009240 <_dtoa_r+0x5c0>)
 8008fb8:	b954      	cbnz	r4, 8008fd0 <_dtoa_r+0x350>
 8008fba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fc2:	f7f7 fc6b 	bl	800089c <__aeabi_ddiv>
 8008fc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fca:	e028      	b.n	800901e <_dtoa_r+0x39e>
 8008fcc:	2602      	movs	r6, #2
 8008fce:	e7f2      	b.n	8008fb6 <_dtoa_r+0x336>
 8008fd0:	07e1      	lsls	r1, r4, #31
 8008fd2:	d508      	bpl.n	8008fe6 <_dtoa_r+0x366>
 8008fd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fd8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008fdc:	f7f7 fb34 	bl	8000648 <__aeabi_dmul>
 8008fe0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fe4:	3601      	adds	r6, #1
 8008fe6:	1064      	asrs	r4, r4, #1
 8008fe8:	3508      	adds	r5, #8
 8008fea:	e7e5      	b.n	8008fb8 <_dtoa_r+0x338>
 8008fec:	f000 80d2 	beq.w	8009194 <_dtoa_r+0x514>
 8008ff0:	427c      	negs	r4, r7
 8008ff2:	4b92      	ldr	r3, [pc, #584]	@ (800923c <_dtoa_r+0x5bc>)
 8008ff4:	4d92      	ldr	r5, [pc, #584]	@ (8009240 <_dtoa_r+0x5c0>)
 8008ff6:	f004 020f 	and.w	r2, r4, #15
 8008ffa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009002:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009006:	f7f7 fb1f 	bl	8000648 <__aeabi_dmul>
 800900a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800900e:	1124      	asrs	r4, r4, #4
 8009010:	2300      	movs	r3, #0
 8009012:	2602      	movs	r6, #2
 8009014:	2c00      	cmp	r4, #0
 8009016:	f040 80b2 	bne.w	800917e <_dtoa_r+0x4fe>
 800901a:	2b00      	cmp	r3, #0
 800901c:	d1d3      	bne.n	8008fc6 <_dtoa_r+0x346>
 800901e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009020:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009024:	2b00      	cmp	r3, #0
 8009026:	f000 80b7 	beq.w	8009198 <_dtoa_r+0x518>
 800902a:	4b86      	ldr	r3, [pc, #536]	@ (8009244 <_dtoa_r+0x5c4>)
 800902c:	2200      	movs	r2, #0
 800902e:	4620      	mov	r0, r4
 8009030:	4629      	mov	r1, r5
 8009032:	f7f7 fd7b 	bl	8000b2c <__aeabi_dcmplt>
 8009036:	2800      	cmp	r0, #0
 8009038:	f000 80ae 	beq.w	8009198 <_dtoa_r+0x518>
 800903c:	9b07      	ldr	r3, [sp, #28]
 800903e:	2b00      	cmp	r3, #0
 8009040:	f000 80aa 	beq.w	8009198 <_dtoa_r+0x518>
 8009044:	9b00      	ldr	r3, [sp, #0]
 8009046:	2b00      	cmp	r3, #0
 8009048:	dd37      	ble.n	80090ba <_dtoa_r+0x43a>
 800904a:	1e7b      	subs	r3, r7, #1
 800904c:	9304      	str	r3, [sp, #16]
 800904e:	4620      	mov	r0, r4
 8009050:	4b7d      	ldr	r3, [pc, #500]	@ (8009248 <_dtoa_r+0x5c8>)
 8009052:	2200      	movs	r2, #0
 8009054:	4629      	mov	r1, r5
 8009056:	f7f7 faf7 	bl	8000648 <__aeabi_dmul>
 800905a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800905e:	9c00      	ldr	r4, [sp, #0]
 8009060:	3601      	adds	r6, #1
 8009062:	4630      	mov	r0, r6
 8009064:	f7f7 fa86 	bl	8000574 <__aeabi_i2d>
 8009068:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800906c:	f7f7 faec 	bl	8000648 <__aeabi_dmul>
 8009070:	4b76      	ldr	r3, [pc, #472]	@ (800924c <_dtoa_r+0x5cc>)
 8009072:	2200      	movs	r2, #0
 8009074:	f7f7 f932 	bl	80002dc <__adddf3>
 8009078:	4605      	mov	r5, r0
 800907a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800907e:	2c00      	cmp	r4, #0
 8009080:	f040 808d 	bne.w	800919e <_dtoa_r+0x51e>
 8009084:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009088:	4b71      	ldr	r3, [pc, #452]	@ (8009250 <_dtoa_r+0x5d0>)
 800908a:	2200      	movs	r2, #0
 800908c:	f7f7 f924 	bl	80002d8 <__aeabi_dsub>
 8009090:	4602      	mov	r2, r0
 8009092:	460b      	mov	r3, r1
 8009094:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009098:	462a      	mov	r2, r5
 800909a:	4633      	mov	r3, r6
 800909c:	f7f7 fd64 	bl	8000b68 <__aeabi_dcmpgt>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	f040 828b 	bne.w	80095bc <_dtoa_r+0x93c>
 80090a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090aa:	462a      	mov	r2, r5
 80090ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80090b0:	f7f7 fd3c 	bl	8000b2c <__aeabi_dcmplt>
 80090b4:	2800      	cmp	r0, #0
 80090b6:	f040 8128 	bne.w	800930a <_dtoa_r+0x68a>
 80090ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80090be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80090c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f2c0 815a 	blt.w	800937e <_dtoa_r+0x6fe>
 80090ca:	2f0e      	cmp	r7, #14
 80090cc:	f300 8157 	bgt.w	800937e <_dtoa_r+0x6fe>
 80090d0:	4b5a      	ldr	r3, [pc, #360]	@ (800923c <_dtoa_r+0x5bc>)
 80090d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80090d6:	ed93 7b00 	vldr	d7, [r3]
 80090da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090dc:	2b00      	cmp	r3, #0
 80090de:	ed8d 7b00 	vstr	d7, [sp]
 80090e2:	da03      	bge.n	80090ec <_dtoa_r+0x46c>
 80090e4:	9b07      	ldr	r3, [sp, #28]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	f340 8101 	ble.w	80092ee <_dtoa_r+0x66e>
 80090ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80090f0:	4656      	mov	r6, sl
 80090f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090f6:	4620      	mov	r0, r4
 80090f8:	4629      	mov	r1, r5
 80090fa:	f7f7 fbcf 	bl	800089c <__aeabi_ddiv>
 80090fe:	f7f7 fd53 	bl	8000ba8 <__aeabi_d2iz>
 8009102:	4680      	mov	r8, r0
 8009104:	f7f7 fa36 	bl	8000574 <__aeabi_i2d>
 8009108:	e9dd 2300 	ldrd	r2, r3, [sp]
 800910c:	f7f7 fa9c 	bl	8000648 <__aeabi_dmul>
 8009110:	4602      	mov	r2, r0
 8009112:	460b      	mov	r3, r1
 8009114:	4620      	mov	r0, r4
 8009116:	4629      	mov	r1, r5
 8009118:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800911c:	f7f7 f8dc 	bl	80002d8 <__aeabi_dsub>
 8009120:	f806 4b01 	strb.w	r4, [r6], #1
 8009124:	9d07      	ldr	r5, [sp, #28]
 8009126:	eba6 040a 	sub.w	r4, r6, sl
 800912a:	42a5      	cmp	r5, r4
 800912c:	4602      	mov	r2, r0
 800912e:	460b      	mov	r3, r1
 8009130:	f040 8117 	bne.w	8009362 <_dtoa_r+0x6e2>
 8009134:	f7f7 f8d2 	bl	80002dc <__adddf3>
 8009138:	e9dd 2300 	ldrd	r2, r3, [sp]
 800913c:	4604      	mov	r4, r0
 800913e:	460d      	mov	r5, r1
 8009140:	f7f7 fd12 	bl	8000b68 <__aeabi_dcmpgt>
 8009144:	2800      	cmp	r0, #0
 8009146:	f040 80f9 	bne.w	800933c <_dtoa_r+0x6bc>
 800914a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800914e:	4620      	mov	r0, r4
 8009150:	4629      	mov	r1, r5
 8009152:	f7f7 fce1 	bl	8000b18 <__aeabi_dcmpeq>
 8009156:	b118      	cbz	r0, 8009160 <_dtoa_r+0x4e0>
 8009158:	f018 0f01 	tst.w	r8, #1
 800915c:	f040 80ee 	bne.w	800933c <_dtoa_r+0x6bc>
 8009160:	4649      	mov	r1, r9
 8009162:	4658      	mov	r0, fp
 8009164:	f001 fe74 	bl	800ae50 <_Bfree>
 8009168:	2300      	movs	r3, #0
 800916a:	7033      	strb	r3, [r6, #0]
 800916c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800916e:	3701      	adds	r7, #1
 8009170:	601f      	str	r7, [r3, #0]
 8009172:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009174:	2b00      	cmp	r3, #0
 8009176:	f000 831d 	beq.w	80097b4 <_dtoa_r+0xb34>
 800917a:	601e      	str	r6, [r3, #0]
 800917c:	e31a      	b.n	80097b4 <_dtoa_r+0xb34>
 800917e:	07e2      	lsls	r2, r4, #31
 8009180:	d505      	bpl.n	800918e <_dtoa_r+0x50e>
 8009182:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009186:	f7f7 fa5f 	bl	8000648 <__aeabi_dmul>
 800918a:	3601      	adds	r6, #1
 800918c:	2301      	movs	r3, #1
 800918e:	1064      	asrs	r4, r4, #1
 8009190:	3508      	adds	r5, #8
 8009192:	e73f      	b.n	8009014 <_dtoa_r+0x394>
 8009194:	2602      	movs	r6, #2
 8009196:	e742      	b.n	800901e <_dtoa_r+0x39e>
 8009198:	9c07      	ldr	r4, [sp, #28]
 800919a:	9704      	str	r7, [sp, #16]
 800919c:	e761      	b.n	8009062 <_dtoa_r+0x3e2>
 800919e:	4b27      	ldr	r3, [pc, #156]	@ (800923c <_dtoa_r+0x5bc>)
 80091a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80091a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80091a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80091aa:	4454      	add	r4, sl
 80091ac:	2900      	cmp	r1, #0
 80091ae:	d053      	beq.n	8009258 <_dtoa_r+0x5d8>
 80091b0:	4928      	ldr	r1, [pc, #160]	@ (8009254 <_dtoa_r+0x5d4>)
 80091b2:	2000      	movs	r0, #0
 80091b4:	f7f7 fb72 	bl	800089c <__aeabi_ddiv>
 80091b8:	4633      	mov	r3, r6
 80091ba:	462a      	mov	r2, r5
 80091bc:	f7f7 f88c 	bl	80002d8 <__aeabi_dsub>
 80091c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80091c4:	4656      	mov	r6, sl
 80091c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091ca:	f7f7 fced 	bl	8000ba8 <__aeabi_d2iz>
 80091ce:	4605      	mov	r5, r0
 80091d0:	f7f7 f9d0 	bl	8000574 <__aeabi_i2d>
 80091d4:	4602      	mov	r2, r0
 80091d6:	460b      	mov	r3, r1
 80091d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091dc:	f7f7 f87c 	bl	80002d8 <__aeabi_dsub>
 80091e0:	3530      	adds	r5, #48	@ 0x30
 80091e2:	4602      	mov	r2, r0
 80091e4:	460b      	mov	r3, r1
 80091e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091ea:	f806 5b01 	strb.w	r5, [r6], #1
 80091ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80091f2:	f7f7 fc9b 	bl	8000b2c <__aeabi_dcmplt>
 80091f6:	2800      	cmp	r0, #0
 80091f8:	d171      	bne.n	80092de <_dtoa_r+0x65e>
 80091fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80091fe:	4911      	ldr	r1, [pc, #68]	@ (8009244 <_dtoa_r+0x5c4>)
 8009200:	2000      	movs	r0, #0
 8009202:	f7f7 f869 	bl	80002d8 <__aeabi_dsub>
 8009206:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800920a:	f7f7 fc8f 	bl	8000b2c <__aeabi_dcmplt>
 800920e:	2800      	cmp	r0, #0
 8009210:	f040 8095 	bne.w	800933e <_dtoa_r+0x6be>
 8009214:	42a6      	cmp	r6, r4
 8009216:	f43f af50 	beq.w	80090ba <_dtoa_r+0x43a>
 800921a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800921e:	4b0a      	ldr	r3, [pc, #40]	@ (8009248 <_dtoa_r+0x5c8>)
 8009220:	2200      	movs	r2, #0
 8009222:	f7f7 fa11 	bl	8000648 <__aeabi_dmul>
 8009226:	4b08      	ldr	r3, [pc, #32]	@ (8009248 <_dtoa_r+0x5c8>)
 8009228:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800922c:	2200      	movs	r2, #0
 800922e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009232:	f7f7 fa09 	bl	8000648 <__aeabi_dmul>
 8009236:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800923a:	e7c4      	b.n	80091c6 <_dtoa_r+0x546>
 800923c:	0800c2f0 	.word	0x0800c2f0
 8009240:	0800c2c8 	.word	0x0800c2c8
 8009244:	3ff00000 	.word	0x3ff00000
 8009248:	40240000 	.word	0x40240000
 800924c:	401c0000 	.word	0x401c0000
 8009250:	40140000 	.word	0x40140000
 8009254:	3fe00000 	.word	0x3fe00000
 8009258:	4631      	mov	r1, r6
 800925a:	4628      	mov	r0, r5
 800925c:	f7f7 f9f4 	bl	8000648 <__aeabi_dmul>
 8009260:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009264:	9415      	str	r4, [sp, #84]	@ 0x54
 8009266:	4656      	mov	r6, sl
 8009268:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800926c:	f7f7 fc9c 	bl	8000ba8 <__aeabi_d2iz>
 8009270:	4605      	mov	r5, r0
 8009272:	f7f7 f97f 	bl	8000574 <__aeabi_i2d>
 8009276:	4602      	mov	r2, r0
 8009278:	460b      	mov	r3, r1
 800927a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800927e:	f7f7 f82b 	bl	80002d8 <__aeabi_dsub>
 8009282:	3530      	adds	r5, #48	@ 0x30
 8009284:	f806 5b01 	strb.w	r5, [r6], #1
 8009288:	4602      	mov	r2, r0
 800928a:	460b      	mov	r3, r1
 800928c:	42a6      	cmp	r6, r4
 800928e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009292:	f04f 0200 	mov.w	r2, #0
 8009296:	d124      	bne.n	80092e2 <_dtoa_r+0x662>
 8009298:	4bac      	ldr	r3, [pc, #688]	@ (800954c <_dtoa_r+0x8cc>)
 800929a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800929e:	f7f7 f81d 	bl	80002dc <__adddf3>
 80092a2:	4602      	mov	r2, r0
 80092a4:	460b      	mov	r3, r1
 80092a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092aa:	f7f7 fc5d 	bl	8000b68 <__aeabi_dcmpgt>
 80092ae:	2800      	cmp	r0, #0
 80092b0:	d145      	bne.n	800933e <_dtoa_r+0x6be>
 80092b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80092b6:	49a5      	ldr	r1, [pc, #660]	@ (800954c <_dtoa_r+0x8cc>)
 80092b8:	2000      	movs	r0, #0
 80092ba:	f7f7 f80d 	bl	80002d8 <__aeabi_dsub>
 80092be:	4602      	mov	r2, r0
 80092c0:	460b      	mov	r3, r1
 80092c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092c6:	f7f7 fc31 	bl	8000b2c <__aeabi_dcmplt>
 80092ca:	2800      	cmp	r0, #0
 80092cc:	f43f aef5 	beq.w	80090ba <_dtoa_r+0x43a>
 80092d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80092d2:	1e73      	subs	r3, r6, #1
 80092d4:	9315      	str	r3, [sp, #84]	@ 0x54
 80092d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80092da:	2b30      	cmp	r3, #48	@ 0x30
 80092dc:	d0f8      	beq.n	80092d0 <_dtoa_r+0x650>
 80092de:	9f04      	ldr	r7, [sp, #16]
 80092e0:	e73e      	b.n	8009160 <_dtoa_r+0x4e0>
 80092e2:	4b9b      	ldr	r3, [pc, #620]	@ (8009550 <_dtoa_r+0x8d0>)
 80092e4:	f7f7 f9b0 	bl	8000648 <__aeabi_dmul>
 80092e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092ec:	e7bc      	b.n	8009268 <_dtoa_r+0x5e8>
 80092ee:	d10c      	bne.n	800930a <_dtoa_r+0x68a>
 80092f0:	4b98      	ldr	r3, [pc, #608]	@ (8009554 <_dtoa_r+0x8d4>)
 80092f2:	2200      	movs	r2, #0
 80092f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80092f8:	f7f7 f9a6 	bl	8000648 <__aeabi_dmul>
 80092fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009300:	f7f7 fc28 	bl	8000b54 <__aeabi_dcmpge>
 8009304:	2800      	cmp	r0, #0
 8009306:	f000 8157 	beq.w	80095b8 <_dtoa_r+0x938>
 800930a:	2400      	movs	r4, #0
 800930c:	4625      	mov	r5, r4
 800930e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009310:	43db      	mvns	r3, r3
 8009312:	9304      	str	r3, [sp, #16]
 8009314:	4656      	mov	r6, sl
 8009316:	2700      	movs	r7, #0
 8009318:	4621      	mov	r1, r4
 800931a:	4658      	mov	r0, fp
 800931c:	f001 fd98 	bl	800ae50 <_Bfree>
 8009320:	2d00      	cmp	r5, #0
 8009322:	d0dc      	beq.n	80092de <_dtoa_r+0x65e>
 8009324:	b12f      	cbz	r7, 8009332 <_dtoa_r+0x6b2>
 8009326:	42af      	cmp	r7, r5
 8009328:	d003      	beq.n	8009332 <_dtoa_r+0x6b2>
 800932a:	4639      	mov	r1, r7
 800932c:	4658      	mov	r0, fp
 800932e:	f001 fd8f 	bl	800ae50 <_Bfree>
 8009332:	4629      	mov	r1, r5
 8009334:	4658      	mov	r0, fp
 8009336:	f001 fd8b 	bl	800ae50 <_Bfree>
 800933a:	e7d0      	b.n	80092de <_dtoa_r+0x65e>
 800933c:	9704      	str	r7, [sp, #16]
 800933e:	4633      	mov	r3, r6
 8009340:	461e      	mov	r6, r3
 8009342:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009346:	2a39      	cmp	r2, #57	@ 0x39
 8009348:	d107      	bne.n	800935a <_dtoa_r+0x6da>
 800934a:	459a      	cmp	sl, r3
 800934c:	d1f8      	bne.n	8009340 <_dtoa_r+0x6c0>
 800934e:	9a04      	ldr	r2, [sp, #16]
 8009350:	3201      	adds	r2, #1
 8009352:	9204      	str	r2, [sp, #16]
 8009354:	2230      	movs	r2, #48	@ 0x30
 8009356:	f88a 2000 	strb.w	r2, [sl]
 800935a:	781a      	ldrb	r2, [r3, #0]
 800935c:	3201      	adds	r2, #1
 800935e:	701a      	strb	r2, [r3, #0]
 8009360:	e7bd      	b.n	80092de <_dtoa_r+0x65e>
 8009362:	4b7b      	ldr	r3, [pc, #492]	@ (8009550 <_dtoa_r+0x8d0>)
 8009364:	2200      	movs	r2, #0
 8009366:	f7f7 f96f 	bl	8000648 <__aeabi_dmul>
 800936a:	2200      	movs	r2, #0
 800936c:	2300      	movs	r3, #0
 800936e:	4604      	mov	r4, r0
 8009370:	460d      	mov	r5, r1
 8009372:	f7f7 fbd1 	bl	8000b18 <__aeabi_dcmpeq>
 8009376:	2800      	cmp	r0, #0
 8009378:	f43f aebb 	beq.w	80090f2 <_dtoa_r+0x472>
 800937c:	e6f0      	b.n	8009160 <_dtoa_r+0x4e0>
 800937e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009380:	2a00      	cmp	r2, #0
 8009382:	f000 80db 	beq.w	800953c <_dtoa_r+0x8bc>
 8009386:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009388:	2a01      	cmp	r2, #1
 800938a:	f300 80bf 	bgt.w	800950c <_dtoa_r+0x88c>
 800938e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009390:	2a00      	cmp	r2, #0
 8009392:	f000 80b7 	beq.w	8009504 <_dtoa_r+0x884>
 8009396:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800939a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800939c:	4646      	mov	r6, r8
 800939e:	9a08      	ldr	r2, [sp, #32]
 80093a0:	2101      	movs	r1, #1
 80093a2:	441a      	add	r2, r3
 80093a4:	4658      	mov	r0, fp
 80093a6:	4498      	add	r8, r3
 80093a8:	9208      	str	r2, [sp, #32]
 80093aa:	f001 fe4f 	bl	800b04c <__i2b>
 80093ae:	4605      	mov	r5, r0
 80093b0:	b15e      	cbz	r6, 80093ca <_dtoa_r+0x74a>
 80093b2:	9b08      	ldr	r3, [sp, #32]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	dd08      	ble.n	80093ca <_dtoa_r+0x74a>
 80093b8:	42b3      	cmp	r3, r6
 80093ba:	9a08      	ldr	r2, [sp, #32]
 80093bc:	bfa8      	it	ge
 80093be:	4633      	movge	r3, r6
 80093c0:	eba8 0803 	sub.w	r8, r8, r3
 80093c4:	1af6      	subs	r6, r6, r3
 80093c6:	1ad3      	subs	r3, r2, r3
 80093c8:	9308      	str	r3, [sp, #32]
 80093ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093cc:	b1f3      	cbz	r3, 800940c <_dtoa_r+0x78c>
 80093ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	f000 80b7 	beq.w	8009544 <_dtoa_r+0x8c4>
 80093d6:	b18c      	cbz	r4, 80093fc <_dtoa_r+0x77c>
 80093d8:	4629      	mov	r1, r5
 80093da:	4622      	mov	r2, r4
 80093dc:	4658      	mov	r0, fp
 80093de:	f001 fef5 	bl	800b1cc <__pow5mult>
 80093e2:	464a      	mov	r2, r9
 80093e4:	4601      	mov	r1, r0
 80093e6:	4605      	mov	r5, r0
 80093e8:	4658      	mov	r0, fp
 80093ea:	f001 fe45 	bl	800b078 <__multiply>
 80093ee:	4649      	mov	r1, r9
 80093f0:	9004      	str	r0, [sp, #16]
 80093f2:	4658      	mov	r0, fp
 80093f4:	f001 fd2c 	bl	800ae50 <_Bfree>
 80093f8:	9b04      	ldr	r3, [sp, #16]
 80093fa:	4699      	mov	r9, r3
 80093fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093fe:	1b1a      	subs	r2, r3, r4
 8009400:	d004      	beq.n	800940c <_dtoa_r+0x78c>
 8009402:	4649      	mov	r1, r9
 8009404:	4658      	mov	r0, fp
 8009406:	f001 fee1 	bl	800b1cc <__pow5mult>
 800940a:	4681      	mov	r9, r0
 800940c:	2101      	movs	r1, #1
 800940e:	4658      	mov	r0, fp
 8009410:	f001 fe1c 	bl	800b04c <__i2b>
 8009414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009416:	4604      	mov	r4, r0
 8009418:	2b00      	cmp	r3, #0
 800941a:	f000 81cf 	beq.w	80097bc <_dtoa_r+0xb3c>
 800941e:	461a      	mov	r2, r3
 8009420:	4601      	mov	r1, r0
 8009422:	4658      	mov	r0, fp
 8009424:	f001 fed2 	bl	800b1cc <__pow5mult>
 8009428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800942a:	2b01      	cmp	r3, #1
 800942c:	4604      	mov	r4, r0
 800942e:	f300 8095 	bgt.w	800955c <_dtoa_r+0x8dc>
 8009432:	9b02      	ldr	r3, [sp, #8]
 8009434:	2b00      	cmp	r3, #0
 8009436:	f040 8087 	bne.w	8009548 <_dtoa_r+0x8c8>
 800943a:	9b03      	ldr	r3, [sp, #12]
 800943c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009440:	2b00      	cmp	r3, #0
 8009442:	f040 8089 	bne.w	8009558 <_dtoa_r+0x8d8>
 8009446:	9b03      	ldr	r3, [sp, #12]
 8009448:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800944c:	0d1b      	lsrs	r3, r3, #20
 800944e:	051b      	lsls	r3, r3, #20
 8009450:	b12b      	cbz	r3, 800945e <_dtoa_r+0x7de>
 8009452:	9b08      	ldr	r3, [sp, #32]
 8009454:	3301      	adds	r3, #1
 8009456:	9308      	str	r3, [sp, #32]
 8009458:	f108 0801 	add.w	r8, r8, #1
 800945c:	2301      	movs	r3, #1
 800945e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009460:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009462:	2b00      	cmp	r3, #0
 8009464:	f000 81b0 	beq.w	80097c8 <_dtoa_r+0xb48>
 8009468:	6923      	ldr	r3, [r4, #16]
 800946a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800946e:	6918      	ldr	r0, [r3, #16]
 8009470:	f001 fda0 	bl	800afb4 <__hi0bits>
 8009474:	f1c0 0020 	rsb	r0, r0, #32
 8009478:	9b08      	ldr	r3, [sp, #32]
 800947a:	4418      	add	r0, r3
 800947c:	f010 001f 	ands.w	r0, r0, #31
 8009480:	d077      	beq.n	8009572 <_dtoa_r+0x8f2>
 8009482:	f1c0 0320 	rsb	r3, r0, #32
 8009486:	2b04      	cmp	r3, #4
 8009488:	dd6b      	ble.n	8009562 <_dtoa_r+0x8e2>
 800948a:	9b08      	ldr	r3, [sp, #32]
 800948c:	f1c0 001c 	rsb	r0, r0, #28
 8009490:	4403      	add	r3, r0
 8009492:	4480      	add	r8, r0
 8009494:	4406      	add	r6, r0
 8009496:	9308      	str	r3, [sp, #32]
 8009498:	f1b8 0f00 	cmp.w	r8, #0
 800949c:	dd05      	ble.n	80094aa <_dtoa_r+0x82a>
 800949e:	4649      	mov	r1, r9
 80094a0:	4642      	mov	r2, r8
 80094a2:	4658      	mov	r0, fp
 80094a4:	f001 feec 	bl	800b280 <__lshift>
 80094a8:	4681      	mov	r9, r0
 80094aa:	9b08      	ldr	r3, [sp, #32]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	dd05      	ble.n	80094bc <_dtoa_r+0x83c>
 80094b0:	4621      	mov	r1, r4
 80094b2:	461a      	mov	r2, r3
 80094b4:	4658      	mov	r0, fp
 80094b6:	f001 fee3 	bl	800b280 <__lshift>
 80094ba:	4604      	mov	r4, r0
 80094bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d059      	beq.n	8009576 <_dtoa_r+0x8f6>
 80094c2:	4621      	mov	r1, r4
 80094c4:	4648      	mov	r0, r9
 80094c6:	f001 ff47 	bl	800b358 <__mcmp>
 80094ca:	2800      	cmp	r0, #0
 80094cc:	da53      	bge.n	8009576 <_dtoa_r+0x8f6>
 80094ce:	1e7b      	subs	r3, r7, #1
 80094d0:	9304      	str	r3, [sp, #16]
 80094d2:	4649      	mov	r1, r9
 80094d4:	2300      	movs	r3, #0
 80094d6:	220a      	movs	r2, #10
 80094d8:	4658      	mov	r0, fp
 80094da:	f001 fcdb 	bl	800ae94 <__multadd>
 80094de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094e0:	4681      	mov	r9, r0
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	f000 8172 	beq.w	80097cc <_dtoa_r+0xb4c>
 80094e8:	2300      	movs	r3, #0
 80094ea:	4629      	mov	r1, r5
 80094ec:	220a      	movs	r2, #10
 80094ee:	4658      	mov	r0, fp
 80094f0:	f001 fcd0 	bl	800ae94 <__multadd>
 80094f4:	9b00      	ldr	r3, [sp, #0]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	4605      	mov	r5, r0
 80094fa:	dc67      	bgt.n	80095cc <_dtoa_r+0x94c>
 80094fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094fe:	2b02      	cmp	r3, #2
 8009500:	dc41      	bgt.n	8009586 <_dtoa_r+0x906>
 8009502:	e063      	b.n	80095cc <_dtoa_r+0x94c>
 8009504:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009506:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800950a:	e746      	b.n	800939a <_dtoa_r+0x71a>
 800950c:	9b07      	ldr	r3, [sp, #28]
 800950e:	1e5c      	subs	r4, r3, #1
 8009510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009512:	42a3      	cmp	r3, r4
 8009514:	bfbf      	itttt	lt
 8009516:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009518:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800951a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800951c:	1ae3      	sublt	r3, r4, r3
 800951e:	bfb4      	ite	lt
 8009520:	18d2      	addlt	r2, r2, r3
 8009522:	1b1c      	subge	r4, r3, r4
 8009524:	9b07      	ldr	r3, [sp, #28]
 8009526:	bfbc      	itt	lt
 8009528:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800952a:	2400      	movlt	r4, #0
 800952c:	2b00      	cmp	r3, #0
 800952e:	bfb5      	itete	lt
 8009530:	eba8 0603 	sublt.w	r6, r8, r3
 8009534:	9b07      	ldrge	r3, [sp, #28]
 8009536:	2300      	movlt	r3, #0
 8009538:	4646      	movge	r6, r8
 800953a:	e730      	b.n	800939e <_dtoa_r+0x71e>
 800953c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800953e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009540:	4646      	mov	r6, r8
 8009542:	e735      	b.n	80093b0 <_dtoa_r+0x730>
 8009544:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009546:	e75c      	b.n	8009402 <_dtoa_r+0x782>
 8009548:	2300      	movs	r3, #0
 800954a:	e788      	b.n	800945e <_dtoa_r+0x7de>
 800954c:	3fe00000 	.word	0x3fe00000
 8009550:	40240000 	.word	0x40240000
 8009554:	40140000 	.word	0x40140000
 8009558:	9b02      	ldr	r3, [sp, #8]
 800955a:	e780      	b.n	800945e <_dtoa_r+0x7de>
 800955c:	2300      	movs	r3, #0
 800955e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009560:	e782      	b.n	8009468 <_dtoa_r+0x7e8>
 8009562:	d099      	beq.n	8009498 <_dtoa_r+0x818>
 8009564:	9a08      	ldr	r2, [sp, #32]
 8009566:	331c      	adds	r3, #28
 8009568:	441a      	add	r2, r3
 800956a:	4498      	add	r8, r3
 800956c:	441e      	add	r6, r3
 800956e:	9208      	str	r2, [sp, #32]
 8009570:	e792      	b.n	8009498 <_dtoa_r+0x818>
 8009572:	4603      	mov	r3, r0
 8009574:	e7f6      	b.n	8009564 <_dtoa_r+0x8e4>
 8009576:	9b07      	ldr	r3, [sp, #28]
 8009578:	9704      	str	r7, [sp, #16]
 800957a:	2b00      	cmp	r3, #0
 800957c:	dc20      	bgt.n	80095c0 <_dtoa_r+0x940>
 800957e:	9300      	str	r3, [sp, #0]
 8009580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009582:	2b02      	cmp	r3, #2
 8009584:	dd1e      	ble.n	80095c4 <_dtoa_r+0x944>
 8009586:	9b00      	ldr	r3, [sp, #0]
 8009588:	2b00      	cmp	r3, #0
 800958a:	f47f aec0 	bne.w	800930e <_dtoa_r+0x68e>
 800958e:	4621      	mov	r1, r4
 8009590:	2205      	movs	r2, #5
 8009592:	4658      	mov	r0, fp
 8009594:	f001 fc7e 	bl	800ae94 <__multadd>
 8009598:	4601      	mov	r1, r0
 800959a:	4604      	mov	r4, r0
 800959c:	4648      	mov	r0, r9
 800959e:	f001 fedb 	bl	800b358 <__mcmp>
 80095a2:	2800      	cmp	r0, #0
 80095a4:	f77f aeb3 	ble.w	800930e <_dtoa_r+0x68e>
 80095a8:	4656      	mov	r6, sl
 80095aa:	2331      	movs	r3, #49	@ 0x31
 80095ac:	f806 3b01 	strb.w	r3, [r6], #1
 80095b0:	9b04      	ldr	r3, [sp, #16]
 80095b2:	3301      	adds	r3, #1
 80095b4:	9304      	str	r3, [sp, #16]
 80095b6:	e6ae      	b.n	8009316 <_dtoa_r+0x696>
 80095b8:	9c07      	ldr	r4, [sp, #28]
 80095ba:	9704      	str	r7, [sp, #16]
 80095bc:	4625      	mov	r5, r4
 80095be:	e7f3      	b.n	80095a8 <_dtoa_r+0x928>
 80095c0:	9b07      	ldr	r3, [sp, #28]
 80095c2:	9300      	str	r3, [sp, #0]
 80095c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	f000 8104 	beq.w	80097d4 <_dtoa_r+0xb54>
 80095cc:	2e00      	cmp	r6, #0
 80095ce:	dd05      	ble.n	80095dc <_dtoa_r+0x95c>
 80095d0:	4629      	mov	r1, r5
 80095d2:	4632      	mov	r2, r6
 80095d4:	4658      	mov	r0, fp
 80095d6:	f001 fe53 	bl	800b280 <__lshift>
 80095da:	4605      	mov	r5, r0
 80095dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d05a      	beq.n	8009698 <_dtoa_r+0xa18>
 80095e2:	6869      	ldr	r1, [r5, #4]
 80095e4:	4658      	mov	r0, fp
 80095e6:	f001 fbf3 	bl	800add0 <_Balloc>
 80095ea:	4606      	mov	r6, r0
 80095ec:	b928      	cbnz	r0, 80095fa <_dtoa_r+0x97a>
 80095ee:	4b84      	ldr	r3, [pc, #528]	@ (8009800 <_dtoa_r+0xb80>)
 80095f0:	4602      	mov	r2, r0
 80095f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80095f6:	f7ff bb5a 	b.w	8008cae <_dtoa_r+0x2e>
 80095fa:	692a      	ldr	r2, [r5, #16]
 80095fc:	3202      	adds	r2, #2
 80095fe:	0092      	lsls	r2, r2, #2
 8009600:	f105 010c 	add.w	r1, r5, #12
 8009604:	300c      	adds	r0, #12
 8009606:	f7ff fa94 	bl	8008b32 <memcpy>
 800960a:	2201      	movs	r2, #1
 800960c:	4631      	mov	r1, r6
 800960e:	4658      	mov	r0, fp
 8009610:	f001 fe36 	bl	800b280 <__lshift>
 8009614:	f10a 0301 	add.w	r3, sl, #1
 8009618:	9307      	str	r3, [sp, #28]
 800961a:	9b00      	ldr	r3, [sp, #0]
 800961c:	4453      	add	r3, sl
 800961e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009620:	9b02      	ldr	r3, [sp, #8]
 8009622:	f003 0301 	and.w	r3, r3, #1
 8009626:	462f      	mov	r7, r5
 8009628:	930a      	str	r3, [sp, #40]	@ 0x28
 800962a:	4605      	mov	r5, r0
 800962c:	9b07      	ldr	r3, [sp, #28]
 800962e:	4621      	mov	r1, r4
 8009630:	3b01      	subs	r3, #1
 8009632:	4648      	mov	r0, r9
 8009634:	9300      	str	r3, [sp, #0]
 8009636:	f7ff fa99 	bl	8008b6c <quorem>
 800963a:	4639      	mov	r1, r7
 800963c:	9002      	str	r0, [sp, #8]
 800963e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009642:	4648      	mov	r0, r9
 8009644:	f001 fe88 	bl	800b358 <__mcmp>
 8009648:	462a      	mov	r2, r5
 800964a:	9008      	str	r0, [sp, #32]
 800964c:	4621      	mov	r1, r4
 800964e:	4658      	mov	r0, fp
 8009650:	f001 fe9e 	bl	800b390 <__mdiff>
 8009654:	68c2      	ldr	r2, [r0, #12]
 8009656:	4606      	mov	r6, r0
 8009658:	bb02      	cbnz	r2, 800969c <_dtoa_r+0xa1c>
 800965a:	4601      	mov	r1, r0
 800965c:	4648      	mov	r0, r9
 800965e:	f001 fe7b 	bl	800b358 <__mcmp>
 8009662:	4602      	mov	r2, r0
 8009664:	4631      	mov	r1, r6
 8009666:	4658      	mov	r0, fp
 8009668:	920e      	str	r2, [sp, #56]	@ 0x38
 800966a:	f001 fbf1 	bl	800ae50 <_Bfree>
 800966e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009670:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009672:	9e07      	ldr	r6, [sp, #28]
 8009674:	ea43 0102 	orr.w	r1, r3, r2
 8009678:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800967a:	4319      	orrs	r1, r3
 800967c:	d110      	bne.n	80096a0 <_dtoa_r+0xa20>
 800967e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009682:	d029      	beq.n	80096d8 <_dtoa_r+0xa58>
 8009684:	9b08      	ldr	r3, [sp, #32]
 8009686:	2b00      	cmp	r3, #0
 8009688:	dd02      	ble.n	8009690 <_dtoa_r+0xa10>
 800968a:	9b02      	ldr	r3, [sp, #8]
 800968c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009690:	9b00      	ldr	r3, [sp, #0]
 8009692:	f883 8000 	strb.w	r8, [r3]
 8009696:	e63f      	b.n	8009318 <_dtoa_r+0x698>
 8009698:	4628      	mov	r0, r5
 800969a:	e7bb      	b.n	8009614 <_dtoa_r+0x994>
 800969c:	2201      	movs	r2, #1
 800969e:	e7e1      	b.n	8009664 <_dtoa_r+0x9e4>
 80096a0:	9b08      	ldr	r3, [sp, #32]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	db04      	blt.n	80096b0 <_dtoa_r+0xa30>
 80096a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096a8:	430b      	orrs	r3, r1
 80096aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096ac:	430b      	orrs	r3, r1
 80096ae:	d120      	bne.n	80096f2 <_dtoa_r+0xa72>
 80096b0:	2a00      	cmp	r2, #0
 80096b2:	dded      	ble.n	8009690 <_dtoa_r+0xa10>
 80096b4:	4649      	mov	r1, r9
 80096b6:	2201      	movs	r2, #1
 80096b8:	4658      	mov	r0, fp
 80096ba:	f001 fde1 	bl	800b280 <__lshift>
 80096be:	4621      	mov	r1, r4
 80096c0:	4681      	mov	r9, r0
 80096c2:	f001 fe49 	bl	800b358 <__mcmp>
 80096c6:	2800      	cmp	r0, #0
 80096c8:	dc03      	bgt.n	80096d2 <_dtoa_r+0xa52>
 80096ca:	d1e1      	bne.n	8009690 <_dtoa_r+0xa10>
 80096cc:	f018 0f01 	tst.w	r8, #1
 80096d0:	d0de      	beq.n	8009690 <_dtoa_r+0xa10>
 80096d2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80096d6:	d1d8      	bne.n	800968a <_dtoa_r+0xa0a>
 80096d8:	9a00      	ldr	r2, [sp, #0]
 80096da:	2339      	movs	r3, #57	@ 0x39
 80096dc:	7013      	strb	r3, [r2, #0]
 80096de:	4633      	mov	r3, r6
 80096e0:	461e      	mov	r6, r3
 80096e2:	3b01      	subs	r3, #1
 80096e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80096e8:	2a39      	cmp	r2, #57	@ 0x39
 80096ea:	d052      	beq.n	8009792 <_dtoa_r+0xb12>
 80096ec:	3201      	adds	r2, #1
 80096ee:	701a      	strb	r2, [r3, #0]
 80096f0:	e612      	b.n	8009318 <_dtoa_r+0x698>
 80096f2:	2a00      	cmp	r2, #0
 80096f4:	dd07      	ble.n	8009706 <_dtoa_r+0xa86>
 80096f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80096fa:	d0ed      	beq.n	80096d8 <_dtoa_r+0xa58>
 80096fc:	9a00      	ldr	r2, [sp, #0]
 80096fe:	f108 0301 	add.w	r3, r8, #1
 8009702:	7013      	strb	r3, [r2, #0]
 8009704:	e608      	b.n	8009318 <_dtoa_r+0x698>
 8009706:	9b07      	ldr	r3, [sp, #28]
 8009708:	9a07      	ldr	r2, [sp, #28]
 800970a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800970e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009710:	4293      	cmp	r3, r2
 8009712:	d028      	beq.n	8009766 <_dtoa_r+0xae6>
 8009714:	4649      	mov	r1, r9
 8009716:	2300      	movs	r3, #0
 8009718:	220a      	movs	r2, #10
 800971a:	4658      	mov	r0, fp
 800971c:	f001 fbba 	bl	800ae94 <__multadd>
 8009720:	42af      	cmp	r7, r5
 8009722:	4681      	mov	r9, r0
 8009724:	f04f 0300 	mov.w	r3, #0
 8009728:	f04f 020a 	mov.w	r2, #10
 800972c:	4639      	mov	r1, r7
 800972e:	4658      	mov	r0, fp
 8009730:	d107      	bne.n	8009742 <_dtoa_r+0xac2>
 8009732:	f001 fbaf 	bl	800ae94 <__multadd>
 8009736:	4607      	mov	r7, r0
 8009738:	4605      	mov	r5, r0
 800973a:	9b07      	ldr	r3, [sp, #28]
 800973c:	3301      	adds	r3, #1
 800973e:	9307      	str	r3, [sp, #28]
 8009740:	e774      	b.n	800962c <_dtoa_r+0x9ac>
 8009742:	f001 fba7 	bl	800ae94 <__multadd>
 8009746:	4629      	mov	r1, r5
 8009748:	4607      	mov	r7, r0
 800974a:	2300      	movs	r3, #0
 800974c:	220a      	movs	r2, #10
 800974e:	4658      	mov	r0, fp
 8009750:	f001 fba0 	bl	800ae94 <__multadd>
 8009754:	4605      	mov	r5, r0
 8009756:	e7f0      	b.n	800973a <_dtoa_r+0xaba>
 8009758:	9b00      	ldr	r3, [sp, #0]
 800975a:	2b00      	cmp	r3, #0
 800975c:	bfcc      	ite	gt
 800975e:	461e      	movgt	r6, r3
 8009760:	2601      	movle	r6, #1
 8009762:	4456      	add	r6, sl
 8009764:	2700      	movs	r7, #0
 8009766:	4649      	mov	r1, r9
 8009768:	2201      	movs	r2, #1
 800976a:	4658      	mov	r0, fp
 800976c:	f001 fd88 	bl	800b280 <__lshift>
 8009770:	4621      	mov	r1, r4
 8009772:	4681      	mov	r9, r0
 8009774:	f001 fdf0 	bl	800b358 <__mcmp>
 8009778:	2800      	cmp	r0, #0
 800977a:	dcb0      	bgt.n	80096de <_dtoa_r+0xa5e>
 800977c:	d102      	bne.n	8009784 <_dtoa_r+0xb04>
 800977e:	f018 0f01 	tst.w	r8, #1
 8009782:	d1ac      	bne.n	80096de <_dtoa_r+0xa5e>
 8009784:	4633      	mov	r3, r6
 8009786:	461e      	mov	r6, r3
 8009788:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800978c:	2a30      	cmp	r2, #48	@ 0x30
 800978e:	d0fa      	beq.n	8009786 <_dtoa_r+0xb06>
 8009790:	e5c2      	b.n	8009318 <_dtoa_r+0x698>
 8009792:	459a      	cmp	sl, r3
 8009794:	d1a4      	bne.n	80096e0 <_dtoa_r+0xa60>
 8009796:	9b04      	ldr	r3, [sp, #16]
 8009798:	3301      	adds	r3, #1
 800979a:	9304      	str	r3, [sp, #16]
 800979c:	2331      	movs	r3, #49	@ 0x31
 800979e:	f88a 3000 	strb.w	r3, [sl]
 80097a2:	e5b9      	b.n	8009318 <_dtoa_r+0x698>
 80097a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80097a6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009804 <_dtoa_r+0xb84>
 80097aa:	b11b      	cbz	r3, 80097b4 <_dtoa_r+0xb34>
 80097ac:	f10a 0308 	add.w	r3, sl, #8
 80097b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80097b2:	6013      	str	r3, [r2, #0]
 80097b4:	4650      	mov	r0, sl
 80097b6:	b019      	add	sp, #100	@ 0x64
 80097b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097be:	2b01      	cmp	r3, #1
 80097c0:	f77f ae37 	ble.w	8009432 <_dtoa_r+0x7b2>
 80097c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80097c8:	2001      	movs	r0, #1
 80097ca:	e655      	b.n	8009478 <_dtoa_r+0x7f8>
 80097cc:	9b00      	ldr	r3, [sp, #0]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	f77f aed6 	ble.w	8009580 <_dtoa_r+0x900>
 80097d4:	4656      	mov	r6, sl
 80097d6:	4621      	mov	r1, r4
 80097d8:	4648      	mov	r0, r9
 80097da:	f7ff f9c7 	bl	8008b6c <quorem>
 80097de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80097e2:	f806 8b01 	strb.w	r8, [r6], #1
 80097e6:	9b00      	ldr	r3, [sp, #0]
 80097e8:	eba6 020a 	sub.w	r2, r6, sl
 80097ec:	4293      	cmp	r3, r2
 80097ee:	ddb3      	ble.n	8009758 <_dtoa_r+0xad8>
 80097f0:	4649      	mov	r1, r9
 80097f2:	2300      	movs	r3, #0
 80097f4:	220a      	movs	r2, #10
 80097f6:	4658      	mov	r0, fp
 80097f8:	f001 fb4c 	bl	800ae94 <__multadd>
 80097fc:	4681      	mov	r9, r0
 80097fe:	e7ea      	b.n	80097d6 <_dtoa_r+0xb56>
 8009800:	0800c1c5 	.word	0x0800c1c5
 8009804:	0800c149 	.word	0x0800c149

08009808 <_free_r>:
 8009808:	b538      	push	{r3, r4, r5, lr}
 800980a:	4605      	mov	r5, r0
 800980c:	2900      	cmp	r1, #0
 800980e:	d041      	beq.n	8009894 <_free_r+0x8c>
 8009810:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009814:	1f0c      	subs	r4, r1, #4
 8009816:	2b00      	cmp	r3, #0
 8009818:	bfb8      	it	lt
 800981a:	18e4      	addlt	r4, r4, r3
 800981c:	f001 facc 	bl	800adb8 <__malloc_lock>
 8009820:	4a1d      	ldr	r2, [pc, #116]	@ (8009898 <_free_r+0x90>)
 8009822:	6813      	ldr	r3, [r2, #0]
 8009824:	b933      	cbnz	r3, 8009834 <_free_r+0x2c>
 8009826:	6063      	str	r3, [r4, #4]
 8009828:	6014      	str	r4, [r2, #0]
 800982a:	4628      	mov	r0, r5
 800982c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009830:	f001 bac8 	b.w	800adc4 <__malloc_unlock>
 8009834:	42a3      	cmp	r3, r4
 8009836:	d908      	bls.n	800984a <_free_r+0x42>
 8009838:	6820      	ldr	r0, [r4, #0]
 800983a:	1821      	adds	r1, r4, r0
 800983c:	428b      	cmp	r3, r1
 800983e:	bf01      	itttt	eq
 8009840:	6819      	ldreq	r1, [r3, #0]
 8009842:	685b      	ldreq	r3, [r3, #4]
 8009844:	1809      	addeq	r1, r1, r0
 8009846:	6021      	streq	r1, [r4, #0]
 8009848:	e7ed      	b.n	8009826 <_free_r+0x1e>
 800984a:	461a      	mov	r2, r3
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	b10b      	cbz	r3, 8009854 <_free_r+0x4c>
 8009850:	42a3      	cmp	r3, r4
 8009852:	d9fa      	bls.n	800984a <_free_r+0x42>
 8009854:	6811      	ldr	r1, [r2, #0]
 8009856:	1850      	adds	r0, r2, r1
 8009858:	42a0      	cmp	r0, r4
 800985a:	d10b      	bne.n	8009874 <_free_r+0x6c>
 800985c:	6820      	ldr	r0, [r4, #0]
 800985e:	4401      	add	r1, r0
 8009860:	1850      	adds	r0, r2, r1
 8009862:	4283      	cmp	r3, r0
 8009864:	6011      	str	r1, [r2, #0]
 8009866:	d1e0      	bne.n	800982a <_free_r+0x22>
 8009868:	6818      	ldr	r0, [r3, #0]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	6053      	str	r3, [r2, #4]
 800986e:	4408      	add	r0, r1
 8009870:	6010      	str	r0, [r2, #0]
 8009872:	e7da      	b.n	800982a <_free_r+0x22>
 8009874:	d902      	bls.n	800987c <_free_r+0x74>
 8009876:	230c      	movs	r3, #12
 8009878:	602b      	str	r3, [r5, #0]
 800987a:	e7d6      	b.n	800982a <_free_r+0x22>
 800987c:	6820      	ldr	r0, [r4, #0]
 800987e:	1821      	adds	r1, r4, r0
 8009880:	428b      	cmp	r3, r1
 8009882:	bf04      	itt	eq
 8009884:	6819      	ldreq	r1, [r3, #0]
 8009886:	685b      	ldreq	r3, [r3, #4]
 8009888:	6063      	str	r3, [r4, #4]
 800988a:	bf04      	itt	eq
 800988c:	1809      	addeq	r1, r1, r0
 800988e:	6021      	streq	r1, [r4, #0]
 8009890:	6054      	str	r4, [r2, #4]
 8009892:	e7ca      	b.n	800982a <_free_r+0x22>
 8009894:	bd38      	pop	{r3, r4, r5, pc}
 8009896:	bf00      	nop
 8009898:	20000794 	.word	0x20000794

0800989c <rshift>:
 800989c:	6903      	ldr	r3, [r0, #16]
 800989e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80098a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80098a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80098aa:	f100 0414 	add.w	r4, r0, #20
 80098ae:	dd45      	ble.n	800993c <rshift+0xa0>
 80098b0:	f011 011f 	ands.w	r1, r1, #31
 80098b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80098b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80098bc:	d10c      	bne.n	80098d8 <rshift+0x3c>
 80098be:	f100 0710 	add.w	r7, r0, #16
 80098c2:	4629      	mov	r1, r5
 80098c4:	42b1      	cmp	r1, r6
 80098c6:	d334      	bcc.n	8009932 <rshift+0x96>
 80098c8:	1a9b      	subs	r3, r3, r2
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	1eea      	subs	r2, r5, #3
 80098ce:	4296      	cmp	r6, r2
 80098d0:	bf38      	it	cc
 80098d2:	2300      	movcc	r3, #0
 80098d4:	4423      	add	r3, r4
 80098d6:	e015      	b.n	8009904 <rshift+0x68>
 80098d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80098dc:	f1c1 0820 	rsb	r8, r1, #32
 80098e0:	40cf      	lsrs	r7, r1
 80098e2:	f105 0e04 	add.w	lr, r5, #4
 80098e6:	46a1      	mov	r9, r4
 80098e8:	4576      	cmp	r6, lr
 80098ea:	46f4      	mov	ip, lr
 80098ec:	d815      	bhi.n	800991a <rshift+0x7e>
 80098ee:	1a9a      	subs	r2, r3, r2
 80098f0:	0092      	lsls	r2, r2, #2
 80098f2:	3a04      	subs	r2, #4
 80098f4:	3501      	adds	r5, #1
 80098f6:	42ae      	cmp	r6, r5
 80098f8:	bf38      	it	cc
 80098fa:	2200      	movcc	r2, #0
 80098fc:	18a3      	adds	r3, r4, r2
 80098fe:	50a7      	str	r7, [r4, r2]
 8009900:	b107      	cbz	r7, 8009904 <rshift+0x68>
 8009902:	3304      	adds	r3, #4
 8009904:	1b1a      	subs	r2, r3, r4
 8009906:	42a3      	cmp	r3, r4
 8009908:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800990c:	bf08      	it	eq
 800990e:	2300      	moveq	r3, #0
 8009910:	6102      	str	r2, [r0, #16]
 8009912:	bf08      	it	eq
 8009914:	6143      	streq	r3, [r0, #20]
 8009916:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800991a:	f8dc c000 	ldr.w	ip, [ip]
 800991e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009922:	ea4c 0707 	orr.w	r7, ip, r7
 8009926:	f849 7b04 	str.w	r7, [r9], #4
 800992a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800992e:	40cf      	lsrs	r7, r1
 8009930:	e7da      	b.n	80098e8 <rshift+0x4c>
 8009932:	f851 cb04 	ldr.w	ip, [r1], #4
 8009936:	f847 cf04 	str.w	ip, [r7, #4]!
 800993a:	e7c3      	b.n	80098c4 <rshift+0x28>
 800993c:	4623      	mov	r3, r4
 800993e:	e7e1      	b.n	8009904 <rshift+0x68>

08009940 <__hexdig_fun>:
 8009940:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009944:	2b09      	cmp	r3, #9
 8009946:	d802      	bhi.n	800994e <__hexdig_fun+0xe>
 8009948:	3820      	subs	r0, #32
 800994a:	b2c0      	uxtb	r0, r0
 800994c:	4770      	bx	lr
 800994e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009952:	2b05      	cmp	r3, #5
 8009954:	d801      	bhi.n	800995a <__hexdig_fun+0x1a>
 8009956:	3847      	subs	r0, #71	@ 0x47
 8009958:	e7f7      	b.n	800994a <__hexdig_fun+0xa>
 800995a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800995e:	2b05      	cmp	r3, #5
 8009960:	d801      	bhi.n	8009966 <__hexdig_fun+0x26>
 8009962:	3827      	subs	r0, #39	@ 0x27
 8009964:	e7f1      	b.n	800994a <__hexdig_fun+0xa>
 8009966:	2000      	movs	r0, #0
 8009968:	4770      	bx	lr
	...

0800996c <__gethex>:
 800996c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009970:	b085      	sub	sp, #20
 8009972:	468a      	mov	sl, r1
 8009974:	9302      	str	r3, [sp, #8]
 8009976:	680b      	ldr	r3, [r1, #0]
 8009978:	9001      	str	r0, [sp, #4]
 800997a:	4690      	mov	r8, r2
 800997c:	1c9c      	adds	r4, r3, #2
 800997e:	46a1      	mov	r9, r4
 8009980:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009984:	2830      	cmp	r0, #48	@ 0x30
 8009986:	d0fa      	beq.n	800997e <__gethex+0x12>
 8009988:	eba9 0303 	sub.w	r3, r9, r3
 800998c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009990:	f7ff ffd6 	bl	8009940 <__hexdig_fun>
 8009994:	4605      	mov	r5, r0
 8009996:	2800      	cmp	r0, #0
 8009998:	d168      	bne.n	8009a6c <__gethex+0x100>
 800999a:	49a0      	ldr	r1, [pc, #640]	@ (8009c1c <__gethex+0x2b0>)
 800999c:	2201      	movs	r2, #1
 800999e:	4648      	mov	r0, r9
 80099a0:	f7ff f836 	bl	8008a10 <strncmp>
 80099a4:	4607      	mov	r7, r0
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d167      	bne.n	8009a7a <__gethex+0x10e>
 80099aa:	f899 0001 	ldrb.w	r0, [r9, #1]
 80099ae:	4626      	mov	r6, r4
 80099b0:	f7ff ffc6 	bl	8009940 <__hexdig_fun>
 80099b4:	2800      	cmp	r0, #0
 80099b6:	d062      	beq.n	8009a7e <__gethex+0x112>
 80099b8:	4623      	mov	r3, r4
 80099ba:	7818      	ldrb	r0, [r3, #0]
 80099bc:	2830      	cmp	r0, #48	@ 0x30
 80099be:	4699      	mov	r9, r3
 80099c0:	f103 0301 	add.w	r3, r3, #1
 80099c4:	d0f9      	beq.n	80099ba <__gethex+0x4e>
 80099c6:	f7ff ffbb 	bl	8009940 <__hexdig_fun>
 80099ca:	fab0 f580 	clz	r5, r0
 80099ce:	096d      	lsrs	r5, r5, #5
 80099d0:	f04f 0b01 	mov.w	fp, #1
 80099d4:	464a      	mov	r2, r9
 80099d6:	4616      	mov	r6, r2
 80099d8:	3201      	adds	r2, #1
 80099da:	7830      	ldrb	r0, [r6, #0]
 80099dc:	f7ff ffb0 	bl	8009940 <__hexdig_fun>
 80099e0:	2800      	cmp	r0, #0
 80099e2:	d1f8      	bne.n	80099d6 <__gethex+0x6a>
 80099e4:	498d      	ldr	r1, [pc, #564]	@ (8009c1c <__gethex+0x2b0>)
 80099e6:	2201      	movs	r2, #1
 80099e8:	4630      	mov	r0, r6
 80099ea:	f7ff f811 	bl	8008a10 <strncmp>
 80099ee:	2800      	cmp	r0, #0
 80099f0:	d13f      	bne.n	8009a72 <__gethex+0x106>
 80099f2:	b944      	cbnz	r4, 8009a06 <__gethex+0x9a>
 80099f4:	1c74      	adds	r4, r6, #1
 80099f6:	4622      	mov	r2, r4
 80099f8:	4616      	mov	r6, r2
 80099fa:	3201      	adds	r2, #1
 80099fc:	7830      	ldrb	r0, [r6, #0]
 80099fe:	f7ff ff9f 	bl	8009940 <__hexdig_fun>
 8009a02:	2800      	cmp	r0, #0
 8009a04:	d1f8      	bne.n	80099f8 <__gethex+0x8c>
 8009a06:	1ba4      	subs	r4, r4, r6
 8009a08:	00a7      	lsls	r7, r4, #2
 8009a0a:	7833      	ldrb	r3, [r6, #0]
 8009a0c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009a10:	2b50      	cmp	r3, #80	@ 0x50
 8009a12:	d13e      	bne.n	8009a92 <__gethex+0x126>
 8009a14:	7873      	ldrb	r3, [r6, #1]
 8009a16:	2b2b      	cmp	r3, #43	@ 0x2b
 8009a18:	d033      	beq.n	8009a82 <__gethex+0x116>
 8009a1a:	2b2d      	cmp	r3, #45	@ 0x2d
 8009a1c:	d034      	beq.n	8009a88 <__gethex+0x11c>
 8009a1e:	1c71      	adds	r1, r6, #1
 8009a20:	2400      	movs	r4, #0
 8009a22:	7808      	ldrb	r0, [r1, #0]
 8009a24:	f7ff ff8c 	bl	8009940 <__hexdig_fun>
 8009a28:	1e43      	subs	r3, r0, #1
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	2b18      	cmp	r3, #24
 8009a2e:	d830      	bhi.n	8009a92 <__gethex+0x126>
 8009a30:	f1a0 0210 	sub.w	r2, r0, #16
 8009a34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009a38:	f7ff ff82 	bl	8009940 <__hexdig_fun>
 8009a3c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8009a40:	fa5f fc8c 	uxtb.w	ip, ip
 8009a44:	f1bc 0f18 	cmp.w	ip, #24
 8009a48:	f04f 030a 	mov.w	r3, #10
 8009a4c:	d91e      	bls.n	8009a8c <__gethex+0x120>
 8009a4e:	b104      	cbz	r4, 8009a52 <__gethex+0xe6>
 8009a50:	4252      	negs	r2, r2
 8009a52:	4417      	add	r7, r2
 8009a54:	f8ca 1000 	str.w	r1, [sl]
 8009a58:	b1ed      	cbz	r5, 8009a96 <__gethex+0x12a>
 8009a5a:	f1bb 0f00 	cmp.w	fp, #0
 8009a5e:	bf0c      	ite	eq
 8009a60:	2506      	moveq	r5, #6
 8009a62:	2500      	movne	r5, #0
 8009a64:	4628      	mov	r0, r5
 8009a66:	b005      	add	sp, #20
 8009a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a6c:	2500      	movs	r5, #0
 8009a6e:	462c      	mov	r4, r5
 8009a70:	e7b0      	b.n	80099d4 <__gethex+0x68>
 8009a72:	2c00      	cmp	r4, #0
 8009a74:	d1c7      	bne.n	8009a06 <__gethex+0x9a>
 8009a76:	4627      	mov	r7, r4
 8009a78:	e7c7      	b.n	8009a0a <__gethex+0x9e>
 8009a7a:	464e      	mov	r6, r9
 8009a7c:	462f      	mov	r7, r5
 8009a7e:	2501      	movs	r5, #1
 8009a80:	e7c3      	b.n	8009a0a <__gethex+0x9e>
 8009a82:	2400      	movs	r4, #0
 8009a84:	1cb1      	adds	r1, r6, #2
 8009a86:	e7cc      	b.n	8009a22 <__gethex+0xb6>
 8009a88:	2401      	movs	r4, #1
 8009a8a:	e7fb      	b.n	8009a84 <__gethex+0x118>
 8009a8c:	fb03 0002 	mla	r0, r3, r2, r0
 8009a90:	e7ce      	b.n	8009a30 <__gethex+0xc4>
 8009a92:	4631      	mov	r1, r6
 8009a94:	e7de      	b.n	8009a54 <__gethex+0xe8>
 8009a96:	eba6 0309 	sub.w	r3, r6, r9
 8009a9a:	3b01      	subs	r3, #1
 8009a9c:	4629      	mov	r1, r5
 8009a9e:	2b07      	cmp	r3, #7
 8009aa0:	dc0a      	bgt.n	8009ab8 <__gethex+0x14c>
 8009aa2:	9801      	ldr	r0, [sp, #4]
 8009aa4:	f001 f994 	bl	800add0 <_Balloc>
 8009aa8:	4604      	mov	r4, r0
 8009aaa:	b940      	cbnz	r0, 8009abe <__gethex+0x152>
 8009aac:	4b5c      	ldr	r3, [pc, #368]	@ (8009c20 <__gethex+0x2b4>)
 8009aae:	4602      	mov	r2, r0
 8009ab0:	21e4      	movs	r1, #228	@ 0xe4
 8009ab2:	485c      	ldr	r0, [pc, #368]	@ (8009c24 <__gethex+0x2b8>)
 8009ab4:	f002 f866 	bl	800bb84 <__assert_func>
 8009ab8:	3101      	adds	r1, #1
 8009aba:	105b      	asrs	r3, r3, #1
 8009abc:	e7ef      	b.n	8009a9e <__gethex+0x132>
 8009abe:	f100 0a14 	add.w	sl, r0, #20
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	4655      	mov	r5, sl
 8009ac6:	469b      	mov	fp, r3
 8009ac8:	45b1      	cmp	r9, r6
 8009aca:	d337      	bcc.n	8009b3c <__gethex+0x1d0>
 8009acc:	f845 bb04 	str.w	fp, [r5], #4
 8009ad0:	eba5 050a 	sub.w	r5, r5, sl
 8009ad4:	10ad      	asrs	r5, r5, #2
 8009ad6:	6125      	str	r5, [r4, #16]
 8009ad8:	4658      	mov	r0, fp
 8009ada:	f001 fa6b 	bl	800afb4 <__hi0bits>
 8009ade:	016d      	lsls	r5, r5, #5
 8009ae0:	f8d8 6000 	ldr.w	r6, [r8]
 8009ae4:	1a2d      	subs	r5, r5, r0
 8009ae6:	42b5      	cmp	r5, r6
 8009ae8:	dd54      	ble.n	8009b94 <__gethex+0x228>
 8009aea:	1bad      	subs	r5, r5, r6
 8009aec:	4629      	mov	r1, r5
 8009aee:	4620      	mov	r0, r4
 8009af0:	f001 fdff 	bl	800b6f2 <__any_on>
 8009af4:	4681      	mov	r9, r0
 8009af6:	b178      	cbz	r0, 8009b18 <__gethex+0x1ac>
 8009af8:	1e6b      	subs	r3, r5, #1
 8009afa:	1159      	asrs	r1, r3, #5
 8009afc:	f003 021f 	and.w	r2, r3, #31
 8009b00:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009b04:	f04f 0901 	mov.w	r9, #1
 8009b08:	fa09 f202 	lsl.w	r2, r9, r2
 8009b0c:	420a      	tst	r2, r1
 8009b0e:	d003      	beq.n	8009b18 <__gethex+0x1ac>
 8009b10:	454b      	cmp	r3, r9
 8009b12:	dc36      	bgt.n	8009b82 <__gethex+0x216>
 8009b14:	f04f 0902 	mov.w	r9, #2
 8009b18:	4629      	mov	r1, r5
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f7ff febe 	bl	800989c <rshift>
 8009b20:	442f      	add	r7, r5
 8009b22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b26:	42bb      	cmp	r3, r7
 8009b28:	da42      	bge.n	8009bb0 <__gethex+0x244>
 8009b2a:	9801      	ldr	r0, [sp, #4]
 8009b2c:	4621      	mov	r1, r4
 8009b2e:	f001 f98f 	bl	800ae50 <_Bfree>
 8009b32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b34:	2300      	movs	r3, #0
 8009b36:	6013      	str	r3, [r2, #0]
 8009b38:	25a3      	movs	r5, #163	@ 0xa3
 8009b3a:	e793      	b.n	8009a64 <__gethex+0xf8>
 8009b3c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009b40:	2a2e      	cmp	r2, #46	@ 0x2e
 8009b42:	d012      	beq.n	8009b6a <__gethex+0x1fe>
 8009b44:	2b20      	cmp	r3, #32
 8009b46:	d104      	bne.n	8009b52 <__gethex+0x1e6>
 8009b48:	f845 bb04 	str.w	fp, [r5], #4
 8009b4c:	f04f 0b00 	mov.w	fp, #0
 8009b50:	465b      	mov	r3, fp
 8009b52:	7830      	ldrb	r0, [r6, #0]
 8009b54:	9303      	str	r3, [sp, #12]
 8009b56:	f7ff fef3 	bl	8009940 <__hexdig_fun>
 8009b5a:	9b03      	ldr	r3, [sp, #12]
 8009b5c:	f000 000f 	and.w	r0, r0, #15
 8009b60:	4098      	lsls	r0, r3
 8009b62:	ea4b 0b00 	orr.w	fp, fp, r0
 8009b66:	3304      	adds	r3, #4
 8009b68:	e7ae      	b.n	8009ac8 <__gethex+0x15c>
 8009b6a:	45b1      	cmp	r9, r6
 8009b6c:	d8ea      	bhi.n	8009b44 <__gethex+0x1d8>
 8009b6e:	492b      	ldr	r1, [pc, #172]	@ (8009c1c <__gethex+0x2b0>)
 8009b70:	9303      	str	r3, [sp, #12]
 8009b72:	2201      	movs	r2, #1
 8009b74:	4630      	mov	r0, r6
 8009b76:	f7fe ff4b 	bl	8008a10 <strncmp>
 8009b7a:	9b03      	ldr	r3, [sp, #12]
 8009b7c:	2800      	cmp	r0, #0
 8009b7e:	d1e1      	bne.n	8009b44 <__gethex+0x1d8>
 8009b80:	e7a2      	b.n	8009ac8 <__gethex+0x15c>
 8009b82:	1ea9      	subs	r1, r5, #2
 8009b84:	4620      	mov	r0, r4
 8009b86:	f001 fdb4 	bl	800b6f2 <__any_on>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	d0c2      	beq.n	8009b14 <__gethex+0x1a8>
 8009b8e:	f04f 0903 	mov.w	r9, #3
 8009b92:	e7c1      	b.n	8009b18 <__gethex+0x1ac>
 8009b94:	da09      	bge.n	8009baa <__gethex+0x23e>
 8009b96:	1b75      	subs	r5, r6, r5
 8009b98:	4621      	mov	r1, r4
 8009b9a:	9801      	ldr	r0, [sp, #4]
 8009b9c:	462a      	mov	r2, r5
 8009b9e:	f001 fb6f 	bl	800b280 <__lshift>
 8009ba2:	1b7f      	subs	r7, r7, r5
 8009ba4:	4604      	mov	r4, r0
 8009ba6:	f100 0a14 	add.w	sl, r0, #20
 8009baa:	f04f 0900 	mov.w	r9, #0
 8009bae:	e7b8      	b.n	8009b22 <__gethex+0x1b6>
 8009bb0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009bb4:	42bd      	cmp	r5, r7
 8009bb6:	dd6f      	ble.n	8009c98 <__gethex+0x32c>
 8009bb8:	1bed      	subs	r5, r5, r7
 8009bba:	42ae      	cmp	r6, r5
 8009bbc:	dc34      	bgt.n	8009c28 <__gethex+0x2bc>
 8009bbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009bc2:	2b02      	cmp	r3, #2
 8009bc4:	d022      	beq.n	8009c0c <__gethex+0x2a0>
 8009bc6:	2b03      	cmp	r3, #3
 8009bc8:	d024      	beq.n	8009c14 <__gethex+0x2a8>
 8009bca:	2b01      	cmp	r3, #1
 8009bcc:	d115      	bne.n	8009bfa <__gethex+0x28e>
 8009bce:	42ae      	cmp	r6, r5
 8009bd0:	d113      	bne.n	8009bfa <__gethex+0x28e>
 8009bd2:	2e01      	cmp	r6, #1
 8009bd4:	d10b      	bne.n	8009bee <__gethex+0x282>
 8009bd6:	9a02      	ldr	r2, [sp, #8]
 8009bd8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009bdc:	6013      	str	r3, [r2, #0]
 8009bde:	2301      	movs	r3, #1
 8009be0:	6123      	str	r3, [r4, #16]
 8009be2:	f8ca 3000 	str.w	r3, [sl]
 8009be6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009be8:	2562      	movs	r5, #98	@ 0x62
 8009bea:	601c      	str	r4, [r3, #0]
 8009bec:	e73a      	b.n	8009a64 <__gethex+0xf8>
 8009bee:	1e71      	subs	r1, r6, #1
 8009bf0:	4620      	mov	r0, r4
 8009bf2:	f001 fd7e 	bl	800b6f2 <__any_on>
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	d1ed      	bne.n	8009bd6 <__gethex+0x26a>
 8009bfa:	9801      	ldr	r0, [sp, #4]
 8009bfc:	4621      	mov	r1, r4
 8009bfe:	f001 f927 	bl	800ae50 <_Bfree>
 8009c02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c04:	2300      	movs	r3, #0
 8009c06:	6013      	str	r3, [r2, #0]
 8009c08:	2550      	movs	r5, #80	@ 0x50
 8009c0a:	e72b      	b.n	8009a64 <__gethex+0xf8>
 8009c0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d1f3      	bne.n	8009bfa <__gethex+0x28e>
 8009c12:	e7e0      	b.n	8009bd6 <__gethex+0x26a>
 8009c14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1dd      	bne.n	8009bd6 <__gethex+0x26a>
 8009c1a:	e7ee      	b.n	8009bfa <__gethex+0x28e>
 8009c1c:	0800bfeb 	.word	0x0800bfeb
 8009c20:	0800c1c5 	.word	0x0800c1c5
 8009c24:	0800c1d6 	.word	0x0800c1d6
 8009c28:	1e6f      	subs	r7, r5, #1
 8009c2a:	f1b9 0f00 	cmp.w	r9, #0
 8009c2e:	d130      	bne.n	8009c92 <__gethex+0x326>
 8009c30:	b127      	cbz	r7, 8009c3c <__gethex+0x2d0>
 8009c32:	4639      	mov	r1, r7
 8009c34:	4620      	mov	r0, r4
 8009c36:	f001 fd5c 	bl	800b6f2 <__any_on>
 8009c3a:	4681      	mov	r9, r0
 8009c3c:	117a      	asrs	r2, r7, #5
 8009c3e:	2301      	movs	r3, #1
 8009c40:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009c44:	f007 071f 	and.w	r7, r7, #31
 8009c48:	40bb      	lsls	r3, r7
 8009c4a:	4213      	tst	r3, r2
 8009c4c:	4629      	mov	r1, r5
 8009c4e:	4620      	mov	r0, r4
 8009c50:	bf18      	it	ne
 8009c52:	f049 0902 	orrne.w	r9, r9, #2
 8009c56:	f7ff fe21 	bl	800989c <rshift>
 8009c5a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009c5e:	1b76      	subs	r6, r6, r5
 8009c60:	2502      	movs	r5, #2
 8009c62:	f1b9 0f00 	cmp.w	r9, #0
 8009c66:	d047      	beq.n	8009cf8 <__gethex+0x38c>
 8009c68:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c6c:	2b02      	cmp	r3, #2
 8009c6e:	d015      	beq.n	8009c9c <__gethex+0x330>
 8009c70:	2b03      	cmp	r3, #3
 8009c72:	d017      	beq.n	8009ca4 <__gethex+0x338>
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	d109      	bne.n	8009c8c <__gethex+0x320>
 8009c78:	f019 0f02 	tst.w	r9, #2
 8009c7c:	d006      	beq.n	8009c8c <__gethex+0x320>
 8009c7e:	f8da 3000 	ldr.w	r3, [sl]
 8009c82:	ea49 0903 	orr.w	r9, r9, r3
 8009c86:	f019 0f01 	tst.w	r9, #1
 8009c8a:	d10e      	bne.n	8009caa <__gethex+0x33e>
 8009c8c:	f045 0510 	orr.w	r5, r5, #16
 8009c90:	e032      	b.n	8009cf8 <__gethex+0x38c>
 8009c92:	f04f 0901 	mov.w	r9, #1
 8009c96:	e7d1      	b.n	8009c3c <__gethex+0x2d0>
 8009c98:	2501      	movs	r5, #1
 8009c9a:	e7e2      	b.n	8009c62 <__gethex+0x2f6>
 8009c9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c9e:	f1c3 0301 	rsb	r3, r3, #1
 8009ca2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009ca4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0f0      	beq.n	8009c8c <__gethex+0x320>
 8009caa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009cae:	f104 0314 	add.w	r3, r4, #20
 8009cb2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009cb6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009cba:	f04f 0c00 	mov.w	ip, #0
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cc4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8009cc8:	d01b      	beq.n	8009d02 <__gethex+0x396>
 8009cca:	3201      	adds	r2, #1
 8009ccc:	6002      	str	r2, [r0, #0]
 8009cce:	2d02      	cmp	r5, #2
 8009cd0:	f104 0314 	add.w	r3, r4, #20
 8009cd4:	d13c      	bne.n	8009d50 <__gethex+0x3e4>
 8009cd6:	f8d8 2000 	ldr.w	r2, [r8]
 8009cda:	3a01      	subs	r2, #1
 8009cdc:	42b2      	cmp	r2, r6
 8009cde:	d109      	bne.n	8009cf4 <__gethex+0x388>
 8009ce0:	1171      	asrs	r1, r6, #5
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009ce8:	f006 061f 	and.w	r6, r6, #31
 8009cec:	fa02 f606 	lsl.w	r6, r2, r6
 8009cf0:	421e      	tst	r6, r3
 8009cf2:	d13a      	bne.n	8009d6a <__gethex+0x3fe>
 8009cf4:	f045 0520 	orr.w	r5, r5, #32
 8009cf8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cfa:	601c      	str	r4, [r3, #0]
 8009cfc:	9b02      	ldr	r3, [sp, #8]
 8009cfe:	601f      	str	r7, [r3, #0]
 8009d00:	e6b0      	b.n	8009a64 <__gethex+0xf8>
 8009d02:	4299      	cmp	r1, r3
 8009d04:	f843 cc04 	str.w	ip, [r3, #-4]
 8009d08:	d8d9      	bhi.n	8009cbe <__gethex+0x352>
 8009d0a:	68a3      	ldr	r3, [r4, #8]
 8009d0c:	459b      	cmp	fp, r3
 8009d0e:	db17      	blt.n	8009d40 <__gethex+0x3d4>
 8009d10:	6861      	ldr	r1, [r4, #4]
 8009d12:	9801      	ldr	r0, [sp, #4]
 8009d14:	3101      	adds	r1, #1
 8009d16:	f001 f85b 	bl	800add0 <_Balloc>
 8009d1a:	4681      	mov	r9, r0
 8009d1c:	b918      	cbnz	r0, 8009d26 <__gethex+0x3ba>
 8009d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8009d88 <__gethex+0x41c>)
 8009d20:	4602      	mov	r2, r0
 8009d22:	2184      	movs	r1, #132	@ 0x84
 8009d24:	e6c5      	b.n	8009ab2 <__gethex+0x146>
 8009d26:	6922      	ldr	r2, [r4, #16]
 8009d28:	3202      	adds	r2, #2
 8009d2a:	f104 010c 	add.w	r1, r4, #12
 8009d2e:	0092      	lsls	r2, r2, #2
 8009d30:	300c      	adds	r0, #12
 8009d32:	f7fe fefe 	bl	8008b32 <memcpy>
 8009d36:	4621      	mov	r1, r4
 8009d38:	9801      	ldr	r0, [sp, #4]
 8009d3a:	f001 f889 	bl	800ae50 <_Bfree>
 8009d3e:	464c      	mov	r4, r9
 8009d40:	6923      	ldr	r3, [r4, #16]
 8009d42:	1c5a      	adds	r2, r3, #1
 8009d44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d48:	6122      	str	r2, [r4, #16]
 8009d4a:	2201      	movs	r2, #1
 8009d4c:	615a      	str	r2, [r3, #20]
 8009d4e:	e7be      	b.n	8009cce <__gethex+0x362>
 8009d50:	6922      	ldr	r2, [r4, #16]
 8009d52:	455a      	cmp	r2, fp
 8009d54:	dd0b      	ble.n	8009d6e <__gethex+0x402>
 8009d56:	2101      	movs	r1, #1
 8009d58:	4620      	mov	r0, r4
 8009d5a:	f7ff fd9f 	bl	800989c <rshift>
 8009d5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d62:	3701      	adds	r7, #1
 8009d64:	42bb      	cmp	r3, r7
 8009d66:	f6ff aee0 	blt.w	8009b2a <__gethex+0x1be>
 8009d6a:	2501      	movs	r5, #1
 8009d6c:	e7c2      	b.n	8009cf4 <__gethex+0x388>
 8009d6e:	f016 061f 	ands.w	r6, r6, #31
 8009d72:	d0fa      	beq.n	8009d6a <__gethex+0x3fe>
 8009d74:	4453      	add	r3, sl
 8009d76:	f1c6 0620 	rsb	r6, r6, #32
 8009d7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009d7e:	f001 f919 	bl	800afb4 <__hi0bits>
 8009d82:	42b0      	cmp	r0, r6
 8009d84:	dbe7      	blt.n	8009d56 <__gethex+0x3ea>
 8009d86:	e7f0      	b.n	8009d6a <__gethex+0x3fe>
 8009d88:	0800c1c5 	.word	0x0800c1c5

08009d8c <L_shift>:
 8009d8c:	f1c2 0208 	rsb	r2, r2, #8
 8009d90:	0092      	lsls	r2, r2, #2
 8009d92:	b570      	push	{r4, r5, r6, lr}
 8009d94:	f1c2 0620 	rsb	r6, r2, #32
 8009d98:	6843      	ldr	r3, [r0, #4]
 8009d9a:	6804      	ldr	r4, [r0, #0]
 8009d9c:	fa03 f506 	lsl.w	r5, r3, r6
 8009da0:	432c      	orrs	r4, r5
 8009da2:	40d3      	lsrs	r3, r2
 8009da4:	6004      	str	r4, [r0, #0]
 8009da6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009daa:	4288      	cmp	r0, r1
 8009dac:	d3f4      	bcc.n	8009d98 <L_shift+0xc>
 8009dae:	bd70      	pop	{r4, r5, r6, pc}

08009db0 <__match>:
 8009db0:	b530      	push	{r4, r5, lr}
 8009db2:	6803      	ldr	r3, [r0, #0]
 8009db4:	3301      	adds	r3, #1
 8009db6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dba:	b914      	cbnz	r4, 8009dc2 <__match+0x12>
 8009dbc:	6003      	str	r3, [r0, #0]
 8009dbe:	2001      	movs	r0, #1
 8009dc0:	bd30      	pop	{r4, r5, pc}
 8009dc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dc6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009dca:	2d19      	cmp	r5, #25
 8009dcc:	bf98      	it	ls
 8009dce:	3220      	addls	r2, #32
 8009dd0:	42a2      	cmp	r2, r4
 8009dd2:	d0f0      	beq.n	8009db6 <__match+0x6>
 8009dd4:	2000      	movs	r0, #0
 8009dd6:	e7f3      	b.n	8009dc0 <__match+0x10>

08009dd8 <__hexnan>:
 8009dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ddc:	680b      	ldr	r3, [r1, #0]
 8009dde:	6801      	ldr	r1, [r0, #0]
 8009de0:	115e      	asrs	r6, r3, #5
 8009de2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009de6:	f013 031f 	ands.w	r3, r3, #31
 8009dea:	b087      	sub	sp, #28
 8009dec:	bf18      	it	ne
 8009dee:	3604      	addne	r6, #4
 8009df0:	2500      	movs	r5, #0
 8009df2:	1f37      	subs	r7, r6, #4
 8009df4:	4682      	mov	sl, r0
 8009df6:	4690      	mov	r8, r2
 8009df8:	9301      	str	r3, [sp, #4]
 8009dfa:	f846 5c04 	str.w	r5, [r6, #-4]
 8009dfe:	46b9      	mov	r9, r7
 8009e00:	463c      	mov	r4, r7
 8009e02:	9502      	str	r5, [sp, #8]
 8009e04:	46ab      	mov	fp, r5
 8009e06:	784a      	ldrb	r2, [r1, #1]
 8009e08:	1c4b      	adds	r3, r1, #1
 8009e0a:	9303      	str	r3, [sp, #12]
 8009e0c:	b342      	cbz	r2, 8009e60 <__hexnan+0x88>
 8009e0e:	4610      	mov	r0, r2
 8009e10:	9105      	str	r1, [sp, #20]
 8009e12:	9204      	str	r2, [sp, #16]
 8009e14:	f7ff fd94 	bl	8009940 <__hexdig_fun>
 8009e18:	2800      	cmp	r0, #0
 8009e1a:	d151      	bne.n	8009ec0 <__hexnan+0xe8>
 8009e1c:	9a04      	ldr	r2, [sp, #16]
 8009e1e:	9905      	ldr	r1, [sp, #20]
 8009e20:	2a20      	cmp	r2, #32
 8009e22:	d818      	bhi.n	8009e56 <__hexnan+0x7e>
 8009e24:	9b02      	ldr	r3, [sp, #8]
 8009e26:	459b      	cmp	fp, r3
 8009e28:	dd13      	ble.n	8009e52 <__hexnan+0x7a>
 8009e2a:	454c      	cmp	r4, r9
 8009e2c:	d206      	bcs.n	8009e3c <__hexnan+0x64>
 8009e2e:	2d07      	cmp	r5, #7
 8009e30:	dc04      	bgt.n	8009e3c <__hexnan+0x64>
 8009e32:	462a      	mov	r2, r5
 8009e34:	4649      	mov	r1, r9
 8009e36:	4620      	mov	r0, r4
 8009e38:	f7ff ffa8 	bl	8009d8c <L_shift>
 8009e3c:	4544      	cmp	r4, r8
 8009e3e:	d952      	bls.n	8009ee6 <__hexnan+0x10e>
 8009e40:	2300      	movs	r3, #0
 8009e42:	f1a4 0904 	sub.w	r9, r4, #4
 8009e46:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e4a:	f8cd b008 	str.w	fp, [sp, #8]
 8009e4e:	464c      	mov	r4, r9
 8009e50:	461d      	mov	r5, r3
 8009e52:	9903      	ldr	r1, [sp, #12]
 8009e54:	e7d7      	b.n	8009e06 <__hexnan+0x2e>
 8009e56:	2a29      	cmp	r2, #41	@ 0x29
 8009e58:	d157      	bne.n	8009f0a <__hexnan+0x132>
 8009e5a:	3102      	adds	r1, #2
 8009e5c:	f8ca 1000 	str.w	r1, [sl]
 8009e60:	f1bb 0f00 	cmp.w	fp, #0
 8009e64:	d051      	beq.n	8009f0a <__hexnan+0x132>
 8009e66:	454c      	cmp	r4, r9
 8009e68:	d206      	bcs.n	8009e78 <__hexnan+0xa0>
 8009e6a:	2d07      	cmp	r5, #7
 8009e6c:	dc04      	bgt.n	8009e78 <__hexnan+0xa0>
 8009e6e:	462a      	mov	r2, r5
 8009e70:	4649      	mov	r1, r9
 8009e72:	4620      	mov	r0, r4
 8009e74:	f7ff ff8a 	bl	8009d8c <L_shift>
 8009e78:	4544      	cmp	r4, r8
 8009e7a:	d936      	bls.n	8009eea <__hexnan+0x112>
 8009e7c:	f1a8 0204 	sub.w	r2, r8, #4
 8009e80:	4623      	mov	r3, r4
 8009e82:	f853 1b04 	ldr.w	r1, [r3], #4
 8009e86:	f842 1f04 	str.w	r1, [r2, #4]!
 8009e8a:	429f      	cmp	r7, r3
 8009e8c:	d2f9      	bcs.n	8009e82 <__hexnan+0xaa>
 8009e8e:	1b3b      	subs	r3, r7, r4
 8009e90:	f023 0303 	bic.w	r3, r3, #3
 8009e94:	3304      	adds	r3, #4
 8009e96:	3401      	adds	r4, #1
 8009e98:	3e03      	subs	r6, #3
 8009e9a:	42b4      	cmp	r4, r6
 8009e9c:	bf88      	it	hi
 8009e9e:	2304      	movhi	r3, #4
 8009ea0:	4443      	add	r3, r8
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f843 2b04 	str.w	r2, [r3], #4
 8009ea8:	429f      	cmp	r7, r3
 8009eaa:	d2fb      	bcs.n	8009ea4 <__hexnan+0xcc>
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	b91b      	cbnz	r3, 8009eb8 <__hexnan+0xe0>
 8009eb0:	4547      	cmp	r7, r8
 8009eb2:	d128      	bne.n	8009f06 <__hexnan+0x12e>
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	603b      	str	r3, [r7, #0]
 8009eb8:	2005      	movs	r0, #5
 8009eba:	b007      	add	sp, #28
 8009ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ec0:	3501      	adds	r5, #1
 8009ec2:	2d08      	cmp	r5, #8
 8009ec4:	f10b 0b01 	add.w	fp, fp, #1
 8009ec8:	dd06      	ble.n	8009ed8 <__hexnan+0x100>
 8009eca:	4544      	cmp	r4, r8
 8009ecc:	d9c1      	bls.n	8009e52 <__hexnan+0x7a>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ed4:	2501      	movs	r5, #1
 8009ed6:	3c04      	subs	r4, #4
 8009ed8:	6822      	ldr	r2, [r4, #0]
 8009eda:	f000 000f 	and.w	r0, r0, #15
 8009ede:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009ee2:	6020      	str	r0, [r4, #0]
 8009ee4:	e7b5      	b.n	8009e52 <__hexnan+0x7a>
 8009ee6:	2508      	movs	r5, #8
 8009ee8:	e7b3      	b.n	8009e52 <__hexnan+0x7a>
 8009eea:	9b01      	ldr	r3, [sp, #4]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d0dd      	beq.n	8009eac <__hexnan+0xd4>
 8009ef0:	f1c3 0320 	rsb	r3, r3, #32
 8009ef4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009ef8:	40da      	lsrs	r2, r3
 8009efa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009efe:	4013      	ands	r3, r2
 8009f00:	f846 3c04 	str.w	r3, [r6, #-4]
 8009f04:	e7d2      	b.n	8009eac <__hexnan+0xd4>
 8009f06:	3f04      	subs	r7, #4
 8009f08:	e7d0      	b.n	8009eac <__hexnan+0xd4>
 8009f0a:	2004      	movs	r0, #4
 8009f0c:	e7d5      	b.n	8009eba <__hexnan+0xe2>

08009f0e <__ssputs_r>:
 8009f0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f12:	688e      	ldr	r6, [r1, #8]
 8009f14:	461f      	mov	r7, r3
 8009f16:	42be      	cmp	r6, r7
 8009f18:	680b      	ldr	r3, [r1, #0]
 8009f1a:	4682      	mov	sl, r0
 8009f1c:	460c      	mov	r4, r1
 8009f1e:	4690      	mov	r8, r2
 8009f20:	d82d      	bhi.n	8009f7e <__ssputs_r+0x70>
 8009f22:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f26:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009f2a:	d026      	beq.n	8009f7a <__ssputs_r+0x6c>
 8009f2c:	6965      	ldr	r5, [r4, #20]
 8009f2e:	6909      	ldr	r1, [r1, #16]
 8009f30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009f34:	eba3 0901 	sub.w	r9, r3, r1
 8009f38:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009f3c:	1c7b      	adds	r3, r7, #1
 8009f3e:	444b      	add	r3, r9
 8009f40:	106d      	asrs	r5, r5, #1
 8009f42:	429d      	cmp	r5, r3
 8009f44:	bf38      	it	cc
 8009f46:	461d      	movcc	r5, r3
 8009f48:	0553      	lsls	r3, r2, #21
 8009f4a:	d527      	bpl.n	8009f9c <__ssputs_r+0x8e>
 8009f4c:	4629      	mov	r1, r5
 8009f4e:	f000 fc6d 	bl	800a82c <_malloc_r>
 8009f52:	4606      	mov	r6, r0
 8009f54:	b360      	cbz	r0, 8009fb0 <__ssputs_r+0xa2>
 8009f56:	6921      	ldr	r1, [r4, #16]
 8009f58:	464a      	mov	r2, r9
 8009f5a:	f7fe fdea 	bl	8008b32 <memcpy>
 8009f5e:	89a3      	ldrh	r3, [r4, #12]
 8009f60:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009f64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f68:	81a3      	strh	r3, [r4, #12]
 8009f6a:	6126      	str	r6, [r4, #16]
 8009f6c:	6165      	str	r5, [r4, #20]
 8009f6e:	444e      	add	r6, r9
 8009f70:	eba5 0509 	sub.w	r5, r5, r9
 8009f74:	6026      	str	r6, [r4, #0]
 8009f76:	60a5      	str	r5, [r4, #8]
 8009f78:	463e      	mov	r6, r7
 8009f7a:	42be      	cmp	r6, r7
 8009f7c:	d900      	bls.n	8009f80 <__ssputs_r+0x72>
 8009f7e:	463e      	mov	r6, r7
 8009f80:	6820      	ldr	r0, [r4, #0]
 8009f82:	4632      	mov	r2, r6
 8009f84:	4641      	mov	r1, r8
 8009f86:	f001 fdb0 	bl	800baea <memmove>
 8009f8a:	68a3      	ldr	r3, [r4, #8]
 8009f8c:	1b9b      	subs	r3, r3, r6
 8009f8e:	60a3      	str	r3, [r4, #8]
 8009f90:	6823      	ldr	r3, [r4, #0]
 8009f92:	4433      	add	r3, r6
 8009f94:	6023      	str	r3, [r4, #0]
 8009f96:	2000      	movs	r0, #0
 8009f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f9c:	462a      	mov	r2, r5
 8009f9e:	f001 fc03 	bl	800b7a8 <_realloc_r>
 8009fa2:	4606      	mov	r6, r0
 8009fa4:	2800      	cmp	r0, #0
 8009fa6:	d1e0      	bne.n	8009f6a <__ssputs_r+0x5c>
 8009fa8:	6921      	ldr	r1, [r4, #16]
 8009faa:	4650      	mov	r0, sl
 8009fac:	f7ff fc2c 	bl	8009808 <_free_r>
 8009fb0:	230c      	movs	r3, #12
 8009fb2:	f8ca 3000 	str.w	r3, [sl]
 8009fb6:	89a3      	ldrh	r3, [r4, #12]
 8009fb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fbc:	81a3      	strh	r3, [r4, #12]
 8009fbe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009fc2:	e7e9      	b.n	8009f98 <__ssputs_r+0x8a>

08009fc4 <_svfiprintf_r>:
 8009fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc8:	4698      	mov	r8, r3
 8009fca:	898b      	ldrh	r3, [r1, #12]
 8009fcc:	061b      	lsls	r3, r3, #24
 8009fce:	b09d      	sub	sp, #116	@ 0x74
 8009fd0:	4607      	mov	r7, r0
 8009fd2:	460d      	mov	r5, r1
 8009fd4:	4614      	mov	r4, r2
 8009fd6:	d510      	bpl.n	8009ffa <_svfiprintf_r+0x36>
 8009fd8:	690b      	ldr	r3, [r1, #16]
 8009fda:	b973      	cbnz	r3, 8009ffa <_svfiprintf_r+0x36>
 8009fdc:	2140      	movs	r1, #64	@ 0x40
 8009fde:	f000 fc25 	bl	800a82c <_malloc_r>
 8009fe2:	6028      	str	r0, [r5, #0]
 8009fe4:	6128      	str	r0, [r5, #16]
 8009fe6:	b930      	cbnz	r0, 8009ff6 <_svfiprintf_r+0x32>
 8009fe8:	230c      	movs	r3, #12
 8009fea:	603b      	str	r3, [r7, #0]
 8009fec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ff0:	b01d      	add	sp, #116	@ 0x74
 8009ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff6:	2340      	movs	r3, #64	@ 0x40
 8009ff8:	616b      	str	r3, [r5, #20]
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ffe:	2320      	movs	r3, #32
 800a000:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a004:	f8cd 800c 	str.w	r8, [sp, #12]
 800a008:	2330      	movs	r3, #48	@ 0x30
 800a00a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a1a8 <_svfiprintf_r+0x1e4>
 800a00e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a012:	f04f 0901 	mov.w	r9, #1
 800a016:	4623      	mov	r3, r4
 800a018:	469a      	mov	sl, r3
 800a01a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a01e:	b10a      	cbz	r2, 800a024 <_svfiprintf_r+0x60>
 800a020:	2a25      	cmp	r2, #37	@ 0x25
 800a022:	d1f9      	bne.n	800a018 <_svfiprintf_r+0x54>
 800a024:	ebba 0b04 	subs.w	fp, sl, r4
 800a028:	d00b      	beq.n	800a042 <_svfiprintf_r+0x7e>
 800a02a:	465b      	mov	r3, fp
 800a02c:	4622      	mov	r2, r4
 800a02e:	4629      	mov	r1, r5
 800a030:	4638      	mov	r0, r7
 800a032:	f7ff ff6c 	bl	8009f0e <__ssputs_r>
 800a036:	3001      	adds	r0, #1
 800a038:	f000 80a7 	beq.w	800a18a <_svfiprintf_r+0x1c6>
 800a03c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a03e:	445a      	add	r2, fp
 800a040:	9209      	str	r2, [sp, #36]	@ 0x24
 800a042:	f89a 3000 	ldrb.w	r3, [sl]
 800a046:	2b00      	cmp	r3, #0
 800a048:	f000 809f 	beq.w	800a18a <_svfiprintf_r+0x1c6>
 800a04c:	2300      	movs	r3, #0
 800a04e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a052:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a056:	f10a 0a01 	add.w	sl, sl, #1
 800a05a:	9304      	str	r3, [sp, #16]
 800a05c:	9307      	str	r3, [sp, #28]
 800a05e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a062:	931a      	str	r3, [sp, #104]	@ 0x68
 800a064:	4654      	mov	r4, sl
 800a066:	2205      	movs	r2, #5
 800a068:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a06c:	484e      	ldr	r0, [pc, #312]	@ (800a1a8 <_svfiprintf_r+0x1e4>)
 800a06e:	f7f6 f8d7 	bl	8000220 <memchr>
 800a072:	9a04      	ldr	r2, [sp, #16]
 800a074:	b9d8      	cbnz	r0, 800a0ae <_svfiprintf_r+0xea>
 800a076:	06d0      	lsls	r0, r2, #27
 800a078:	bf44      	itt	mi
 800a07a:	2320      	movmi	r3, #32
 800a07c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a080:	0711      	lsls	r1, r2, #28
 800a082:	bf44      	itt	mi
 800a084:	232b      	movmi	r3, #43	@ 0x2b
 800a086:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a08a:	f89a 3000 	ldrb.w	r3, [sl]
 800a08e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a090:	d015      	beq.n	800a0be <_svfiprintf_r+0xfa>
 800a092:	9a07      	ldr	r2, [sp, #28]
 800a094:	4654      	mov	r4, sl
 800a096:	2000      	movs	r0, #0
 800a098:	f04f 0c0a 	mov.w	ip, #10
 800a09c:	4621      	mov	r1, r4
 800a09e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0a2:	3b30      	subs	r3, #48	@ 0x30
 800a0a4:	2b09      	cmp	r3, #9
 800a0a6:	d94b      	bls.n	800a140 <_svfiprintf_r+0x17c>
 800a0a8:	b1b0      	cbz	r0, 800a0d8 <_svfiprintf_r+0x114>
 800a0aa:	9207      	str	r2, [sp, #28]
 800a0ac:	e014      	b.n	800a0d8 <_svfiprintf_r+0x114>
 800a0ae:	eba0 0308 	sub.w	r3, r0, r8
 800a0b2:	fa09 f303 	lsl.w	r3, r9, r3
 800a0b6:	4313      	orrs	r3, r2
 800a0b8:	9304      	str	r3, [sp, #16]
 800a0ba:	46a2      	mov	sl, r4
 800a0bc:	e7d2      	b.n	800a064 <_svfiprintf_r+0xa0>
 800a0be:	9b03      	ldr	r3, [sp, #12]
 800a0c0:	1d19      	adds	r1, r3, #4
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	9103      	str	r1, [sp, #12]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	bfbb      	ittet	lt
 800a0ca:	425b      	neglt	r3, r3
 800a0cc:	f042 0202 	orrlt.w	r2, r2, #2
 800a0d0:	9307      	strge	r3, [sp, #28]
 800a0d2:	9307      	strlt	r3, [sp, #28]
 800a0d4:	bfb8      	it	lt
 800a0d6:	9204      	strlt	r2, [sp, #16]
 800a0d8:	7823      	ldrb	r3, [r4, #0]
 800a0da:	2b2e      	cmp	r3, #46	@ 0x2e
 800a0dc:	d10a      	bne.n	800a0f4 <_svfiprintf_r+0x130>
 800a0de:	7863      	ldrb	r3, [r4, #1]
 800a0e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0e2:	d132      	bne.n	800a14a <_svfiprintf_r+0x186>
 800a0e4:	9b03      	ldr	r3, [sp, #12]
 800a0e6:	1d1a      	adds	r2, r3, #4
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	9203      	str	r2, [sp, #12]
 800a0ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a0f0:	3402      	adds	r4, #2
 800a0f2:	9305      	str	r3, [sp, #20]
 800a0f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a1b8 <_svfiprintf_r+0x1f4>
 800a0f8:	7821      	ldrb	r1, [r4, #0]
 800a0fa:	2203      	movs	r2, #3
 800a0fc:	4650      	mov	r0, sl
 800a0fe:	f7f6 f88f 	bl	8000220 <memchr>
 800a102:	b138      	cbz	r0, 800a114 <_svfiprintf_r+0x150>
 800a104:	9b04      	ldr	r3, [sp, #16]
 800a106:	eba0 000a 	sub.w	r0, r0, sl
 800a10a:	2240      	movs	r2, #64	@ 0x40
 800a10c:	4082      	lsls	r2, r0
 800a10e:	4313      	orrs	r3, r2
 800a110:	3401      	adds	r4, #1
 800a112:	9304      	str	r3, [sp, #16]
 800a114:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a118:	4824      	ldr	r0, [pc, #144]	@ (800a1ac <_svfiprintf_r+0x1e8>)
 800a11a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a11e:	2206      	movs	r2, #6
 800a120:	f7f6 f87e 	bl	8000220 <memchr>
 800a124:	2800      	cmp	r0, #0
 800a126:	d036      	beq.n	800a196 <_svfiprintf_r+0x1d2>
 800a128:	4b21      	ldr	r3, [pc, #132]	@ (800a1b0 <_svfiprintf_r+0x1ec>)
 800a12a:	bb1b      	cbnz	r3, 800a174 <_svfiprintf_r+0x1b0>
 800a12c:	9b03      	ldr	r3, [sp, #12]
 800a12e:	3307      	adds	r3, #7
 800a130:	f023 0307 	bic.w	r3, r3, #7
 800a134:	3308      	adds	r3, #8
 800a136:	9303      	str	r3, [sp, #12]
 800a138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a13a:	4433      	add	r3, r6
 800a13c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a13e:	e76a      	b.n	800a016 <_svfiprintf_r+0x52>
 800a140:	fb0c 3202 	mla	r2, ip, r2, r3
 800a144:	460c      	mov	r4, r1
 800a146:	2001      	movs	r0, #1
 800a148:	e7a8      	b.n	800a09c <_svfiprintf_r+0xd8>
 800a14a:	2300      	movs	r3, #0
 800a14c:	3401      	adds	r4, #1
 800a14e:	9305      	str	r3, [sp, #20]
 800a150:	4619      	mov	r1, r3
 800a152:	f04f 0c0a 	mov.w	ip, #10
 800a156:	4620      	mov	r0, r4
 800a158:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a15c:	3a30      	subs	r2, #48	@ 0x30
 800a15e:	2a09      	cmp	r2, #9
 800a160:	d903      	bls.n	800a16a <_svfiprintf_r+0x1a6>
 800a162:	2b00      	cmp	r3, #0
 800a164:	d0c6      	beq.n	800a0f4 <_svfiprintf_r+0x130>
 800a166:	9105      	str	r1, [sp, #20]
 800a168:	e7c4      	b.n	800a0f4 <_svfiprintf_r+0x130>
 800a16a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a16e:	4604      	mov	r4, r0
 800a170:	2301      	movs	r3, #1
 800a172:	e7f0      	b.n	800a156 <_svfiprintf_r+0x192>
 800a174:	ab03      	add	r3, sp, #12
 800a176:	9300      	str	r3, [sp, #0]
 800a178:	462a      	mov	r2, r5
 800a17a:	4b0e      	ldr	r3, [pc, #56]	@ (800a1b4 <_svfiprintf_r+0x1f0>)
 800a17c:	a904      	add	r1, sp, #16
 800a17e:	4638      	mov	r0, r7
 800a180:	f7fc fe32 	bl	8006de8 <_printf_float>
 800a184:	1c42      	adds	r2, r0, #1
 800a186:	4606      	mov	r6, r0
 800a188:	d1d6      	bne.n	800a138 <_svfiprintf_r+0x174>
 800a18a:	89ab      	ldrh	r3, [r5, #12]
 800a18c:	065b      	lsls	r3, r3, #25
 800a18e:	f53f af2d 	bmi.w	8009fec <_svfiprintf_r+0x28>
 800a192:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a194:	e72c      	b.n	8009ff0 <_svfiprintf_r+0x2c>
 800a196:	ab03      	add	r3, sp, #12
 800a198:	9300      	str	r3, [sp, #0]
 800a19a:	462a      	mov	r2, r5
 800a19c:	4b05      	ldr	r3, [pc, #20]	@ (800a1b4 <_svfiprintf_r+0x1f0>)
 800a19e:	a904      	add	r1, sp, #16
 800a1a0:	4638      	mov	r0, r7
 800a1a2:	f7fd f8b9 	bl	8007318 <_printf_i>
 800a1a6:	e7ed      	b.n	800a184 <_svfiprintf_r+0x1c0>
 800a1a8:	0800c236 	.word	0x0800c236
 800a1ac:	0800c240 	.word	0x0800c240
 800a1b0:	08006de9 	.word	0x08006de9
 800a1b4:	08009f0f 	.word	0x08009f0f
 800a1b8:	0800c23c 	.word	0x0800c23c

0800a1bc <_sungetc_r>:
 800a1bc:	b538      	push	{r3, r4, r5, lr}
 800a1be:	1c4b      	adds	r3, r1, #1
 800a1c0:	4614      	mov	r4, r2
 800a1c2:	d103      	bne.n	800a1cc <_sungetc_r+0x10>
 800a1c4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a1c8:	4628      	mov	r0, r5
 800a1ca:	bd38      	pop	{r3, r4, r5, pc}
 800a1cc:	8993      	ldrh	r3, [r2, #12]
 800a1ce:	f023 0320 	bic.w	r3, r3, #32
 800a1d2:	8193      	strh	r3, [r2, #12]
 800a1d4:	6853      	ldr	r3, [r2, #4]
 800a1d6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a1d8:	b2cd      	uxtb	r5, r1
 800a1da:	b18a      	cbz	r2, 800a200 <_sungetc_r+0x44>
 800a1dc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	dd08      	ble.n	800a1f4 <_sungetc_r+0x38>
 800a1e2:	6823      	ldr	r3, [r4, #0]
 800a1e4:	1e5a      	subs	r2, r3, #1
 800a1e6:	6022      	str	r2, [r4, #0]
 800a1e8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a1ec:	6863      	ldr	r3, [r4, #4]
 800a1ee:	3301      	adds	r3, #1
 800a1f0:	6063      	str	r3, [r4, #4]
 800a1f2:	e7e9      	b.n	800a1c8 <_sungetc_r+0xc>
 800a1f4:	4621      	mov	r1, r4
 800a1f6:	f001 fa9d 	bl	800b734 <__submore>
 800a1fa:	2800      	cmp	r0, #0
 800a1fc:	d0f1      	beq.n	800a1e2 <_sungetc_r+0x26>
 800a1fe:	e7e1      	b.n	800a1c4 <_sungetc_r+0x8>
 800a200:	6921      	ldr	r1, [r4, #16]
 800a202:	6822      	ldr	r2, [r4, #0]
 800a204:	b141      	cbz	r1, 800a218 <_sungetc_r+0x5c>
 800a206:	4291      	cmp	r1, r2
 800a208:	d206      	bcs.n	800a218 <_sungetc_r+0x5c>
 800a20a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800a20e:	42a9      	cmp	r1, r5
 800a210:	d102      	bne.n	800a218 <_sungetc_r+0x5c>
 800a212:	3a01      	subs	r2, #1
 800a214:	6022      	str	r2, [r4, #0]
 800a216:	e7ea      	b.n	800a1ee <_sungetc_r+0x32>
 800a218:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800a21c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a220:	6363      	str	r3, [r4, #52]	@ 0x34
 800a222:	2303      	movs	r3, #3
 800a224:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a226:	4623      	mov	r3, r4
 800a228:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a22c:	6023      	str	r3, [r4, #0]
 800a22e:	2301      	movs	r3, #1
 800a230:	e7de      	b.n	800a1f0 <_sungetc_r+0x34>

0800a232 <__ssrefill_r>:
 800a232:	b510      	push	{r4, lr}
 800a234:	460c      	mov	r4, r1
 800a236:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a238:	b169      	cbz	r1, 800a256 <__ssrefill_r+0x24>
 800a23a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a23e:	4299      	cmp	r1, r3
 800a240:	d001      	beq.n	800a246 <__ssrefill_r+0x14>
 800a242:	f7ff fae1 	bl	8009808 <_free_r>
 800a246:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a248:	6063      	str	r3, [r4, #4]
 800a24a:	2000      	movs	r0, #0
 800a24c:	6360      	str	r0, [r4, #52]	@ 0x34
 800a24e:	b113      	cbz	r3, 800a256 <__ssrefill_r+0x24>
 800a250:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a252:	6023      	str	r3, [r4, #0]
 800a254:	bd10      	pop	{r4, pc}
 800a256:	6923      	ldr	r3, [r4, #16]
 800a258:	6023      	str	r3, [r4, #0]
 800a25a:	2300      	movs	r3, #0
 800a25c:	6063      	str	r3, [r4, #4]
 800a25e:	89a3      	ldrh	r3, [r4, #12]
 800a260:	f043 0320 	orr.w	r3, r3, #32
 800a264:	81a3      	strh	r3, [r4, #12]
 800a266:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a26a:	e7f3      	b.n	800a254 <__ssrefill_r+0x22>

0800a26c <__ssvfiscanf_r>:
 800a26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a270:	460c      	mov	r4, r1
 800a272:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800a276:	2100      	movs	r1, #0
 800a278:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800a27c:	49a5      	ldr	r1, [pc, #660]	@ (800a514 <__ssvfiscanf_r+0x2a8>)
 800a27e:	91a0      	str	r1, [sp, #640]	@ 0x280
 800a280:	f10d 0804 	add.w	r8, sp, #4
 800a284:	49a4      	ldr	r1, [pc, #656]	@ (800a518 <__ssvfiscanf_r+0x2ac>)
 800a286:	4fa5      	ldr	r7, [pc, #660]	@ (800a51c <__ssvfiscanf_r+0x2b0>)
 800a288:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800a28c:	4606      	mov	r6, r0
 800a28e:	91a1      	str	r1, [sp, #644]	@ 0x284
 800a290:	9300      	str	r3, [sp, #0]
 800a292:	7813      	ldrb	r3, [r2, #0]
 800a294:	2b00      	cmp	r3, #0
 800a296:	f000 8158 	beq.w	800a54a <__ssvfiscanf_r+0x2de>
 800a29a:	5cf9      	ldrb	r1, [r7, r3]
 800a29c:	f011 0108 	ands.w	r1, r1, #8
 800a2a0:	f102 0501 	add.w	r5, r2, #1
 800a2a4:	d019      	beq.n	800a2da <__ssvfiscanf_r+0x6e>
 800a2a6:	6863      	ldr	r3, [r4, #4]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	dd0f      	ble.n	800a2cc <__ssvfiscanf_r+0x60>
 800a2ac:	6823      	ldr	r3, [r4, #0]
 800a2ae:	781a      	ldrb	r2, [r3, #0]
 800a2b0:	5cba      	ldrb	r2, [r7, r2]
 800a2b2:	0712      	lsls	r2, r2, #28
 800a2b4:	d401      	bmi.n	800a2ba <__ssvfiscanf_r+0x4e>
 800a2b6:	462a      	mov	r2, r5
 800a2b8:	e7eb      	b.n	800a292 <__ssvfiscanf_r+0x26>
 800a2ba:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a2bc:	3201      	adds	r2, #1
 800a2be:	9245      	str	r2, [sp, #276]	@ 0x114
 800a2c0:	6862      	ldr	r2, [r4, #4]
 800a2c2:	3301      	adds	r3, #1
 800a2c4:	3a01      	subs	r2, #1
 800a2c6:	6062      	str	r2, [r4, #4]
 800a2c8:	6023      	str	r3, [r4, #0]
 800a2ca:	e7ec      	b.n	800a2a6 <__ssvfiscanf_r+0x3a>
 800a2cc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a2ce:	4621      	mov	r1, r4
 800a2d0:	4630      	mov	r0, r6
 800a2d2:	4798      	blx	r3
 800a2d4:	2800      	cmp	r0, #0
 800a2d6:	d0e9      	beq.n	800a2ac <__ssvfiscanf_r+0x40>
 800a2d8:	e7ed      	b.n	800a2b6 <__ssvfiscanf_r+0x4a>
 800a2da:	2b25      	cmp	r3, #37	@ 0x25
 800a2dc:	d012      	beq.n	800a304 <__ssvfiscanf_r+0x98>
 800a2de:	4699      	mov	r9, r3
 800a2e0:	6863      	ldr	r3, [r4, #4]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	f340 8093 	ble.w	800a40e <__ssvfiscanf_r+0x1a2>
 800a2e8:	6822      	ldr	r2, [r4, #0]
 800a2ea:	7813      	ldrb	r3, [r2, #0]
 800a2ec:	454b      	cmp	r3, r9
 800a2ee:	f040 812c 	bne.w	800a54a <__ssvfiscanf_r+0x2de>
 800a2f2:	6863      	ldr	r3, [r4, #4]
 800a2f4:	3b01      	subs	r3, #1
 800a2f6:	6063      	str	r3, [r4, #4]
 800a2f8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a2fa:	3201      	adds	r2, #1
 800a2fc:	3301      	adds	r3, #1
 800a2fe:	6022      	str	r2, [r4, #0]
 800a300:	9345      	str	r3, [sp, #276]	@ 0x114
 800a302:	e7d8      	b.n	800a2b6 <__ssvfiscanf_r+0x4a>
 800a304:	9141      	str	r1, [sp, #260]	@ 0x104
 800a306:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a308:	7853      	ldrb	r3, [r2, #1]
 800a30a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a30c:	bf02      	ittt	eq
 800a30e:	2310      	moveq	r3, #16
 800a310:	1c95      	addeq	r5, r2, #2
 800a312:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a314:	220a      	movs	r2, #10
 800a316:	46a9      	mov	r9, r5
 800a318:	f819 1b01 	ldrb.w	r1, [r9], #1
 800a31c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a320:	2b09      	cmp	r3, #9
 800a322:	d91e      	bls.n	800a362 <__ssvfiscanf_r+0xf6>
 800a324:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800a520 <__ssvfiscanf_r+0x2b4>
 800a328:	2203      	movs	r2, #3
 800a32a:	4650      	mov	r0, sl
 800a32c:	f7f5 ff78 	bl	8000220 <memchr>
 800a330:	b138      	cbz	r0, 800a342 <__ssvfiscanf_r+0xd6>
 800a332:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a334:	eba0 000a 	sub.w	r0, r0, sl
 800a338:	2301      	movs	r3, #1
 800a33a:	4083      	lsls	r3, r0
 800a33c:	4313      	orrs	r3, r2
 800a33e:	9341      	str	r3, [sp, #260]	@ 0x104
 800a340:	464d      	mov	r5, r9
 800a342:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a346:	2b78      	cmp	r3, #120	@ 0x78
 800a348:	d806      	bhi.n	800a358 <__ssvfiscanf_r+0xec>
 800a34a:	2b57      	cmp	r3, #87	@ 0x57
 800a34c:	d810      	bhi.n	800a370 <__ssvfiscanf_r+0x104>
 800a34e:	2b25      	cmp	r3, #37	@ 0x25
 800a350:	d0c5      	beq.n	800a2de <__ssvfiscanf_r+0x72>
 800a352:	d857      	bhi.n	800a404 <__ssvfiscanf_r+0x198>
 800a354:	2b00      	cmp	r3, #0
 800a356:	d065      	beq.n	800a424 <__ssvfiscanf_r+0x1b8>
 800a358:	2303      	movs	r3, #3
 800a35a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a35c:	230a      	movs	r3, #10
 800a35e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a360:	e078      	b.n	800a454 <__ssvfiscanf_r+0x1e8>
 800a362:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a364:	fb02 1103 	mla	r1, r2, r3, r1
 800a368:	3930      	subs	r1, #48	@ 0x30
 800a36a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a36c:	464d      	mov	r5, r9
 800a36e:	e7d2      	b.n	800a316 <__ssvfiscanf_r+0xaa>
 800a370:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a374:	2a20      	cmp	r2, #32
 800a376:	d8ef      	bhi.n	800a358 <__ssvfiscanf_r+0xec>
 800a378:	a101      	add	r1, pc, #4	@ (adr r1, 800a380 <__ssvfiscanf_r+0x114>)
 800a37a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a37e:	bf00      	nop
 800a380:	0800a433 	.word	0x0800a433
 800a384:	0800a359 	.word	0x0800a359
 800a388:	0800a359 	.word	0x0800a359
 800a38c:	0800a48d 	.word	0x0800a48d
 800a390:	0800a359 	.word	0x0800a359
 800a394:	0800a359 	.word	0x0800a359
 800a398:	0800a359 	.word	0x0800a359
 800a39c:	0800a359 	.word	0x0800a359
 800a3a0:	0800a359 	.word	0x0800a359
 800a3a4:	0800a359 	.word	0x0800a359
 800a3a8:	0800a359 	.word	0x0800a359
 800a3ac:	0800a4a3 	.word	0x0800a4a3
 800a3b0:	0800a489 	.word	0x0800a489
 800a3b4:	0800a40b 	.word	0x0800a40b
 800a3b8:	0800a40b 	.word	0x0800a40b
 800a3bc:	0800a40b 	.word	0x0800a40b
 800a3c0:	0800a359 	.word	0x0800a359
 800a3c4:	0800a445 	.word	0x0800a445
 800a3c8:	0800a359 	.word	0x0800a359
 800a3cc:	0800a359 	.word	0x0800a359
 800a3d0:	0800a359 	.word	0x0800a359
 800a3d4:	0800a359 	.word	0x0800a359
 800a3d8:	0800a4b3 	.word	0x0800a4b3
 800a3dc:	0800a44d 	.word	0x0800a44d
 800a3e0:	0800a42b 	.word	0x0800a42b
 800a3e4:	0800a359 	.word	0x0800a359
 800a3e8:	0800a359 	.word	0x0800a359
 800a3ec:	0800a4af 	.word	0x0800a4af
 800a3f0:	0800a359 	.word	0x0800a359
 800a3f4:	0800a489 	.word	0x0800a489
 800a3f8:	0800a359 	.word	0x0800a359
 800a3fc:	0800a359 	.word	0x0800a359
 800a400:	0800a433 	.word	0x0800a433
 800a404:	3b45      	subs	r3, #69	@ 0x45
 800a406:	2b02      	cmp	r3, #2
 800a408:	d8a6      	bhi.n	800a358 <__ssvfiscanf_r+0xec>
 800a40a:	2305      	movs	r3, #5
 800a40c:	e021      	b.n	800a452 <__ssvfiscanf_r+0x1e6>
 800a40e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a410:	4621      	mov	r1, r4
 800a412:	4630      	mov	r0, r6
 800a414:	4798      	blx	r3
 800a416:	2800      	cmp	r0, #0
 800a418:	f43f af66 	beq.w	800a2e8 <__ssvfiscanf_r+0x7c>
 800a41c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a41e:	2800      	cmp	r0, #0
 800a420:	f040 808b 	bne.w	800a53a <__ssvfiscanf_r+0x2ce>
 800a424:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a428:	e08b      	b.n	800a542 <__ssvfiscanf_r+0x2d6>
 800a42a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a42c:	f042 0220 	orr.w	r2, r2, #32
 800a430:	9241      	str	r2, [sp, #260]	@ 0x104
 800a432:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a434:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a438:	9241      	str	r2, [sp, #260]	@ 0x104
 800a43a:	2210      	movs	r2, #16
 800a43c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a43e:	9242      	str	r2, [sp, #264]	@ 0x108
 800a440:	d902      	bls.n	800a448 <__ssvfiscanf_r+0x1dc>
 800a442:	e005      	b.n	800a450 <__ssvfiscanf_r+0x1e4>
 800a444:	2300      	movs	r3, #0
 800a446:	9342      	str	r3, [sp, #264]	@ 0x108
 800a448:	2303      	movs	r3, #3
 800a44a:	e002      	b.n	800a452 <__ssvfiscanf_r+0x1e6>
 800a44c:	2308      	movs	r3, #8
 800a44e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a450:	2304      	movs	r3, #4
 800a452:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a454:	6863      	ldr	r3, [r4, #4]
 800a456:	2b00      	cmp	r3, #0
 800a458:	dd39      	ble.n	800a4ce <__ssvfiscanf_r+0x262>
 800a45a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a45c:	0659      	lsls	r1, r3, #25
 800a45e:	d404      	bmi.n	800a46a <__ssvfiscanf_r+0x1fe>
 800a460:	6823      	ldr	r3, [r4, #0]
 800a462:	781a      	ldrb	r2, [r3, #0]
 800a464:	5cba      	ldrb	r2, [r7, r2]
 800a466:	0712      	lsls	r2, r2, #28
 800a468:	d438      	bmi.n	800a4dc <__ssvfiscanf_r+0x270>
 800a46a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a46c:	2b02      	cmp	r3, #2
 800a46e:	dc47      	bgt.n	800a500 <__ssvfiscanf_r+0x294>
 800a470:	466b      	mov	r3, sp
 800a472:	4622      	mov	r2, r4
 800a474:	a941      	add	r1, sp, #260	@ 0x104
 800a476:	4630      	mov	r0, r6
 800a478:	f000 fa6a 	bl	800a950 <_scanf_chars>
 800a47c:	2801      	cmp	r0, #1
 800a47e:	d064      	beq.n	800a54a <__ssvfiscanf_r+0x2de>
 800a480:	2802      	cmp	r0, #2
 800a482:	f47f af18 	bne.w	800a2b6 <__ssvfiscanf_r+0x4a>
 800a486:	e7c9      	b.n	800a41c <__ssvfiscanf_r+0x1b0>
 800a488:	220a      	movs	r2, #10
 800a48a:	e7d7      	b.n	800a43c <__ssvfiscanf_r+0x1d0>
 800a48c:	4629      	mov	r1, r5
 800a48e:	4640      	mov	r0, r8
 800a490:	f000 fbac 	bl	800abec <__sccl>
 800a494:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a49a:	9341      	str	r3, [sp, #260]	@ 0x104
 800a49c:	4605      	mov	r5, r0
 800a49e:	2301      	movs	r3, #1
 800a4a0:	e7d7      	b.n	800a452 <__ssvfiscanf_r+0x1e6>
 800a4a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a4a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4a8:	9341      	str	r3, [sp, #260]	@ 0x104
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	e7d1      	b.n	800a452 <__ssvfiscanf_r+0x1e6>
 800a4ae:	2302      	movs	r3, #2
 800a4b0:	e7cf      	b.n	800a452 <__ssvfiscanf_r+0x1e6>
 800a4b2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a4b4:	06c3      	lsls	r3, r0, #27
 800a4b6:	f53f aefe 	bmi.w	800a2b6 <__ssvfiscanf_r+0x4a>
 800a4ba:	9b00      	ldr	r3, [sp, #0]
 800a4bc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a4be:	1d19      	adds	r1, r3, #4
 800a4c0:	9100      	str	r1, [sp, #0]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	07c0      	lsls	r0, r0, #31
 800a4c6:	bf4c      	ite	mi
 800a4c8:	801a      	strhmi	r2, [r3, #0]
 800a4ca:	601a      	strpl	r2, [r3, #0]
 800a4cc:	e6f3      	b.n	800a2b6 <__ssvfiscanf_r+0x4a>
 800a4ce:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a4d0:	4621      	mov	r1, r4
 800a4d2:	4630      	mov	r0, r6
 800a4d4:	4798      	blx	r3
 800a4d6:	2800      	cmp	r0, #0
 800a4d8:	d0bf      	beq.n	800a45a <__ssvfiscanf_r+0x1ee>
 800a4da:	e79f      	b.n	800a41c <__ssvfiscanf_r+0x1b0>
 800a4dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a4de:	3201      	adds	r2, #1
 800a4e0:	9245      	str	r2, [sp, #276]	@ 0x114
 800a4e2:	6862      	ldr	r2, [r4, #4]
 800a4e4:	3a01      	subs	r2, #1
 800a4e6:	2a00      	cmp	r2, #0
 800a4e8:	6062      	str	r2, [r4, #4]
 800a4ea:	dd02      	ble.n	800a4f2 <__ssvfiscanf_r+0x286>
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	6023      	str	r3, [r4, #0]
 800a4f0:	e7b6      	b.n	800a460 <__ssvfiscanf_r+0x1f4>
 800a4f2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a4f4:	4621      	mov	r1, r4
 800a4f6:	4630      	mov	r0, r6
 800a4f8:	4798      	blx	r3
 800a4fa:	2800      	cmp	r0, #0
 800a4fc:	d0b0      	beq.n	800a460 <__ssvfiscanf_r+0x1f4>
 800a4fe:	e78d      	b.n	800a41c <__ssvfiscanf_r+0x1b0>
 800a500:	2b04      	cmp	r3, #4
 800a502:	dc0f      	bgt.n	800a524 <__ssvfiscanf_r+0x2b8>
 800a504:	466b      	mov	r3, sp
 800a506:	4622      	mov	r2, r4
 800a508:	a941      	add	r1, sp, #260	@ 0x104
 800a50a:	4630      	mov	r0, r6
 800a50c:	f000 fa7a 	bl	800aa04 <_scanf_i>
 800a510:	e7b4      	b.n	800a47c <__ssvfiscanf_r+0x210>
 800a512:	bf00      	nop
 800a514:	0800a1bd 	.word	0x0800a1bd
 800a518:	0800a233 	.word	0x0800a233
 800a51c:	0800c049 	.word	0x0800c049
 800a520:	0800c23c 	.word	0x0800c23c
 800a524:	4b0a      	ldr	r3, [pc, #40]	@ (800a550 <__ssvfiscanf_r+0x2e4>)
 800a526:	2b00      	cmp	r3, #0
 800a528:	f43f aec5 	beq.w	800a2b6 <__ssvfiscanf_r+0x4a>
 800a52c:	466b      	mov	r3, sp
 800a52e:	4622      	mov	r2, r4
 800a530:	a941      	add	r1, sp, #260	@ 0x104
 800a532:	4630      	mov	r0, r6
 800a534:	f7fd f810 	bl	8007558 <_scanf_float>
 800a538:	e7a0      	b.n	800a47c <__ssvfiscanf_r+0x210>
 800a53a:	89a3      	ldrh	r3, [r4, #12]
 800a53c:	065b      	lsls	r3, r3, #25
 800a53e:	f53f af71 	bmi.w	800a424 <__ssvfiscanf_r+0x1b8>
 800a542:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800a546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a54a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a54c:	e7f9      	b.n	800a542 <__ssvfiscanf_r+0x2d6>
 800a54e:	bf00      	nop
 800a550:	08007559 	.word	0x08007559

0800a554 <__sfputc_r>:
 800a554:	6893      	ldr	r3, [r2, #8]
 800a556:	3b01      	subs	r3, #1
 800a558:	2b00      	cmp	r3, #0
 800a55a:	b410      	push	{r4}
 800a55c:	6093      	str	r3, [r2, #8]
 800a55e:	da08      	bge.n	800a572 <__sfputc_r+0x1e>
 800a560:	6994      	ldr	r4, [r2, #24]
 800a562:	42a3      	cmp	r3, r4
 800a564:	db01      	blt.n	800a56a <__sfputc_r+0x16>
 800a566:	290a      	cmp	r1, #10
 800a568:	d103      	bne.n	800a572 <__sfputc_r+0x1e>
 800a56a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a56e:	f001 b9b9 	b.w	800b8e4 <__swbuf_r>
 800a572:	6813      	ldr	r3, [r2, #0]
 800a574:	1c58      	adds	r0, r3, #1
 800a576:	6010      	str	r0, [r2, #0]
 800a578:	7019      	strb	r1, [r3, #0]
 800a57a:	4608      	mov	r0, r1
 800a57c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a580:	4770      	bx	lr

0800a582 <__sfputs_r>:
 800a582:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a584:	4606      	mov	r6, r0
 800a586:	460f      	mov	r7, r1
 800a588:	4614      	mov	r4, r2
 800a58a:	18d5      	adds	r5, r2, r3
 800a58c:	42ac      	cmp	r4, r5
 800a58e:	d101      	bne.n	800a594 <__sfputs_r+0x12>
 800a590:	2000      	movs	r0, #0
 800a592:	e007      	b.n	800a5a4 <__sfputs_r+0x22>
 800a594:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a598:	463a      	mov	r2, r7
 800a59a:	4630      	mov	r0, r6
 800a59c:	f7ff ffda 	bl	800a554 <__sfputc_r>
 800a5a0:	1c43      	adds	r3, r0, #1
 800a5a2:	d1f3      	bne.n	800a58c <__sfputs_r+0xa>
 800a5a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a5a8 <_vfiprintf_r>:
 800a5a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ac:	460d      	mov	r5, r1
 800a5ae:	b09d      	sub	sp, #116	@ 0x74
 800a5b0:	4614      	mov	r4, r2
 800a5b2:	4698      	mov	r8, r3
 800a5b4:	4606      	mov	r6, r0
 800a5b6:	b118      	cbz	r0, 800a5c0 <_vfiprintf_r+0x18>
 800a5b8:	6a03      	ldr	r3, [r0, #32]
 800a5ba:	b90b      	cbnz	r3, 800a5c0 <_vfiprintf_r+0x18>
 800a5bc:	f7fd fafc 	bl	8007bb8 <__sinit>
 800a5c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5c2:	07d9      	lsls	r1, r3, #31
 800a5c4:	d405      	bmi.n	800a5d2 <_vfiprintf_r+0x2a>
 800a5c6:	89ab      	ldrh	r3, [r5, #12]
 800a5c8:	059a      	lsls	r2, r3, #22
 800a5ca:	d402      	bmi.n	800a5d2 <_vfiprintf_r+0x2a>
 800a5cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5ce:	f7fe faae 	bl	8008b2e <__retarget_lock_acquire_recursive>
 800a5d2:	89ab      	ldrh	r3, [r5, #12]
 800a5d4:	071b      	lsls	r3, r3, #28
 800a5d6:	d501      	bpl.n	800a5dc <_vfiprintf_r+0x34>
 800a5d8:	692b      	ldr	r3, [r5, #16]
 800a5da:	b99b      	cbnz	r3, 800a604 <_vfiprintf_r+0x5c>
 800a5dc:	4629      	mov	r1, r5
 800a5de:	4630      	mov	r0, r6
 800a5e0:	f001 f9be 	bl	800b960 <__swsetup_r>
 800a5e4:	b170      	cbz	r0, 800a604 <_vfiprintf_r+0x5c>
 800a5e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5e8:	07dc      	lsls	r4, r3, #31
 800a5ea:	d504      	bpl.n	800a5f6 <_vfiprintf_r+0x4e>
 800a5ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5f0:	b01d      	add	sp, #116	@ 0x74
 800a5f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5f6:	89ab      	ldrh	r3, [r5, #12]
 800a5f8:	0598      	lsls	r0, r3, #22
 800a5fa:	d4f7      	bmi.n	800a5ec <_vfiprintf_r+0x44>
 800a5fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5fe:	f7fe fa97 	bl	8008b30 <__retarget_lock_release_recursive>
 800a602:	e7f3      	b.n	800a5ec <_vfiprintf_r+0x44>
 800a604:	2300      	movs	r3, #0
 800a606:	9309      	str	r3, [sp, #36]	@ 0x24
 800a608:	2320      	movs	r3, #32
 800a60a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a60e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a612:	2330      	movs	r3, #48	@ 0x30
 800a614:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a7c4 <_vfiprintf_r+0x21c>
 800a618:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a61c:	f04f 0901 	mov.w	r9, #1
 800a620:	4623      	mov	r3, r4
 800a622:	469a      	mov	sl, r3
 800a624:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a628:	b10a      	cbz	r2, 800a62e <_vfiprintf_r+0x86>
 800a62a:	2a25      	cmp	r2, #37	@ 0x25
 800a62c:	d1f9      	bne.n	800a622 <_vfiprintf_r+0x7a>
 800a62e:	ebba 0b04 	subs.w	fp, sl, r4
 800a632:	d00b      	beq.n	800a64c <_vfiprintf_r+0xa4>
 800a634:	465b      	mov	r3, fp
 800a636:	4622      	mov	r2, r4
 800a638:	4629      	mov	r1, r5
 800a63a:	4630      	mov	r0, r6
 800a63c:	f7ff ffa1 	bl	800a582 <__sfputs_r>
 800a640:	3001      	adds	r0, #1
 800a642:	f000 80a7 	beq.w	800a794 <_vfiprintf_r+0x1ec>
 800a646:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a648:	445a      	add	r2, fp
 800a64a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a64c:	f89a 3000 	ldrb.w	r3, [sl]
 800a650:	2b00      	cmp	r3, #0
 800a652:	f000 809f 	beq.w	800a794 <_vfiprintf_r+0x1ec>
 800a656:	2300      	movs	r3, #0
 800a658:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a65c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a660:	f10a 0a01 	add.w	sl, sl, #1
 800a664:	9304      	str	r3, [sp, #16]
 800a666:	9307      	str	r3, [sp, #28]
 800a668:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a66c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a66e:	4654      	mov	r4, sl
 800a670:	2205      	movs	r2, #5
 800a672:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a676:	4853      	ldr	r0, [pc, #332]	@ (800a7c4 <_vfiprintf_r+0x21c>)
 800a678:	f7f5 fdd2 	bl	8000220 <memchr>
 800a67c:	9a04      	ldr	r2, [sp, #16]
 800a67e:	b9d8      	cbnz	r0, 800a6b8 <_vfiprintf_r+0x110>
 800a680:	06d1      	lsls	r1, r2, #27
 800a682:	bf44      	itt	mi
 800a684:	2320      	movmi	r3, #32
 800a686:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a68a:	0713      	lsls	r3, r2, #28
 800a68c:	bf44      	itt	mi
 800a68e:	232b      	movmi	r3, #43	@ 0x2b
 800a690:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a694:	f89a 3000 	ldrb.w	r3, [sl]
 800a698:	2b2a      	cmp	r3, #42	@ 0x2a
 800a69a:	d015      	beq.n	800a6c8 <_vfiprintf_r+0x120>
 800a69c:	9a07      	ldr	r2, [sp, #28]
 800a69e:	4654      	mov	r4, sl
 800a6a0:	2000      	movs	r0, #0
 800a6a2:	f04f 0c0a 	mov.w	ip, #10
 800a6a6:	4621      	mov	r1, r4
 800a6a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6ac:	3b30      	subs	r3, #48	@ 0x30
 800a6ae:	2b09      	cmp	r3, #9
 800a6b0:	d94b      	bls.n	800a74a <_vfiprintf_r+0x1a2>
 800a6b2:	b1b0      	cbz	r0, 800a6e2 <_vfiprintf_r+0x13a>
 800a6b4:	9207      	str	r2, [sp, #28]
 800a6b6:	e014      	b.n	800a6e2 <_vfiprintf_r+0x13a>
 800a6b8:	eba0 0308 	sub.w	r3, r0, r8
 800a6bc:	fa09 f303 	lsl.w	r3, r9, r3
 800a6c0:	4313      	orrs	r3, r2
 800a6c2:	9304      	str	r3, [sp, #16]
 800a6c4:	46a2      	mov	sl, r4
 800a6c6:	e7d2      	b.n	800a66e <_vfiprintf_r+0xc6>
 800a6c8:	9b03      	ldr	r3, [sp, #12]
 800a6ca:	1d19      	adds	r1, r3, #4
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	9103      	str	r1, [sp, #12]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	bfbb      	ittet	lt
 800a6d4:	425b      	neglt	r3, r3
 800a6d6:	f042 0202 	orrlt.w	r2, r2, #2
 800a6da:	9307      	strge	r3, [sp, #28]
 800a6dc:	9307      	strlt	r3, [sp, #28]
 800a6de:	bfb8      	it	lt
 800a6e0:	9204      	strlt	r2, [sp, #16]
 800a6e2:	7823      	ldrb	r3, [r4, #0]
 800a6e4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a6e6:	d10a      	bne.n	800a6fe <_vfiprintf_r+0x156>
 800a6e8:	7863      	ldrb	r3, [r4, #1]
 800a6ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6ec:	d132      	bne.n	800a754 <_vfiprintf_r+0x1ac>
 800a6ee:	9b03      	ldr	r3, [sp, #12]
 800a6f0:	1d1a      	adds	r2, r3, #4
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	9203      	str	r2, [sp, #12]
 800a6f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a6fa:	3402      	adds	r4, #2
 800a6fc:	9305      	str	r3, [sp, #20]
 800a6fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a7d4 <_vfiprintf_r+0x22c>
 800a702:	7821      	ldrb	r1, [r4, #0]
 800a704:	2203      	movs	r2, #3
 800a706:	4650      	mov	r0, sl
 800a708:	f7f5 fd8a 	bl	8000220 <memchr>
 800a70c:	b138      	cbz	r0, 800a71e <_vfiprintf_r+0x176>
 800a70e:	9b04      	ldr	r3, [sp, #16]
 800a710:	eba0 000a 	sub.w	r0, r0, sl
 800a714:	2240      	movs	r2, #64	@ 0x40
 800a716:	4082      	lsls	r2, r0
 800a718:	4313      	orrs	r3, r2
 800a71a:	3401      	adds	r4, #1
 800a71c:	9304      	str	r3, [sp, #16]
 800a71e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a722:	4829      	ldr	r0, [pc, #164]	@ (800a7c8 <_vfiprintf_r+0x220>)
 800a724:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a728:	2206      	movs	r2, #6
 800a72a:	f7f5 fd79 	bl	8000220 <memchr>
 800a72e:	2800      	cmp	r0, #0
 800a730:	d03f      	beq.n	800a7b2 <_vfiprintf_r+0x20a>
 800a732:	4b26      	ldr	r3, [pc, #152]	@ (800a7cc <_vfiprintf_r+0x224>)
 800a734:	bb1b      	cbnz	r3, 800a77e <_vfiprintf_r+0x1d6>
 800a736:	9b03      	ldr	r3, [sp, #12]
 800a738:	3307      	adds	r3, #7
 800a73a:	f023 0307 	bic.w	r3, r3, #7
 800a73e:	3308      	adds	r3, #8
 800a740:	9303      	str	r3, [sp, #12]
 800a742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a744:	443b      	add	r3, r7
 800a746:	9309      	str	r3, [sp, #36]	@ 0x24
 800a748:	e76a      	b.n	800a620 <_vfiprintf_r+0x78>
 800a74a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a74e:	460c      	mov	r4, r1
 800a750:	2001      	movs	r0, #1
 800a752:	e7a8      	b.n	800a6a6 <_vfiprintf_r+0xfe>
 800a754:	2300      	movs	r3, #0
 800a756:	3401      	adds	r4, #1
 800a758:	9305      	str	r3, [sp, #20]
 800a75a:	4619      	mov	r1, r3
 800a75c:	f04f 0c0a 	mov.w	ip, #10
 800a760:	4620      	mov	r0, r4
 800a762:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a766:	3a30      	subs	r2, #48	@ 0x30
 800a768:	2a09      	cmp	r2, #9
 800a76a:	d903      	bls.n	800a774 <_vfiprintf_r+0x1cc>
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d0c6      	beq.n	800a6fe <_vfiprintf_r+0x156>
 800a770:	9105      	str	r1, [sp, #20]
 800a772:	e7c4      	b.n	800a6fe <_vfiprintf_r+0x156>
 800a774:	fb0c 2101 	mla	r1, ip, r1, r2
 800a778:	4604      	mov	r4, r0
 800a77a:	2301      	movs	r3, #1
 800a77c:	e7f0      	b.n	800a760 <_vfiprintf_r+0x1b8>
 800a77e:	ab03      	add	r3, sp, #12
 800a780:	9300      	str	r3, [sp, #0]
 800a782:	462a      	mov	r2, r5
 800a784:	4b12      	ldr	r3, [pc, #72]	@ (800a7d0 <_vfiprintf_r+0x228>)
 800a786:	a904      	add	r1, sp, #16
 800a788:	4630      	mov	r0, r6
 800a78a:	f7fc fb2d 	bl	8006de8 <_printf_float>
 800a78e:	4607      	mov	r7, r0
 800a790:	1c78      	adds	r0, r7, #1
 800a792:	d1d6      	bne.n	800a742 <_vfiprintf_r+0x19a>
 800a794:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a796:	07d9      	lsls	r1, r3, #31
 800a798:	d405      	bmi.n	800a7a6 <_vfiprintf_r+0x1fe>
 800a79a:	89ab      	ldrh	r3, [r5, #12]
 800a79c:	059a      	lsls	r2, r3, #22
 800a79e:	d402      	bmi.n	800a7a6 <_vfiprintf_r+0x1fe>
 800a7a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7a2:	f7fe f9c5 	bl	8008b30 <__retarget_lock_release_recursive>
 800a7a6:	89ab      	ldrh	r3, [r5, #12]
 800a7a8:	065b      	lsls	r3, r3, #25
 800a7aa:	f53f af1f 	bmi.w	800a5ec <_vfiprintf_r+0x44>
 800a7ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7b0:	e71e      	b.n	800a5f0 <_vfiprintf_r+0x48>
 800a7b2:	ab03      	add	r3, sp, #12
 800a7b4:	9300      	str	r3, [sp, #0]
 800a7b6:	462a      	mov	r2, r5
 800a7b8:	4b05      	ldr	r3, [pc, #20]	@ (800a7d0 <_vfiprintf_r+0x228>)
 800a7ba:	a904      	add	r1, sp, #16
 800a7bc:	4630      	mov	r0, r6
 800a7be:	f7fc fdab 	bl	8007318 <_printf_i>
 800a7c2:	e7e4      	b.n	800a78e <_vfiprintf_r+0x1e6>
 800a7c4:	0800c236 	.word	0x0800c236
 800a7c8:	0800c240 	.word	0x0800c240
 800a7cc:	08006de9 	.word	0x08006de9
 800a7d0:	0800a583 	.word	0x0800a583
 800a7d4:	0800c23c 	.word	0x0800c23c

0800a7d8 <malloc>:
 800a7d8:	4b02      	ldr	r3, [pc, #8]	@ (800a7e4 <malloc+0xc>)
 800a7da:	4601      	mov	r1, r0
 800a7dc:	6818      	ldr	r0, [r3, #0]
 800a7de:	f000 b825 	b.w	800a82c <_malloc_r>
 800a7e2:	bf00      	nop
 800a7e4:	2000019c 	.word	0x2000019c

0800a7e8 <sbrk_aligned>:
 800a7e8:	b570      	push	{r4, r5, r6, lr}
 800a7ea:	4e0f      	ldr	r6, [pc, #60]	@ (800a828 <sbrk_aligned+0x40>)
 800a7ec:	460c      	mov	r4, r1
 800a7ee:	6831      	ldr	r1, [r6, #0]
 800a7f0:	4605      	mov	r5, r0
 800a7f2:	b911      	cbnz	r1, 800a7fa <sbrk_aligned+0x12>
 800a7f4:	f001 f9b6 	bl	800bb64 <_sbrk_r>
 800a7f8:	6030      	str	r0, [r6, #0]
 800a7fa:	4621      	mov	r1, r4
 800a7fc:	4628      	mov	r0, r5
 800a7fe:	f001 f9b1 	bl	800bb64 <_sbrk_r>
 800a802:	1c43      	adds	r3, r0, #1
 800a804:	d103      	bne.n	800a80e <sbrk_aligned+0x26>
 800a806:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a80a:	4620      	mov	r0, r4
 800a80c:	bd70      	pop	{r4, r5, r6, pc}
 800a80e:	1cc4      	adds	r4, r0, #3
 800a810:	f024 0403 	bic.w	r4, r4, #3
 800a814:	42a0      	cmp	r0, r4
 800a816:	d0f8      	beq.n	800a80a <sbrk_aligned+0x22>
 800a818:	1a21      	subs	r1, r4, r0
 800a81a:	4628      	mov	r0, r5
 800a81c:	f001 f9a2 	bl	800bb64 <_sbrk_r>
 800a820:	3001      	adds	r0, #1
 800a822:	d1f2      	bne.n	800a80a <sbrk_aligned+0x22>
 800a824:	e7ef      	b.n	800a806 <sbrk_aligned+0x1e>
 800a826:	bf00      	nop
 800a828:	20000790 	.word	0x20000790

0800a82c <_malloc_r>:
 800a82c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a830:	1ccd      	adds	r5, r1, #3
 800a832:	f025 0503 	bic.w	r5, r5, #3
 800a836:	3508      	adds	r5, #8
 800a838:	2d0c      	cmp	r5, #12
 800a83a:	bf38      	it	cc
 800a83c:	250c      	movcc	r5, #12
 800a83e:	2d00      	cmp	r5, #0
 800a840:	4606      	mov	r6, r0
 800a842:	db01      	blt.n	800a848 <_malloc_r+0x1c>
 800a844:	42a9      	cmp	r1, r5
 800a846:	d904      	bls.n	800a852 <_malloc_r+0x26>
 800a848:	230c      	movs	r3, #12
 800a84a:	6033      	str	r3, [r6, #0]
 800a84c:	2000      	movs	r0, #0
 800a84e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a852:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a928 <_malloc_r+0xfc>
 800a856:	f000 faaf 	bl	800adb8 <__malloc_lock>
 800a85a:	f8d8 3000 	ldr.w	r3, [r8]
 800a85e:	461c      	mov	r4, r3
 800a860:	bb44      	cbnz	r4, 800a8b4 <_malloc_r+0x88>
 800a862:	4629      	mov	r1, r5
 800a864:	4630      	mov	r0, r6
 800a866:	f7ff ffbf 	bl	800a7e8 <sbrk_aligned>
 800a86a:	1c43      	adds	r3, r0, #1
 800a86c:	4604      	mov	r4, r0
 800a86e:	d158      	bne.n	800a922 <_malloc_r+0xf6>
 800a870:	f8d8 4000 	ldr.w	r4, [r8]
 800a874:	4627      	mov	r7, r4
 800a876:	2f00      	cmp	r7, #0
 800a878:	d143      	bne.n	800a902 <_malloc_r+0xd6>
 800a87a:	2c00      	cmp	r4, #0
 800a87c:	d04b      	beq.n	800a916 <_malloc_r+0xea>
 800a87e:	6823      	ldr	r3, [r4, #0]
 800a880:	4639      	mov	r1, r7
 800a882:	4630      	mov	r0, r6
 800a884:	eb04 0903 	add.w	r9, r4, r3
 800a888:	f001 f96c 	bl	800bb64 <_sbrk_r>
 800a88c:	4581      	cmp	r9, r0
 800a88e:	d142      	bne.n	800a916 <_malloc_r+0xea>
 800a890:	6821      	ldr	r1, [r4, #0]
 800a892:	1a6d      	subs	r5, r5, r1
 800a894:	4629      	mov	r1, r5
 800a896:	4630      	mov	r0, r6
 800a898:	f7ff ffa6 	bl	800a7e8 <sbrk_aligned>
 800a89c:	3001      	adds	r0, #1
 800a89e:	d03a      	beq.n	800a916 <_malloc_r+0xea>
 800a8a0:	6823      	ldr	r3, [r4, #0]
 800a8a2:	442b      	add	r3, r5
 800a8a4:	6023      	str	r3, [r4, #0]
 800a8a6:	f8d8 3000 	ldr.w	r3, [r8]
 800a8aa:	685a      	ldr	r2, [r3, #4]
 800a8ac:	bb62      	cbnz	r2, 800a908 <_malloc_r+0xdc>
 800a8ae:	f8c8 7000 	str.w	r7, [r8]
 800a8b2:	e00f      	b.n	800a8d4 <_malloc_r+0xa8>
 800a8b4:	6822      	ldr	r2, [r4, #0]
 800a8b6:	1b52      	subs	r2, r2, r5
 800a8b8:	d420      	bmi.n	800a8fc <_malloc_r+0xd0>
 800a8ba:	2a0b      	cmp	r2, #11
 800a8bc:	d917      	bls.n	800a8ee <_malloc_r+0xc2>
 800a8be:	1961      	adds	r1, r4, r5
 800a8c0:	42a3      	cmp	r3, r4
 800a8c2:	6025      	str	r5, [r4, #0]
 800a8c4:	bf18      	it	ne
 800a8c6:	6059      	strne	r1, [r3, #4]
 800a8c8:	6863      	ldr	r3, [r4, #4]
 800a8ca:	bf08      	it	eq
 800a8cc:	f8c8 1000 	streq.w	r1, [r8]
 800a8d0:	5162      	str	r2, [r4, r5]
 800a8d2:	604b      	str	r3, [r1, #4]
 800a8d4:	4630      	mov	r0, r6
 800a8d6:	f000 fa75 	bl	800adc4 <__malloc_unlock>
 800a8da:	f104 000b 	add.w	r0, r4, #11
 800a8de:	1d23      	adds	r3, r4, #4
 800a8e0:	f020 0007 	bic.w	r0, r0, #7
 800a8e4:	1ac2      	subs	r2, r0, r3
 800a8e6:	bf1c      	itt	ne
 800a8e8:	1a1b      	subne	r3, r3, r0
 800a8ea:	50a3      	strne	r3, [r4, r2]
 800a8ec:	e7af      	b.n	800a84e <_malloc_r+0x22>
 800a8ee:	6862      	ldr	r2, [r4, #4]
 800a8f0:	42a3      	cmp	r3, r4
 800a8f2:	bf0c      	ite	eq
 800a8f4:	f8c8 2000 	streq.w	r2, [r8]
 800a8f8:	605a      	strne	r2, [r3, #4]
 800a8fa:	e7eb      	b.n	800a8d4 <_malloc_r+0xa8>
 800a8fc:	4623      	mov	r3, r4
 800a8fe:	6864      	ldr	r4, [r4, #4]
 800a900:	e7ae      	b.n	800a860 <_malloc_r+0x34>
 800a902:	463c      	mov	r4, r7
 800a904:	687f      	ldr	r7, [r7, #4]
 800a906:	e7b6      	b.n	800a876 <_malloc_r+0x4a>
 800a908:	461a      	mov	r2, r3
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	42a3      	cmp	r3, r4
 800a90e:	d1fb      	bne.n	800a908 <_malloc_r+0xdc>
 800a910:	2300      	movs	r3, #0
 800a912:	6053      	str	r3, [r2, #4]
 800a914:	e7de      	b.n	800a8d4 <_malloc_r+0xa8>
 800a916:	230c      	movs	r3, #12
 800a918:	6033      	str	r3, [r6, #0]
 800a91a:	4630      	mov	r0, r6
 800a91c:	f000 fa52 	bl	800adc4 <__malloc_unlock>
 800a920:	e794      	b.n	800a84c <_malloc_r+0x20>
 800a922:	6005      	str	r5, [r0, #0]
 800a924:	e7d6      	b.n	800a8d4 <_malloc_r+0xa8>
 800a926:	bf00      	nop
 800a928:	20000794 	.word	0x20000794

0800a92c <__ascii_mbtowc>:
 800a92c:	b082      	sub	sp, #8
 800a92e:	b901      	cbnz	r1, 800a932 <__ascii_mbtowc+0x6>
 800a930:	a901      	add	r1, sp, #4
 800a932:	b142      	cbz	r2, 800a946 <__ascii_mbtowc+0x1a>
 800a934:	b14b      	cbz	r3, 800a94a <__ascii_mbtowc+0x1e>
 800a936:	7813      	ldrb	r3, [r2, #0]
 800a938:	600b      	str	r3, [r1, #0]
 800a93a:	7812      	ldrb	r2, [r2, #0]
 800a93c:	1e10      	subs	r0, r2, #0
 800a93e:	bf18      	it	ne
 800a940:	2001      	movne	r0, #1
 800a942:	b002      	add	sp, #8
 800a944:	4770      	bx	lr
 800a946:	4610      	mov	r0, r2
 800a948:	e7fb      	b.n	800a942 <__ascii_mbtowc+0x16>
 800a94a:	f06f 0001 	mvn.w	r0, #1
 800a94e:	e7f8      	b.n	800a942 <__ascii_mbtowc+0x16>

0800a950 <_scanf_chars>:
 800a950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a954:	4615      	mov	r5, r2
 800a956:	688a      	ldr	r2, [r1, #8]
 800a958:	4680      	mov	r8, r0
 800a95a:	460c      	mov	r4, r1
 800a95c:	b932      	cbnz	r2, 800a96c <_scanf_chars+0x1c>
 800a95e:	698a      	ldr	r2, [r1, #24]
 800a960:	2a00      	cmp	r2, #0
 800a962:	bf14      	ite	ne
 800a964:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800a968:	2201      	moveq	r2, #1
 800a96a:	608a      	str	r2, [r1, #8]
 800a96c:	6822      	ldr	r2, [r4, #0]
 800a96e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800aa00 <_scanf_chars+0xb0>
 800a972:	06d1      	lsls	r1, r2, #27
 800a974:	bf5f      	itttt	pl
 800a976:	681a      	ldrpl	r2, [r3, #0]
 800a978:	1d11      	addpl	r1, r2, #4
 800a97a:	6019      	strpl	r1, [r3, #0]
 800a97c:	6816      	ldrpl	r6, [r2, #0]
 800a97e:	2700      	movs	r7, #0
 800a980:	69a0      	ldr	r0, [r4, #24]
 800a982:	b188      	cbz	r0, 800a9a8 <_scanf_chars+0x58>
 800a984:	2801      	cmp	r0, #1
 800a986:	d107      	bne.n	800a998 <_scanf_chars+0x48>
 800a988:	682b      	ldr	r3, [r5, #0]
 800a98a:	781a      	ldrb	r2, [r3, #0]
 800a98c:	6963      	ldr	r3, [r4, #20]
 800a98e:	5c9b      	ldrb	r3, [r3, r2]
 800a990:	b953      	cbnz	r3, 800a9a8 <_scanf_chars+0x58>
 800a992:	2f00      	cmp	r7, #0
 800a994:	d031      	beq.n	800a9fa <_scanf_chars+0xaa>
 800a996:	e022      	b.n	800a9de <_scanf_chars+0x8e>
 800a998:	2802      	cmp	r0, #2
 800a99a:	d120      	bne.n	800a9de <_scanf_chars+0x8e>
 800a99c:	682b      	ldr	r3, [r5, #0]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a9a4:	071b      	lsls	r3, r3, #28
 800a9a6:	d41a      	bmi.n	800a9de <_scanf_chars+0x8e>
 800a9a8:	6823      	ldr	r3, [r4, #0]
 800a9aa:	06da      	lsls	r2, r3, #27
 800a9ac:	bf5e      	ittt	pl
 800a9ae:	682b      	ldrpl	r3, [r5, #0]
 800a9b0:	781b      	ldrbpl	r3, [r3, #0]
 800a9b2:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a9b6:	682a      	ldr	r2, [r5, #0]
 800a9b8:	686b      	ldr	r3, [r5, #4]
 800a9ba:	3201      	adds	r2, #1
 800a9bc:	602a      	str	r2, [r5, #0]
 800a9be:	68a2      	ldr	r2, [r4, #8]
 800a9c0:	3b01      	subs	r3, #1
 800a9c2:	3a01      	subs	r2, #1
 800a9c4:	606b      	str	r3, [r5, #4]
 800a9c6:	3701      	adds	r7, #1
 800a9c8:	60a2      	str	r2, [r4, #8]
 800a9ca:	b142      	cbz	r2, 800a9de <_scanf_chars+0x8e>
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	dcd7      	bgt.n	800a980 <_scanf_chars+0x30>
 800a9d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a9d4:	4629      	mov	r1, r5
 800a9d6:	4640      	mov	r0, r8
 800a9d8:	4798      	blx	r3
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	d0d0      	beq.n	800a980 <_scanf_chars+0x30>
 800a9de:	6823      	ldr	r3, [r4, #0]
 800a9e0:	f013 0310 	ands.w	r3, r3, #16
 800a9e4:	d105      	bne.n	800a9f2 <_scanf_chars+0xa2>
 800a9e6:	68e2      	ldr	r2, [r4, #12]
 800a9e8:	3201      	adds	r2, #1
 800a9ea:	60e2      	str	r2, [r4, #12]
 800a9ec:	69a2      	ldr	r2, [r4, #24]
 800a9ee:	b102      	cbz	r2, 800a9f2 <_scanf_chars+0xa2>
 800a9f0:	7033      	strb	r3, [r6, #0]
 800a9f2:	6923      	ldr	r3, [r4, #16]
 800a9f4:	443b      	add	r3, r7
 800a9f6:	6123      	str	r3, [r4, #16]
 800a9f8:	2000      	movs	r0, #0
 800a9fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9fe:	bf00      	nop
 800aa00:	0800c049 	.word	0x0800c049

0800aa04 <_scanf_i>:
 800aa04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa08:	4698      	mov	r8, r3
 800aa0a:	4b74      	ldr	r3, [pc, #464]	@ (800abdc <_scanf_i+0x1d8>)
 800aa0c:	460c      	mov	r4, r1
 800aa0e:	4682      	mov	sl, r0
 800aa10:	4616      	mov	r6, r2
 800aa12:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800aa16:	b087      	sub	sp, #28
 800aa18:	ab03      	add	r3, sp, #12
 800aa1a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800aa1e:	4b70      	ldr	r3, [pc, #448]	@ (800abe0 <_scanf_i+0x1dc>)
 800aa20:	69a1      	ldr	r1, [r4, #24]
 800aa22:	4a70      	ldr	r2, [pc, #448]	@ (800abe4 <_scanf_i+0x1e0>)
 800aa24:	2903      	cmp	r1, #3
 800aa26:	bf08      	it	eq
 800aa28:	461a      	moveq	r2, r3
 800aa2a:	68a3      	ldr	r3, [r4, #8]
 800aa2c:	9201      	str	r2, [sp, #4]
 800aa2e:	1e5a      	subs	r2, r3, #1
 800aa30:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800aa34:	bf88      	it	hi
 800aa36:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800aa3a:	4627      	mov	r7, r4
 800aa3c:	bf82      	ittt	hi
 800aa3e:	eb03 0905 	addhi.w	r9, r3, r5
 800aa42:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800aa46:	60a3      	strhi	r3, [r4, #8]
 800aa48:	f857 3b1c 	ldr.w	r3, [r7], #28
 800aa4c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800aa50:	bf98      	it	ls
 800aa52:	f04f 0900 	movls.w	r9, #0
 800aa56:	6023      	str	r3, [r4, #0]
 800aa58:	463d      	mov	r5, r7
 800aa5a:	f04f 0b00 	mov.w	fp, #0
 800aa5e:	6831      	ldr	r1, [r6, #0]
 800aa60:	ab03      	add	r3, sp, #12
 800aa62:	7809      	ldrb	r1, [r1, #0]
 800aa64:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800aa68:	2202      	movs	r2, #2
 800aa6a:	f7f5 fbd9 	bl	8000220 <memchr>
 800aa6e:	b328      	cbz	r0, 800aabc <_scanf_i+0xb8>
 800aa70:	f1bb 0f01 	cmp.w	fp, #1
 800aa74:	d159      	bne.n	800ab2a <_scanf_i+0x126>
 800aa76:	6862      	ldr	r2, [r4, #4]
 800aa78:	b92a      	cbnz	r2, 800aa86 <_scanf_i+0x82>
 800aa7a:	6822      	ldr	r2, [r4, #0]
 800aa7c:	2108      	movs	r1, #8
 800aa7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aa82:	6061      	str	r1, [r4, #4]
 800aa84:	6022      	str	r2, [r4, #0]
 800aa86:	6822      	ldr	r2, [r4, #0]
 800aa88:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800aa8c:	6022      	str	r2, [r4, #0]
 800aa8e:	68a2      	ldr	r2, [r4, #8]
 800aa90:	1e51      	subs	r1, r2, #1
 800aa92:	60a1      	str	r1, [r4, #8]
 800aa94:	b192      	cbz	r2, 800aabc <_scanf_i+0xb8>
 800aa96:	6832      	ldr	r2, [r6, #0]
 800aa98:	1c51      	adds	r1, r2, #1
 800aa9a:	6031      	str	r1, [r6, #0]
 800aa9c:	7812      	ldrb	r2, [r2, #0]
 800aa9e:	f805 2b01 	strb.w	r2, [r5], #1
 800aaa2:	6872      	ldr	r2, [r6, #4]
 800aaa4:	3a01      	subs	r2, #1
 800aaa6:	2a00      	cmp	r2, #0
 800aaa8:	6072      	str	r2, [r6, #4]
 800aaaa:	dc07      	bgt.n	800aabc <_scanf_i+0xb8>
 800aaac:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800aab0:	4631      	mov	r1, r6
 800aab2:	4650      	mov	r0, sl
 800aab4:	4790      	blx	r2
 800aab6:	2800      	cmp	r0, #0
 800aab8:	f040 8085 	bne.w	800abc6 <_scanf_i+0x1c2>
 800aabc:	f10b 0b01 	add.w	fp, fp, #1
 800aac0:	f1bb 0f03 	cmp.w	fp, #3
 800aac4:	d1cb      	bne.n	800aa5e <_scanf_i+0x5a>
 800aac6:	6863      	ldr	r3, [r4, #4]
 800aac8:	b90b      	cbnz	r3, 800aace <_scanf_i+0xca>
 800aaca:	230a      	movs	r3, #10
 800aacc:	6063      	str	r3, [r4, #4]
 800aace:	6863      	ldr	r3, [r4, #4]
 800aad0:	4945      	ldr	r1, [pc, #276]	@ (800abe8 <_scanf_i+0x1e4>)
 800aad2:	6960      	ldr	r0, [r4, #20]
 800aad4:	1ac9      	subs	r1, r1, r3
 800aad6:	f000 f889 	bl	800abec <__sccl>
 800aada:	f04f 0b00 	mov.w	fp, #0
 800aade:	68a3      	ldr	r3, [r4, #8]
 800aae0:	6822      	ldr	r2, [r4, #0]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d03d      	beq.n	800ab62 <_scanf_i+0x15e>
 800aae6:	6831      	ldr	r1, [r6, #0]
 800aae8:	6960      	ldr	r0, [r4, #20]
 800aaea:	f891 c000 	ldrb.w	ip, [r1]
 800aaee:	f810 000c 	ldrb.w	r0, [r0, ip]
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	d035      	beq.n	800ab62 <_scanf_i+0x15e>
 800aaf6:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800aafa:	d124      	bne.n	800ab46 <_scanf_i+0x142>
 800aafc:	0510      	lsls	r0, r2, #20
 800aafe:	d522      	bpl.n	800ab46 <_scanf_i+0x142>
 800ab00:	f10b 0b01 	add.w	fp, fp, #1
 800ab04:	f1b9 0f00 	cmp.w	r9, #0
 800ab08:	d003      	beq.n	800ab12 <_scanf_i+0x10e>
 800ab0a:	3301      	adds	r3, #1
 800ab0c:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800ab10:	60a3      	str	r3, [r4, #8]
 800ab12:	6873      	ldr	r3, [r6, #4]
 800ab14:	3b01      	subs	r3, #1
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	6073      	str	r3, [r6, #4]
 800ab1a:	dd1b      	ble.n	800ab54 <_scanf_i+0x150>
 800ab1c:	6833      	ldr	r3, [r6, #0]
 800ab1e:	3301      	adds	r3, #1
 800ab20:	6033      	str	r3, [r6, #0]
 800ab22:	68a3      	ldr	r3, [r4, #8]
 800ab24:	3b01      	subs	r3, #1
 800ab26:	60a3      	str	r3, [r4, #8]
 800ab28:	e7d9      	b.n	800aade <_scanf_i+0xda>
 800ab2a:	f1bb 0f02 	cmp.w	fp, #2
 800ab2e:	d1ae      	bne.n	800aa8e <_scanf_i+0x8a>
 800ab30:	6822      	ldr	r2, [r4, #0]
 800ab32:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ab36:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ab3a:	d1bf      	bne.n	800aabc <_scanf_i+0xb8>
 800ab3c:	2110      	movs	r1, #16
 800ab3e:	6061      	str	r1, [r4, #4]
 800ab40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ab44:	e7a2      	b.n	800aa8c <_scanf_i+0x88>
 800ab46:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800ab4a:	6022      	str	r2, [r4, #0]
 800ab4c:	780b      	ldrb	r3, [r1, #0]
 800ab4e:	f805 3b01 	strb.w	r3, [r5], #1
 800ab52:	e7de      	b.n	800ab12 <_scanf_i+0x10e>
 800ab54:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ab58:	4631      	mov	r1, r6
 800ab5a:	4650      	mov	r0, sl
 800ab5c:	4798      	blx	r3
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	d0df      	beq.n	800ab22 <_scanf_i+0x11e>
 800ab62:	6823      	ldr	r3, [r4, #0]
 800ab64:	05d9      	lsls	r1, r3, #23
 800ab66:	d50d      	bpl.n	800ab84 <_scanf_i+0x180>
 800ab68:	42bd      	cmp	r5, r7
 800ab6a:	d909      	bls.n	800ab80 <_scanf_i+0x17c>
 800ab6c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ab70:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ab74:	4632      	mov	r2, r6
 800ab76:	4650      	mov	r0, sl
 800ab78:	4798      	blx	r3
 800ab7a:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800ab7e:	464d      	mov	r5, r9
 800ab80:	42bd      	cmp	r5, r7
 800ab82:	d028      	beq.n	800abd6 <_scanf_i+0x1d2>
 800ab84:	6822      	ldr	r2, [r4, #0]
 800ab86:	f012 0210 	ands.w	r2, r2, #16
 800ab8a:	d113      	bne.n	800abb4 <_scanf_i+0x1b0>
 800ab8c:	702a      	strb	r2, [r5, #0]
 800ab8e:	6863      	ldr	r3, [r4, #4]
 800ab90:	9e01      	ldr	r6, [sp, #4]
 800ab92:	4639      	mov	r1, r7
 800ab94:	4650      	mov	r0, sl
 800ab96:	47b0      	blx	r6
 800ab98:	f8d8 3000 	ldr.w	r3, [r8]
 800ab9c:	6821      	ldr	r1, [r4, #0]
 800ab9e:	1d1a      	adds	r2, r3, #4
 800aba0:	f8c8 2000 	str.w	r2, [r8]
 800aba4:	f011 0f20 	tst.w	r1, #32
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	d00f      	beq.n	800abcc <_scanf_i+0x1c8>
 800abac:	6018      	str	r0, [r3, #0]
 800abae:	68e3      	ldr	r3, [r4, #12]
 800abb0:	3301      	adds	r3, #1
 800abb2:	60e3      	str	r3, [r4, #12]
 800abb4:	6923      	ldr	r3, [r4, #16]
 800abb6:	1bed      	subs	r5, r5, r7
 800abb8:	445d      	add	r5, fp
 800abba:	442b      	add	r3, r5
 800abbc:	6123      	str	r3, [r4, #16]
 800abbe:	2000      	movs	r0, #0
 800abc0:	b007      	add	sp, #28
 800abc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abc6:	f04f 0b00 	mov.w	fp, #0
 800abca:	e7ca      	b.n	800ab62 <_scanf_i+0x15e>
 800abcc:	07ca      	lsls	r2, r1, #31
 800abce:	bf4c      	ite	mi
 800abd0:	8018      	strhmi	r0, [r3, #0]
 800abd2:	6018      	strpl	r0, [r3, #0]
 800abd4:	e7eb      	b.n	800abae <_scanf_i+0x1aa>
 800abd6:	2001      	movs	r0, #1
 800abd8:	e7f2      	b.n	800abc0 <_scanf_i+0x1bc>
 800abda:	bf00      	nop
 800abdc:	0800bf64 	.word	0x0800bf64
 800abe0:	080088f1 	.word	0x080088f1
 800abe4:	0800b8e1 	.word	0x0800b8e1
 800abe8:	0800c257 	.word	0x0800c257

0800abec <__sccl>:
 800abec:	b570      	push	{r4, r5, r6, lr}
 800abee:	780b      	ldrb	r3, [r1, #0]
 800abf0:	4604      	mov	r4, r0
 800abf2:	2b5e      	cmp	r3, #94	@ 0x5e
 800abf4:	bf0b      	itete	eq
 800abf6:	784b      	ldrbeq	r3, [r1, #1]
 800abf8:	1c4a      	addne	r2, r1, #1
 800abfa:	1c8a      	addeq	r2, r1, #2
 800abfc:	2100      	movne	r1, #0
 800abfe:	bf08      	it	eq
 800ac00:	2101      	moveq	r1, #1
 800ac02:	3801      	subs	r0, #1
 800ac04:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800ac08:	f800 1f01 	strb.w	r1, [r0, #1]!
 800ac0c:	42a8      	cmp	r0, r5
 800ac0e:	d1fb      	bne.n	800ac08 <__sccl+0x1c>
 800ac10:	b90b      	cbnz	r3, 800ac16 <__sccl+0x2a>
 800ac12:	1e50      	subs	r0, r2, #1
 800ac14:	bd70      	pop	{r4, r5, r6, pc}
 800ac16:	f081 0101 	eor.w	r1, r1, #1
 800ac1a:	54e1      	strb	r1, [r4, r3]
 800ac1c:	4610      	mov	r0, r2
 800ac1e:	4602      	mov	r2, r0
 800ac20:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ac24:	2d2d      	cmp	r5, #45	@ 0x2d
 800ac26:	d005      	beq.n	800ac34 <__sccl+0x48>
 800ac28:	2d5d      	cmp	r5, #93	@ 0x5d
 800ac2a:	d016      	beq.n	800ac5a <__sccl+0x6e>
 800ac2c:	2d00      	cmp	r5, #0
 800ac2e:	d0f1      	beq.n	800ac14 <__sccl+0x28>
 800ac30:	462b      	mov	r3, r5
 800ac32:	e7f2      	b.n	800ac1a <__sccl+0x2e>
 800ac34:	7846      	ldrb	r6, [r0, #1]
 800ac36:	2e5d      	cmp	r6, #93	@ 0x5d
 800ac38:	d0fa      	beq.n	800ac30 <__sccl+0x44>
 800ac3a:	42b3      	cmp	r3, r6
 800ac3c:	dcf8      	bgt.n	800ac30 <__sccl+0x44>
 800ac3e:	3002      	adds	r0, #2
 800ac40:	461a      	mov	r2, r3
 800ac42:	3201      	adds	r2, #1
 800ac44:	4296      	cmp	r6, r2
 800ac46:	54a1      	strb	r1, [r4, r2]
 800ac48:	dcfb      	bgt.n	800ac42 <__sccl+0x56>
 800ac4a:	1af2      	subs	r2, r6, r3
 800ac4c:	3a01      	subs	r2, #1
 800ac4e:	1c5d      	adds	r5, r3, #1
 800ac50:	42b3      	cmp	r3, r6
 800ac52:	bfa8      	it	ge
 800ac54:	2200      	movge	r2, #0
 800ac56:	18ab      	adds	r3, r5, r2
 800ac58:	e7e1      	b.n	800ac1e <__sccl+0x32>
 800ac5a:	4610      	mov	r0, r2
 800ac5c:	e7da      	b.n	800ac14 <__sccl+0x28>
	...

0800ac60 <__sflush_r>:
 800ac60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ac64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac68:	0716      	lsls	r6, r2, #28
 800ac6a:	4605      	mov	r5, r0
 800ac6c:	460c      	mov	r4, r1
 800ac6e:	d454      	bmi.n	800ad1a <__sflush_r+0xba>
 800ac70:	684b      	ldr	r3, [r1, #4]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	dc02      	bgt.n	800ac7c <__sflush_r+0x1c>
 800ac76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	dd48      	ble.n	800ad0e <__sflush_r+0xae>
 800ac7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ac7e:	2e00      	cmp	r6, #0
 800ac80:	d045      	beq.n	800ad0e <__sflush_r+0xae>
 800ac82:	2300      	movs	r3, #0
 800ac84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ac88:	682f      	ldr	r7, [r5, #0]
 800ac8a:	6a21      	ldr	r1, [r4, #32]
 800ac8c:	602b      	str	r3, [r5, #0]
 800ac8e:	d030      	beq.n	800acf2 <__sflush_r+0x92>
 800ac90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ac92:	89a3      	ldrh	r3, [r4, #12]
 800ac94:	0759      	lsls	r1, r3, #29
 800ac96:	d505      	bpl.n	800aca4 <__sflush_r+0x44>
 800ac98:	6863      	ldr	r3, [r4, #4]
 800ac9a:	1ad2      	subs	r2, r2, r3
 800ac9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ac9e:	b10b      	cbz	r3, 800aca4 <__sflush_r+0x44>
 800aca0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aca2:	1ad2      	subs	r2, r2, r3
 800aca4:	2300      	movs	r3, #0
 800aca6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aca8:	6a21      	ldr	r1, [r4, #32]
 800acaa:	4628      	mov	r0, r5
 800acac:	47b0      	blx	r6
 800acae:	1c43      	adds	r3, r0, #1
 800acb0:	89a3      	ldrh	r3, [r4, #12]
 800acb2:	d106      	bne.n	800acc2 <__sflush_r+0x62>
 800acb4:	6829      	ldr	r1, [r5, #0]
 800acb6:	291d      	cmp	r1, #29
 800acb8:	d82b      	bhi.n	800ad12 <__sflush_r+0xb2>
 800acba:	4a2a      	ldr	r2, [pc, #168]	@ (800ad64 <__sflush_r+0x104>)
 800acbc:	410a      	asrs	r2, r1
 800acbe:	07d6      	lsls	r6, r2, #31
 800acc0:	d427      	bmi.n	800ad12 <__sflush_r+0xb2>
 800acc2:	2200      	movs	r2, #0
 800acc4:	6062      	str	r2, [r4, #4]
 800acc6:	04d9      	lsls	r1, r3, #19
 800acc8:	6922      	ldr	r2, [r4, #16]
 800acca:	6022      	str	r2, [r4, #0]
 800accc:	d504      	bpl.n	800acd8 <__sflush_r+0x78>
 800acce:	1c42      	adds	r2, r0, #1
 800acd0:	d101      	bne.n	800acd6 <__sflush_r+0x76>
 800acd2:	682b      	ldr	r3, [r5, #0]
 800acd4:	b903      	cbnz	r3, 800acd8 <__sflush_r+0x78>
 800acd6:	6560      	str	r0, [r4, #84]	@ 0x54
 800acd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800acda:	602f      	str	r7, [r5, #0]
 800acdc:	b1b9      	cbz	r1, 800ad0e <__sflush_r+0xae>
 800acde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ace2:	4299      	cmp	r1, r3
 800ace4:	d002      	beq.n	800acec <__sflush_r+0x8c>
 800ace6:	4628      	mov	r0, r5
 800ace8:	f7fe fd8e 	bl	8009808 <_free_r>
 800acec:	2300      	movs	r3, #0
 800acee:	6363      	str	r3, [r4, #52]	@ 0x34
 800acf0:	e00d      	b.n	800ad0e <__sflush_r+0xae>
 800acf2:	2301      	movs	r3, #1
 800acf4:	4628      	mov	r0, r5
 800acf6:	47b0      	blx	r6
 800acf8:	4602      	mov	r2, r0
 800acfa:	1c50      	adds	r0, r2, #1
 800acfc:	d1c9      	bne.n	800ac92 <__sflush_r+0x32>
 800acfe:	682b      	ldr	r3, [r5, #0]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d0c6      	beq.n	800ac92 <__sflush_r+0x32>
 800ad04:	2b1d      	cmp	r3, #29
 800ad06:	d001      	beq.n	800ad0c <__sflush_r+0xac>
 800ad08:	2b16      	cmp	r3, #22
 800ad0a:	d11e      	bne.n	800ad4a <__sflush_r+0xea>
 800ad0c:	602f      	str	r7, [r5, #0]
 800ad0e:	2000      	movs	r0, #0
 800ad10:	e022      	b.n	800ad58 <__sflush_r+0xf8>
 800ad12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad16:	b21b      	sxth	r3, r3
 800ad18:	e01b      	b.n	800ad52 <__sflush_r+0xf2>
 800ad1a:	690f      	ldr	r7, [r1, #16]
 800ad1c:	2f00      	cmp	r7, #0
 800ad1e:	d0f6      	beq.n	800ad0e <__sflush_r+0xae>
 800ad20:	0793      	lsls	r3, r2, #30
 800ad22:	680e      	ldr	r6, [r1, #0]
 800ad24:	bf08      	it	eq
 800ad26:	694b      	ldreq	r3, [r1, #20]
 800ad28:	600f      	str	r7, [r1, #0]
 800ad2a:	bf18      	it	ne
 800ad2c:	2300      	movne	r3, #0
 800ad2e:	eba6 0807 	sub.w	r8, r6, r7
 800ad32:	608b      	str	r3, [r1, #8]
 800ad34:	f1b8 0f00 	cmp.w	r8, #0
 800ad38:	dde9      	ble.n	800ad0e <__sflush_r+0xae>
 800ad3a:	6a21      	ldr	r1, [r4, #32]
 800ad3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ad3e:	4643      	mov	r3, r8
 800ad40:	463a      	mov	r2, r7
 800ad42:	4628      	mov	r0, r5
 800ad44:	47b0      	blx	r6
 800ad46:	2800      	cmp	r0, #0
 800ad48:	dc08      	bgt.n	800ad5c <__sflush_r+0xfc>
 800ad4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad52:	81a3      	strh	r3, [r4, #12]
 800ad54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad5c:	4407      	add	r7, r0
 800ad5e:	eba8 0800 	sub.w	r8, r8, r0
 800ad62:	e7e7      	b.n	800ad34 <__sflush_r+0xd4>
 800ad64:	dfbffffe 	.word	0xdfbffffe

0800ad68 <_fflush_r>:
 800ad68:	b538      	push	{r3, r4, r5, lr}
 800ad6a:	690b      	ldr	r3, [r1, #16]
 800ad6c:	4605      	mov	r5, r0
 800ad6e:	460c      	mov	r4, r1
 800ad70:	b913      	cbnz	r3, 800ad78 <_fflush_r+0x10>
 800ad72:	2500      	movs	r5, #0
 800ad74:	4628      	mov	r0, r5
 800ad76:	bd38      	pop	{r3, r4, r5, pc}
 800ad78:	b118      	cbz	r0, 800ad82 <_fflush_r+0x1a>
 800ad7a:	6a03      	ldr	r3, [r0, #32]
 800ad7c:	b90b      	cbnz	r3, 800ad82 <_fflush_r+0x1a>
 800ad7e:	f7fc ff1b 	bl	8007bb8 <__sinit>
 800ad82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d0f3      	beq.n	800ad72 <_fflush_r+0xa>
 800ad8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ad8c:	07d0      	lsls	r0, r2, #31
 800ad8e:	d404      	bmi.n	800ad9a <_fflush_r+0x32>
 800ad90:	0599      	lsls	r1, r3, #22
 800ad92:	d402      	bmi.n	800ad9a <_fflush_r+0x32>
 800ad94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad96:	f7fd feca 	bl	8008b2e <__retarget_lock_acquire_recursive>
 800ad9a:	4628      	mov	r0, r5
 800ad9c:	4621      	mov	r1, r4
 800ad9e:	f7ff ff5f 	bl	800ac60 <__sflush_r>
 800ada2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ada4:	07da      	lsls	r2, r3, #31
 800ada6:	4605      	mov	r5, r0
 800ada8:	d4e4      	bmi.n	800ad74 <_fflush_r+0xc>
 800adaa:	89a3      	ldrh	r3, [r4, #12]
 800adac:	059b      	lsls	r3, r3, #22
 800adae:	d4e1      	bmi.n	800ad74 <_fflush_r+0xc>
 800adb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800adb2:	f7fd febd 	bl	8008b30 <__retarget_lock_release_recursive>
 800adb6:	e7dd      	b.n	800ad74 <_fflush_r+0xc>

0800adb8 <__malloc_lock>:
 800adb8:	4801      	ldr	r0, [pc, #4]	@ (800adc0 <__malloc_lock+0x8>)
 800adba:	f7fd beb8 	b.w	8008b2e <__retarget_lock_acquire_recursive>
 800adbe:	bf00      	nop
 800adc0:	2000078c 	.word	0x2000078c

0800adc4 <__malloc_unlock>:
 800adc4:	4801      	ldr	r0, [pc, #4]	@ (800adcc <__malloc_unlock+0x8>)
 800adc6:	f7fd beb3 	b.w	8008b30 <__retarget_lock_release_recursive>
 800adca:	bf00      	nop
 800adcc:	2000078c 	.word	0x2000078c

0800add0 <_Balloc>:
 800add0:	b570      	push	{r4, r5, r6, lr}
 800add2:	69c6      	ldr	r6, [r0, #28]
 800add4:	4604      	mov	r4, r0
 800add6:	460d      	mov	r5, r1
 800add8:	b976      	cbnz	r6, 800adf8 <_Balloc+0x28>
 800adda:	2010      	movs	r0, #16
 800addc:	f7ff fcfc 	bl	800a7d8 <malloc>
 800ade0:	4602      	mov	r2, r0
 800ade2:	61e0      	str	r0, [r4, #28]
 800ade4:	b920      	cbnz	r0, 800adf0 <_Balloc+0x20>
 800ade6:	4b18      	ldr	r3, [pc, #96]	@ (800ae48 <_Balloc+0x78>)
 800ade8:	4818      	ldr	r0, [pc, #96]	@ (800ae4c <_Balloc+0x7c>)
 800adea:	216b      	movs	r1, #107	@ 0x6b
 800adec:	f000 feca 	bl	800bb84 <__assert_func>
 800adf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800adf4:	6006      	str	r6, [r0, #0]
 800adf6:	60c6      	str	r6, [r0, #12]
 800adf8:	69e6      	ldr	r6, [r4, #28]
 800adfa:	68f3      	ldr	r3, [r6, #12]
 800adfc:	b183      	cbz	r3, 800ae20 <_Balloc+0x50>
 800adfe:	69e3      	ldr	r3, [r4, #28]
 800ae00:	68db      	ldr	r3, [r3, #12]
 800ae02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ae06:	b9b8      	cbnz	r0, 800ae38 <_Balloc+0x68>
 800ae08:	2101      	movs	r1, #1
 800ae0a:	fa01 f605 	lsl.w	r6, r1, r5
 800ae0e:	1d72      	adds	r2, r6, #5
 800ae10:	0092      	lsls	r2, r2, #2
 800ae12:	4620      	mov	r0, r4
 800ae14:	f000 fed4 	bl	800bbc0 <_calloc_r>
 800ae18:	b160      	cbz	r0, 800ae34 <_Balloc+0x64>
 800ae1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ae1e:	e00e      	b.n	800ae3e <_Balloc+0x6e>
 800ae20:	2221      	movs	r2, #33	@ 0x21
 800ae22:	2104      	movs	r1, #4
 800ae24:	4620      	mov	r0, r4
 800ae26:	f000 fecb 	bl	800bbc0 <_calloc_r>
 800ae2a:	69e3      	ldr	r3, [r4, #28]
 800ae2c:	60f0      	str	r0, [r6, #12]
 800ae2e:	68db      	ldr	r3, [r3, #12]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d1e4      	bne.n	800adfe <_Balloc+0x2e>
 800ae34:	2000      	movs	r0, #0
 800ae36:	bd70      	pop	{r4, r5, r6, pc}
 800ae38:	6802      	ldr	r2, [r0, #0]
 800ae3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ae3e:	2300      	movs	r3, #0
 800ae40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ae44:	e7f7      	b.n	800ae36 <_Balloc+0x66>
 800ae46:	bf00      	nop
 800ae48:	0800c156 	.word	0x0800c156
 800ae4c:	0800c262 	.word	0x0800c262

0800ae50 <_Bfree>:
 800ae50:	b570      	push	{r4, r5, r6, lr}
 800ae52:	69c6      	ldr	r6, [r0, #28]
 800ae54:	4605      	mov	r5, r0
 800ae56:	460c      	mov	r4, r1
 800ae58:	b976      	cbnz	r6, 800ae78 <_Bfree+0x28>
 800ae5a:	2010      	movs	r0, #16
 800ae5c:	f7ff fcbc 	bl	800a7d8 <malloc>
 800ae60:	4602      	mov	r2, r0
 800ae62:	61e8      	str	r0, [r5, #28]
 800ae64:	b920      	cbnz	r0, 800ae70 <_Bfree+0x20>
 800ae66:	4b09      	ldr	r3, [pc, #36]	@ (800ae8c <_Bfree+0x3c>)
 800ae68:	4809      	ldr	r0, [pc, #36]	@ (800ae90 <_Bfree+0x40>)
 800ae6a:	218f      	movs	r1, #143	@ 0x8f
 800ae6c:	f000 fe8a 	bl	800bb84 <__assert_func>
 800ae70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae74:	6006      	str	r6, [r0, #0]
 800ae76:	60c6      	str	r6, [r0, #12]
 800ae78:	b13c      	cbz	r4, 800ae8a <_Bfree+0x3a>
 800ae7a:	69eb      	ldr	r3, [r5, #28]
 800ae7c:	6862      	ldr	r2, [r4, #4]
 800ae7e:	68db      	ldr	r3, [r3, #12]
 800ae80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ae84:	6021      	str	r1, [r4, #0]
 800ae86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ae8a:	bd70      	pop	{r4, r5, r6, pc}
 800ae8c:	0800c156 	.word	0x0800c156
 800ae90:	0800c262 	.word	0x0800c262

0800ae94 <__multadd>:
 800ae94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae98:	690d      	ldr	r5, [r1, #16]
 800ae9a:	4607      	mov	r7, r0
 800ae9c:	460c      	mov	r4, r1
 800ae9e:	461e      	mov	r6, r3
 800aea0:	f101 0c14 	add.w	ip, r1, #20
 800aea4:	2000      	movs	r0, #0
 800aea6:	f8dc 3000 	ldr.w	r3, [ip]
 800aeaa:	b299      	uxth	r1, r3
 800aeac:	fb02 6101 	mla	r1, r2, r1, r6
 800aeb0:	0c1e      	lsrs	r6, r3, #16
 800aeb2:	0c0b      	lsrs	r3, r1, #16
 800aeb4:	fb02 3306 	mla	r3, r2, r6, r3
 800aeb8:	b289      	uxth	r1, r1
 800aeba:	3001      	adds	r0, #1
 800aebc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800aec0:	4285      	cmp	r5, r0
 800aec2:	f84c 1b04 	str.w	r1, [ip], #4
 800aec6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aeca:	dcec      	bgt.n	800aea6 <__multadd+0x12>
 800aecc:	b30e      	cbz	r6, 800af12 <__multadd+0x7e>
 800aece:	68a3      	ldr	r3, [r4, #8]
 800aed0:	42ab      	cmp	r3, r5
 800aed2:	dc19      	bgt.n	800af08 <__multadd+0x74>
 800aed4:	6861      	ldr	r1, [r4, #4]
 800aed6:	4638      	mov	r0, r7
 800aed8:	3101      	adds	r1, #1
 800aeda:	f7ff ff79 	bl	800add0 <_Balloc>
 800aede:	4680      	mov	r8, r0
 800aee0:	b928      	cbnz	r0, 800aeee <__multadd+0x5a>
 800aee2:	4602      	mov	r2, r0
 800aee4:	4b0c      	ldr	r3, [pc, #48]	@ (800af18 <__multadd+0x84>)
 800aee6:	480d      	ldr	r0, [pc, #52]	@ (800af1c <__multadd+0x88>)
 800aee8:	21ba      	movs	r1, #186	@ 0xba
 800aeea:	f000 fe4b 	bl	800bb84 <__assert_func>
 800aeee:	6922      	ldr	r2, [r4, #16]
 800aef0:	3202      	adds	r2, #2
 800aef2:	f104 010c 	add.w	r1, r4, #12
 800aef6:	0092      	lsls	r2, r2, #2
 800aef8:	300c      	adds	r0, #12
 800aefa:	f7fd fe1a 	bl	8008b32 <memcpy>
 800aefe:	4621      	mov	r1, r4
 800af00:	4638      	mov	r0, r7
 800af02:	f7ff ffa5 	bl	800ae50 <_Bfree>
 800af06:	4644      	mov	r4, r8
 800af08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af0c:	3501      	adds	r5, #1
 800af0e:	615e      	str	r6, [r3, #20]
 800af10:	6125      	str	r5, [r4, #16]
 800af12:	4620      	mov	r0, r4
 800af14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af18:	0800c1c5 	.word	0x0800c1c5
 800af1c:	0800c262 	.word	0x0800c262

0800af20 <__s2b>:
 800af20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af24:	460c      	mov	r4, r1
 800af26:	4615      	mov	r5, r2
 800af28:	461f      	mov	r7, r3
 800af2a:	2209      	movs	r2, #9
 800af2c:	3308      	adds	r3, #8
 800af2e:	4606      	mov	r6, r0
 800af30:	fb93 f3f2 	sdiv	r3, r3, r2
 800af34:	2100      	movs	r1, #0
 800af36:	2201      	movs	r2, #1
 800af38:	429a      	cmp	r2, r3
 800af3a:	db09      	blt.n	800af50 <__s2b+0x30>
 800af3c:	4630      	mov	r0, r6
 800af3e:	f7ff ff47 	bl	800add0 <_Balloc>
 800af42:	b940      	cbnz	r0, 800af56 <__s2b+0x36>
 800af44:	4602      	mov	r2, r0
 800af46:	4b19      	ldr	r3, [pc, #100]	@ (800afac <__s2b+0x8c>)
 800af48:	4819      	ldr	r0, [pc, #100]	@ (800afb0 <__s2b+0x90>)
 800af4a:	21d3      	movs	r1, #211	@ 0xd3
 800af4c:	f000 fe1a 	bl	800bb84 <__assert_func>
 800af50:	0052      	lsls	r2, r2, #1
 800af52:	3101      	adds	r1, #1
 800af54:	e7f0      	b.n	800af38 <__s2b+0x18>
 800af56:	9b08      	ldr	r3, [sp, #32]
 800af58:	6143      	str	r3, [r0, #20]
 800af5a:	2d09      	cmp	r5, #9
 800af5c:	f04f 0301 	mov.w	r3, #1
 800af60:	6103      	str	r3, [r0, #16]
 800af62:	dd16      	ble.n	800af92 <__s2b+0x72>
 800af64:	f104 0909 	add.w	r9, r4, #9
 800af68:	46c8      	mov	r8, r9
 800af6a:	442c      	add	r4, r5
 800af6c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800af70:	4601      	mov	r1, r0
 800af72:	3b30      	subs	r3, #48	@ 0x30
 800af74:	220a      	movs	r2, #10
 800af76:	4630      	mov	r0, r6
 800af78:	f7ff ff8c 	bl	800ae94 <__multadd>
 800af7c:	45a0      	cmp	r8, r4
 800af7e:	d1f5      	bne.n	800af6c <__s2b+0x4c>
 800af80:	f1a5 0408 	sub.w	r4, r5, #8
 800af84:	444c      	add	r4, r9
 800af86:	1b2d      	subs	r5, r5, r4
 800af88:	1963      	adds	r3, r4, r5
 800af8a:	42bb      	cmp	r3, r7
 800af8c:	db04      	blt.n	800af98 <__s2b+0x78>
 800af8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af92:	340a      	adds	r4, #10
 800af94:	2509      	movs	r5, #9
 800af96:	e7f6      	b.n	800af86 <__s2b+0x66>
 800af98:	f814 3b01 	ldrb.w	r3, [r4], #1
 800af9c:	4601      	mov	r1, r0
 800af9e:	3b30      	subs	r3, #48	@ 0x30
 800afa0:	220a      	movs	r2, #10
 800afa2:	4630      	mov	r0, r6
 800afa4:	f7ff ff76 	bl	800ae94 <__multadd>
 800afa8:	e7ee      	b.n	800af88 <__s2b+0x68>
 800afaa:	bf00      	nop
 800afac:	0800c1c5 	.word	0x0800c1c5
 800afb0:	0800c262 	.word	0x0800c262

0800afb4 <__hi0bits>:
 800afb4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800afb8:	4603      	mov	r3, r0
 800afba:	bf36      	itet	cc
 800afbc:	0403      	lslcc	r3, r0, #16
 800afbe:	2000      	movcs	r0, #0
 800afc0:	2010      	movcc	r0, #16
 800afc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800afc6:	bf3c      	itt	cc
 800afc8:	021b      	lslcc	r3, r3, #8
 800afca:	3008      	addcc	r0, #8
 800afcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800afd0:	bf3c      	itt	cc
 800afd2:	011b      	lslcc	r3, r3, #4
 800afd4:	3004      	addcc	r0, #4
 800afd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afda:	bf3c      	itt	cc
 800afdc:	009b      	lslcc	r3, r3, #2
 800afde:	3002      	addcc	r0, #2
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	db05      	blt.n	800aff0 <__hi0bits+0x3c>
 800afe4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800afe8:	f100 0001 	add.w	r0, r0, #1
 800afec:	bf08      	it	eq
 800afee:	2020      	moveq	r0, #32
 800aff0:	4770      	bx	lr

0800aff2 <__lo0bits>:
 800aff2:	6803      	ldr	r3, [r0, #0]
 800aff4:	4602      	mov	r2, r0
 800aff6:	f013 0007 	ands.w	r0, r3, #7
 800affa:	d00b      	beq.n	800b014 <__lo0bits+0x22>
 800affc:	07d9      	lsls	r1, r3, #31
 800affe:	d421      	bmi.n	800b044 <__lo0bits+0x52>
 800b000:	0798      	lsls	r0, r3, #30
 800b002:	bf49      	itett	mi
 800b004:	085b      	lsrmi	r3, r3, #1
 800b006:	089b      	lsrpl	r3, r3, #2
 800b008:	2001      	movmi	r0, #1
 800b00a:	6013      	strmi	r3, [r2, #0]
 800b00c:	bf5c      	itt	pl
 800b00e:	6013      	strpl	r3, [r2, #0]
 800b010:	2002      	movpl	r0, #2
 800b012:	4770      	bx	lr
 800b014:	b299      	uxth	r1, r3
 800b016:	b909      	cbnz	r1, 800b01c <__lo0bits+0x2a>
 800b018:	0c1b      	lsrs	r3, r3, #16
 800b01a:	2010      	movs	r0, #16
 800b01c:	b2d9      	uxtb	r1, r3
 800b01e:	b909      	cbnz	r1, 800b024 <__lo0bits+0x32>
 800b020:	3008      	adds	r0, #8
 800b022:	0a1b      	lsrs	r3, r3, #8
 800b024:	0719      	lsls	r1, r3, #28
 800b026:	bf04      	itt	eq
 800b028:	091b      	lsreq	r3, r3, #4
 800b02a:	3004      	addeq	r0, #4
 800b02c:	0799      	lsls	r1, r3, #30
 800b02e:	bf04      	itt	eq
 800b030:	089b      	lsreq	r3, r3, #2
 800b032:	3002      	addeq	r0, #2
 800b034:	07d9      	lsls	r1, r3, #31
 800b036:	d403      	bmi.n	800b040 <__lo0bits+0x4e>
 800b038:	085b      	lsrs	r3, r3, #1
 800b03a:	f100 0001 	add.w	r0, r0, #1
 800b03e:	d003      	beq.n	800b048 <__lo0bits+0x56>
 800b040:	6013      	str	r3, [r2, #0]
 800b042:	4770      	bx	lr
 800b044:	2000      	movs	r0, #0
 800b046:	4770      	bx	lr
 800b048:	2020      	movs	r0, #32
 800b04a:	4770      	bx	lr

0800b04c <__i2b>:
 800b04c:	b510      	push	{r4, lr}
 800b04e:	460c      	mov	r4, r1
 800b050:	2101      	movs	r1, #1
 800b052:	f7ff febd 	bl	800add0 <_Balloc>
 800b056:	4602      	mov	r2, r0
 800b058:	b928      	cbnz	r0, 800b066 <__i2b+0x1a>
 800b05a:	4b05      	ldr	r3, [pc, #20]	@ (800b070 <__i2b+0x24>)
 800b05c:	4805      	ldr	r0, [pc, #20]	@ (800b074 <__i2b+0x28>)
 800b05e:	f240 1145 	movw	r1, #325	@ 0x145
 800b062:	f000 fd8f 	bl	800bb84 <__assert_func>
 800b066:	2301      	movs	r3, #1
 800b068:	6144      	str	r4, [r0, #20]
 800b06a:	6103      	str	r3, [r0, #16]
 800b06c:	bd10      	pop	{r4, pc}
 800b06e:	bf00      	nop
 800b070:	0800c1c5 	.word	0x0800c1c5
 800b074:	0800c262 	.word	0x0800c262

0800b078 <__multiply>:
 800b078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b07c:	4614      	mov	r4, r2
 800b07e:	690a      	ldr	r2, [r1, #16]
 800b080:	6923      	ldr	r3, [r4, #16]
 800b082:	429a      	cmp	r2, r3
 800b084:	bfa8      	it	ge
 800b086:	4623      	movge	r3, r4
 800b088:	460f      	mov	r7, r1
 800b08a:	bfa4      	itt	ge
 800b08c:	460c      	movge	r4, r1
 800b08e:	461f      	movge	r7, r3
 800b090:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b094:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b098:	68a3      	ldr	r3, [r4, #8]
 800b09a:	6861      	ldr	r1, [r4, #4]
 800b09c:	eb0a 0609 	add.w	r6, sl, r9
 800b0a0:	42b3      	cmp	r3, r6
 800b0a2:	b085      	sub	sp, #20
 800b0a4:	bfb8      	it	lt
 800b0a6:	3101      	addlt	r1, #1
 800b0a8:	f7ff fe92 	bl	800add0 <_Balloc>
 800b0ac:	b930      	cbnz	r0, 800b0bc <__multiply+0x44>
 800b0ae:	4602      	mov	r2, r0
 800b0b0:	4b44      	ldr	r3, [pc, #272]	@ (800b1c4 <__multiply+0x14c>)
 800b0b2:	4845      	ldr	r0, [pc, #276]	@ (800b1c8 <__multiply+0x150>)
 800b0b4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b0b8:	f000 fd64 	bl	800bb84 <__assert_func>
 800b0bc:	f100 0514 	add.w	r5, r0, #20
 800b0c0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b0c4:	462b      	mov	r3, r5
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	4543      	cmp	r3, r8
 800b0ca:	d321      	bcc.n	800b110 <__multiply+0x98>
 800b0cc:	f107 0114 	add.w	r1, r7, #20
 800b0d0:	f104 0214 	add.w	r2, r4, #20
 800b0d4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b0d8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b0dc:	9302      	str	r3, [sp, #8]
 800b0de:	1b13      	subs	r3, r2, r4
 800b0e0:	3b15      	subs	r3, #21
 800b0e2:	f023 0303 	bic.w	r3, r3, #3
 800b0e6:	3304      	adds	r3, #4
 800b0e8:	f104 0715 	add.w	r7, r4, #21
 800b0ec:	42ba      	cmp	r2, r7
 800b0ee:	bf38      	it	cc
 800b0f0:	2304      	movcc	r3, #4
 800b0f2:	9301      	str	r3, [sp, #4]
 800b0f4:	9b02      	ldr	r3, [sp, #8]
 800b0f6:	9103      	str	r1, [sp, #12]
 800b0f8:	428b      	cmp	r3, r1
 800b0fa:	d80c      	bhi.n	800b116 <__multiply+0x9e>
 800b0fc:	2e00      	cmp	r6, #0
 800b0fe:	dd03      	ble.n	800b108 <__multiply+0x90>
 800b100:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b104:	2b00      	cmp	r3, #0
 800b106:	d05b      	beq.n	800b1c0 <__multiply+0x148>
 800b108:	6106      	str	r6, [r0, #16]
 800b10a:	b005      	add	sp, #20
 800b10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b110:	f843 2b04 	str.w	r2, [r3], #4
 800b114:	e7d8      	b.n	800b0c8 <__multiply+0x50>
 800b116:	f8b1 a000 	ldrh.w	sl, [r1]
 800b11a:	f1ba 0f00 	cmp.w	sl, #0
 800b11e:	d024      	beq.n	800b16a <__multiply+0xf2>
 800b120:	f104 0e14 	add.w	lr, r4, #20
 800b124:	46a9      	mov	r9, r5
 800b126:	f04f 0c00 	mov.w	ip, #0
 800b12a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b12e:	f8d9 3000 	ldr.w	r3, [r9]
 800b132:	fa1f fb87 	uxth.w	fp, r7
 800b136:	b29b      	uxth	r3, r3
 800b138:	fb0a 330b 	mla	r3, sl, fp, r3
 800b13c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b140:	f8d9 7000 	ldr.w	r7, [r9]
 800b144:	4463      	add	r3, ip
 800b146:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b14a:	fb0a c70b 	mla	r7, sl, fp, ip
 800b14e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b152:	b29b      	uxth	r3, r3
 800b154:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b158:	4572      	cmp	r2, lr
 800b15a:	f849 3b04 	str.w	r3, [r9], #4
 800b15e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b162:	d8e2      	bhi.n	800b12a <__multiply+0xb2>
 800b164:	9b01      	ldr	r3, [sp, #4]
 800b166:	f845 c003 	str.w	ip, [r5, r3]
 800b16a:	9b03      	ldr	r3, [sp, #12]
 800b16c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b170:	3104      	adds	r1, #4
 800b172:	f1b9 0f00 	cmp.w	r9, #0
 800b176:	d021      	beq.n	800b1bc <__multiply+0x144>
 800b178:	682b      	ldr	r3, [r5, #0]
 800b17a:	f104 0c14 	add.w	ip, r4, #20
 800b17e:	46ae      	mov	lr, r5
 800b180:	f04f 0a00 	mov.w	sl, #0
 800b184:	f8bc b000 	ldrh.w	fp, [ip]
 800b188:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b18c:	fb09 770b 	mla	r7, r9, fp, r7
 800b190:	4457      	add	r7, sl
 800b192:	b29b      	uxth	r3, r3
 800b194:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b198:	f84e 3b04 	str.w	r3, [lr], #4
 800b19c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b1a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1a4:	f8be 3000 	ldrh.w	r3, [lr]
 800b1a8:	fb09 330a 	mla	r3, r9, sl, r3
 800b1ac:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b1b0:	4562      	cmp	r2, ip
 800b1b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1b6:	d8e5      	bhi.n	800b184 <__multiply+0x10c>
 800b1b8:	9f01      	ldr	r7, [sp, #4]
 800b1ba:	51eb      	str	r3, [r5, r7]
 800b1bc:	3504      	adds	r5, #4
 800b1be:	e799      	b.n	800b0f4 <__multiply+0x7c>
 800b1c0:	3e01      	subs	r6, #1
 800b1c2:	e79b      	b.n	800b0fc <__multiply+0x84>
 800b1c4:	0800c1c5 	.word	0x0800c1c5
 800b1c8:	0800c262 	.word	0x0800c262

0800b1cc <__pow5mult>:
 800b1cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1d0:	4615      	mov	r5, r2
 800b1d2:	f012 0203 	ands.w	r2, r2, #3
 800b1d6:	4607      	mov	r7, r0
 800b1d8:	460e      	mov	r6, r1
 800b1da:	d007      	beq.n	800b1ec <__pow5mult+0x20>
 800b1dc:	4c25      	ldr	r4, [pc, #148]	@ (800b274 <__pow5mult+0xa8>)
 800b1de:	3a01      	subs	r2, #1
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b1e6:	f7ff fe55 	bl	800ae94 <__multadd>
 800b1ea:	4606      	mov	r6, r0
 800b1ec:	10ad      	asrs	r5, r5, #2
 800b1ee:	d03d      	beq.n	800b26c <__pow5mult+0xa0>
 800b1f0:	69fc      	ldr	r4, [r7, #28]
 800b1f2:	b97c      	cbnz	r4, 800b214 <__pow5mult+0x48>
 800b1f4:	2010      	movs	r0, #16
 800b1f6:	f7ff faef 	bl	800a7d8 <malloc>
 800b1fa:	4602      	mov	r2, r0
 800b1fc:	61f8      	str	r0, [r7, #28]
 800b1fe:	b928      	cbnz	r0, 800b20c <__pow5mult+0x40>
 800b200:	4b1d      	ldr	r3, [pc, #116]	@ (800b278 <__pow5mult+0xac>)
 800b202:	481e      	ldr	r0, [pc, #120]	@ (800b27c <__pow5mult+0xb0>)
 800b204:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b208:	f000 fcbc 	bl	800bb84 <__assert_func>
 800b20c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b210:	6004      	str	r4, [r0, #0]
 800b212:	60c4      	str	r4, [r0, #12]
 800b214:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b218:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b21c:	b94c      	cbnz	r4, 800b232 <__pow5mult+0x66>
 800b21e:	f240 2171 	movw	r1, #625	@ 0x271
 800b222:	4638      	mov	r0, r7
 800b224:	f7ff ff12 	bl	800b04c <__i2b>
 800b228:	2300      	movs	r3, #0
 800b22a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b22e:	4604      	mov	r4, r0
 800b230:	6003      	str	r3, [r0, #0]
 800b232:	f04f 0900 	mov.w	r9, #0
 800b236:	07eb      	lsls	r3, r5, #31
 800b238:	d50a      	bpl.n	800b250 <__pow5mult+0x84>
 800b23a:	4631      	mov	r1, r6
 800b23c:	4622      	mov	r2, r4
 800b23e:	4638      	mov	r0, r7
 800b240:	f7ff ff1a 	bl	800b078 <__multiply>
 800b244:	4631      	mov	r1, r6
 800b246:	4680      	mov	r8, r0
 800b248:	4638      	mov	r0, r7
 800b24a:	f7ff fe01 	bl	800ae50 <_Bfree>
 800b24e:	4646      	mov	r6, r8
 800b250:	106d      	asrs	r5, r5, #1
 800b252:	d00b      	beq.n	800b26c <__pow5mult+0xa0>
 800b254:	6820      	ldr	r0, [r4, #0]
 800b256:	b938      	cbnz	r0, 800b268 <__pow5mult+0x9c>
 800b258:	4622      	mov	r2, r4
 800b25a:	4621      	mov	r1, r4
 800b25c:	4638      	mov	r0, r7
 800b25e:	f7ff ff0b 	bl	800b078 <__multiply>
 800b262:	6020      	str	r0, [r4, #0]
 800b264:	f8c0 9000 	str.w	r9, [r0]
 800b268:	4604      	mov	r4, r0
 800b26a:	e7e4      	b.n	800b236 <__pow5mult+0x6a>
 800b26c:	4630      	mov	r0, r6
 800b26e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b272:	bf00      	nop
 800b274:	0800c2bc 	.word	0x0800c2bc
 800b278:	0800c156 	.word	0x0800c156
 800b27c:	0800c262 	.word	0x0800c262

0800b280 <__lshift>:
 800b280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b284:	460c      	mov	r4, r1
 800b286:	6849      	ldr	r1, [r1, #4]
 800b288:	6923      	ldr	r3, [r4, #16]
 800b28a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b28e:	68a3      	ldr	r3, [r4, #8]
 800b290:	4607      	mov	r7, r0
 800b292:	4691      	mov	r9, r2
 800b294:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b298:	f108 0601 	add.w	r6, r8, #1
 800b29c:	42b3      	cmp	r3, r6
 800b29e:	db0b      	blt.n	800b2b8 <__lshift+0x38>
 800b2a0:	4638      	mov	r0, r7
 800b2a2:	f7ff fd95 	bl	800add0 <_Balloc>
 800b2a6:	4605      	mov	r5, r0
 800b2a8:	b948      	cbnz	r0, 800b2be <__lshift+0x3e>
 800b2aa:	4602      	mov	r2, r0
 800b2ac:	4b28      	ldr	r3, [pc, #160]	@ (800b350 <__lshift+0xd0>)
 800b2ae:	4829      	ldr	r0, [pc, #164]	@ (800b354 <__lshift+0xd4>)
 800b2b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b2b4:	f000 fc66 	bl	800bb84 <__assert_func>
 800b2b8:	3101      	adds	r1, #1
 800b2ba:	005b      	lsls	r3, r3, #1
 800b2bc:	e7ee      	b.n	800b29c <__lshift+0x1c>
 800b2be:	2300      	movs	r3, #0
 800b2c0:	f100 0114 	add.w	r1, r0, #20
 800b2c4:	f100 0210 	add.w	r2, r0, #16
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	4553      	cmp	r3, sl
 800b2cc:	db33      	blt.n	800b336 <__lshift+0xb6>
 800b2ce:	6920      	ldr	r0, [r4, #16]
 800b2d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b2d4:	f104 0314 	add.w	r3, r4, #20
 800b2d8:	f019 091f 	ands.w	r9, r9, #31
 800b2dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b2e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b2e4:	d02b      	beq.n	800b33e <__lshift+0xbe>
 800b2e6:	f1c9 0e20 	rsb	lr, r9, #32
 800b2ea:	468a      	mov	sl, r1
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	6818      	ldr	r0, [r3, #0]
 800b2f0:	fa00 f009 	lsl.w	r0, r0, r9
 800b2f4:	4310      	orrs	r0, r2
 800b2f6:	f84a 0b04 	str.w	r0, [sl], #4
 800b2fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2fe:	459c      	cmp	ip, r3
 800b300:	fa22 f20e 	lsr.w	r2, r2, lr
 800b304:	d8f3      	bhi.n	800b2ee <__lshift+0x6e>
 800b306:	ebac 0304 	sub.w	r3, ip, r4
 800b30a:	3b15      	subs	r3, #21
 800b30c:	f023 0303 	bic.w	r3, r3, #3
 800b310:	3304      	adds	r3, #4
 800b312:	f104 0015 	add.w	r0, r4, #21
 800b316:	4584      	cmp	ip, r0
 800b318:	bf38      	it	cc
 800b31a:	2304      	movcc	r3, #4
 800b31c:	50ca      	str	r2, [r1, r3]
 800b31e:	b10a      	cbz	r2, 800b324 <__lshift+0xa4>
 800b320:	f108 0602 	add.w	r6, r8, #2
 800b324:	3e01      	subs	r6, #1
 800b326:	4638      	mov	r0, r7
 800b328:	612e      	str	r6, [r5, #16]
 800b32a:	4621      	mov	r1, r4
 800b32c:	f7ff fd90 	bl	800ae50 <_Bfree>
 800b330:	4628      	mov	r0, r5
 800b332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b336:	f842 0f04 	str.w	r0, [r2, #4]!
 800b33a:	3301      	adds	r3, #1
 800b33c:	e7c5      	b.n	800b2ca <__lshift+0x4a>
 800b33e:	3904      	subs	r1, #4
 800b340:	f853 2b04 	ldr.w	r2, [r3], #4
 800b344:	f841 2f04 	str.w	r2, [r1, #4]!
 800b348:	459c      	cmp	ip, r3
 800b34a:	d8f9      	bhi.n	800b340 <__lshift+0xc0>
 800b34c:	e7ea      	b.n	800b324 <__lshift+0xa4>
 800b34e:	bf00      	nop
 800b350:	0800c1c5 	.word	0x0800c1c5
 800b354:	0800c262 	.word	0x0800c262

0800b358 <__mcmp>:
 800b358:	690a      	ldr	r2, [r1, #16]
 800b35a:	4603      	mov	r3, r0
 800b35c:	6900      	ldr	r0, [r0, #16]
 800b35e:	1a80      	subs	r0, r0, r2
 800b360:	b530      	push	{r4, r5, lr}
 800b362:	d10e      	bne.n	800b382 <__mcmp+0x2a>
 800b364:	3314      	adds	r3, #20
 800b366:	3114      	adds	r1, #20
 800b368:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b36c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b370:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b374:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b378:	4295      	cmp	r5, r2
 800b37a:	d003      	beq.n	800b384 <__mcmp+0x2c>
 800b37c:	d205      	bcs.n	800b38a <__mcmp+0x32>
 800b37e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b382:	bd30      	pop	{r4, r5, pc}
 800b384:	42a3      	cmp	r3, r4
 800b386:	d3f3      	bcc.n	800b370 <__mcmp+0x18>
 800b388:	e7fb      	b.n	800b382 <__mcmp+0x2a>
 800b38a:	2001      	movs	r0, #1
 800b38c:	e7f9      	b.n	800b382 <__mcmp+0x2a>
	...

0800b390 <__mdiff>:
 800b390:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b394:	4689      	mov	r9, r1
 800b396:	4606      	mov	r6, r0
 800b398:	4611      	mov	r1, r2
 800b39a:	4648      	mov	r0, r9
 800b39c:	4614      	mov	r4, r2
 800b39e:	f7ff ffdb 	bl	800b358 <__mcmp>
 800b3a2:	1e05      	subs	r5, r0, #0
 800b3a4:	d112      	bne.n	800b3cc <__mdiff+0x3c>
 800b3a6:	4629      	mov	r1, r5
 800b3a8:	4630      	mov	r0, r6
 800b3aa:	f7ff fd11 	bl	800add0 <_Balloc>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	b928      	cbnz	r0, 800b3be <__mdiff+0x2e>
 800b3b2:	4b3f      	ldr	r3, [pc, #252]	@ (800b4b0 <__mdiff+0x120>)
 800b3b4:	f240 2137 	movw	r1, #567	@ 0x237
 800b3b8:	483e      	ldr	r0, [pc, #248]	@ (800b4b4 <__mdiff+0x124>)
 800b3ba:	f000 fbe3 	bl	800bb84 <__assert_func>
 800b3be:	2301      	movs	r3, #1
 800b3c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b3c4:	4610      	mov	r0, r2
 800b3c6:	b003      	add	sp, #12
 800b3c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3cc:	bfbc      	itt	lt
 800b3ce:	464b      	movlt	r3, r9
 800b3d0:	46a1      	movlt	r9, r4
 800b3d2:	4630      	mov	r0, r6
 800b3d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b3d8:	bfba      	itte	lt
 800b3da:	461c      	movlt	r4, r3
 800b3dc:	2501      	movlt	r5, #1
 800b3de:	2500      	movge	r5, #0
 800b3e0:	f7ff fcf6 	bl	800add0 <_Balloc>
 800b3e4:	4602      	mov	r2, r0
 800b3e6:	b918      	cbnz	r0, 800b3f0 <__mdiff+0x60>
 800b3e8:	4b31      	ldr	r3, [pc, #196]	@ (800b4b0 <__mdiff+0x120>)
 800b3ea:	f240 2145 	movw	r1, #581	@ 0x245
 800b3ee:	e7e3      	b.n	800b3b8 <__mdiff+0x28>
 800b3f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b3f4:	6926      	ldr	r6, [r4, #16]
 800b3f6:	60c5      	str	r5, [r0, #12]
 800b3f8:	f109 0310 	add.w	r3, r9, #16
 800b3fc:	f109 0514 	add.w	r5, r9, #20
 800b400:	f104 0e14 	add.w	lr, r4, #20
 800b404:	f100 0b14 	add.w	fp, r0, #20
 800b408:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b40c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b410:	9301      	str	r3, [sp, #4]
 800b412:	46d9      	mov	r9, fp
 800b414:	f04f 0c00 	mov.w	ip, #0
 800b418:	9b01      	ldr	r3, [sp, #4]
 800b41a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b41e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b422:	9301      	str	r3, [sp, #4]
 800b424:	fa1f f38a 	uxth.w	r3, sl
 800b428:	4619      	mov	r1, r3
 800b42a:	b283      	uxth	r3, r0
 800b42c:	1acb      	subs	r3, r1, r3
 800b42e:	0c00      	lsrs	r0, r0, #16
 800b430:	4463      	add	r3, ip
 800b432:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b436:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b43a:	b29b      	uxth	r3, r3
 800b43c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b440:	4576      	cmp	r6, lr
 800b442:	f849 3b04 	str.w	r3, [r9], #4
 800b446:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b44a:	d8e5      	bhi.n	800b418 <__mdiff+0x88>
 800b44c:	1b33      	subs	r3, r6, r4
 800b44e:	3b15      	subs	r3, #21
 800b450:	f023 0303 	bic.w	r3, r3, #3
 800b454:	3415      	adds	r4, #21
 800b456:	3304      	adds	r3, #4
 800b458:	42a6      	cmp	r6, r4
 800b45a:	bf38      	it	cc
 800b45c:	2304      	movcc	r3, #4
 800b45e:	441d      	add	r5, r3
 800b460:	445b      	add	r3, fp
 800b462:	461e      	mov	r6, r3
 800b464:	462c      	mov	r4, r5
 800b466:	4544      	cmp	r4, r8
 800b468:	d30e      	bcc.n	800b488 <__mdiff+0xf8>
 800b46a:	f108 0103 	add.w	r1, r8, #3
 800b46e:	1b49      	subs	r1, r1, r5
 800b470:	f021 0103 	bic.w	r1, r1, #3
 800b474:	3d03      	subs	r5, #3
 800b476:	45a8      	cmp	r8, r5
 800b478:	bf38      	it	cc
 800b47a:	2100      	movcc	r1, #0
 800b47c:	440b      	add	r3, r1
 800b47e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b482:	b191      	cbz	r1, 800b4aa <__mdiff+0x11a>
 800b484:	6117      	str	r7, [r2, #16]
 800b486:	e79d      	b.n	800b3c4 <__mdiff+0x34>
 800b488:	f854 1b04 	ldr.w	r1, [r4], #4
 800b48c:	46e6      	mov	lr, ip
 800b48e:	0c08      	lsrs	r0, r1, #16
 800b490:	fa1c fc81 	uxtah	ip, ip, r1
 800b494:	4471      	add	r1, lr
 800b496:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b49a:	b289      	uxth	r1, r1
 800b49c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b4a0:	f846 1b04 	str.w	r1, [r6], #4
 800b4a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b4a8:	e7dd      	b.n	800b466 <__mdiff+0xd6>
 800b4aa:	3f01      	subs	r7, #1
 800b4ac:	e7e7      	b.n	800b47e <__mdiff+0xee>
 800b4ae:	bf00      	nop
 800b4b0:	0800c1c5 	.word	0x0800c1c5
 800b4b4:	0800c262 	.word	0x0800c262

0800b4b8 <__ulp>:
 800b4b8:	b082      	sub	sp, #8
 800b4ba:	ed8d 0b00 	vstr	d0, [sp]
 800b4be:	9a01      	ldr	r2, [sp, #4]
 800b4c0:	4b0f      	ldr	r3, [pc, #60]	@ (800b500 <__ulp+0x48>)
 800b4c2:	4013      	ands	r3, r2
 800b4c4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	dc08      	bgt.n	800b4de <__ulp+0x26>
 800b4cc:	425b      	negs	r3, r3
 800b4ce:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b4d2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b4d6:	da04      	bge.n	800b4e2 <__ulp+0x2a>
 800b4d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b4dc:	4113      	asrs	r3, r2
 800b4de:	2200      	movs	r2, #0
 800b4e0:	e008      	b.n	800b4f4 <__ulp+0x3c>
 800b4e2:	f1a2 0314 	sub.w	r3, r2, #20
 800b4e6:	2b1e      	cmp	r3, #30
 800b4e8:	bfda      	itte	le
 800b4ea:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b4ee:	40da      	lsrle	r2, r3
 800b4f0:	2201      	movgt	r2, #1
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	4619      	mov	r1, r3
 800b4f6:	4610      	mov	r0, r2
 800b4f8:	ec41 0b10 	vmov	d0, r0, r1
 800b4fc:	b002      	add	sp, #8
 800b4fe:	4770      	bx	lr
 800b500:	7ff00000 	.word	0x7ff00000

0800b504 <__b2d>:
 800b504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b508:	6906      	ldr	r6, [r0, #16]
 800b50a:	f100 0814 	add.w	r8, r0, #20
 800b50e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b512:	1f37      	subs	r7, r6, #4
 800b514:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b518:	4610      	mov	r0, r2
 800b51a:	f7ff fd4b 	bl	800afb4 <__hi0bits>
 800b51e:	f1c0 0320 	rsb	r3, r0, #32
 800b522:	280a      	cmp	r0, #10
 800b524:	600b      	str	r3, [r1, #0]
 800b526:	491b      	ldr	r1, [pc, #108]	@ (800b594 <__b2d+0x90>)
 800b528:	dc15      	bgt.n	800b556 <__b2d+0x52>
 800b52a:	f1c0 0c0b 	rsb	ip, r0, #11
 800b52e:	fa22 f30c 	lsr.w	r3, r2, ip
 800b532:	45b8      	cmp	r8, r7
 800b534:	ea43 0501 	orr.w	r5, r3, r1
 800b538:	bf34      	ite	cc
 800b53a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b53e:	2300      	movcs	r3, #0
 800b540:	3015      	adds	r0, #21
 800b542:	fa02 f000 	lsl.w	r0, r2, r0
 800b546:	fa23 f30c 	lsr.w	r3, r3, ip
 800b54a:	4303      	orrs	r3, r0
 800b54c:	461c      	mov	r4, r3
 800b54e:	ec45 4b10 	vmov	d0, r4, r5
 800b552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b556:	45b8      	cmp	r8, r7
 800b558:	bf3a      	itte	cc
 800b55a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b55e:	f1a6 0708 	subcc.w	r7, r6, #8
 800b562:	2300      	movcs	r3, #0
 800b564:	380b      	subs	r0, #11
 800b566:	d012      	beq.n	800b58e <__b2d+0x8a>
 800b568:	f1c0 0120 	rsb	r1, r0, #32
 800b56c:	fa23 f401 	lsr.w	r4, r3, r1
 800b570:	4082      	lsls	r2, r0
 800b572:	4322      	orrs	r2, r4
 800b574:	4547      	cmp	r7, r8
 800b576:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b57a:	bf8c      	ite	hi
 800b57c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b580:	2200      	movls	r2, #0
 800b582:	4083      	lsls	r3, r0
 800b584:	40ca      	lsrs	r2, r1
 800b586:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b58a:	4313      	orrs	r3, r2
 800b58c:	e7de      	b.n	800b54c <__b2d+0x48>
 800b58e:	ea42 0501 	orr.w	r5, r2, r1
 800b592:	e7db      	b.n	800b54c <__b2d+0x48>
 800b594:	3ff00000 	.word	0x3ff00000

0800b598 <__d2b>:
 800b598:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b59c:	460f      	mov	r7, r1
 800b59e:	2101      	movs	r1, #1
 800b5a0:	ec59 8b10 	vmov	r8, r9, d0
 800b5a4:	4616      	mov	r6, r2
 800b5a6:	f7ff fc13 	bl	800add0 <_Balloc>
 800b5aa:	4604      	mov	r4, r0
 800b5ac:	b930      	cbnz	r0, 800b5bc <__d2b+0x24>
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	4b23      	ldr	r3, [pc, #140]	@ (800b640 <__d2b+0xa8>)
 800b5b2:	4824      	ldr	r0, [pc, #144]	@ (800b644 <__d2b+0xac>)
 800b5b4:	f240 310f 	movw	r1, #783	@ 0x30f
 800b5b8:	f000 fae4 	bl	800bb84 <__assert_func>
 800b5bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b5c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b5c4:	b10d      	cbz	r5, 800b5ca <__d2b+0x32>
 800b5c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b5ca:	9301      	str	r3, [sp, #4]
 800b5cc:	f1b8 0300 	subs.w	r3, r8, #0
 800b5d0:	d023      	beq.n	800b61a <__d2b+0x82>
 800b5d2:	4668      	mov	r0, sp
 800b5d4:	9300      	str	r3, [sp, #0]
 800b5d6:	f7ff fd0c 	bl	800aff2 <__lo0bits>
 800b5da:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b5de:	b1d0      	cbz	r0, 800b616 <__d2b+0x7e>
 800b5e0:	f1c0 0320 	rsb	r3, r0, #32
 800b5e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b5e8:	430b      	orrs	r3, r1
 800b5ea:	40c2      	lsrs	r2, r0
 800b5ec:	6163      	str	r3, [r4, #20]
 800b5ee:	9201      	str	r2, [sp, #4]
 800b5f0:	9b01      	ldr	r3, [sp, #4]
 800b5f2:	61a3      	str	r3, [r4, #24]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	bf0c      	ite	eq
 800b5f8:	2201      	moveq	r2, #1
 800b5fa:	2202      	movne	r2, #2
 800b5fc:	6122      	str	r2, [r4, #16]
 800b5fe:	b1a5      	cbz	r5, 800b62a <__d2b+0x92>
 800b600:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b604:	4405      	add	r5, r0
 800b606:	603d      	str	r5, [r7, #0]
 800b608:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b60c:	6030      	str	r0, [r6, #0]
 800b60e:	4620      	mov	r0, r4
 800b610:	b003      	add	sp, #12
 800b612:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b616:	6161      	str	r1, [r4, #20]
 800b618:	e7ea      	b.n	800b5f0 <__d2b+0x58>
 800b61a:	a801      	add	r0, sp, #4
 800b61c:	f7ff fce9 	bl	800aff2 <__lo0bits>
 800b620:	9b01      	ldr	r3, [sp, #4]
 800b622:	6163      	str	r3, [r4, #20]
 800b624:	3020      	adds	r0, #32
 800b626:	2201      	movs	r2, #1
 800b628:	e7e8      	b.n	800b5fc <__d2b+0x64>
 800b62a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b62e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b632:	6038      	str	r0, [r7, #0]
 800b634:	6918      	ldr	r0, [r3, #16]
 800b636:	f7ff fcbd 	bl	800afb4 <__hi0bits>
 800b63a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b63e:	e7e5      	b.n	800b60c <__d2b+0x74>
 800b640:	0800c1c5 	.word	0x0800c1c5
 800b644:	0800c262 	.word	0x0800c262

0800b648 <__ratio>:
 800b648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b64c:	b085      	sub	sp, #20
 800b64e:	e9cd 1000 	strd	r1, r0, [sp]
 800b652:	a902      	add	r1, sp, #8
 800b654:	f7ff ff56 	bl	800b504 <__b2d>
 800b658:	9800      	ldr	r0, [sp, #0]
 800b65a:	a903      	add	r1, sp, #12
 800b65c:	ec55 4b10 	vmov	r4, r5, d0
 800b660:	f7ff ff50 	bl	800b504 <__b2d>
 800b664:	9b01      	ldr	r3, [sp, #4]
 800b666:	6919      	ldr	r1, [r3, #16]
 800b668:	9b00      	ldr	r3, [sp, #0]
 800b66a:	691b      	ldr	r3, [r3, #16]
 800b66c:	1ac9      	subs	r1, r1, r3
 800b66e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b672:	1a9b      	subs	r3, r3, r2
 800b674:	ec5b ab10 	vmov	sl, fp, d0
 800b678:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	bfce      	itee	gt
 800b680:	462a      	movgt	r2, r5
 800b682:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b686:	465a      	movle	r2, fp
 800b688:	462f      	mov	r7, r5
 800b68a:	46d9      	mov	r9, fp
 800b68c:	bfcc      	ite	gt
 800b68e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b692:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b696:	464b      	mov	r3, r9
 800b698:	4652      	mov	r2, sl
 800b69a:	4620      	mov	r0, r4
 800b69c:	4639      	mov	r1, r7
 800b69e:	f7f5 f8fd 	bl	800089c <__aeabi_ddiv>
 800b6a2:	ec41 0b10 	vmov	d0, r0, r1
 800b6a6:	b005      	add	sp, #20
 800b6a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b6ac <__copybits>:
 800b6ac:	3901      	subs	r1, #1
 800b6ae:	b570      	push	{r4, r5, r6, lr}
 800b6b0:	1149      	asrs	r1, r1, #5
 800b6b2:	6914      	ldr	r4, [r2, #16]
 800b6b4:	3101      	adds	r1, #1
 800b6b6:	f102 0314 	add.w	r3, r2, #20
 800b6ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b6be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b6c2:	1f05      	subs	r5, r0, #4
 800b6c4:	42a3      	cmp	r3, r4
 800b6c6:	d30c      	bcc.n	800b6e2 <__copybits+0x36>
 800b6c8:	1aa3      	subs	r3, r4, r2
 800b6ca:	3b11      	subs	r3, #17
 800b6cc:	f023 0303 	bic.w	r3, r3, #3
 800b6d0:	3211      	adds	r2, #17
 800b6d2:	42a2      	cmp	r2, r4
 800b6d4:	bf88      	it	hi
 800b6d6:	2300      	movhi	r3, #0
 800b6d8:	4418      	add	r0, r3
 800b6da:	2300      	movs	r3, #0
 800b6dc:	4288      	cmp	r0, r1
 800b6de:	d305      	bcc.n	800b6ec <__copybits+0x40>
 800b6e0:	bd70      	pop	{r4, r5, r6, pc}
 800b6e2:	f853 6b04 	ldr.w	r6, [r3], #4
 800b6e6:	f845 6f04 	str.w	r6, [r5, #4]!
 800b6ea:	e7eb      	b.n	800b6c4 <__copybits+0x18>
 800b6ec:	f840 3b04 	str.w	r3, [r0], #4
 800b6f0:	e7f4      	b.n	800b6dc <__copybits+0x30>

0800b6f2 <__any_on>:
 800b6f2:	f100 0214 	add.w	r2, r0, #20
 800b6f6:	6900      	ldr	r0, [r0, #16]
 800b6f8:	114b      	asrs	r3, r1, #5
 800b6fa:	4298      	cmp	r0, r3
 800b6fc:	b510      	push	{r4, lr}
 800b6fe:	db11      	blt.n	800b724 <__any_on+0x32>
 800b700:	dd0a      	ble.n	800b718 <__any_on+0x26>
 800b702:	f011 011f 	ands.w	r1, r1, #31
 800b706:	d007      	beq.n	800b718 <__any_on+0x26>
 800b708:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b70c:	fa24 f001 	lsr.w	r0, r4, r1
 800b710:	fa00 f101 	lsl.w	r1, r0, r1
 800b714:	428c      	cmp	r4, r1
 800b716:	d10b      	bne.n	800b730 <__any_on+0x3e>
 800b718:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d803      	bhi.n	800b728 <__any_on+0x36>
 800b720:	2000      	movs	r0, #0
 800b722:	bd10      	pop	{r4, pc}
 800b724:	4603      	mov	r3, r0
 800b726:	e7f7      	b.n	800b718 <__any_on+0x26>
 800b728:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b72c:	2900      	cmp	r1, #0
 800b72e:	d0f5      	beq.n	800b71c <__any_on+0x2a>
 800b730:	2001      	movs	r0, #1
 800b732:	e7f6      	b.n	800b722 <__any_on+0x30>

0800b734 <__submore>:
 800b734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b738:	460c      	mov	r4, r1
 800b73a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800b73c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b740:	4299      	cmp	r1, r3
 800b742:	d11d      	bne.n	800b780 <__submore+0x4c>
 800b744:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800b748:	f7ff f870 	bl	800a82c <_malloc_r>
 800b74c:	b918      	cbnz	r0, 800b756 <__submore+0x22>
 800b74e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b756:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b75a:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b75c:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800b760:	6360      	str	r0, [r4, #52]	@ 0x34
 800b762:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800b766:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800b76a:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800b76e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800b772:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800b776:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800b77a:	6020      	str	r0, [r4, #0]
 800b77c:	2000      	movs	r0, #0
 800b77e:	e7e8      	b.n	800b752 <__submore+0x1e>
 800b780:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800b782:	0077      	lsls	r7, r6, #1
 800b784:	463a      	mov	r2, r7
 800b786:	f000 f80f 	bl	800b7a8 <_realloc_r>
 800b78a:	4605      	mov	r5, r0
 800b78c:	2800      	cmp	r0, #0
 800b78e:	d0de      	beq.n	800b74e <__submore+0x1a>
 800b790:	eb00 0806 	add.w	r8, r0, r6
 800b794:	4601      	mov	r1, r0
 800b796:	4632      	mov	r2, r6
 800b798:	4640      	mov	r0, r8
 800b79a:	f7fd f9ca 	bl	8008b32 <memcpy>
 800b79e:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800b7a2:	f8c4 8000 	str.w	r8, [r4]
 800b7a6:	e7e9      	b.n	800b77c <__submore+0x48>

0800b7a8 <_realloc_r>:
 800b7a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7ac:	4680      	mov	r8, r0
 800b7ae:	4615      	mov	r5, r2
 800b7b0:	460c      	mov	r4, r1
 800b7b2:	b921      	cbnz	r1, 800b7be <_realloc_r+0x16>
 800b7b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b8:	4611      	mov	r1, r2
 800b7ba:	f7ff b837 	b.w	800a82c <_malloc_r>
 800b7be:	b92a      	cbnz	r2, 800b7cc <_realloc_r+0x24>
 800b7c0:	f7fe f822 	bl	8009808 <_free_r>
 800b7c4:	2400      	movs	r4, #0
 800b7c6:	4620      	mov	r0, r4
 800b7c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7cc:	f000 fa0c 	bl	800bbe8 <_malloc_usable_size_r>
 800b7d0:	4285      	cmp	r5, r0
 800b7d2:	4606      	mov	r6, r0
 800b7d4:	d802      	bhi.n	800b7dc <_realloc_r+0x34>
 800b7d6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b7da:	d8f4      	bhi.n	800b7c6 <_realloc_r+0x1e>
 800b7dc:	4629      	mov	r1, r5
 800b7de:	4640      	mov	r0, r8
 800b7e0:	f7ff f824 	bl	800a82c <_malloc_r>
 800b7e4:	4607      	mov	r7, r0
 800b7e6:	2800      	cmp	r0, #0
 800b7e8:	d0ec      	beq.n	800b7c4 <_realloc_r+0x1c>
 800b7ea:	42b5      	cmp	r5, r6
 800b7ec:	462a      	mov	r2, r5
 800b7ee:	4621      	mov	r1, r4
 800b7f0:	bf28      	it	cs
 800b7f2:	4632      	movcs	r2, r6
 800b7f4:	f7fd f99d 	bl	8008b32 <memcpy>
 800b7f8:	4621      	mov	r1, r4
 800b7fa:	4640      	mov	r0, r8
 800b7fc:	f7fe f804 	bl	8009808 <_free_r>
 800b800:	463c      	mov	r4, r7
 800b802:	e7e0      	b.n	800b7c6 <_realloc_r+0x1e>

0800b804 <_strtoul_l.constprop.0>:
 800b804:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b808:	4e34      	ldr	r6, [pc, #208]	@ (800b8dc <_strtoul_l.constprop.0+0xd8>)
 800b80a:	4686      	mov	lr, r0
 800b80c:	460d      	mov	r5, r1
 800b80e:	4628      	mov	r0, r5
 800b810:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b814:	5d37      	ldrb	r7, [r6, r4]
 800b816:	f017 0708 	ands.w	r7, r7, #8
 800b81a:	d1f8      	bne.n	800b80e <_strtoul_l.constprop.0+0xa>
 800b81c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b81e:	d12f      	bne.n	800b880 <_strtoul_l.constprop.0+0x7c>
 800b820:	782c      	ldrb	r4, [r5, #0]
 800b822:	2701      	movs	r7, #1
 800b824:	1c85      	adds	r5, r0, #2
 800b826:	f033 0010 	bics.w	r0, r3, #16
 800b82a:	d109      	bne.n	800b840 <_strtoul_l.constprop.0+0x3c>
 800b82c:	2c30      	cmp	r4, #48	@ 0x30
 800b82e:	d12c      	bne.n	800b88a <_strtoul_l.constprop.0+0x86>
 800b830:	7828      	ldrb	r0, [r5, #0]
 800b832:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800b836:	2858      	cmp	r0, #88	@ 0x58
 800b838:	d127      	bne.n	800b88a <_strtoul_l.constprop.0+0x86>
 800b83a:	786c      	ldrb	r4, [r5, #1]
 800b83c:	2310      	movs	r3, #16
 800b83e:	3502      	adds	r5, #2
 800b840:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800b844:	2600      	movs	r6, #0
 800b846:	fbb8 f8f3 	udiv	r8, r8, r3
 800b84a:	fb03 f908 	mul.w	r9, r3, r8
 800b84e:	ea6f 0909 	mvn.w	r9, r9
 800b852:	4630      	mov	r0, r6
 800b854:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800b858:	f1bc 0f09 	cmp.w	ip, #9
 800b85c:	d81c      	bhi.n	800b898 <_strtoul_l.constprop.0+0x94>
 800b85e:	4664      	mov	r4, ip
 800b860:	42a3      	cmp	r3, r4
 800b862:	dd2a      	ble.n	800b8ba <_strtoul_l.constprop.0+0xb6>
 800b864:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800b868:	d007      	beq.n	800b87a <_strtoul_l.constprop.0+0x76>
 800b86a:	4580      	cmp	r8, r0
 800b86c:	d322      	bcc.n	800b8b4 <_strtoul_l.constprop.0+0xb0>
 800b86e:	d101      	bne.n	800b874 <_strtoul_l.constprop.0+0x70>
 800b870:	45a1      	cmp	r9, r4
 800b872:	db1f      	blt.n	800b8b4 <_strtoul_l.constprop.0+0xb0>
 800b874:	fb00 4003 	mla	r0, r0, r3, r4
 800b878:	2601      	movs	r6, #1
 800b87a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b87e:	e7e9      	b.n	800b854 <_strtoul_l.constprop.0+0x50>
 800b880:	2c2b      	cmp	r4, #43	@ 0x2b
 800b882:	bf04      	itt	eq
 800b884:	782c      	ldrbeq	r4, [r5, #0]
 800b886:	1c85      	addeq	r5, r0, #2
 800b888:	e7cd      	b.n	800b826 <_strtoul_l.constprop.0+0x22>
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d1d8      	bne.n	800b840 <_strtoul_l.constprop.0+0x3c>
 800b88e:	2c30      	cmp	r4, #48	@ 0x30
 800b890:	bf0c      	ite	eq
 800b892:	2308      	moveq	r3, #8
 800b894:	230a      	movne	r3, #10
 800b896:	e7d3      	b.n	800b840 <_strtoul_l.constprop.0+0x3c>
 800b898:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800b89c:	f1bc 0f19 	cmp.w	ip, #25
 800b8a0:	d801      	bhi.n	800b8a6 <_strtoul_l.constprop.0+0xa2>
 800b8a2:	3c37      	subs	r4, #55	@ 0x37
 800b8a4:	e7dc      	b.n	800b860 <_strtoul_l.constprop.0+0x5c>
 800b8a6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800b8aa:	f1bc 0f19 	cmp.w	ip, #25
 800b8ae:	d804      	bhi.n	800b8ba <_strtoul_l.constprop.0+0xb6>
 800b8b0:	3c57      	subs	r4, #87	@ 0x57
 800b8b2:	e7d5      	b.n	800b860 <_strtoul_l.constprop.0+0x5c>
 800b8b4:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800b8b8:	e7df      	b.n	800b87a <_strtoul_l.constprop.0+0x76>
 800b8ba:	1c73      	adds	r3, r6, #1
 800b8bc:	d106      	bne.n	800b8cc <_strtoul_l.constprop.0+0xc8>
 800b8be:	2322      	movs	r3, #34	@ 0x22
 800b8c0:	f8ce 3000 	str.w	r3, [lr]
 800b8c4:	4630      	mov	r0, r6
 800b8c6:	b932      	cbnz	r2, 800b8d6 <_strtoul_l.constprop.0+0xd2>
 800b8c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b8cc:	b107      	cbz	r7, 800b8d0 <_strtoul_l.constprop.0+0xcc>
 800b8ce:	4240      	negs	r0, r0
 800b8d0:	2a00      	cmp	r2, #0
 800b8d2:	d0f9      	beq.n	800b8c8 <_strtoul_l.constprop.0+0xc4>
 800b8d4:	b106      	cbz	r6, 800b8d8 <_strtoul_l.constprop.0+0xd4>
 800b8d6:	1e69      	subs	r1, r5, #1
 800b8d8:	6011      	str	r1, [r2, #0]
 800b8da:	e7f5      	b.n	800b8c8 <_strtoul_l.constprop.0+0xc4>
 800b8dc:	0800c049 	.word	0x0800c049

0800b8e0 <_strtoul_r>:
 800b8e0:	f7ff bf90 	b.w	800b804 <_strtoul_l.constprop.0>

0800b8e4 <__swbuf_r>:
 800b8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8e6:	460e      	mov	r6, r1
 800b8e8:	4614      	mov	r4, r2
 800b8ea:	4605      	mov	r5, r0
 800b8ec:	b118      	cbz	r0, 800b8f6 <__swbuf_r+0x12>
 800b8ee:	6a03      	ldr	r3, [r0, #32]
 800b8f0:	b90b      	cbnz	r3, 800b8f6 <__swbuf_r+0x12>
 800b8f2:	f7fc f961 	bl	8007bb8 <__sinit>
 800b8f6:	69a3      	ldr	r3, [r4, #24]
 800b8f8:	60a3      	str	r3, [r4, #8]
 800b8fa:	89a3      	ldrh	r3, [r4, #12]
 800b8fc:	071a      	lsls	r2, r3, #28
 800b8fe:	d501      	bpl.n	800b904 <__swbuf_r+0x20>
 800b900:	6923      	ldr	r3, [r4, #16]
 800b902:	b943      	cbnz	r3, 800b916 <__swbuf_r+0x32>
 800b904:	4621      	mov	r1, r4
 800b906:	4628      	mov	r0, r5
 800b908:	f000 f82a 	bl	800b960 <__swsetup_r>
 800b90c:	b118      	cbz	r0, 800b916 <__swbuf_r+0x32>
 800b90e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b912:	4638      	mov	r0, r7
 800b914:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b916:	6823      	ldr	r3, [r4, #0]
 800b918:	6922      	ldr	r2, [r4, #16]
 800b91a:	1a98      	subs	r0, r3, r2
 800b91c:	6963      	ldr	r3, [r4, #20]
 800b91e:	b2f6      	uxtb	r6, r6
 800b920:	4283      	cmp	r3, r0
 800b922:	4637      	mov	r7, r6
 800b924:	dc05      	bgt.n	800b932 <__swbuf_r+0x4e>
 800b926:	4621      	mov	r1, r4
 800b928:	4628      	mov	r0, r5
 800b92a:	f7ff fa1d 	bl	800ad68 <_fflush_r>
 800b92e:	2800      	cmp	r0, #0
 800b930:	d1ed      	bne.n	800b90e <__swbuf_r+0x2a>
 800b932:	68a3      	ldr	r3, [r4, #8]
 800b934:	3b01      	subs	r3, #1
 800b936:	60a3      	str	r3, [r4, #8]
 800b938:	6823      	ldr	r3, [r4, #0]
 800b93a:	1c5a      	adds	r2, r3, #1
 800b93c:	6022      	str	r2, [r4, #0]
 800b93e:	701e      	strb	r6, [r3, #0]
 800b940:	6962      	ldr	r2, [r4, #20]
 800b942:	1c43      	adds	r3, r0, #1
 800b944:	429a      	cmp	r2, r3
 800b946:	d004      	beq.n	800b952 <__swbuf_r+0x6e>
 800b948:	89a3      	ldrh	r3, [r4, #12]
 800b94a:	07db      	lsls	r3, r3, #31
 800b94c:	d5e1      	bpl.n	800b912 <__swbuf_r+0x2e>
 800b94e:	2e0a      	cmp	r6, #10
 800b950:	d1df      	bne.n	800b912 <__swbuf_r+0x2e>
 800b952:	4621      	mov	r1, r4
 800b954:	4628      	mov	r0, r5
 800b956:	f7ff fa07 	bl	800ad68 <_fflush_r>
 800b95a:	2800      	cmp	r0, #0
 800b95c:	d0d9      	beq.n	800b912 <__swbuf_r+0x2e>
 800b95e:	e7d6      	b.n	800b90e <__swbuf_r+0x2a>

0800b960 <__swsetup_r>:
 800b960:	b538      	push	{r3, r4, r5, lr}
 800b962:	4b29      	ldr	r3, [pc, #164]	@ (800ba08 <__swsetup_r+0xa8>)
 800b964:	4605      	mov	r5, r0
 800b966:	6818      	ldr	r0, [r3, #0]
 800b968:	460c      	mov	r4, r1
 800b96a:	b118      	cbz	r0, 800b974 <__swsetup_r+0x14>
 800b96c:	6a03      	ldr	r3, [r0, #32]
 800b96e:	b90b      	cbnz	r3, 800b974 <__swsetup_r+0x14>
 800b970:	f7fc f922 	bl	8007bb8 <__sinit>
 800b974:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b978:	0719      	lsls	r1, r3, #28
 800b97a:	d422      	bmi.n	800b9c2 <__swsetup_r+0x62>
 800b97c:	06da      	lsls	r2, r3, #27
 800b97e:	d407      	bmi.n	800b990 <__swsetup_r+0x30>
 800b980:	2209      	movs	r2, #9
 800b982:	602a      	str	r2, [r5, #0]
 800b984:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b988:	81a3      	strh	r3, [r4, #12]
 800b98a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b98e:	e033      	b.n	800b9f8 <__swsetup_r+0x98>
 800b990:	0758      	lsls	r0, r3, #29
 800b992:	d512      	bpl.n	800b9ba <__swsetup_r+0x5a>
 800b994:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b996:	b141      	cbz	r1, 800b9aa <__swsetup_r+0x4a>
 800b998:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b99c:	4299      	cmp	r1, r3
 800b99e:	d002      	beq.n	800b9a6 <__swsetup_r+0x46>
 800b9a0:	4628      	mov	r0, r5
 800b9a2:	f7fd ff31 	bl	8009808 <_free_r>
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	6363      	str	r3, [r4, #52]	@ 0x34
 800b9aa:	89a3      	ldrh	r3, [r4, #12]
 800b9ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b9b0:	81a3      	strh	r3, [r4, #12]
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	6063      	str	r3, [r4, #4]
 800b9b6:	6923      	ldr	r3, [r4, #16]
 800b9b8:	6023      	str	r3, [r4, #0]
 800b9ba:	89a3      	ldrh	r3, [r4, #12]
 800b9bc:	f043 0308 	orr.w	r3, r3, #8
 800b9c0:	81a3      	strh	r3, [r4, #12]
 800b9c2:	6923      	ldr	r3, [r4, #16]
 800b9c4:	b94b      	cbnz	r3, 800b9da <__swsetup_r+0x7a>
 800b9c6:	89a3      	ldrh	r3, [r4, #12]
 800b9c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b9cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b9d0:	d003      	beq.n	800b9da <__swsetup_r+0x7a>
 800b9d2:	4621      	mov	r1, r4
 800b9d4:	4628      	mov	r0, r5
 800b9d6:	f000 f84c 	bl	800ba72 <__smakebuf_r>
 800b9da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9de:	f013 0201 	ands.w	r2, r3, #1
 800b9e2:	d00a      	beq.n	800b9fa <__swsetup_r+0x9a>
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	60a2      	str	r2, [r4, #8]
 800b9e8:	6962      	ldr	r2, [r4, #20]
 800b9ea:	4252      	negs	r2, r2
 800b9ec:	61a2      	str	r2, [r4, #24]
 800b9ee:	6922      	ldr	r2, [r4, #16]
 800b9f0:	b942      	cbnz	r2, 800ba04 <__swsetup_r+0xa4>
 800b9f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b9f6:	d1c5      	bne.n	800b984 <__swsetup_r+0x24>
 800b9f8:	bd38      	pop	{r3, r4, r5, pc}
 800b9fa:	0799      	lsls	r1, r3, #30
 800b9fc:	bf58      	it	pl
 800b9fe:	6962      	ldrpl	r2, [r4, #20]
 800ba00:	60a2      	str	r2, [r4, #8]
 800ba02:	e7f4      	b.n	800b9ee <__swsetup_r+0x8e>
 800ba04:	2000      	movs	r0, #0
 800ba06:	e7f7      	b.n	800b9f8 <__swsetup_r+0x98>
 800ba08:	2000019c 	.word	0x2000019c

0800ba0c <__ascii_wctomb>:
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	4608      	mov	r0, r1
 800ba10:	b141      	cbz	r1, 800ba24 <__ascii_wctomb+0x18>
 800ba12:	2aff      	cmp	r2, #255	@ 0xff
 800ba14:	d904      	bls.n	800ba20 <__ascii_wctomb+0x14>
 800ba16:	228a      	movs	r2, #138	@ 0x8a
 800ba18:	601a      	str	r2, [r3, #0]
 800ba1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba1e:	4770      	bx	lr
 800ba20:	700a      	strb	r2, [r1, #0]
 800ba22:	2001      	movs	r0, #1
 800ba24:	4770      	bx	lr

0800ba26 <__swhatbuf_r>:
 800ba26:	b570      	push	{r4, r5, r6, lr}
 800ba28:	460c      	mov	r4, r1
 800ba2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba2e:	2900      	cmp	r1, #0
 800ba30:	b096      	sub	sp, #88	@ 0x58
 800ba32:	4615      	mov	r5, r2
 800ba34:	461e      	mov	r6, r3
 800ba36:	da0d      	bge.n	800ba54 <__swhatbuf_r+0x2e>
 800ba38:	89a3      	ldrh	r3, [r4, #12]
 800ba3a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ba3e:	f04f 0100 	mov.w	r1, #0
 800ba42:	bf14      	ite	ne
 800ba44:	2340      	movne	r3, #64	@ 0x40
 800ba46:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ba4a:	2000      	movs	r0, #0
 800ba4c:	6031      	str	r1, [r6, #0]
 800ba4e:	602b      	str	r3, [r5, #0]
 800ba50:	b016      	add	sp, #88	@ 0x58
 800ba52:	bd70      	pop	{r4, r5, r6, pc}
 800ba54:	466a      	mov	r2, sp
 800ba56:	f000 f863 	bl	800bb20 <_fstat_r>
 800ba5a:	2800      	cmp	r0, #0
 800ba5c:	dbec      	blt.n	800ba38 <__swhatbuf_r+0x12>
 800ba5e:	9901      	ldr	r1, [sp, #4]
 800ba60:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ba64:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ba68:	4259      	negs	r1, r3
 800ba6a:	4159      	adcs	r1, r3
 800ba6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ba70:	e7eb      	b.n	800ba4a <__swhatbuf_r+0x24>

0800ba72 <__smakebuf_r>:
 800ba72:	898b      	ldrh	r3, [r1, #12]
 800ba74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba76:	079d      	lsls	r5, r3, #30
 800ba78:	4606      	mov	r6, r0
 800ba7a:	460c      	mov	r4, r1
 800ba7c:	d507      	bpl.n	800ba8e <__smakebuf_r+0x1c>
 800ba7e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ba82:	6023      	str	r3, [r4, #0]
 800ba84:	6123      	str	r3, [r4, #16]
 800ba86:	2301      	movs	r3, #1
 800ba88:	6163      	str	r3, [r4, #20]
 800ba8a:	b003      	add	sp, #12
 800ba8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba8e:	ab01      	add	r3, sp, #4
 800ba90:	466a      	mov	r2, sp
 800ba92:	f7ff ffc8 	bl	800ba26 <__swhatbuf_r>
 800ba96:	9f00      	ldr	r7, [sp, #0]
 800ba98:	4605      	mov	r5, r0
 800ba9a:	4639      	mov	r1, r7
 800ba9c:	4630      	mov	r0, r6
 800ba9e:	f7fe fec5 	bl	800a82c <_malloc_r>
 800baa2:	b948      	cbnz	r0, 800bab8 <__smakebuf_r+0x46>
 800baa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800baa8:	059a      	lsls	r2, r3, #22
 800baaa:	d4ee      	bmi.n	800ba8a <__smakebuf_r+0x18>
 800baac:	f023 0303 	bic.w	r3, r3, #3
 800bab0:	f043 0302 	orr.w	r3, r3, #2
 800bab4:	81a3      	strh	r3, [r4, #12]
 800bab6:	e7e2      	b.n	800ba7e <__smakebuf_r+0xc>
 800bab8:	89a3      	ldrh	r3, [r4, #12]
 800baba:	6020      	str	r0, [r4, #0]
 800babc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bac0:	81a3      	strh	r3, [r4, #12]
 800bac2:	9b01      	ldr	r3, [sp, #4]
 800bac4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bac8:	b15b      	cbz	r3, 800bae2 <__smakebuf_r+0x70>
 800baca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bace:	4630      	mov	r0, r6
 800bad0:	f000 f838 	bl	800bb44 <_isatty_r>
 800bad4:	b128      	cbz	r0, 800bae2 <__smakebuf_r+0x70>
 800bad6:	89a3      	ldrh	r3, [r4, #12]
 800bad8:	f023 0303 	bic.w	r3, r3, #3
 800badc:	f043 0301 	orr.w	r3, r3, #1
 800bae0:	81a3      	strh	r3, [r4, #12]
 800bae2:	89a3      	ldrh	r3, [r4, #12]
 800bae4:	431d      	orrs	r5, r3
 800bae6:	81a5      	strh	r5, [r4, #12]
 800bae8:	e7cf      	b.n	800ba8a <__smakebuf_r+0x18>

0800baea <memmove>:
 800baea:	4288      	cmp	r0, r1
 800baec:	b510      	push	{r4, lr}
 800baee:	eb01 0402 	add.w	r4, r1, r2
 800baf2:	d902      	bls.n	800bafa <memmove+0x10>
 800baf4:	4284      	cmp	r4, r0
 800baf6:	4623      	mov	r3, r4
 800baf8:	d807      	bhi.n	800bb0a <memmove+0x20>
 800bafa:	1e43      	subs	r3, r0, #1
 800bafc:	42a1      	cmp	r1, r4
 800bafe:	d008      	beq.n	800bb12 <memmove+0x28>
 800bb00:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb04:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb08:	e7f8      	b.n	800bafc <memmove+0x12>
 800bb0a:	4402      	add	r2, r0
 800bb0c:	4601      	mov	r1, r0
 800bb0e:	428a      	cmp	r2, r1
 800bb10:	d100      	bne.n	800bb14 <memmove+0x2a>
 800bb12:	bd10      	pop	{r4, pc}
 800bb14:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb18:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bb1c:	e7f7      	b.n	800bb0e <memmove+0x24>
	...

0800bb20 <_fstat_r>:
 800bb20:	b538      	push	{r3, r4, r5, lr}
 800bb22:	4d07      	ldr	r5, [pc, #28]	@ (800bb40 <_fstat_r+0x20>)
 800bb24:	2300      	movs	r3, #0
 800bb26:	4604      	mov	r4, r0
 800bb28:	4608      	mov	r0, r1
 800bb2a:	4611      	mov	r1, r2
 800bb2c:	602b      	str	r3, [r5, #0]
 800bb2e:	f7f6 ffd1 	bl	8002ad4 <_fstat>
 800bb32:	1c43      	adds	r3, r0, #1
 800bb34:	d102      	bne.n	800bb3c <_fstat_r+0x1c>
 800bb36:	682b      	ldr	r3, [r5, #0]
 800bb38:	b103      	cbz	r3, 800bb3c <_fstat_r+0x1c>
 800bb3a:	6023      	str	r3, [r4, #0]
 800bb3c:	bd38      	pop	{r3, r4, r5, pc}
 800bb3e:	bf00      	nop
 800bb40:	20000788 	.word	0x20000788

0800bb44 <_isatty_r>:
 800bb44:	b538      	push	{r3, r4, r5, lr}
 800bb46:	4d06      	ldr	r5, [pc, #24]	@ (800bb60 <_isatty_r+0x1c>)
 800bb48:	2300      	movs	r3, #0
 800bb4a:	4604      	mov	r4, r0
 800bb4c:	4608      	mov	r0, r1
 800bb4e:	602b      	str	r3, [r5, #0]
 800bb50:	f7f6 ffd0 	bl	8002af4 <_isatty>
 800bb54:	1c43      	adds	r3, r0, #1
 800bb56:	d102      	bne.n	800bb5e <_isatty_r+0x1a>
 800bb58:	682b      	ldr	r3, [r5, #0]
 800bb5a:	b103      	cbz	r3, 800bb5e <_isatty_r+0x1a>
 800bb5c:	6023      	str	r3, [r4, #0]
 800bb5e:	bd38      	pop	{r3, r4, r5, pc}
 800bb60:	20000788 	.word	0x20000788

0800bb64 <_sbrk_r>:
 800bb64:	b538      	push	{r3, r4, r5, lr}
 800bb66:	4d06      	ldr	r5, [pc, #24]	@ (800bb80 <_sbrk_r+0x1c>)
 800bb68:	2300      	movs	r3, #0
 800bb6a:	4604      	mov	r4, r0
 800bb6c:	4608      	mov	r0, r1
 800bb6e:	602b      	str	r3, [r5, #0]
 800bb70:	f7f6 ffd8 	bl	8002b24 <_sbrk>
 800bb74:	1c43      	adds	r3, r0, #1
 800bb76:	d102      	bne.n	800bb7e <_sbrk_r+0x1a>
 800bb78:	682b      	ldr	r3, [r5, #0]
 800bb7a:	b103      	cbz	r3, 800bb7e <_sbrk_r+0x1a>
 800bb7c:	6023      	str	r3, [r4, #0]
 800bb7e:	bd38      	pop	{r3, r4, r5, pc}
 800bb80:	20000788 	.word	0x20000788

0800bb84 <__assert_func>:
 800bb84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bb86:	4614      	mov	r4, r2
 800bb88:	461a      	mov	r2, r3
 800bb8a:	4b09      	ldr	r3, [pc, #36]	@ (800bbb0 <__assert_func+0x2c>)
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	4605      	mov	r5, r0
 800bb90:	68d8      	ldr	r0, [r3, #12]
 800bb92:	b954      	cbnz	r4, 800bbaa <__assert_func+0x26>
 800bb94:	4b07      	ldr	r3, [pc, #28]	@ (800bbb4 <__assert_func+0x30>)
 800bb96:	461c      	mov	r4, r3
 800bb98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bb9c:	9100      	str	r1, [sp, #0]
 800bb9e:	462b      	mov	r3, r5
 800bba0:	4905      	ldr	r1, [pc, #20]	@ (800bbb8 <__assert_func+0x34>)
 800bba2:	f000 f829 	bl	800bbf8 <fiprintf>
 800bba6:	f000 f839 	bl	800bc1c <abort>
 800bbaa:	4b04      	ldr	r3, [pc, #16]	@ (800bbbc <__assert_func+0x38>)
 800bbac:	e7f4      	b.n	800bb98 <__assert_func+0x14>
 800bbae:	bf00      	nop
 800bbb0:	2000019c 	.word	0x2000019c
 800bbb4:	0800c3f3 	.word	0x0800c3f3
 800bbb8:	0800c3c5 	.word	0x0800c3c5
 800bbbc:	0800c3b8 	.word	0x0800c3b8

0800bbc0 <_calloc_r>:
 800bbc0:	b570      	push	{r4, r5, r6, lr}
 800bbc2:	fba1 5402 	umull	r5, r4, r1, r2
 800bbc6:	b93c      	cbnz	r4, 800bbd8 <_calloc_r+0x18>
 800bbc8:	4629      	mov	r1, r5
 800bbca:	f7fe fe2f 	bl	800a82c <_malloc_r>
 800bbce:	4606      	mov	r6, r0
 800bbd0:	b928      	cbnz	r0, 800bbde <_calloc_r+0x1e>
 800bbd2:	2600      	movs	r6, #0
 800bbd4:	4630      	mov	r0, r6
 800bbd6:	bd70      	pop	{r4, r5, r6, pc}
 800bbd8:	220c      	movs	r2, #12
 800bbda:	6002      	str	r2, [r0, #0]
 800bbdc:	e7f9      	b.n	800bbd2 <_calloc_r+0x12>
 800bbde:	462a      	mov	r2, r5
 800bbe0:	4621      	mov	r1, r4
 800bbe2:	f7fc ff27 	bl	8008a34 <memset>
 800bbe6:	e7f5      	b.n	800bbd4 <_calloc_r+0x14>

0800bbe8 <_malloc_usable_size_r>:
 800bbe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbec:	1f18      	subs	r0, r3, #4
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	bfbc      	itt	lt
 800bbf2:	580b      	ldrlt	r3, [r1, r0]
 800bbf4:	18c0      	addlt	r0, r0, r3
 800bbf6:	4770      	bx	lr

0800bbf8 <fiprintf>:
 800bbf8:	b40e      	push	{r1, r2, r3}
 800bbfa:	b503      	push	{r0, r1, lr}
 800bbfc:	4601      	mov	r1, r0
 800bbfe:	ab03      	add	r3, sp, #12
 800bc00:	4805      	ldr	r0, [pc, #20]	@ (800bc18 <fiprintf+0x20>)
 800bc02:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc06:	6800      	ldr	r0, [r0, #0]
 800bc08:	9301      	str	r3, [sp, #4]
 800bc0a:	f7fe fccd 	bl	800a5a8 <_vfiprintf_r>
 800bc0e:	b002      	add	sp, #8
 800bc10:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc14:	b003      	add	sp, #12
 800bc16:	4770      	bx	lr
 800bc18:	2000019c 	.word	0x2000019c

0800bc1c <abort>:
 800bc1c:	b508      	push	{r3, lr}
 800bc1e:	2006      	movs	r0, #6
 800bc20:	f000 f82c 	bl	800bc7c <raise>
 800bc24:	2001      	movs	r0, #1
 800bc26:	f7f6 ff05 	bl	8002a34 <_exit>

0800bc2a <_raise_r>:
 800bc2a:	291f      	cmp	r1, #31
 800bc2c:	b538      	push	{r3, r4, r5, lr}
 800bc2e:	4605      	mov	r5, r0
 800bc30:	460c      	mov	r4, r1
 800bc32:	d904      	bls.n	800bc3e <_raise_r+0x14>
 800bc34:	2316      	movs	r3, #22
 800bc36:	6003      	str	r3, [r0, #0]
 800bc38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc3c:	bd38      	pop	{r3, r4, r5, pc}
 800bc3e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bc40:	b112      	cbz	r2, 800bc48 <_raise_r+0x1e>
 800bc42:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc46:	b94b      	cbnz	r3, 800bc5c <_raise_r+0x32>
 800bc48:	4628      	mov	r0, r5
 800bc4a:	f000 f831 	bl	800bcb0 <_getpid_r>
 800bc4e:	4622      	mov	r2, r4
 800bc50:	4601      	mov	r1, r0
 800bc52:	4628      	mov	r0, r5
 800bc54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc58:	f000 b818 	b.w	800bc8c <_kill_r>
 800bc5c:	2b01      	cmp	r3, #1
 800bc5e:	d00a      	beq.n	800bc76 <_raise_r+0x4c>
 800bc60:	1c59      	adds	r1, r3, #1
 800bc62:	d103      	bne.n	800bc6c <_raise_r+0x42>
 800bc64:	2316      	movs	r3, #22
 800bc66:	6003      	str	r3, [r0, #0]
 800bc68:	2001      	movs	r0, #1
 800bc6a:	e7e7      	b.n	800bc3c <_raise_r+0x12>
 800bc6c:	2100      	movs	r1, #0
 800bc6e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bc72:	4620      	mov	r0, r4
 800bc74:	4798      	blx	r3
 800bc76:	2000      	movs	r0, #0
 800bc78:	e7e0      	b.n	800bc3c <_raise_r+0x12>
	...

0800bc7c <raise>:
 800bc7c:	4b02      	ldr	r3, [pc, #8]	@ (800bc88 <raise+0xc>)
 800bc7e:	4601      	mov	r1, r0
 800bc80:	6818      	ldr	r0, [r3, #0]
 800bc82:	f7ff bfd2 	b.w	800bc2a <_raise_r>
 800bc86:	bf00      	nop
 800bc88:	2000019c 	.word	0x2000019c

0800bc8c <_kill_r>:
 800bc8c:	b538      	push	{r3, r4, r5, lr}
 800bc8e:	4d07      	ldr	r5, [pc, #28]	@ (800bcac <_kill_r+0x20>)
 800bc90:	2300      	movs	r3, #0
 800bc92:	4604      	mov	r4, r0
 800bc94:	4608      	mov	r0, r1
 800bc96:	4611      	mov	r1, r2
 800bc98:	602b      	str	r3, [r5, #0]
 800bc9a:	f7f6 febb 	bl	8002a14 <_kill>
 800bc9e:	1c43      	adds	r3, r0, #1
 800bca0:	d102      	bne.n	800bca8 <_kill_r+0x1c>
 800bca2:	682b      	ldr	r3, [r5, #0]
 800bca4:	b103      	cbz	r3, 800bca8 <_kill_r+0x1c>
 800bca6:	6023      	str	r3, [r4, #0]
 800bca8:	bd38      	pop	{r3, r4, r5, pc}
 800bcaa:	bf00      	nop
 800bcac:	20000788 	.word	0x20000788

0800bcb0 <_getpid_r>:
 800bcb0:	f7f6 bea8 	b.w	8002a04 <_getpid>

0800bcb4 <fmaxf>:
 800bcb4:	b508      	push	{r3, lr}
 800bcb6:	ed2d 8b02 	vpush	{d8}
 800bcba:	eeb0 8a40 	vmov.f32	s16, s0
 800bcbe:	eef0 8a60 	vmov.f32	s17, s1
 800bcc2:	f000 f831 	bl	800bd28 <__fpclassifyf>
 800bcc6:	b930      	cbnz	r0, 800bcd6 <fmaxf+0x22>
 800bcc8:	eeb0 8a68 	vmov.f32	s16, s17
 800bccc:	eeb0 0a48 	vmov.f32	s0, s16
 800bcd0:	ecbd 8b02 	vpop	{d8}
 800bcd4:	bd08      	pop	{r3, pc}
 800bcd6:	eeb0 0a68 	vmov.f32	s0, s17
 800bcda:	f000 f825 	bl	800bd28 <__fpclassifyf>
 800bcde:	2800      	cmp	r0, #0
 800bce0:	d0f4      	beq.n	800bccc <fmaxf+0x18>
 800bce2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcea:	dded      	ble.n	800bcc8 <fmaxf+0x14>
 800bcec:	e7ee      	b.n	800bccc <fmaxf+0x18>

0800bcee <fminf>:
 800bcee:	b508      	push	{r3, lr}
 800bcf0:	ed2d 8b02 	vpush	{d8}
 800bcf4:	eeb0 8a40 	vmov.f32	s16, s0
 800bcf8:	eef0 8a60 	vmov.f32	s17, s1
 800bcfc:	f000 f814 	bl	800bd28 <__fpclassifyf>
 800bd00:	b930      	cbnz	r0, 800bd10 <fminf+0x22>
 800bd02:	eeb0 8a68 	vmov.f32	s16, s17
 800bd06:	eeb0 0a48 	vmov.f32	s0, s16
 800bd0a:	ecbd 8b02 	vpop	{d8}
 800bd0e:	bd08      	pop	{r3, pc}
 800bd10:	eeb0 0a68 	vmov.f32	s0, s17
 800bd14:	f000 f808 	bl	800bd28 <__fpclassifyf>
 800bd18:	2800      	cmp	r0, #0
 800bd1a:	d0f4      	beq.n	800bd06 <fminf+0x18>
 800bd1c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bd20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd24:	d5ed      	bpl.n	800bd02 <fminf+0x14>
 800bd26:	e7ee      	b.n	800bd06 <fminf+0x18>

0800bd28 <__fpclassifyf>:
 800bd28:	ee10 3a10 	vmov	r3, s0
 800bd2c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800bd30:	d00d      	beq.n	800bd4e <__fpclassifyf+0x26>
 800bd32:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800bd36:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800bd3a:	d30a      	bcc.n	800bd52 <__fpclassifyf+0x2a>
 800bd3c:	4b07      	ldr	r3, [pc, #28]	@ (800bd5c <__fpclassifyf+0x34>)
 800bd3e:	1e42      	subs	r2, r0, #1
 800bd40:	429a      	cmp	r2, r3
 800bd42:	d908      	bls.n	800bd56 <__fpclassifyf+0x2e>
 800bd44:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800bd48:	4258      	negs	r0, r3
 800bd4a:	4158      	adcs	r0, r3
 800bd4c:	4770      	bx	lr
 800bd4e:	2002      	movs	r0, #2
 800bd50:	4770      	bx	lr
 800bd52:	2004      	movs	r0, #4
 800bd54:	4770      	bx	lr
 800bd56:	2003      	movs	r0, #3
 800bd58:	4770      	bx	lr
 800bd5a:	bf00      	nop
 800bd5c:	007ffffe 	.word	0x007ffffe

0800bd60 <_init>:
 800bd60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd62:	bf00      	nop
 800bd64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd66:	bc08      	pop	{r3}
 800bd68:	469e      	mov	lr, r3
 800bd6a:	4770      	bx	lr

0800bd6c <_fini>:
 800bd6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd6e:	bf00      	nop
 800bd70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd72:	bc08      	pop	{r3}
 800bd74:	469e      	mov	lr, r3
 800bd76:	4770      	bx	lr
