(SAIFILE
(SAIFVERSION "2.0")
(DIRECTION "backward")
(DESIGN )
(DATE "Tue Jan 21 21:44:37 2020")
(VENDOR "Synopsys, Inc")
(PROGRAM_NAME "vcd2saif")
(VERSION "F-2011.09-SP3")
(DIVIDER / )
(TIMESCALE 1 ns)
(DURATION 15392)
(INSTANCE test
  (INSTANCE dp_inst
    (NET
      (N10
        (T0 7712) (T1 7680) (TX 0)
        (TC 42) (IG 0)
      )
      (N11
        (T0 7094) (T1 8298) (TX 0)
        (TC 21) (IG 0)
      )
      (N12
        (T0 8008) (T1 7384) (TX 0)
        (TC 10) (IG 0)
      )
      (N13
        (T0 8834) (T1 6558) (TX 0)
        (TC 5) (IG 0)
      )
      (N14
        (T0 9172) (T1 6220) (TX 0)
        (TC 2) (IG 0)
      )
      (N15
        (T0 12330) (T1 3062) (TX 0)
        (TC 1) (IG 0)
      )
      (N16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N17
        (T0 672) (T1 14720) (TX 0)
        (TC 336) (IG 0)
      )
      (N18
        (T0 14720) (T1 672) (TX 0)
        (TC 168) (IG 0)
      )
      (N19
        (T0 7712) (T1 7680) (TX 0)
        (TC 84) (IG 0)
      )
      (N20
        (T0 7712) (T1 7680) (TX 0)
        (TC 42) (IG 0)
      )
      (N21
        (T0 6454) (T1 8938) (TX 0)
        (TC 21) (IG 0)
      )
      (N22
        (T0 8008) (T1 7384) (TX 0)
        (TC 10) (IG 0)
      )
      (N23
        (T0 8194) (T1 7198) (TX 0)
        (TC 5) (IG 0)
      )
      (N24
        (T0 9172) (T1 6220) (TX 0)
        (TC 2) (IG 0)
      )
      (N25
        (T0 11690) (T1 3702) (TX 0)
        (TC 1) (IG 0)
      )
      (N26
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N27
        (T0 14048) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (N28
        (T0 14048) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (N7
        (T0 672) (T1 14720) (TX 0)
        (TC 336) (IG 0)
      )
      (N8
        (T0 14720) (T1 672) (TX 0)
        (TC 168) (IG 0)
      )
      (N9
        (T0 7712) (T1 7680) (TX 0)
        (TC 84) (IG 0)
      )
      (act_buffer_inst_N115
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N116
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N117
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N118
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N119
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N120
        (T0 15004) (T1 388) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_N121
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N122
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N123
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N124
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N125
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N126
        (T0 15004) (T1 388) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_N127
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N128
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N129
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N130
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N131
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N132
        (T0 15004) (T1 388) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_N133
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N134
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N135
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N136
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N137
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N138
        (T0 15004) (T1 388) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_N139
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N140
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N141
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N142
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N143
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N144
        (T0 15008) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_N145
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N146
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N147
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N148
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N149
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N150
        (T0 15008) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_N151
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N152
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N153
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N154
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N155
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N156
        (T0 15008) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_N157
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N158
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N159
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N160
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N161
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_N162
        (T0 15008) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_int_data1\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[32\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[33\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[34\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[35\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[36\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[37\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[38\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[39\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[40\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data1\[41\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data1\[42\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data1\[43\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data1\[44\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data1\[45\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data1\[46\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data1\[47\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data1\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data1\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[32\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[33\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[34\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[35\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[36\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[37\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[38\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[39\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[40\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data2\[41\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data2\[42\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data2\[43\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data2\[44\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data2\[45\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data2\[46\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data2\[47\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data2\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data2\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[32\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[33\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[34\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[35\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[36\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[37\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[38\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[39\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[40\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data3\[41\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data3\[42\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data3\[43\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data3\[44\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data3\[45\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data3\[46\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 36) (IG 0)
      )
      (act_buffer_inst_int_data3\[47\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 36) (IG 0)
      )
      (act_buffer_inst_int_data3\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data3\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[32\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[33\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[34\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[35\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[36\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[37\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[38\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[39\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[40\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data4\[41\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data4\[42\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data4\[43\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data4\[44\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data4\[45\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_int_data4\[46\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 36) (IG 0)
      )
      (act_buffer_inst_int_data4\[47\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 36) (IG 0)
      )
      (act_buffer_inst_int_data4\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data4\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[32\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[33\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[34\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[35\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[36\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[37\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[38\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[39\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[40\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data5\[41\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data5\[42\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data5\[43\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data5\[44\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data5\[45\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data5\[46\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data5\[47\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data5\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data5\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[32\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[33\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[34\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[35\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[36\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[37\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[38\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[39\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[40\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[41\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[42\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data6\[43\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data6\[44\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data6\[45\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data6\[46\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data6\[47\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data6\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data6\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[32\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[33\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[34\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[35\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[36\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[37\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[38\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[39\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[40\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data7\[41\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data7\[42\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data7\[43\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data7\[44\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data7\[45\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data7\[46\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data7\[47\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data7\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data7\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[32\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[33\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[34\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[35\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[36\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[37\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[38\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[39\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[40\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data8\[41\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data8\[42\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[43\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[44\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data8\[45\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data8\[46\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data8\[47\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_int_data8\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_int_data8\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n1
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (act_buffer_inst_n10
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n100
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n101
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n102
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n103
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n104
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n105
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n106
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n107
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n108
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n109
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n11
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n110
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n111
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n112
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n113
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n114
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n116
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n118
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n12
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n120
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n121
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n122
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n123
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n124
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n125
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n126
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n127
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n128
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n129
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n13
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n130
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n131
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n132
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n133
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n134
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n135
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n136
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n137
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n138
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n139
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n140
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n141
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n142
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n143
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n144
        (T0 384) (T1 15008) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_n145
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (act_buffer_inst_n146
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n147
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n148
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n149
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n15
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n150
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n151
        (T0 384) (T1 15008) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_n152
        (T0 384) (T1 15008) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_n153
        (T0 4998) (T1 10394) (TX 0)
        (TC 193) (IG 0)
      )
      (act_buffer_inst_n154
        (T0 2308) (T1 13084) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_n155
        (T0 2308) (T1 13084) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_n156
        (T0 2308) (T1 13084) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_n157
        (T0 2318) (T1 13074) (TX 0)
        (TC 193) (IG 0)
      )
      (act_buffer_inst_n158
        (T0 6150) (T1 9242) (TX 0)
        (TC 193) (IG 0)
      )
      (act_buffer_inst_n159
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n160
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n161
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n162
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n163
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n164
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n165
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n166
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n167
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n168
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n169
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n17
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n170
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n171
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n172
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n173
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n174
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n175
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n176
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n177
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n178
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n179
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n18
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n180
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n181
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n182
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n183
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n184
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n185
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n186
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n187
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n188
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n189
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n19
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n190
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n191
        (T0 5384) (T1 10008) (TX 0)
        (TC 772) (IG 0)
      )
      (act_buffer_inst_n192
        (T0 5384) (T1 10008) (TX 0)
        (TC 386) (IG 0)
      )
      (act_buffer_inst_n193
        (T0 6150) (T1 9242) (TX 0)
        (TC 193) (IG 0)
      )
      (act_buffer_inst_n194
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n195
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n196
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n2
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (act_buffer_inst_n20
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n21
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n22
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n23
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n24
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n25
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n26
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n27
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n28
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n29
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n3
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (act_buffer_inst_n30
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n31
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n32
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n33
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n34
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n35
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n36
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n38
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n40
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n42
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n44
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n46
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n48
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n5
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n50
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n52
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n54
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n56
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n57
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n58
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n59
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n60
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n61
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n63
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n64
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n66
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n68
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n7
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n70
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n72
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n74
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n75
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n76
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n77
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n78
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_buffer_inst_n79
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n80
        (T0 2952) (T1 12440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_buffer_inst_n81
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n82
        (T0 2952) (T1 12440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_buffer_inst_n83
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n84
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n85
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n86
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n87
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n88
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n89
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n9
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n90
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n91
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n92
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n93
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n94
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_buffer_inst_n95
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n96
        (T0 2952) (T1 12440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_buffer_inst_n97
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_n98
        (T0 2952) (T1 12440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_buffer_inst_n99
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4316
        (T0 15198) (T1 194) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_net4322
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4327
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4332
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4337
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4342
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4347
        (T0 15198) (T1 194) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_net4352
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4357
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4362
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4367
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4372
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4377
        (T0 15198) (T1 194) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_net4382
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4387
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4392
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4397
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4402
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4407
        (T0 15198) (T1 194) (TX 0)
        (TC 194) (IG 0)
      )
      (act_buffer_inst_net4412
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4417
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4422
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4427
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4432
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4437
        (T0 15200) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_net4442
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4447
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4452
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4457
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4462
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4467
        (T0 15200) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_net4472
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4477
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4482
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4487
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4492
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4497
        (T0 15200) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_net4502
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4507
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4512
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4517
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4522
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4527
        (T0 15200) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (act_buffer_inst_net4532
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4537
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4542
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4547
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_buffer_inst_net4552
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (act_if_inst_int_data1\[0\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data1\[1\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data1\[2\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data1\[3\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data1\[4\]
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data1\[5\]
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data1\[6\]
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data1\[7\]
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data2\[0\]
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data2\[1\]
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data2\[2\]
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data2\[3\]
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data2\[4\]
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data2\[5\]
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data2\[6\]
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data2\[7\]
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data3\[0\]
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data3\[1\]
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data3\[2\]
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data3\[3\]
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data3\[4\]
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data3\[5\]
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data3\[6\]
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data3\[7\]
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data4\[0\]
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data4\[1\]
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data4\[2\]
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data4\[3\]
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data4\[4\]
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data4\[5\]
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data4\[6\]
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data4\[7\]
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data5\[0\]
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data5\[1\]
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data5\[2\]
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data5\[3\]
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data5\[4\]
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data5\[5\]
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data5\[6\]
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data5\[7\]
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data6\[0\]
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data6\[1\]
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data6\[2\]
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data6\[3\]
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data6\[4\]
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data6\[5\]
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data6\[6\]
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data6\[7\]
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data7\[0\]
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data7\[1\]
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data7\[2\]
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data7\[3\]
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data7\[4\]
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data7\[5\]
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data7\[6\]
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data7\[7\]
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data8\[0\]
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data8\[1\]
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data8\[2\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data8\[3\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data8\[4\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data8\[5\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data8\[6\]
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_int_data8\[7\]
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n1
        (T0 336) (T1 15056) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n10
        (T0 1632) (T1 13760) (TX 0)
        (TC 216) (IG 0)
      )
      (act_if_inst_n100
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n101
        (T0 648) (T1 14744) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n102
        (T0 1512) (T1 13880) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n103
        (T0 1632) (T1 13760) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n104
        (T0 1320) (T1 14072) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n105
        (T0 1632) (T1 13760) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n106
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n107
        (T0 648) (T1 14744) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n108
        (T0 1512) (T1 13880) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n109
        (T0 1632) (T1 13760) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n11
        (T0 336) (T1 15056) (TX 0)
        (TC 108) (IG 0)
      )
      (act_if_inst_n110
        (T0 984) (T1 14408) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n111
        (T0 1344) (T1 14048) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n112
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n113
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n114
        (T0 1800) (T1 13592) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n115
        (T0 1632) (T1 13760) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n116
        (T0 984) (T1 14408) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n117
        (T0 1344) (T1 14048) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n118
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n119
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n12
        (T0 1488) (T1 13904) (TX 0)
        (TC 192) (IG 0)
      )
      (act_if_inst_n120
        (T0 1800) (T1 13592) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n121
        (T0 1632) (T1 13760) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n122
        (T0 1320) (T1 14072) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n123
        (T0 1632) (T1 13760) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n124
        (T0 2952) (T1 12440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n125
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n126
        (T0 1800) (T1 13592) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n127
        (T0 1632) (T1 13760) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n128
        (T0 1320) (T1 14072) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n129
        (T0 1632) (T1 13760) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n13
        (T0 336) (T1 15056) (TX 0)
        (TC 108) (IG 0)
      )
      (act_if_inst_n130
        (T0 2952) (T1 12440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n131
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n132
        (T0 1800) (T1 13592) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n133
        (T0 1152) (T1 14240) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n134
        (T0 1152) (T1 14240) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n135
        (T0 1440) (T1 13952) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n136
        (T0 1440) (T1 13952) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n137
        (T0 1080) (T1 14312) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n138
        (T0 1080) (T1 14312) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n139
        (T0 1440) (T1 13952) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n14
        (T0 1488) (T1 13904) (TX 0)
        (TC 192) (IG 0)
      )
      (act_if_inst_n140
        (T0 1440) (T1 13952) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n141
        (T0 1032) (T1 14360) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n142
        (T0 1032) (T1 14360) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n143
        (T0 1320) (T1 14072) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n144
        (T0 1320) (T1 14072) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n145
        (T0 1272) (T1 14120) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n146
        (T0 1272) (T1 14120) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n147
        (T0 1320) (T1 14072) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n148
        (T0 1320) (T1 14072) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n149
        (T0 1848) (T1 13544) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n15
        (T0 240) (T1 15152) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n150
        (T0 1848) (T1 13544) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n151
        (T0 1488) (T1 13904) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n152
        (T0 1488) (T1 13904) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n153
        (T0 1848) (T1 13544) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n154
        (T0 1848) (T1 13544) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n155
        (T0 1848) (T1 13544) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n156
        (T0 1848) (T1 13544) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n157
        (T0 2136) (T1 13256) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n158
        (T0 2136) (T1 13256) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n159
        (T0 2088) (T1 13304) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n16
        (T0 1128) (T1 14264) (TX 0)
        (TC 156) (IG 0)
      )
      (act_if_inst_n160
        (T0 2088) (T1 13304) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n161
        (T0 2136) (T1 13256) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n162
        (T0 2136) (T1 13256) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n163
        (T0 2136) (T1 13256) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n164
        (T0 2136) (T1 13256) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n165
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n166
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n167
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_if_inst_n168
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_if_inst_n169
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n17
        (T0 240) (T1 15152) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n170
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n171
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n172
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n173
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n174
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n175
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n176
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n177
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n178
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n179
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n18
        (T0 1128) (T1 14264) (TX 0)
        (TC 156) (IG 0)
      )
      (act_if_inst_n180
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n181
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_if_inst_n182
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_if_inst_n183
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n184
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n185
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n186
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n187
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n188
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n189
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n19
        (T0 264) (T1 15128) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n190
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n191
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n192
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n193
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n194
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n195
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n196
        (T0 1968) (T1 13424) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n197
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n198
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n199
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n2
        (T0 2304) (T1 13088) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n20
        (T0 936) (T1 14456) (TX 0)
        (TC 144) (IG 0)
      )
      (act_if_inst_n200
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n201
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n202
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n203
        (T0 2952) (T1 12440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n204
        (T0 2952) (T1 12440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n205
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n206
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n207
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n208
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n209
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n21
        (T0 264) (T1 15128) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n210
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n211
        (T0 2952) (T1 12440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n212
        (T0 2952) (T1 12440) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n213
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n214
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n215
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n216
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n217
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n218
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n219
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n22
        (T0 936) (T1 14456) (TX 0)
        (TC 144) (IG 0)
      )
      (act_if_inst_n220
        (T0 1968) (T1 13424) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n221
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n222
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n223
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n224
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n225
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n226
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n227
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n228
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n229
        (T0 13904) (T1 1488) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n23
        (T0 360) (T1 15032) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n230
        (T0 14240) (T1 1152) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n231
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n232
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n233
        (T0 13904) (T1 1488) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n234
        (T0 14240) (T1 1152) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n235
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n236
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n237
        (T0 13544) (T1 1848) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n238
        (T0 13952) (T1 1440) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n239
        (T0 13928) (T1 1464) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n24
        (T0 1080) (T1 14312) (TX 0)
        (TC 168) (IG 0)
      )
      (act_if_inst_n240
        (T0 13904) (T1 1488) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n241
        (T0 13544) (T1 1848) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n242
        (T0 13952) (T1 1440) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n243
        (T0 13928) (T1 1464) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n244
        (T0 13904) (T1 1488) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n245
        (T0 13832) (T1 1560) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n246
        (T0 14312) (T1 1080) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n247
        (T0 13640) (T1 1752) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n248
        (T0 13544) (T1 1848) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n249
        (T0 13832) (T1 1560) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n25
        (T0 360) (T1 15032) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n250
        (T0 14312) (T1 1080) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n251
        (T0 13640) (T1 1752) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n252
        (T0 13544) (T1 1848) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n253
        (T0 13544) (T1 1848) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n254
        (T0 13952) (T1 1440) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n255
        (T0 13640) (T1 1752) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n256
        (T0 13544) (T1 1848) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n257
        (T0 13544) (T1 1848) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n258
        (T0 13952) (T1 1440) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n259
        (T0 13640) (T1 1752) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n26
        (T0 1080) (T1 14312) (TX 0)
        (TC 168) (IG 0)
      )
      (act_if_inst_n260
        (T0 13544) (T1 1848) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n261
        (T0 13808) (T1 1584) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n262
        (T0 14360) (T1 1032) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n263
        (T0 13592) (T1 1800) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n264
        (T0 13256) (T1 2136) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n265
        (T0 13808) (T1 1584) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n266
        (T0 14360) (T1 1032) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n267
        (T0 13592) (T1 1800) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n268
        (T0 13256) (T1 2136) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n269
        (T0 13760) (T1 1632) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n27
        (T0 480) (T1 14912) (TX 0)
        (TC 120) (IG 0)
      )
      (act_if_inst_n270
        (T0 14072) (T1 1320) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n271
        (T0 13880) (T1 1512) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n272
        (T0 13304) (T1 2088) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n273
        (T0 13760) (T1 1632) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n274
        (T0 14072) (T1 1320) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n275
        (T0 13880) (T1 1512) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n276
        (T0 13304) (T1 2088) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n277
        (T0 14048) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n278
        (T0 14120) (T1 1272) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n279
        (T0 13592) (T1 1800) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n28
        (T0 1224) (T1 14168) (TX 0)
        (TC 192) (IG 0)
      )
      (act_if_inst_n280
        (T0 13256) (T1 2136) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n281
        (T0 14048) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n282
        (T0 14120) (T1 1272) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n283
        (T0 13592) (T1 1800) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n284
        (T0 13256) (T1 2136) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n285
        (T0 13760) (T1 1632) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n286
        (T0 14072) (T1 1320) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n287
        (T0 13592) (T1 1800) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n288
        (T0 13256) (T1 2136) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n289
        (T0 13760) (T1 1632) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n29
        (T0 480) (T1 14912) (TX 0)
        (TC 120) (IG 0)
      )
      (act_if_inst_n290
        (T0 14072) (T1 1320) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n291
        (T0 13592) (T1 1800) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n292
        (T0 13256) (T1 2136) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n293
        (T0 9242) (T1 6150) (TX 0)
        (TC 193) (IG 0)
      )
      (act_if_inst_n294
        (T0 9242) (T1 6150) (TX 0)
        (TC 193) (IG 0)
      )
      (act_if_inst_n295
        (T0 9242) (T1 6150) (TX 0)
        (TC 193) (IG 0)
      )
      (act_if_inst_n296
        (T0 9242) (T1 6150) (TX 0)
        (TC 193) (IG 0)
      )
      (act_if_inst_n297
        (T0 9242) (T1 6150) (TX 0)
        (TC 193) (IG 0)
      )
      (act_if_inst_n298
        (T0 9242) (T1 6150) (TX 0)
        (TC 193) (IG 0)
      )
      (act_if_inst_n299
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (act_if_inst_n3
        (T0 432) (T1 14960) (TX 0)
        (TC 132) (IG 0)
      )
      (act_if_inst_n30
        (T0 1224) (T1 14168) (TX 0)
        (TC 192) (IG 0)
      )
      (act_if_inst_n300
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (act_if_inst_n301
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (act_if_inst_n302
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (act_if_inst_n303
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (act_if_inst_n304
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (act_if_inst_n305
        (T0 10008) (T1 5384) (TX 0)
        (TC 772) (IG 0)
      )
      (act_if_inst_n306
        (T0 10008) (T1 5384) (TX 0)
        (TC 772) (IG 0)
      )
      (act_if_inst_n307
        (T0 10008) (T1 5384) (TX 0)
        (TC 772) (IG 0)
      )
      (act_if_inst_n308
        (T0 10008) (T1 5384) (TX 0)
        (TC 772) (IG 0)
      )
      (act_if_inst_n309
        (T0 10008) (T1 5384) (TX 0)
        (TC 772) (IG 0)
      )
      (act_if_inst_n31
        (T0 504) (T1 14888) (TX 0)
        (TC 132) (IG 0)
      )
      (act_if_inst_n310
        (T0 10008) (T1 5384) (TX 0)
        (TC 772) (IG 0)
      )
      (act_if_inst_n311
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (act_if_inst_n312
        (T0 3840) (T1 11552) (TX 0)
        (TC 960) (IG 0)
      )
      (act_if_inst_n32
        (T0 1296) (T1 14096) (TX 0)
        (TC 204) (IG 0)
      )
      (act_if_inst_n33
        (T0 504) (T1 14888) (TX 0)
        (TC 132) (IG 0)
      )
      (act_if_inst_n34
        (T0 1296) (T1 14096) (TX 0)
        (TC 204) (IG 0)
      )
      (act_if_inst_n35
        (T0 504) (T1 14888) (TX 0)
        (TC 144) (IG 0)
      )
      (act_if_inst_n36
        (T0 1512) (T1 13880) (TX 0)
        (TC 216) (IG 0)
      )
      (act_if_inst_n37
        (T0 504) (T1 14888) (TX 0)
        (TC 144) (IG 0)
      )
      (act_if_inst_n38
        (T0 1512) (T1 13880) (TX 0)
        (TC 216) (IG 0)
      )
      (act_if_inst_n39
        (T0 1488) (T1 13904) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n4
        (T0 1632) (T1 13760) (TX 0)
        (TC 216) (IG 0)
      )
      (act_if_inst_n40
        (T0 2616) (T1 12776) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n41
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n42
        (T0 1752) (T1 13640) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n43
        (T0 336) (T1 15056) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n44
        (T0 2304) (T1 13088) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n45
        (T0 1488) (T1 13904) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n46
        (T0 2616) (T1 12776) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n47
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n48
        (T0 1752) (T1 13640) (TX 0)
        (TC 36) (IG 0)
      )
      (act_if_inst_n49
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n5
        (T0 5760) (T1 9632) (TX 0)
        (TC 960) (IG 0)
      )
      (act_if_inst_n50
        (T0 2304) (T1 13088) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n51
        (T0 1848) (T1 13544) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n52
        (T0 2616) (T1 12776) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n53
        (T0 336) (T1 15056) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n54
        (T0 1464) (T1 13928) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n55
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n56
        (T0 2304) (T1 13088) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n57
        (T0 1848) (T1 13544) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n58
        (T0 2616) (T1 12776) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n59
        (T0 336) (T1 15056) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n6
        (T0 13472) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (act_if_inst_n60
        (T0 1464) (T1 13928) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n61
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n62
        (T0 1656) (T1 13736) (TX 0)
        (TC 108) (IG 0)
      )
      (act_if_inst_n63
        (T0 1560) (T1 13832) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n64
        (T0 2616) (T1 12776) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n65
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n66
        (T0 1752) (T1 13640) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n67
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n68
        (T0 1656) (T1 13736) (TX 0)
        (TC 108) (IG 0)
      )
      (act_if_inst_n69
        (T0 1560) (T1 13832) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n7
        (T0 13472) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (act_if_inst_n70
        (T0 2616) (T1 12776) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n71
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n72
        (T0 1752) (T1 13640) (TX 0)
        (TC 48) (IG 0)
      )
      (act_if_inst_n73
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n74
        (T0 2304) (T1 13088) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n75
        (T0 1848) (T1 13544) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n76
        (T0 2616) (T1 12776) (TX 0)
        (TC 144) (IG 0)
      )
      (act_if_inst_n77
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n78
        (T0 1752) (T1 13640) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n79
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n8
        (T0 13472) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (act_if_inst_n80
        (T0 2304) (T1 13088) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n81
        (T0 1848) (T1 13544) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n82
        (T0 2616) (T1 12776) (TX 0)
        (TC 144) (IG 0)
      )
      (act_if_inst_n83
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n84
        (T0 1752) (T1 13640) (TX 0)
        (TC 72) (IG 0)
      )
      (act_if_inst_n85
        (T0 1296) (T1 14096) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n86
        (T0 1320) (T1 14072) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n87
        (T0 1584) (T1 13808) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n88
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n89
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n9
        (T0 432) (T1 14960) (TX 0)
        (TC 132) (IG 0)
      )
      (act_if_inst_n90
        (T0 1800) (T1 13592) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n91
        (T0 1296) (T1 14096) (TX 0)
        (TC 96) (IG 0)
      )
      (act_if_inst_n92
        (T0 1320) (T1 14072) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n93
        (T0 1584) (T1 13808) (TX 0)
        (TC 84) (IG 0)
      )
      (act_if_inst_n94
        (T0 2952) (T1 12440) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n95
        (T0 984) (T1 14408) (TX 0)
        (TC 12) (IG 0)
      )
      (act_if_inst_n96
        (T0 1800) (T1 13592) (TX 0)
        (TC 24) (IG 0)
      )
      (act_if_inst_n97
        (T0 1632) (T1 13760) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n98
        (T0 1320) (T1 14072) (TX 0)
        (TC 60) (IG 0)
      )
      (act_if_inst_n99
        (T0 1632) (T1 13760) (TX 0)
        (TC 72) (IG 0)
      )
      (add_426_carry\[2\]
        (T0 15056) (T1 336) (TX 0)
        (TC 168) (IG 0)
      )
      (add_426_carry\[3\]
        (T0 15224) (T1 168) (TX 0)
        (TC 84) (IG 0)
      )
      (add_426_carry\[4\]
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (add_426_carry\[5\]
        (T0 15352) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (add_426_carry\[6\]
        (T0 15372) (T1 20) (TX 0)
        (TC 10) (IG 0)
      )
      (add_426_carry\[7\]
        (T0 15384) (T1 8) (TX 0)
        (TC 4) (IG 0)
      )
      (add_426_carry\[8\]
        (T0 15388) (T1 4) (TX 0)
        (TC 2) (IG 0)
      )
      (add_426_carry\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_428_carry\[2\]
        (T0 15056) (T1 336) (TX 0)
        (TC 168) (IG 0)
      )
      (add_428_carry\[3\]
        (T0 15224) (T1 168) (TX 0)
        (TC 84) (IG 0)
      )
      (add_428_carry\[4\]
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (add_428_carry\[5\]
        (T0 15352) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (add_428_carry\[6\]
        (T0 15372) (T1 20) (TX 0)
        (TC 10) (IG 0)
      )
      (add_428_carry\[7\]
        (T0 15384) (T1 8) (TX 0)
        (TC 4) (IG 0)
      )
      (add_428_carry\[8\]
        (T0 15388) (T1 4) (TX 0)
        (TC 2) (IG 0)
      )
      (add_428_carry\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ckg\[0\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ckg\[1\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ckg\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ifmaps\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ifmaps\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ifmaps\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_k\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_k\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_k\[2\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_npu\[0\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_npu\[1\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_npu\[2\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ofmaps\[0\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ofmaps\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ofmaps\[2\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ofmaps\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_tile\[0\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_tile\[1\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ck
        (T0 7696) (T1 7696) (TX 0)
        (TC 7696) (IG 0)
      )
      (ckg_ctrl8b_inst_n1
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n10
        (T0 3840) (T1 11552) (TX 0)
        (TC 12) (IG 0)
      )
      (ckg_ctrl8b_inst_n11
        (T0 3552) (T1 11840) (TX 0)
        (TC 48) (IG 0)
      )
      (ckg_ctrl8b_inst_n12
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n13
        (T0 3552) (T1 11840) (TX 0)
        (TC 48) (IG 0)
      )
      (ckg_ctrl8b_inst_n14
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n15
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n16
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n17
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n18
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n19
        (T0 3840) (T1 11552) (TX 0)
        (TC 12) (IG 0)
      )
      (ckg_ctrl8b_inst_n2
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n20
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n3
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ckg_ctrl8b_inst_n9
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ctrl_en_hmode
        (T0 5792) (T1 9600) (TX 0)
        (TC 960) (IG 0)
      )
      (ctrl_en_npu
        (T0 2704) (T1 12688) (TX 0)
        (TC 192) (IG 0)
      )
      (ctrl_en_vmode
        (T0 13856) (T1 1536) (TX 0)
        (TC 768) (IG 0)
      )
      (ctrl_ldh_v_n
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (ctrl_wr_pipe
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (hmode_cnt_inst_N10
        (T0 5760) (T1 9632) (TX 0)
        (TC 1920) (IG 0)
      )
      (hmode_cnt_inst_N12
        (T0 13472) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (hmode_cnt_inst_n1
        (T0 1920) (T1 13472) (TX 0)
        (TC 960) (IG 0)
      )
      (hmode_cnt_inst_n10
        (T0 1920) (T1 13472) (TX 0)
        (TC 960) (IG 0)
      )
      (hmode_cnt_inst_n11
        (T0 3840) (T1 11552) (TX 0)
        (TC 960) (IG 0)
      )
      (hmode_cnt_inst_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (hmode_cnt_inst_n2
        (T0 11552) (T1 3840) (TX 0)
        (TC 1920) (IG 0)
      )
      (hmode_cnt_inst_n4
        (T0 11552) (T1 3840) (TX 0)
        (TC 960) (IG 0)
      )
      (hmode_cnt_inst_n5
        (T0 1920) (T1 13472) (TX 0)
        (TC 960) (IG 0)
      )
      (hmode_cnt_inst_n6
        (T0 3840) (T1 11552) (TX 0)
        (TC 1920) (IG 0)
      )
      (hmode_cnt_inst_n7
        (T0 3840) (T1 11552) (TX 0)
        (TC 960) (IG 0)
      )
      (hmode_cnt_inst_n8
        (T0 11552) (T1 3840) (TX 0)
        (TC 960) (IG 0)
      )
      (hmode_cnt_inst_n9
        (T0 1920) (T1 13472) (TX 0)
        (TC 960) (IG 0)
      )
      (hmode_cnt_inst_net2826
        (T0 10592) (T1 4800) (TX 0)
        (TC 4800) (IG 0)
      )
      (hmode_cnt_inst_q_2_
        (T0 13472) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (i_acth\[0\]
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[10\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[11\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[12\]
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[13\]
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[14\]
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[15\]
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[1\]
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[2\]
        (T0 13112) (T1 2280) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[3\]
        (T0 13112) (T1 2280) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[4\]
        (T0 12728) (T1 2664) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[5\]
        (T0 12728) (T1 2664) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[6\]
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[7\]
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[8\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (i_acth\[9\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[0\]
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[10\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[11\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[12\]
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[13\]
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[14\]
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[15\]
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[1\]
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[2\]
        (T0 13112) (T1 2280) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[3\]
        (T0 13112) (T1 2280) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[4\]
        (T0 12728) (T1 2664) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[5\]
        (T0 12728) (T1 2664) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[6\]
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[7\]
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[8\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (i_actv\[9\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (i_beta\[0\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_beta\[1\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_beta\[2\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_beta\[3\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_beta\[4\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_beta\[5\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_beta\[6\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_beta\[7\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N10
        (T0 7318) (T1 8074) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_addr_gen_inst_N11
        (T0 7520) (T1 7872) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_addr_gen_inst_N12
        (T0 7520) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_addr_gen_inst_N13
        (T0 7712) (T1 7680) (TX 0)
        (TC 36) (IG 0)
      )
      (i_data_addr_gen_inst_N14
        (T0 11504) (T1 3888) (TX 0)
        (TC 24) (IG 0)
      )
      (i_data_addr_gen_inst_N15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N17
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N30
        (T0 5384) (T1 10008) (TX 0)
        (TC 772) (IG 0)
      )
      (i_data_addr_gen_inst_N31
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_addr_gen_inst_N32
        (T0 7318) (T1 8074) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_addr_gen_inst_N33
        (T0 7520) (T1 7872) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_addr_gen_inst_N34
        (T0 7520) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_addr_gen_inst_N35
        (T0 7712) (T1 7680) (TX 0)
        (TC 36) (IG 0)
      )
      (i_data_addr_gen_inst_N36
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (i_data_addr_gen_inst_N37
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N39
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N58
        (T0 5384) (T1 10008) (TX 0)
        (TC 772) (IG 0)
      )
      (i_data_addr_gen_inst_N59
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_addr_gen_inst_N60
        (T0 7318) (T1 8074) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_addr_gen_inst_N61
        (T0 7520) (T1 7872) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_addr_gen_inst_N62
        (T0 7520) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_addr_gen_inst_N63
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_addr_gen_inst_N64
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N65
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N66
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N67
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N68
        (T0 5384) (T1 10008) (TX 0)
        (TC 772) (IG 0)
      )
      (i_data_addr_gen_inst_N69
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_addr_gen_inst_N70
        (T0 7318) (T1 8074) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_addr_gen_inst_N71
        (T0 7520) (T1 7872) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_addr_gen_inst_N72
        (T0 7520) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_addr_gen_inst_N73
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N74
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N75
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N76
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N77
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_N8
        (T0 5384) (T1 10008) (TX 0)
        (TC 772) (IG 0)
      )
      (i_data_addr_gen_inst_N9
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_addr_gen_inst_add_32_carry\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_32_carry\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_32_carry\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_32_carry\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_32_carry\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_32_carry\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_32_carry\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_32_carry\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_32_n1
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_33_carry\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_33_carry\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_33_carry\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_33_carry\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_33_carry\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_33_carry\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_33_carry\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_33_carry\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_33_n1
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_46_carry\[2\]
        (T0 12700) (T1 2692) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_addr_gen_inst_add_46_carry\[3\]
        (T0 15008) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (i_data_addr_gen_inst_add_46_carry\[4\]
        (T0 15200) (T1 192) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_addr_gen_inst_add_46_carry\[5\]
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_addr_gen_inst_add_46_carry\[6\]
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (i_data_addr_gen_inst_add_46_carry\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_46_carry\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_46_carry\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_62_carry\[2\]
        (T0 12700) (T1 2692) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_addr_gen_inst_add_62_carry\[3\]
        (T0 15008) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (i_data_addr_gen_inst_add_62_carry\[4\]
        (T0 15200) (T1 192) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_addr_gen_inst_add_62_carry\[5\]
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_addr_gen_inst_add_62_carry\[6\]
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (i_data_addr_gen_inst_add_62_carry\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_62_carry\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_62_carry\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_78_carry\[2\]
        (T0 12700) (T1 2692) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_addr_gen_inst_add_78_carry\[3\]
        (T0 15008) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (i_data_addr_gen_inst_add_78_carry\[4\]
        (T0 15200) (T1 192) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_addr_gen_inst_add_78_carry\[5\]
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_addr_gen_inst_add_78_carry\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_78_carry\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_78_carry\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_add_78_carry\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_even_base_addr\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_even_base_addr\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_even_base_addr\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_even_base_addr\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_even_base_addr\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_even_base_addr\[5\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_even_base_addr\[6\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_even_base_addr\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_even_base_addr\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_even_base_addr\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_odd_base_addr\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_odd_base_addr\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_odd_base_addr\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_odd_base_addr\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_odd_base_addr\[4\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_odd_base_addr\[5\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_odd_base_addr\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_odd_base_addr\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_odd_base_addr\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_odd_base_addr\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_offs_addr_0_
        (T0 10008) (T1 5384) (TX 0)
        (TC 772) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_offs_addr_1_
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_offs_addr_2_
        (T0 9242) (T1 6150) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_offs_addr_3_
        (T0 7520) (T1 7872) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_offs_addr_4_
        (T0 7520) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_offs_addr_5_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_offs_addr_6_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_offs_addr_7_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_offs_addr_8_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_int_data_offs_addr_9_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_addr_gen_inst_n23
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_addr_gen_inst_n24
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_addr_gen_inst_n25
        (T0 15320) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (i_data_addr_gen_inst_n26
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (i_data_addr_gen_inst_n27
        (T0 24) (T1 15368) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_addr_gen_inst_n29
        (T0 96) (T1 15296) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_addr_gen_inst_n30
        (T0 48) (T1 15344) (TX 0)
        (TC 24) (IG 0)
      )
      (i_data_addr_gen_inst_n31
        (T0 72) (T1 15320) (TX 0)
        (TC 36) (IG 0)
      )
      (i_data_addr_gen_inst_net2708
        (T0 15356) (T1 36) (TX 0)
        (TC 36) (IG 0)
      )
      (i_data_addr_gen_inst_net2714
        (T0 15368) (T1 24) (TX 0)
        (TC 24) (IG 0)
      )
      (i_data_addr_gen_inst_net2719
        (T0 13848) (T1 1544) (TX 0)
        (TC 1544) (IG 0)
      )
      (i_data_ev_odd_n
        (T0 7712) (T1 7680) (TX 0)
        (TC 24) (IG 0)
      )
      (i_data_even_addr\[0\]
        (T0 10008) (T1 5384) (TX 0)
        (TC 772) (IG 0)
      )
      (i_data_even_addr\[1\]
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_even_addr\[2\]
        (T0 9242) (T1 6150) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_even_addr\[3\]
        (T0 7520) (T1 7872) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_even_addr\[4\]
        (T0 7520) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_even_addr\[5\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_even_addr\[6\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_even_addr\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr\[0\]
        (T0 10008) (T1 5384) (TX 0)
        (TC 772) (IG 0)
      )
      (i_data_odd_addr\[1\]
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_odd_addr\[2\]
        (T0 9242) (T1 6150) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_odd_addr\[3\]
        (T0 7520) (T1 7872) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_odd_addr\[4\]
        (T0 7520) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_odd_addr\[5\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_odd_addr\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_gamma\[0\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_gamma\[1\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_gamma\[2\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_gamma\[3\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_gamma\[4\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_gamma\[5\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_gamma\[6\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_gamma\[7\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (i_weight\[0\]
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (i_weight\[1\]
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (i_weight_addr\[0\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 2490) (IG 0)
      )
      (i_weight_addr\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[1\]
        (T0 8026) (T1 7366) (TX 0)
        (TC 1245) (IG 0)
      )
      (i_weight_addr\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[2\]
        (T0 7962) (T1 7430) (TX 0)
        (TC 607) (IG 0)
      )
      (i_weight_addr\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[3\]
        (T0 7904) (T1 7488) (TX 0)
        (TC 378) (IG 0)
      )
      (i_weight_addr\[4\]
        (T0 7642) (T1 7750) (TX 0)
        (TC 189) (IG 0)
      )
      (i_weight_addr\[5\]
        (T0 8608) (T1 6784) (TX 0)
        (TC 124) (IG 0)
      )
      (i_weight_addr\[6\]
        (T0 8544) (T1 6848) (TX 0)
        (TC 62) (IG 0)
      )
      (i_weight_addr\[7\]
        (T0 13274) (T1 2118) (TX 0)
        (TC 31) (IG 0)
      )
      (i_weight_addr\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N10
        (T0 8096) (T1 7296) (TX 0)
        (TC 192) (IG 0)
      )
      (i_weight_addr_gen_inst_N11
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N12
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N13
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N17
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N18
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N21
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N22
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N25
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N26
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N27
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N28
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N31
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N32
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N33
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N34
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N35
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N36
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N37
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N38
        (T0 5408) (T1 9984) (TX 0)
        (TC 1152) (IG 0)
      )
      (i_weight_addr_gen_inst_N6
        (T0 8064) (T1 7328) (TX 0)
        (TC 2496) (IG 0)
      )
      (i_weight_addr_gen_inst_N7
        (T0 7328) (T1 8064) (TX 0)
        (TC 1344) (IG 0)
      )
      (i_weight_addr_gen_inst_N8
        (T0 10016) (T1 5376) (TX 0)
        (TC 576) (IG 0)
      )
      (i_weight_addr_gen_inst_N9
        (T0 8480) (T1 6912) (TX 0)
        (TC 384) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[2\]
        (T0 11808) (T1 3584) (TX 0)
        (TC 800) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[3\]
        (T0 11872) (T1 3520) (TX 0)
        (TC 480) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[4\]
        (T0 10080) (T1 5312) (TX 0)
        (TC 256) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[5\]
        (T0 9504) (T1 5888) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[6\]
        (T0 12000) (T1 3392) (TX 0)
        (TC 64) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[7\]
        (T0 13280) (T1 2112) (TX 0)
        (TC 32) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_carry\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_26_n1
        (T0 11360) (T1 4032) (TX 0)
        (TC 1248) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[2\]
        (T0 12704) (T1 2688) (TX 0)
        (TC 1152) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[3\]
        (T0 13856) (T1 1536) (TX 0)
        (TC 576) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[4\]
        (T0 14624) (T1 768) (TX 0)
        (TC 192) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[5\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[6\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[7\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_49_carry\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[0\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 6) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[10\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[11\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[12\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[13\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[14\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[15\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[16\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[17\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[18\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[19\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[1\]
        (T0 10266) (T1 5126) (TX 0)
        (TC 3) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[20\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[21\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[22\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[23\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[24\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[25\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[26\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[27\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[28\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[29\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[2\]
        (T0 10266) (T1 5126) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[30\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[31\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[3\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 6) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[4\]
        (T0 7706) (T1 7686) (TX 0)
        (TC 3) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[5\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 4) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[6\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 2) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[7\]
        (T0 15386) (T1 6) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[8\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_0_
        (T0 7328) (T1 8064) (TX 0)
        (TC 2496) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_10_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_11_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_12_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_13_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_14_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_15_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_16_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_17_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_18_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_19_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_1_
        (T0 10016) (T1 5376) (TX 0)
        (TC 1152) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_20_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_21_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_22_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_23_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_24_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_25_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_26_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_27_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_28_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_29_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_2_
        (T0 9632) (T1 5760) (TX 0)
        (TC 576) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_30_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_31_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_3_
        (T0 8480) (T1 6912) (TX 0)
        (TC 384) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_4_
        (T0 8864) (T1 6528) (TX 0)
        (TC 192) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_5_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_6_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_7_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_8_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_9_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n34
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n35
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n36
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n37
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n38
        (T0 384) (T1 15008) (TX 0)
        (TC 192) (IG 0)
      )
      (i_weight_addr_gen_inst_net2685
        (T0 15380) (T1 12) (TX 0)
        (TC 12) (IG 0)
      )
      (i_weight_addr_gen_inst_net2691
        (T0 10400) (T1 4992) (TX 0)
        (TC 4992) (IG 0)
      )
      (ifmaps_cnt_inst_N10
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_N12
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_n1
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_n10
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_n11
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (ifmaps_cnt_inst_n2
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_n6
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_n8
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_n9
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ifmaps_cnt_inst_net2772
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (int_arv_res\[0\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (int_arv_res\[1\]
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (int_arv_res\[2\]
        (T0 3552) (T1 11840) (TX 0)
        (TC 48) (IG 0)
      )
      (int_ckg_cmask\[0\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (int_ckg_cmask\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ckg_cmask\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ckg_cmask\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ckg_cmask\[4\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (int_ckg_cmask\[5\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (int_ckg_cmask\[6\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (int_ckg_cmask\[7\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (int_ckg_rmask\[0\]
        (T0 0) (T1 0) (TX 0) (TZ 15392)
        (TC 0) (IG 0)
      )
      (int_ckg_rmask\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ckg_rmask\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ckg_rmask\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ckg_rmask\[4\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (int_ckg_rmask\[5\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (int_ckg_rmask\[6\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (int_ckg_rmask\[7\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (int_d_tc\[0\]
        (T0 12832) (T1 2560) (TX 0)
        (TC 2) (IG 0)
      )
      (int_d_tc\[1\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (int_d_tc\[2\]
        (T0 11456) (T1 3936) (TX 0)
        (TC 48) (IG 0)
      )
      (int_en_hmode
        (T0 5792) (T1 9600) (TX 0)
        (TC 960) (IG 0)
      )
      (int_en_npu_ptr
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (int_en_tilev_ptr
        (T0 15008) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (int_en_vmode
        (T0 13472) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (int_hmode_cnt\[0\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 1920) (IG 0)
      )
      (int_hmode_cnt\[1\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 960) (IG 0)
      )
      (int_i_data_h_npu1\[0\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 132) (IG 0)
      )
      (int_i_data_h_npu1\[1\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 132) (IG 0)
      )
      (int_i_data_h_npu2\[0\]
        (T0 13592) (T1 1800) (TX 0)
        (TC 120) (IG 0)
      )
      (int_i_data_h_npu2\[1\]
        (T0 13592) (T1 1800) (TX 0)
        (TC 120) (IG 0)
      )
      (int_i_data_h_npu3\[0\]
        (T0 13688) (T1 1704) (TX 0)
        (TC 120) (IG 0)
      )
      (int_i_data_h_npu3\[1\]
        (T0 13688) (T1 1704) (TX 0)
        (TC 120) (IG 0)
      )
      (int_i_data_h_npu4\[0\]
        (T0 13952) (T1 1440) (TX 0)
        (TC 120) (IG 0)
      )
      (int_i_data_h_npu4\[1\]
        (T0 13952) (T1 1440) (TX 0)
        (TC 120) (IG 0)
      )
      (int_i_data_h_npu5\[0\]
        (T0 14192) (T1 1200) (TX 0)
        (TC 120) (IG 0)
      )
      (int_i_data_h_npu5\[1\]
        (T0 14192) (T1 1200) (TX 0)
        (TC 120) (IG 0)
      )
      (int_i_data_h_npu6\[0\]
        (T0 14024) (T1 1368) (TX 0)
        (TC 144) (IG 0)
      )
      (int_i_data_h_npu6\[1\]
        (T0 14024) (T1 1368) (TX 0)
        (TC 144) (IG 0)
      )
      (int_i_data_h_npu7\[0\]
        (T0 13568) (T1 1824) (TX 0)
        (TC 156) (IG 0)
      )
      (int_i_data_h_npu7\[1\]
        (T0 13568) (T1 1824) (TX 0)
        (TC 156) (IG 0)
      )
      (int_i_data_h_npu8\[0\]
        (T0 13328) (T1 2064) (TX 0)
        (TC 156) (IG 0)
      )
      (int_i_data_h_npu8\[1\]
        (T0 13328) (T1 2064) (TX 0)
        (TC 156) (IG 0)
      )
      (int_i_data_if1\[0\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if1\[1\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if1\[2\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if1\[3\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if1\[4\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if1\[5\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if1\[6\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if1\[7\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if2\[0\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if2\[1\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if2\[2\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if2\[3\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if2\[4\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if2\[5\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if2\[6\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if2\[7\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if3\[0\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if3\[1\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if3\[2\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if3\[3\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if3\[4\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if3\[5\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if3\[6\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_if3\[7\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_if4\[0\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if4\[1\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if4\[2\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if4\[3\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if4\[4\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if4\[5\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (int_i_data_if4\[6\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_if4\[7\]
        (T0 12440) (T1 2952) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_if5\[0\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if5\[1\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if5\[2\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if5\[3\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if5\[4\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if5\[5\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if5\[6\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if5\[7\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if6\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_i_data_if6\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_i_data_if6\[2\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if6\[3\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if6\[4\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if6\[5\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if6\[6\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if6\[7\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if7\[0\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if7\[1\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if7\[2\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if7\[3\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if7\[4\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if7\[5\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if7\[6\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if7\[7\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if8\[0\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if8\[1\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if8\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_i_data_if8\[3\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_i_data_if8\[4\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if8\[5\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if8\[6\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_if8\[7\]
        (T0 14408) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (int_i_data_v_npu\[0\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[10\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[11\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[12\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[13\]
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[14\]
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[15\]
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[1\]
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[2\]
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[3\]
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[4\]
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[5\]
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[6\]
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[7\]
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[8\]
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (int_i_data_v_npu\[9\]
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (int_ifmaps_ptr\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ifmaps_ptr\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ifmaps_ptr\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_inc_i_data_even
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (int_inc_i_data_odd
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (int_inc_i_w_addr
        (T0 15368) (T1 24) (TX 0)
        (TC 12) (IG 0)
      )
      (int_npu_ptr\[0\]
        (T0 10008) (T1 5384) (TX 0)
        (TC 772) (IG 0)
      )
      (int_npu_ptr\[1\]
        (T0 10008) (T1 5384) (TX 0)
        (TC 386) (IG 0)
      )
      (int_npu_ptr\[2\]
        (T0 9242) (T1 6150) (TX 0)
        (TC 193) (IG 0)
      )
      (int_rst_i_data_addr
        (T0 15368) (T1 24) (TX 0)
        (TC 12) (IG 0)
      )
      (n10
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (n11
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (n13
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (n14
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (n15
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (n5
        (T0 96) (T1 15296) (TX 0)
        (TC 48) (IG 0)
      )
      (n7
        (T0 13856) (T1 1536) (TX 0)
        (TC 768) (IG 0)
      )
      (n8
        (T0 7680) (T1 7712) (TX 0)
        (TC 24) (IG 0)
      )
      (n9
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (net2652
        (T0 13848) (T1 1544) (TX 0)
        (TC 1544) (IG 0)
      )
      (net2658
        (T0 15200) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (net2663
        (T0 14720) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (net2668
        (T0 14720) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_cnt_inst_N10
        (T0 5384) (T1 10008) (TX 0)
        (TC 772) (IG 0)
      )
      (npu_cnt_inst_N12
        (T0 7318) (T1 8074) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_cnt_inst_n1
        (T0 6150) (T1 9242) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_cnt_inst_n10
        (T0 384) (T1 15008) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_cnt_inst_n11
        (T0 5384) (T1 10008) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_cnt_inst_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_cnt_inst_n2
        (T0 5384) (T1 10008) (TX 0)
        (TC 772) (IG 0)
      )
      (npu_cnt_inst_n4
        (T0 5384) (T1 10008) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_cnt_inst_n5
        (T0 6150) (T1 9242) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_cnt_inst_n6
        (T0 5384) (T1 10008) (TX 0)
        (TC 772) (IG 0)
      )
      (npu_cnt_inst_n7
        (T0 5384) (T1 10008) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_cnt_inst_n8
        (T0 12700) (T1 2692) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_cnt_inst_n9
        (T0 2308) (T1 13084) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_cnt_inst_net2754
        (T0 13848) (T1 1544) (TX 0)
        (TC 1544) (IG 0)
      )
      (npu_inst_int_ckg\[0\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[10\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[11\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[12\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[13\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[14\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[15\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[16\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[17\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[18\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[19\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[1\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[20\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[21\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[22\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[23\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[24\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[25\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[26\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[27\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[28\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[29\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[2\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[30\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[31\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[32\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[33\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[34\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[35\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[36\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[37\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[38\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[39\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[3\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[40\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[41\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[42\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[43\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[44\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[45\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[46\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[47\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[48\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[49\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[4\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[50\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[51\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[52\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[53\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[54\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[55\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[56\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[57\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[58\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[59\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_ckg\[5\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[60\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[61\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[62\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[63\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[6\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[7\]
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_ckg\[8\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_ckg\[9\]
        (T0 8888) (T1 6504) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_1__0__0_
        (T0 15052) (T1 340) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_int_data_res_1__0__1_
        (T0 15048) (T1 344) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_1__0__2_
        (T0 15084) (T1 308) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_1__0__3_
        (T0 15128) (T1 264) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_1__0__4_
        (T0 15080) (T1 312) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_1__0__5_
        (T0 15108) (T1 284) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_1__0__6_
        (T0 15108) (T1 284) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_1__0__7_
        (T0 15108) (T1 284) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_1__1__0_
        (T0 15064) (T1 328) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_1__1__1_
        (T0 15064) (T1 328) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_1__1__2_
        (T0 15100) (T1 292) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_1__1__3_
        (T0 15116) (T1 276) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_1__1__4_
        (T0 15112) (T1 280) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_1__1__5_
        (T0 15136) (T1 256) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_1__1__6_
        (T0 15136) (T1 256) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_1__1__7_
        (T0 15136) (T1 256) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_1__2__0_
        (T0 15024) (T1 368) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_1__2__1_
        (T0 15036) (T1 356) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_1__2__2_
        (T0 15008) (T1 384) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_1__2__3_
        (T0 15076) (T1 316) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_1__2__4_
        (T0 15080) (T1 312) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_1__2__5_
        (T0 15100) (T1 292) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_1__2__6_
        (T0 15100) (T1 292) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_1__2__7_
        (T0 15100) (T1 292) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_1__3__0_
        (T0 15044) (T1 348) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_1__3__1_
        (T0 15092) (T1 300) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_1__3__2_
        (T0 15052) (T1 340) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_res_1__3__3_
        (T0 15092) (T1 300) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_1__3__4_
        (T0 15080) (T1 312) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_1__3__5_
        (T0 15108) (T1 284) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_1__3__6_
        (T0 15108) (T1 284) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_1__3__7_
        (T0 15108) (T1 284) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_1__4__0_
        (T0 14964) (T1 428) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_1__4__1_
        (T0 15068) (T1 324) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_1__4__2_
        (T0 15056) (T1 336) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_1__4__3_
        (T0 15108) (T1 284) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_1__4__4_
        (T0 15036) (T1 356) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_1__4__5_
        (T0 15076) (T1 316) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_1__4__6_
        (T0 15076) (T1 316) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_1__4__7_
        (T0 15076) (T1 316) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_1__5__0_
        (T0 14980) (T1 412) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_1__5__1_
        (T0 15036) (T1 356) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_1__5__2_
        (T0 15020) (T1 372) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_1__5__3_
        (T0 15088) (T1 304) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_1__5__4_
        (T0 15044) (T1 348) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_1__5__5_
        (T0 15060) (T1 332) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_1__5__6_
        (T0 15060) (T1 332) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_1__5__7_
        (T0 15060) (T1 332) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_1__6__0_
        (T0 14968) (T1 424) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_1__6__1_
        (T0 15024) (T1 368) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_int_data_res_1__6__2_
        (T0 15048) (T1 344) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_1__6__3_
        (T0 15064) (T1 328) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_1__6__4_
        (T0 15020) (T1 372) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_1__6__5_
        (T0 15044) (T1 348) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_1__6__6_
        (T0 15044) (T1 348) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_1__6__7_
        (T0 15044) (T1 348) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_1__7__0_
        (T0 15040) (T1 352) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_int_data_res_1__7__1_
        (T0 15012) (T1 380) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_1__7__2_
        (T0 15016) (T1 376) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_1__7__3_
        (T0 15076) (T1 316) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_1__7__4_
        (T0 15064) (T1 328) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_1__7__5_
        (T0 15068) (T1 324) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_1__7__6_
        (T0 15068) (T1 324) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_1__7__7_
        (T0 15068) (T1 324) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_2__0__0_
        (T0 15128) (T1 264) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_2__0__1_
        (T0 15120) (T1 272) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_2__0__2_
        (T0 15132) (T1 260) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_2__0__3_
        (T0 15172) (T1 220) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_2__0__4_
        (T0 15140) (T1 252) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_2__0__5_
        (T0 15160) (T1 232) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_2__0__6_
        (T0 15160) (T1 232) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_2__0__7_
        (T0 15160) (T1 232) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_2__1__0_
        (T0 15120) (T1 272) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_2__1__1_
        (T0 15120) (T1 272) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_2__1__2_
        (T0 15140) (T1 252) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_2__1__3_
        (T0 15148) (T1 244) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_2__1__4_
        (T0 15152) (T1 240) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_2__1__5_
        (T0 15172) (T1 220) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_2__1__6_
        (T0 15172) (T1 220) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_2__1__7_
        (T0 15172) (T1 220) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_2__2__0_
        (T0 15064) (T1 328) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_res_2__2__1_
        (T0 15088) (T1 304) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_2__2__2_
        (T0 15052) (T1 340) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_2__2__3_
        (T0 15112) (T1 280) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_2__2__4_
        (T0 15120) (T1 272) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_2__2__5_
        (T0 15136) (T1 256) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_2__2__6_
        (T0 15136) (T1 256) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_2__2__7_
        (T0 15136) (T1 256) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_2__3__0_
        (T0 15108) (T1 284) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_2__3__1_
        (T0 15148) (T1 244) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_2__3__2_
        (T0 15100) (T1 292) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_2__3__3_
        (T0 15144) (T1 248) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_2__3__4_
        (T0 15136) (T1 256) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_2__3__5_
        (T0 15156) (T1 236) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_2__3__6_
        (T0 15156) (T1 236) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_2__3__7_
        (T0 15156) (T1 236) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_2__4__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_2__4__1_
        (T0 15132) (T1 260) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_2__4__2_
        (T0 15128) (T1 264) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_2__4__3_
        (T0 15184) (T1 208) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_2__4__4_
        (T0 15104) (T1 288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_2__4__5_
        (T0 15140) (T1 252) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_2__4__6_
        (T0 15140) (T1 252) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_2__4__7_
        (T0 15140) (T1 252) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_2__5__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_int_data_res_2__5__1_
        (T0 15100) (T1 292) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_2__5__2_
        (T0 15100) (T1 292) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_res_2__5__3_
        (T0 15128) (T1 264) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_2__5__4_
        (T0 15084) (T1 308) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_2__5__5_
        (T0 15100) (T1 292) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_2__5__6_
        (T0 15100) (T1 292) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_2__5__7_
        (T0 15100) (T1 292) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_2__6__0_
        (T0 15040) (T1 352) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_2__6__1_
        (T0 15084) (T1 308) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_2__6__2_
        (T0 15092) (T1 300) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_2__6__3_
        (T0 15108) (T1 284) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_2__6__4_
        (T0 15072) (T1 320) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_2__6__5_
        (T0 15088) (T1 304) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_2__6__6_
        (T0 15088) (T1 304) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_2__6__7_
        (T0 15088) (T1 304) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_2__7__0_
        (T0 15100) (T1 292) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_2__7__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_2__7__2_
        (T0 15076) (T1 316) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_2__7__3_
        (T0 15120) (T1 272) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_2__7__4_
        (T0 15116) (T1 276) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_2__7__5_
        (T0 15116) (T1 276) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_2__7__6_
        (T0 15116) (T1 276) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_2__7__7_
        (T0 15116) (T1 276) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_3__0__0_
        (T0 15200) (T1 192) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_3__0__1_
        (T0 15168) (T1 224) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_3__0__2_
        (T0 15196) (T1 196) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_3__0__3_
        (T0 15224) (T1 168) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_3__0__4_
        (T0 15212) (T1 180) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_3__0__5_
        (T0 15232) (T1 160) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_3__0__6_
        (T0 15232) (T1 160) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_3__0__7_
        (T0 15232) (T1 160) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_3__1__0_
        (T0 15168) (T1 224) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_3__1__1_
        (T0 15168) (T1 224) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_3__1__2_
        (T0 15184) (T1 208) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_3__1__3_
        (T0 15184) (T1 208) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_3__1__4_
        (T0 15200) (T1 192) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_3__1__5_
        (T0 15224) (T1 168) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_3__1__6_
        (T0 15224) (T1 168) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_3__1__7_
        (T0 15224) (T1 168) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_3__2__0_
        (T0 15132) (T1 260) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_3__2__1_
        (T0 15132) (T1 260) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_3__2__2_
        (T0 15124) (T1 268) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_3__2__3_
        (T0 15164) (T1 228) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_3__2__4_
        (T0 15188) (T1 204) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_3__2__5_
        (T0 15204) (T1 188) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_3__2__6_
        (T0 15204) (T1 188) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_3__2__7_
        (T0 15204) (T1 188) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_3__3__0_
        (T0 15180) (T1 212) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_3__3__1_
        (T0 15200) (T1 192) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_3__3__2_
        (T0 15164) (T1 228) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_3__3__3_
        (T0 15184) (T1 208) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_3__3__4_
        (T0 15192) (T1 200) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_3__3__5_
        (T0 15212) (T1 180) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_3__3__6_
        (T0 15212) (T1 180) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_3__3__7_
        (T0 15212) (T1 180) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_3__4__0_
        (T0 15116) (T1 276) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_3__4__1_
        (T0 15180) (T1 212) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_3__4__2_
        (T0 15180) (T1 212) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_3__4__3_
        (T0 15228) (T1 164) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_3__4__4_
        (T0 15160) (T1 232) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_3__4__5_
        (T0 15196) (T1 196) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_3__4__6_
        (T0 15196) (T1 196) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_3__4__7_
        (T0 15196) (T1 196) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_3__5__0_
        (T0 15116) (T1 276) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_int_data_res_3__5__1_
        (T0 15148) (T1 244) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_3__5__2_
        (T0 15144) (T1 248) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_3__5__3_
        (T0 15172) (T1 220) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_3__5__4_
        (T0 15144) (T1 248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_3__5__5_
        (T0 15160) (T1 232) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_3__5__6_
        (T0 15160) (T1 232) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_3__5__7_
        (T0 15160) (T1 232) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_3__6__0_
        (T0 15112) (T1 280) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_3__6__1_
        (T0 15132) (T1 260) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_3__6__2_
        (T0 15136) (T1 256) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_3__6__3_
        (T0 15152) (T1 240) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_3__6__4_
        (T0 15148) (T1 244) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_3__6__5_
        (T0 15156) (T1 236) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_3__6__6_
        (T0 15156) (T1 236) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_3__6__7_
        (T0 15156) (T1 236) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_3__7__0_
        (T0 15152) (T1 240) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_3__7__1_
        (T0 15148) (T1 244) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_3__7__2_
        (T0 15132) (T1 260) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_3__7__3_
        (T0 15172) (T1 220) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_3__7__4_
        (T0 15188) (T1 204) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_3__7__5_
        (T0 15188) (T1 204) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_3__7__6_
        (T0 15188) (T1 204) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_3__7__7_
        (T0 15188) (T1 204) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_4__0__0_
        (T0 15248) (T1 144) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_4__0__1_
        (T0 15224) (T1 168) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_4__0__2_
        (T0 15248) (T1 144) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_4__0__3_
        (T0 15272) (T1 120) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_4__0__4_
        (T0 15272) (T1 120) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_4__0__5_
        (T0 15296) (T1 96) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_4__0__6_
        (T0 15296) (T1 96) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_4__0__7_
        (T0 15296) (T1 96) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_4__1__0_
        (T0 15212) (T1 180) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_4__1__1_
        (T0 15208) (T1 184) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_4__1__2_
        (T0 15204) (T1 188) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_4__1__3_
        (T0 15236) (T1 156) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_4__1__4_
        (T0 15256) (T1 136) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_4__1__5_
        (T0 15280) (T1 112) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_4__1__6_
        (T0 15280) (T1 112) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_4__1__7_
        (T0 15280) (T1 112) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_4__2__0_
        (T0 15192) (T1 200) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_4__2__1_
        (T0 15216) (T1 176) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_4__2__2_
        (T0 15184) (T1 208) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_4__2__3_
        (T0 15216) (T1 176) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_4__2__4_
        (T0 15256) (T1 136) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_4__2__5_
        (T0 15272) (T1 120) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_4__2__6_
        (T0 15272) (T1 120) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_4__2__7_
        (T0 15272) (T1 120) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_4__3__0_
        (T0 15228) (T1 164) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_4__3__1_
        (T0 15244) (T1 148) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_4__3__2_
        (T0 15224) (T1 168) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_4__3__3_
        (T0 15244) (T1 148) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_4__3__4_
        (T0 15256) (T1 136) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_4__3__5_
        (T0 15276) (T1 116) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_4__3__6_
        (T0 15276) (T1 116) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_4__3__7_
        (T0 15276) (T1 116) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_4__4__0_
        (T0 15184) (T1 208) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_4__4__1_
        (T0 15228) (T1 164) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_4__4__2_
        (T0 15212) (T1 180) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_4__4__3_
        (T0 15264) (T1 128) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_4__4__4_
        (T0 15228) (T1 164) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_4__4__5_
        (T0 15256) (T1 136) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_4__4__6_
        (T0 15256) (T1 136) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_4__4__7_
        (T0 15256) (T1 136) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_4__5__0_
        (T0 15180) (T1 212) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_4__5__1_
        (T0 15204) (T1 188) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_4__5__2_
        (T0 15192) (T1 200) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_4__5__3_
        (T0 15220) (T1 172) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_4__5__4_
        (T0 15212) (T1 180) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_4__5__5_
        (T0 15228) (T1 164) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_4__5__6_
        (T0 15228) (T1 164) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_4__5__7_
        (T0 15228) (T1 164) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_4__6__0_
        (T0 15164) (T1 228) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_4__6__1_
        (T0 15200) (T1 192) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_4__6__2_
        (T0 15184) (T1 208) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_4__6__3_
        (T0 15192) (T1 200) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_4__6__4_
        (T0 15228) (T1 164) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_4__6__5_
        (T0 15228) (T1 164) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_4__6__6_
        (T0 15228) (T1 164) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_4__6__7_
        (T0 15228) (T1 164) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_4__7__0_
        (T0 15208) (T1 184) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_4__7__1_
        (T0 15208) (T1 184) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_4__7__2_
        (T0 15192) (T1 200) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_4__7__3_
        (T0 15240) (T1 152) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_4__7__4_
        (T0 15272) (T1 120) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_4__7__5_
        (T0 15272) (T1 120) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_4__7__6_
        (T0 15272) (T1 120) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_4__7__7_
        (T0 15272) (T1 120) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_5__0__0_
        (T0 15276) (T1 116) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_5__0__1_
        (T0 15248) (T1 144) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_5__0__2_
        (T0 15264) (T1 128) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_5__0__3_
        (T0 15292) (T1 100) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_5__0__4_
        (T0 15288) (T1 104) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_5__0__5_
        (T0 15316) (T1 76) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_5__0__6_
        (T0 15316) (T1 76) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_5__0__7_
        (T0 15316) (T1 76) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_5__1__0_
        (T0 15244) (T1 148) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_5__1__1_
        (T0 15236) (T1 156) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_5__1__2_
        (T0 15240) (T1 152) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_5__1__3_
        (T0 15260) (T1 132) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_5__1__4_
        (T0 15284) (T1 108) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_5__1__5_
        (T0 15308) (T1 84) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_5__1__6_
        (T0 15308) (T1 84) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_5__1__7_
        (T0 15308) (T1 84) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_5__2__0_
        (T0 15240) (T1 152) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__2__1_
        (T0 15252) (T1 140) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__2__2_
        (T0 15228) (T1 164) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_5__2__3_
        (T0 15260) (T1 132) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__2__4_
        (T0 15292) (T1 100) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_5__2__5_
        (T0 15308) (T1 84) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_5__2__6_
        (T0 15308) (T1 84) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_5__2__7_
        (T0 15308) (T1 84) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_5__3__0_
        (T0 15284) (T1 108) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_5__3__1_
        (T0 15284) (T1 108) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_5__3__2_
        (T0 15264) (T1 128) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_5__3__3_
        (T0 15288) (T1 104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_5__3__4_
        (T0 15300) (T1 92) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_5__3__5_
        (T0 15316) (T1 76) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_int_data_res_5__3__6_
        (T0 15316) (T1 76) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_int_data_res_5__3__7_
        (T0 15316) (T1 76) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_int_data_res_5__4__0_
        (T0 15228) (T1 164) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_5__4__1_
        (T0 15268) (T1 124) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_5__4__2_
        (T0 15252) (T1 140) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_5__4__3_
        (T0 15296) (T1 96) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_5__4__4_
        (T0 15264) (T1 128) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_5__4__5_
        (T0 15292) (T1 100) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_5__4__6_
        (T0 15292) (T1 100) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_5__4__7_
        (T0 15292) (T1 100) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_5__5__0_
        (T0 15216) (T1 176) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_5__5__1_
        (T0 15224) (T1 168) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_5__5__2_
        (T0 15208) (T1 184) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_5__5__3_
        (T0 15248) (T1 144) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__5__4_
        (T0 15256) (T1 136) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_5__5__5_
        (T0 15264) (T1 128) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_5__5__6_
        (T0 15264) (T1 128) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_5__5__7_
        (T0 15264) (T1 128) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_5__6__0_
        (T0 15200) (T1 192) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_5__6__1_
        (T0 15236) (T1 156) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_5__6__2_
        (T0 15232) (T1 160) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_5__6__3_
        (T0 15228) (T1 164) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_5__6__4_
        (T0 15276) (T1 116) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_5__6__5_
        (T0 15276) (T1 116) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_5__6__6_
        (T0 15276) (T1 116) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_5__6__7_
        (T0 15276) (T1 116) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_5__7__0_
        (T0 15256) (T1 136) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__7__1_
        (T0 15232) (T1 160) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_5__7__2_
        (T0 15236) (T1 156) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__7__3_
        (T0 15276) (T1 116) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_5__7__4_
        (T0 15308) (T1 84) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_5__7__5_
        (T0 15312) (T1 80) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_5__7__6_
        (T0 15312) (T1 80) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_5__7__7_
        (T0 15312) (T1 80) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_6__0__0_
        (T0 15312) (T1 80) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_6__0__1_
        (T0 15280) (T1 112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_6__0__2_
        (T0 15288) (T1 104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_6__0__3_
        (T0 15316) (T1 76) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_6__0__4_
        (T0 15312) (T1 80) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_6__0__5_
        (T0 15336) (T1 56) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_6__0__6_
        (T0 15336) (T1 56) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_6__0__7_
        (T0 15336) (T1 56) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_6__1__0_
        (T0 15280) (T1 112) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_6__1__1_
        (T0 15284) (T1 108) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_6__1__2_
        (T0 15284) (T1 108) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_6__1__3_
        (T0 15284) (T1 108) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_6__1__4_
        (T0 15312) (T1 80) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_6__1__5_
        (T0 15332) (T1 60) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_6__1__6_
        (T0 15332) (T1 60) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_6__1__7_
        (T0 15332) (T1 60) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_6__2__0_
        (T0 15292) (T1 100) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_6__2__1_
        (T0 15288) (T1 104) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_6__2__2_
        (T0 15276) (T1 116) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_6__2__3_
        (T0 15308) (T1 84) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_6__2__4_
        (T0 15320) (T1 72) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_6__2__5_
        (T0 15336) (T1 56) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_6__2__6_
        (T0 15336) (T1 56) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_6__2__7_
        (T0 15336) (T1 56) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_6__3__0_
        (T0 15320) (T1 72) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_6__3__1_
        (T0 15316) (T1 76) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_6__3__2_
        (T0 15312) (T1 80) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_6__3__3_
        (T0 15324) (T1 68) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_6__3__4_
        (T0 15328) (T1 64) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_6__3__5_
        (T0 15344) (T1 48) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_6__3__6_
        (T0 15344) (T1 48) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_6__3__7_
        (T0 15344) (T1 48) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_6__4__0_
        (T0 15288) (T1 104) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_6__4__1_
        (T0 15300) (T1 92) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_6__4__2_
        (T0 15288) (T1 104) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_6__4__3_
        (T0 15328) (T1 64) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_6__4__4_
        (T0 15296) (T1 96) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_6__4__5_
        (T0 15324) (T1 68) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_6__4__6_
        (T0 15324) (T1 68) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_6__4__7_
        (T0 15324) (T1 68) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_6__5__0_
        (T0 15248) (T1 144) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_6__5__1_
        (T0 15264) (T1 128) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_6__5__2_
        (T0 15248) (T1 144) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__5__3_
        (T0 15268) (T1 124) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_6__5__4_
        (T0 15288) (T1 104) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_6__5__5_
        (T0 15292) (T1 100) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_6__5__6_
        (T0 15292) (T1 100) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_6__5__7_
        (T0 15292) (T1 100) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_6__6__0_
        (T0 15248) (T1 144) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_6__6__1_
        (T0 15288) (T1 104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_6__6__2_
        (T0 15284) (T1 108) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_6__6__3_
        (T0 15260) (T1 132) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_6__6__4_
        (T0 15308) (T1 84) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_6__6__5_
        (T0 15312) (T1 80) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_6__6__6_
        (T0 15312) (T1 80) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_6__6__7_
        (T0 15312) (T1 80) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_6__7__0_
        (T0 15292) (T1 100) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_6__7__1_
        (T0 15276) (T1 116) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_6__7__2_
        (T0 15276) (T1 116) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_6__7__3_
        (T0 15304) (T1 88) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_6__7__4_
        (T0 15328) (T1 64) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_int_data_res_6__7__5_
        (T0 15336) (T1 56) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_6__7__6_
        (T0 15336) (T1 56) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_6__7__7_
        (T0 15336) (T1 56) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_7__0__0_
        (T0 15348) (T1 44) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_7__0__1_
        (T0 15332) (T1 60) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_7__0__2_
        (T0 15336) (T1 56) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_7__0__3_
        (T0 15352) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_int_data_res_7__0__4_
        (T0 15348) (T1 44) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_7__0__5_
        (T0 15364) (T1 28) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_7__0__6_
        (T0 15364) (T1 28) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_7__0__7_
        (T0 15364) (T1 28) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_7__1__0_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_7__1__1_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_7__1__2_
        (T0 15336) (T1 56) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_7__1__3_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_7__1__4_
        (T0 15348) (T1 44) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_7__1__5_
        (T0 15360) (T1 32) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_7__1__6_
        (T0 15360) (T1 32) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_7__1__7_
        (T0 15360) (T1 32) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_7__2__0_
        (T0 15352) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_int_data_res_7__2__1_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_7__2__2_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_7__2__3_
        (T0 15352) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_int_data_res_7__2__4_
        (T0 15356) (T1 36) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_7__2__5_
        (T0 15368) (T1 24) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_data_res_7__2__6_
        (T0 15368) (T1 24) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_data_res_7__2__7_
        (T0 15368) (T1 24) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_data_res_7__3__0_
        (T0 15356) (T1 36) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_7__3__1_
        (T0 15360) (T1 32) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_7__3__2_
        (T0 15348) (T1 44) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_7__3__3_
        (T0 15356) (T1 36) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_7__3__4_
        (T0 15356) (T1 36) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_7__3__5_
        (T0 15368) (T1 24) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_data_res_7__3__6_
        (T0 15368) (T1 24) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_data_res_7__3__7_
        (T0 15368) (T1 24) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_int_data_res_7__4__0_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_7__4__1_
        (T0 15348) (T1 44) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_7__4__2_
        (T0 15336) (T1 56) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_7__4__3_
        (T0 15352) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_int_data_res_7__4__4_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_7__4__5_
        (T0 15356) (T1 36) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_7__4__6_
        (T0 15356) (T1 36) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_7__4__7_
        (T0 15356) (T1 36) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_7__5__0_
        (T0 15312) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_7__5__1_
        (T0 15332) (T1 60) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_7__5__2_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_7__5__3_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_7__5__4_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_7__5__5_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_7__5__6_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_7__5__7_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_7__6__0_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_7__6__1_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_7__6__2_
        (T0 15348) (T1 44) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_7__6__3_
        (T0 15332) (T1 60) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_7__6__4_
        (T0 15352) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_int_data_res_7__6__5_
        (T0 15360) (T1 32) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_7__6__6_
        (T0 15360) (T1 32) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_7__6__7_
        (T0 15360) (T1 32) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_int_data_res_7__7__0_
        (T0 15348) (T1 44) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_int_data_res_7__7__1_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_int_data_res_7__7__2_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_7__7__3_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_int_data_res_7__7__4_
        (T0 15356) (T1 36) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_int_data_res_7__7__5_
        (T0 15364) (T1 28) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_7__7__6_
        (T0 15364) (T1 28) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_res_7__7__7_
        (T0 15364) (T1 28) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_int_data_x_0__1__0_
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_0__1__1_
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_0__2__0_
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_0__2__1_
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_0__3__0_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_0__3__1_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_0__4__0_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_0__4__1_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_0__5__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_0__5__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_0__6__0_
        (T0 13328) (T1 2064) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_0__6__1_
        (T0 13328) (T1 2064) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_0__7__0_
        (T0 13352) (T1 2040) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_x_0__7__1_
        (T0 13352) (T1 2040) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_x_1__1__0_
        (T0 13520) (T1 1872) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_1__1__1_
        (T0 13520) (T1 1872) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_1__2__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_1__2__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_1__3__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_1__3__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_1__4__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_1__4__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_1__5__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_int_data_x_1__5__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_int_data_x_1__6__0_
        (T0 13712) (T1 1680) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_1__6__1_
        (T0 13712) (T1 1680) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_1__7__0_
        (T0 13568) (T1 1824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_1__7__1_
        (T0 13568) (T1 1824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_2__1__0_
        (T0 13424) (T1 1968) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_2__1__1_
        (T0 13424) (T1 1968) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_2__2__0_
        (T0 13568) (T1 1824) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_2__2__1_
        (T0 13568) (T1 1824) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_2__3__0_
        (T0 13544) (T1 1848) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_2__3__1_
        (T0 13544) (T1 1848) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_2__4__0_
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_2__4__1_
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_2__5__0_
        (T0 13496) (T1 1896) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_x_2__5__1_
        (T0 13496) (T1 1896) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_x_2__6__0_
        (T0 13592) (T1 1800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_2__6__1_
        (T0 13592) (T1 1800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_2__7__0_
        (T0 13664) (T1 1728) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_2__7__1_
        (T0 13664) (T1 1728) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_3__1__0_
        (T0 13688) (T1 1704) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_3__1__1_
        (T0 13688) (T1 1704) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_3__2__0_
        (T0 13808) (T1 1584) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_3__2__1_
        (T0 13808) (T1 1584) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_3__3__0_
        (T0 13784) (T1 1608) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_3__3__1_
        (T0 13784) (T1 1608) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_3__4__0_
        (T0 13736) (T1 1656) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_3__4__1_
        (T0 13736) (T1 1656) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_3__5__0_
        (T0 13928) (T1 1464) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_3__5__1_
        (T0 13928) (T1 1464) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_3__6__0_
        (T0 13856) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_3__6__1_
        (T0 13856) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_3__7__0_
        (T0 13928) (T1 1464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_x_3__7__1_
        (T0 13928) (T1 1464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_x_4__1__0_
        (T0 14096) (T1 1296) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_4__1__1_
        (T0 14096) (T1 1296) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_4__2__0_
        (T0 14024) (T1 1368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_4__2__1_
        (T0 14024) (T1 1368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_4__3__0_
        (T0 14000) (T1 1392) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_4__3__1_
        (T0 14000) (T1 1392) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_4__4__0_
        (T0 13952) (T1 1440) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_4__4__1_
        (T0 13952) (T1 1440) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_4__5__0_
        (T0 13976) (T1 1416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_4__5__1_
        (T0 13976) (T1 1416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_4__6__0_
        (T0 14096) (T1 1296) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_4__6__1_
        (T0 14096) (T1 1296) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_4__7__0_
        (T0 14168) (T1 1224) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_x_4__7__1_
        (T0 14168) (T1 1224) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_x_5__1__0_
        (T0 14144) (T1 1248) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_5__1__1_
        (T0 14144) (T1 1248) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_5__2__0_
        (T0 14120) (T1 1272) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_5__2__1_
        (T0 14120) (T1 1272) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_5__3__0_
        (T0 13904) (T1 1488) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_5__3__1_
        (T0 13904) (T1 1488) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_5__4__0_
        (T0 14072) (T1 1320) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_5__4__1_
        (T0 14072) (T1 1320) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_5__5__0_
        (T0 13904) (T1 1488) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_5__5__1_
        (T0 13904) (T1 1488) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_5__6__0_
        (T0 13976) (T1 1416) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_5__6__1_
        (T0 13976) (T1 1416) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_5__7__0_
        (T0 14000) (T1 1392) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_x_5__7__1_
        (T0 14000) (T1 1392) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_x_6__1__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_6__1__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_6__2__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_6__2__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_6__3__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_x_6__3__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_x_6__4__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_x_6__4__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_x_6__5__0_
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_6__5__1_
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_6__6__0_
        (T0 13544) (T1 1848) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_x_6__6__1_
        (T0 13544) (T1 1848) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_x_6__7__0_
        (T0 13544) (T1 1848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_6__7__1_
        (T0 13544) (T1 1848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_x_7__1__0_
        (T0 13256) (T1 2136) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_7__1__1_
        (T0 13256) (T1 2136) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_x_7__2__0_
        (T0 13256) (T1 2136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_7__2__1_
        (T0 13256) (T1 2136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_x_7__3__0_
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_int_data_x_7__3__1_
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_int_data_x_7__4__0_
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_int_data_x_7__4__1_
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_int_data_x_7__5__0_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_7__5__1_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_x_7__6__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_7__6__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_7__7__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_x_7__7__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_y_1__0__0_
        (T0 15056) (T1 336) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_1__0__1_
        (T0 15056) (T1 336) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_1__1__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_1__1__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_1__2__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_1__2__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_1__3__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_1__3__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_1__4__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_1__4__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_1__5__0_
        (T0 14984) (T1 408) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_y_1__5__1_
        (T0 14984) (T1 408) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_y_1__6__0_
        (T0 15008) (T1 384) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_1__6__1_
        (T0 15008) (T1 384) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_1__7__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_1__7__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_2__0__0_
        (T0 15056) (T1 336) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_2__0__1_
        (T0 15056) (T1 336) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_2__1__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_2__1__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_2__2__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_2__2__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_2__3__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_2__3__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_2__4__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_2__4__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_2__5__0_
        (T0 14984) (T1 408) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_y_2__5__1_
        (T0 14984) (T1 408) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_y_2__6__0_
        (T0 15008) (T1 384) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_2__6__1_
        (T0 15008) (T1 384) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_2__7__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_2__7__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_3__0__0_
        (T0 15056) (T1 336) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_3__0__1_
        (T0 15056) (T1 336) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_3__1__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_3__1__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_3__2__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_3__2__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_3__3__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_3__3__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_3__4__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_3__4__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_3__5__0_
        (T0 14984) (T1 408) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_3__5__1_
        (T0 14984) (T1 408) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_3__6__0_
        (T0 15008) (T1 384) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_y_3__6__1_
        (T0 15008) (T1 384) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_y_3__7__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_3__7__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_4__0__0_
        (T0 15056) (T1 336) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_4__0__1_
        (T0 15056) (T1 336) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_4__1__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_4__1__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_4__2__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_y_4__2__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_y_4__3__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_y_4__3__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_y_4__4__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_4__4__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_4__5__0_
        (T0 14984) (T1 408) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_4__5__1_
        (T0 14984) (T1 408) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_4__6__0_
        (T0 15008) (T1 384) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_4__6__1_
        (T0 15008) (T1 384) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_4__7__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_4__7__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_5__0__0_
        (T0 15056) (T1 336) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_5__0__1_
        (T0 15056) (T1 336) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_5__1__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_y_5__1__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_y_5__2__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_y_5__2__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_y_5__3__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_y_5__3__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_y_5__4__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_5__4__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_5__5__0_
        (T0 14984) (T1 408) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_5__5__1_
        (T0 14984) (T1 408) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_5__6__0_
        (T0 15008) (T1 384) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_5__6__1_
        (T0 15008) (T1 384) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_5__7__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_5__7__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_6__0__0_
        (T0 15056) (T1 336) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_6__0__1_
        (T0 15056) (T1 336) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_6__1__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_y_6__1__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_y_6__2__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_y_6__2__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_y_6__3__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_6__3__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_6__4__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_6__4__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_6__5__0_
        (T0 14984) (T1 408) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_6__5__1_
        (T0 14984) (T1 408) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_6__6__0_
        (T0 15008) (T1 384) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_6__6__1_
        (T0 15008) (T1 384) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_6__7__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_6__7__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_y_7__0__0_
        (T0 15056) (T1 336) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_7__0__1_
        (T0 15056) (T1 336) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_7__1__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_7__1__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_7__2__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_7__2__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_y_7__3__0_
        (T0 15080) (T1 312) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_7__3__1_
        (T0 15080) (T1 312) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_7__4__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_7__4__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_7__5__0_
        (T0 14984) (T1 408) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_7__5__1_
        (T0 14984) (T1 408) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_y_7__6__0_
        (T0 15008) (T1 384) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_7__6__1_
        (T0 15008) (T1 384) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_y_7__7__0_
        (T0 15032) (T1 360) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_y_7__7__1_
        (T0 15032) (T1 360) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n10
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n100
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n101
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n102
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n108
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_n109
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_n11
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n110
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_n111
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_n112
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_n113
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_n114
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_n115
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_n116
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_n117
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_n118
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_n119
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_n12
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n120
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n121
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n122
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n123
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n124
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n125
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n126
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n127
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n128
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n129
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n13
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n130
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n131
        (T0 3840) (T1 11552) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_n132
        (T0 3552) (T1 11840) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_n133
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n134
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n135
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n136
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n137
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n138
        (T0 3840) (T1 11552) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_n139
        (T0 3840) (T1 11552) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_n14
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n140
        (T0 3840) (T1 11552) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_n141
        (T0 3552) (T1 11840) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_n142
        (T0 3552) (T1 11840) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_n143
        (T0 3552) (T1 11840) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_n15
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n16
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n17
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n18
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n19
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n20
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n21
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n22
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n23
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n24
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n25
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n26
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n27
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n28
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n29
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n3
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n30
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n31
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n32
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n33
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n34
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n35
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n36
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n37
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n38
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n39
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n4
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n40
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n41
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n42
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n43
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n44
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n45
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n46
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n47
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n48
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n49
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n5
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n50
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n51
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n52
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n53
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n54
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n55
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n56
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n57
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n59
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n6
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n60
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_n61
        (T0 2704) (T1 12688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n62
        (T0 2704) (T1 12688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n63
        (T0 2704) (T1 12688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n64
        (T0 2704) (T1 12688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n65
        (T0 2704) (T1 12688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n66
        (T0 2704) (T1 12688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n67
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n68
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n69
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n7
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n70
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n71
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n72
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n73
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n74
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n75
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n76
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n77
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n78
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n79
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n8
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n80
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n81
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n82
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n83
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n84
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n85
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n9
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n96
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n97
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n98
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n99
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_N65
        (T0 13408) (T1 1984) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_0_N66
        (T0 13668) (T1 1724) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_0_0_N67
        (T0 13852) (T1 1540) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_0_0_N68
        (T0 13696) (T1 1696) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_0_0_N69
        (T0 13544) (T1 1848) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_0_N70
        (T0 13624) (T1 1768) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_0_N71
        (T0 13624) (T1 1768) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_0_N72
        (T0 13624) (T1 1768) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_0_N73
        (T0 13408) (T1 1984) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_0_N74
        (T0 13404) (T1 1988) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_0_0_N75
        (T0 14072) (T1 1320) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_0_0_N76
        (T0 14020) (T1 1372) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_0_N77
        (T0 13936) (T1 1456) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_0_0_N78
        (T0 14080) (T1 1312) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_0_N79
        (T0 14080) (T1 1312) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_0_N80
        (T0 14080) (T1 1312) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_0_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_0_0_N93
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_N94
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_1_
        (T0 15052) (T1 340) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_2_
        (T0 14908) (T1 484) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_3_
        (T0 15156) (T1 236) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_4_
        (T0 15252) (T1 140) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_5_
        (T0 15284) (T1 108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_6_
        (T0 15284) (T1 108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_7_
        (T0 15284) (T1 108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_data_0_
        (T0 14496) (T1 896) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_data_1_
        (T0 14496) (T1 896) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_0_
        (T0 13624) (T1 1768) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_1_
        (T0 13672) (T1 1720) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_2_
        (T0 14084) (T1 1308) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_3_
        (T0 13976) (T1 1416) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_4_
        (T0 13860) (T1 1532) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_5_
        (T0 13972) (T1 1420) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_6_
        (T0 13972) (T1 1420) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_7_
        (T0 13972) (T1 1420) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_0__0_
        (T0 13184) (T1 2208) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_0__1_
        (T0 13184) (T1 2208) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_0__0_
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_0__1_
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_0_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n100
        (T0 13556) (T1 1836) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_0_n101
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_n102
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n107
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n113
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_0_n114
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n12
        (T0 896) (T1 14496) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_0_n13
        (T0 896) (T1 14496) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_0_n14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n16
        (T0 13184) (T1 2208) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_n17
        (T0 13184) (T1 2208) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_n18
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_n20
        (T0 13184) (T1 2208) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_n21
        (T0 13184) (T1 2208) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_n22
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n24
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_n25
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_0_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_0_n28
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_0_n30
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_n31
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_n32
        (T0 13904) (T1 1488) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_0_0_n33
        (T0 13904) (T1 1488) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_0_0_n34
        (T0 13904) (T1 1488) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_0_0_n35
        (T0 13788) (T1 1604) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_0_n36
        (T0 13916) (T1 1476) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_0_0_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n57
        (T0 2040) (T1 13352) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_0_n59
        (T0 2040) (T1 13352) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_0_n6
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n61
        (T0 2208) (T1 13184) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n63
        (T0 2208) (T1 13184) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n7
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n75
        (T0 1488) (T1 13904) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_0_0_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_0_0_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_0_n78
        (T0 1488) (T1 13904) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_0_0_n79
        (T0 1488) (T1 13904) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_0_0_n8
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n80
        (T0 1604) (T1 13788) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_0_n81
        (T0 1476) (T1 13916) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_0_0_n82
        (T0 1372) (T1 14020) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_0_n83
        (T0 1752) (T1 13640) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_0_n84
        (T0 1836) (T1 13556) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_0_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_0_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n96
        (T0 13184) (T1 2208) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_n97
        (T0 13184) (T1 2208) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_n98
        (T0 14020) (T1 1372) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_0_n99
        (T0 13640) (T1 1752) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_0_net4293
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_0_0_net4299
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_h_0_
        (T0 13184) (T1 2208) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_h_1_
        (T0 13184) (T1 2208) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_v_0_
        (T0 15056) (T1 336) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_v_1_
        (T0 15056) (T1 336) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_1_
        (T0 556) (T1 14836) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_2_
        (T0 728) (T1 14664) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_3_
        (T0 480) (T1 14912) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_4_
        (T0 380) (T1 15012) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_5_
        (T0 348) (T1 15044) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_6_
        (T0 348) (T1 15044) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_7_
        (T0 348) (T1 15044) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_1_N65
        (T0 13484) (T1 1908) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_0_1_N66
        (T0 14024) (T1 1368) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_0_1_N67
        (T0 13748) (T1 1644) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_0_1_N68
        (T0 13812) (T1 1580) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_0_1_N69
        (T0 13636) (T1 1756) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_1_N70
        (T0 13708) (T1 1684) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_1_N71
        (T0 13708) (T1 1684) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_1_N72
        (T0 13708) (T1 1684) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_1_N73
        (T0 13484) (T1 1908) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_0_1_N74
        (T0 13808) (T1 1584) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_0_1_N75
        (T0 13944) (T1 1448) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_0_1_N76
        (T0 14108) (T1 1284) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_1_N77
        (T0 14004) (T1 1388) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_0_1_N78
        (T0 14148) (T1 1244) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_0_1_N79
        (T0 14148) (T1 1244) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_0_1_N80
        (T0 14148) (T1 1244) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_0_1_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_0_1_N93
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_N94
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_1_
        (T0 15024) (T1 368) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_2_
        (T0 14872) (T1 520) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_3_
        (T0 15132) (T1 260) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_4_
        (T0 15240) (T1 152) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_5_
        (T0 15272) (T1 120) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_6_
        (T0 15272) (T1 120) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_7_
        (T0 15272) (T1 120) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_data_0_
        (T0 14480) (T1 912) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_data_1_
        (T0 14480) (T1 912) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_0_
        (T0 13660) (T1 1732) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_1_
        (T0 14048) (T1 1344) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_2_
        (T0 13944) (T1 1448) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_3_
        (T0 14064) (T1 1328) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_4_
        (T0 13916) (T1 1476) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_5_
        (T0 14028) (T1 1364) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_6_
        (T0 14028) (T1 1364) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_7_
        (T0 14028) (T1 1364) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_0__0_
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_0__1_
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_0__0_
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_0__1_
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_1_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_1_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n100
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n101
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n102
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n106
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n11
        (T0 912) (T1 14480) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_1_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n112
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_1_n113
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n114
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n12
        (T0 912) (T1 14480) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_1_n13
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n15
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_1_n16
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_1_n17
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n18
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n19
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_1_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_1_n20
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_1_n21
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n22
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n23
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n24
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n25
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_1_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_1_n28
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n29
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_1_n30
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n31
        (T0 13976) (T1 1416) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_0_1_n32
        (T0 13976) (T1 1416) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_0_1_n33
        (T0 13976) (T1 1416) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_0_1_n34
        (T0 13860) (T1 1532) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_1_n35
        (T0 14016) (T1 1376) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_1_n36
        (T0 13900) (T1 1492) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n4
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n57
        (T0 1896) (T1 13496) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_1_n59
        (T0 1896) (T1 13496) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n61
        (T0 2208) (T1 13184) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_1_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n63
        (T0 2208) (T1 13184) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_1_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n7
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n75
        (T0 1416) (T1 13976) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_0_1_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_0_1_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_1_n78
        (T0 1416) (T1 13976) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_0_1_n79
        (T0 1416) (T1 13976) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_0_1_n8
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n80
        (T0 1532) (T1 13860) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_1_n81
        (T0 1376) (T1 14016) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_1_n82
        (T0 1492) (T1 13900) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n83
        (T0 1380) (T1 14012) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_0_1_n84
        (T0 1784) (T1 13608) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_0_1_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_1_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n96
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_1_n97
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_1_n98
        (T0 14012) (T1 1380) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_0_1_n99
        (T0 13608) (T1 1784) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_0_1_net4270
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_0_1_net4276
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_0_1_o_data_v_0_
        (T0 15080) (T1 312) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_0_1_o_data_v_1_
        (T0 15080) (T1 312) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_1_
        (T0 544) (T1 14848) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_2_
        (T0 740) (T1 14652) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_3_
        (T0 468) (T1 14924) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_4_
        (T0 360) (T1 15032) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_5_
        (T0 320) (T1 15072) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_6_
        (T0 320) (T1 15072) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_7_
        (T0 320) (T1 15072) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_0_2_N65
        (T0 13680) (T1 1712) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_2_N66
        (T0 14120) (T1 1272) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_0_2_N67
        (T0 13928) (T1 1464) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_0_2_N68
        (T0 14004) (T1 1388) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_0_2_N69
        (T0 13768) (T1 1624) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_2_N70
        (T0 13824) (T1 1568) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_0_2_N71
        (T0 13824) (T1 1568) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_0_2_N72
        (T0 13824) (T1 1568) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_0_2_N73
        (T0 13680) (T1 1712) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_2_N74
        (T0 13940) (T1 1452) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_2_N75
        (T0 14116) (T1 1276) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_2_N76
        (T0 14284) (T1 1108) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_2_N77
        (T0 14108) (T1 1284) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_0_2_N78
        (T0 14248) (T1 1144) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_0_2_N79
        (T0 14248) (T1 1144) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_0_2_N80
        (T0 14248) (T1 1144) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_0_2_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_0_2_N93
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_N94
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_1_
        (T0 14984) (T1 408) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_2_
        (T0 14832) (T1 560) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_3_
        (T0 15096) (T1 296) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_4_
        (T0 15208) (T1 184) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_5_
        (T0 15252) (T1 140) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_6_
        (T0 15252) (T1 140) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_7_
        (T0 15252) (T1 140) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_data_0_
        (T0 14476) (T1 916) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_data_1_
        (T0 14476) (T1 916) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_0_
        (T0 13780) (T1 1612) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_1_
        (T0 14144) (T1 1248) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_2_
        (T0 14084) (T1 1308) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_3_
        (T0 14212) (T1 1180) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_4_
        (T0 14012) (T1 1380) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_5_
        (T0 14108) (T1 1284) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_6_
        (T0 14108) (T1 1284) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_7_
        (T0 14108) (T1 1284) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_0__0_
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_0__1_
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_0__0_
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_0__1_
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_2_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n100
        (T0 13748) (T1 1644) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_2_n101
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_n102
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n107
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n113
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_2_n114
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n12
        (T0 916) (T1 14476) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_2_n13
        (T0 916) (T1 14476) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_2_n14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n16
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_2_n17
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_2_n18
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_n20
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_2_n21
        (T0 13184) (T1 2208) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_2_n22
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n24
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_n25
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_2_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_2_n28
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_2_n30
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_n31
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_n32
        (T0 14068) (T1 1324) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_2_n33
        (T0 14068) (T1 1324) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_2_n34
        (T0 14068) (T1 1324) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_2_n35
        (T0 13968) (T1 1424) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_0_2_n36
        (T0 14176) (T1 1216) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_2_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n57
        (T0 2016) (T1 13376) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_2_n59
        (T0 2016) (T1 13376) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_n6
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n61
        (T0 2112) (T1 13280) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n63
        (T0 2112) (T1 13280) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n7
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n75
        (T0 1324) (T1 14068) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_2_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_0_2_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_2_n78
        (T0 1324) (T1 14068) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_2_n79
        (T0 1324) (T1 14068) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_2_n8
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n80
        (T0 1424) (T1 13968) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_0_2_n81
        (T0 1216) (T1 14176) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_2_n82
        (T0 1340) (T1 14052) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_0_2_n83
        (T0 1276) (T1 14116) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_2_n84
        (T0 1644) (T1 13748) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_2_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_2_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n96
        (T0 13280) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_n97
        (T0 13280) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_n98
        (T0 14052) (T1 1340) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_0_2_n99
        (T0 14116) (T1 1276) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_2_net4247
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_0_2_net4253
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_0_2_o_data_v_0_
        (T0 15080) (T1 312) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_0_2_o_data_v_1_
        (T0 15080) (T1 312) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_1_
        (T0 508) (T1 14884) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_2_
        (T0 724) (T1 14668) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_3_
        (T0 440) (T1 14952) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_4_
        (T0 324) (T1 15068) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_5_
        (T0 284) (T1 15108) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_6_
        (T0 284) (T1 15108) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_7_
        (T0 284) (T1 15108) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_3_N65
        (T0 13720) (T1 1672) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_3_N66
        (T0 14068) (T1 1324) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_0_3_N67
        (T0 13948) (T1 1444) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_0_3_N68
        (T0 13936) (T1 1456) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_0_3_N69
        (T0 13572) (T1 1820) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_3_N70
        (T0 13684) (T1 1708) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_3_N71
        (T0 13684) (T1 1708) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_3_N72
        (T0 13684) (T1 1708) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_3_N73
        (T0 13720) (T1 1672) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_3_N74
        (T0 13892) (T1 1500) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_0_3_N75
        (T0 14148) (T1 1244) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_0_3_N76
        (T0 14184) (T1 1208) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_0_3_N77
        (T0 13904) (T1 1488) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_3_N78
        (T0 14088) (T1 1304) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_3_N79
        (T0 14088) (T1 1304) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_3_N80
        (T0 14088) (T1 1304) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_3_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_0_3_N93
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_N94
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_1_
        (T0 15044) (T1 348) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_2_
        (T0 14884) (T1 508) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_3_
        (T0 15152) (T1 240) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_4_
        (T0 15248) (T1 144) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_5_
        (T0 15280) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_6_
        (T0 15280) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_7_
        (T0 15280) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_data_0_
        (T0 14528) (T1 864) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_data_1_
        (T0 14528) (T1 864) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_0_
        (T0 13888) (T1 1504) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_1_
        (T0 14088) (T1 1304) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_2_
        (T0 14176) (T1 1216) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_3_
        (T0 14136) (T1 1256) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_4_
        (T0 13824) (T1 1568) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_5_
        (T0 13976) (T1 1416) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_6_
        (T0 13976) (T1 1416) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_7_
        (T0 13976) (T1 1416) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_0__0_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_0__1_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_0__0_
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_0__1_
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_3_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n100
        (T0 14068) (T1 1324) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_3_n101
        (T0 13820) (T1 1572) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_3_n102
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n108
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_3_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n13
        (T0 864) (T1 14528) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_0_3_n14
        (T0 864) (T1 14528) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_0_3_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n17
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_3_n18
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_3_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n21
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_3_n22
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_3_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n25
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_3_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_3_n28
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_3_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n31
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_n32
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_n33
        (T0 13932) (T1 1460) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_3_n34
        (T0 13932) (T1 1460) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_3_n35
        (T0 13932) (T1 1460) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_3_n36
        (T0 13784) (T1 1608) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_0_3_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n57
        (T0 2016) (T1 13376) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_3_n59
        (T0 2016) (T1 13376) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_3_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n61
        (T0 2112) (T1 13280) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_3_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n63
        (T0 2112) (T1 13280) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_3_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n75
        (T0 1460) (T1 13932) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_3_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_0_3_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_3_n78
        (T0 1460) (T1 13932) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_3_n79
        (T0 1460) (T1 13932) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_3_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n80
        (T0 1608) (T1 13784) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_0_3_n81
        (T0 1304) (T1 14088) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_3_n82
        (T0 1264) (T1 14128) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_0_3_n83
        (T0 1324) (T1 14068) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_3_n84
        (T0 1572) (T1 13820) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_3_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_3_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n96
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_3_n97
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_3_n98
        (T0 14088) (T1 1304) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_3_n99
        (T0 14128) (T1 1264) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_0_3_net4224
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_0_3_net4230
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_0_3_o_data_v_0_
        (T0 15080) (T1 312) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_3_o_data_v_1_
        (T0 15080) (T1 312) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_1_
        (T0 516) (T1 14876) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_2_
        (T0 700) (T1 14692) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_3_
        (T0 464) (T1 14928) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_4_
        (T0 332) (T1 15060) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_5_
        (T0 292) (T1 15100) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_6_
        (T0 292) (T1 15100) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_7_
        (T0 292) (T1 15100) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_4_N65
        (T0 13700) (T1 1692) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_0_4_N66
        (T0 13812) (T1 1580) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_0_4_N67
        (T0 13572) (T1 1820) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_0_4_N68
        (T0 13848) (T1 1544) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_0_4_N69
        (T0 13444) (T1 1948) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_4_N70
        (T0 13504) (T1 1888) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_0_4_N71
        (T0 13504) (T1 1888) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_0_4_N72
        (T0 13504) (T1 1888) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_0_4_N73
        (T0 13700) (T1 1692) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_0_4_N74
        (T0 13624) (T1 1768) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_N75
        (T0 13820) (T1 1572) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_N76
        (T0 14140) (T1 1252) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_4_N77
        (T0 13792) (T1 1600) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_0_4_N78
        (T0 13936) (T1 1456) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_4_N79
        (T0 13936) (T1 1456) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_4_N80
        (T0 13936) (T1 1456) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_4_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_0_4_N93
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_N94
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_1_
        (T0 15020) (T1 372) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_2_
        (T0 14872) (T1 520) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_3_
        (T0 15120) (T1 272) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_4_
        (T0 15220) (T1 172) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_5_
        (T0 15264) (T1 128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_6_
        (T0 15264) (T1 128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_7_
        (T0 15264) (T1 128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_data_0_
        (T0 14508) (T1 884) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_data_1_
        (T0 14508) (T1 884) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_0_
        (T0 13840) (T1 1552) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_1_
        (T0 13840) (T1 1552) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_2_
        (T0 13796) (T1 1596) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_3_
        (T0 14068) (T1 1324) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_4_
        (T0 13708) (T1 1684) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_5_
        (T0 13808) (T1 1584) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_6_
        (T0 13808) (T1 1584) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_7_
        (T0 13808) (T1 1584) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_0__0_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_0__1_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_0__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_0__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_4_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_4_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n100
        (T0 13768) (T1 1624) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_0_4_n101
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_n102
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n107
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n113
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_4_n114
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n12
        (T0 884) (T1 14508) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_0_4_n13
        (T0 884) (T1 14508) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_0_4_n14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n16
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_n17
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_n18
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_4_n20
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_n21
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_n22
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n24
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_n25
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_4_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_4_n28
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_4_n30
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_n31
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_n32
        (T0 13760) (T1 1632) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_4_n33
        (T0 13760) (T1 1632) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_4_n34
        (T0 13760) (T1 1632) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_4_n35
        (T0 13660) (T1 1732) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_4_n36
        (T0 14024) (T1 1368) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_4_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n57
        (T0 2088) (T1 13304) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_4_n59
        (T0 2088) (T1 13304) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_4_n6
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n61
        (T0 2112) (T1 13280) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n63
        (T0 2112) (T1 13280) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n7
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n75
        (T0 1632) (T1 13760) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_4_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_0_4_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_4_n78
        (T0 1632) (T1 13760) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_4_n79
        (T0 1632) (T1 13760) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_4_n8
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n80
        (T0 1732) (T1 13660) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_4_n81
        (T0 1368) (T1 14024) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_4_n82
        (T0 1648) (T1 13744) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_4_n83
        (T0 1584) (T1 13808) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_4_n84
        (T0 1624) (T1 13768) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_0_4_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_0_4_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n96
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_n97
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_4_n98
        (T0 13744) (T1 1648) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_4_n99
        (T0 13808) (T1 1584) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_4_net4201
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_0_4_net4207
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_0_4_o_data_v_0_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_4_o_data_v_1_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_1_
        (T0 512) (T1 14880) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_2_
        (T0 712) (T1 14680) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_3_
        (T0 468) (T1 14924) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_4_
        (T0 344) (T1 15048) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_5_
        (T0 304) (T1 15088) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_6_
        (T0 304) (T1 15088) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_7_
        (T0 304) (T1 15088) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_0_5_N65
        (T0 13160) (T1 2232) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_5_N66
        (T0 13920) (T1 1472) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_0_5_N67
        (T0 13492) (T1 1900) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_0_5_N68
        (T0 13680) (T1 1712) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_0_5_N69
        (T0 13572) (T1 1820) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_0_5_N70
        (T0 13564) (T1 1828) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_5_N71
        (T0 13564) (T1 1828) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_5_N72
        (T0 13564) (T1 1828) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_5_N73
        (T0 13160) (T1 2232) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_5_N74
        (T0 13688) (T1 1704) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_5_N75
        (T0 13696) (T1 1696) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_0_5_N76
        (T0 13960) (T1 1432) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_5_N77
        (T0 13868) (T1 1524) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_0_5_N78
        (T0 13952) (T1 1440) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_N79
        (T0 13952) (T1 1440) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_N80
        (T0 13952) (T1 1440) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_0_5_N93
        (T0 12824) (T1 2568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_N94
        (T0 12824) (T1 2568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_1_
        (T0 15044) (T1 348) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_2_
        (T0 14900) (T1 492) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_3_
        (T0 15164) (T1 228) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_4_
        (T0 15268) (T1 124) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_5_
        (T0 15312) (T1 80) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_6_
        (T0 15312) (T1 80) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_7_
        (T0 15312) (T1 80) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_data_0_
        (T0 14544) (T1 848) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_data_1_
        (T0 14544) (T1 848) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_0_
        (T0 13312) (T1 2080) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_1_
        (T0 13900) (T1 1492) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_2_
        (T0 13732) (T1 1660) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_3_
        (T0 13940) (T1 1452) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_4_
        (T0 13832) (T1 1560) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_5_
        (T0 13872) (T1 1520) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_6_
        (T0 13872) (T1 1520) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_7_
        (T0 13872) (T1 1520) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_0__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_0__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_0__0_
        (T0 12824) (T1 2568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_0__1_
        (T0 12824) (T1 2568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_5_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n100
        (T0 13872) (T1 1520) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_5_n101
        (T0 13256) (T1 2136) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_5_n102
        (T0 12824) (T1 2568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n108
        (T0 12824) (T1 2568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_5_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n13
        (T0 848) (T1 14544) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_5_n14
        (T0 848) (T1 14544) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_5_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n17
        (T0 13304) (T1 2088) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_5_n18
        (T0 13304) (T1 2088) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_5_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n21
        (T0 13304) (T1 2088) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_5_n22
        (T0 13304) (T1 2088) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_5_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n25
        (T0 12824) (T1 2568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_5_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_5_n28
        (T0 12824) (T1 2568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_5_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n31
        (T0 12824) (T1 2568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_n32
        (T0 12824) (T1 2568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_n33
        (T0 13812) (T1 1580) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_5_n34
        (T0 13812) (T1 1580) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_5_n35
        (T0 13812) (T1 1580) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_5_n36
        (T0 13768) (T1 1624) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_0_5_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n57
        (T0 2568) (T1 12824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_5_n59
        (T0 2568) (T1 12824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_5_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n61
        (T0 2088) (T1 13304) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_5_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n63
        (T0 2088) (T1 13304) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_5_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n75
        (T0 1580) (T1 13812) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_5_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_0_5_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_5_n78
        (T0 1580) (T1 13812) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_5_n79
        (T0 1580) (T1 13812) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_5_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n80
        (T0 1624) (T1 13768) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_0_5_n81
        (T0 1504) (T1 13888) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_0_5_n82
        (T0 1728) (T1 13664) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_0_5_n83
        (T0 1520) (T1 13872) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_5_n84
        (T0 2136) (T1 13256) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_5_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_0_5_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n96
        (T0 13304) (T1 2088) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_5_n97
        (T0 13304) (T1 2088) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_0_5_n98
        (T0 13888) (T1 1504) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_0_5_n99
        (T0 13664) (T1 1728) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_0_5_net4178
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_0_5_net4184
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_0_5_o_data_v_0_
        (T0 14984) (T1 408) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_5_o_data_v_1_
        (T0 14984) (T1 408) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_1_
        (T0 500) (T1 14892) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_2_
        (T0 664) (T1 14728) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_3_
        (T0 452) (T1 14940) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_4_
        (T0 356) (T1 15036) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_5_
        (T0 308) (T1 15084) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_6_
        (T0 308) (T1 15084) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_7_
        (T0 308) (T1 15084) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_6_N65
        (T0 13696) (T1 1696) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_0_6_N66
        (T0 14100) (T1 1292) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_6_N67
        (T0 13892) (T1 1500) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_6_N68
        (T0 14036) (T1 1356) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_6_N69
        (T0 13992) (T1 1400) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_0_6_N70
        (T0 13968) (T1 1424) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_0_6_N71
        (T0 13968) (T1 1424) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_0_6_N72
        (T0 13968) (T1 1424) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_0_6_N73
        (T0 13696) (T1 1696) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_0_6_N74
        (T0 13848) (T1 1544) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_0_6_N75
        (T0 14048) (T1 1344) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_6_N76
        (T0 14324) (T1 1068) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_6_N77
        (T0 14300) (T1 1092) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_0_6_N78
        (T0 14356) (T1 1036) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_0_6_N79
        (T0 14356) (T1 1036) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_0_6_N80
        (T0 14356) (T1 1036) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_0_6_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_0_6_N93
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_N94
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_1_
        (T0 15016) (T1 376) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_2_
        (T0 14900) (T1 492) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_3_
        (T0 15164) (T1 228) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_4_
        (T0 15256) (T1 136) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_5_
        (T0 15296) (T1 96) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_6_
        (T0 15296) (T1 96) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_7_
        (T0 15296) (T1 96) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_data_0_
        (T0 14548) (T1 844) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_data_1_
        (T0 14548) (T1 844) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_0_
        (T0 13788) (T1 1604) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_1_
        (T0 14084) (T1 1308) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_2_
        (T0 14084) (T1 1308) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_3_
        (T0 14280) (T1 1112) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_4_
        (T0 14244) (T1 1148) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_5_
        (T0 14260) (T1 1132) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_6_
        (T0 14260) (T1 1132) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_7_
        (T0 14260) (T1 1132) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_0__0_
        (T0 13328) (T1 2064) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_0__1_
        (T0 13328) (T1 2064) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_0__0_
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_0__1_
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_6_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_6_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n100
        (T0 14048) (T1 1344) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_6_n101
        (T0 13740) (T1 1652) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_0_6_n102
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n108
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_6_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n13
        (T0 844) (T1 14548) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_0_6_n14
        (T0 844) (T1 14548) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_0_6_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n17
        (T0 13328) (T1 2064) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_6_n18
        (T0 13328) (T1 2064) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_6_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_6_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n21
        (T0 13328) (T1 2064) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_6_n22
        (T0 13328) (T1 2064) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_6_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n25
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_6_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_6_n28
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_6_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n31
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_n32
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_n33
        (T0 14200) (T1 1192) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_0_6_n34
        (T0 14200) (T1 1192) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_0_6_n35
        (T0 14200) (T1 1192) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_0_6_n36
        (T0 14180) (T1 1212) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_0_6_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n57
        (T0 2184) (T1 13208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_6_n59
        (T0 2184) (T1 13208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_6_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n61
        (T0 2064) (T1 13328) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_6_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n63
        (T0 2064) (T1 13328) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_6_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n75
        (T0 1192) (T1 14200) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_0_6_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_0_6_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_6_n78
        (T0 1192) (T1 14200) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_0_6_n79
        (T0 1192) (T1 14200) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_0_6_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n80
        (T0 1212) (T1 14180) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_0_6_n81
        (T0 1168) (T1 14224) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_0_6_n82
        (T0 1360) (T1 14032) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_6_n83
        (T0 1344) (T1 14048) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_6_n84
        (T0 1652) (T1 13740) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_0_6_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_0_6_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n96
        (T0 13328) (T1 2064) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_6_n97
        (T0 13328) (T1 2064) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_6_n98
        (T0 14224) (T1 1168) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_0_6_n99
        (T0 14032) (T1 1360) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_6_net4155
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_0_6_net4161
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_0_6_o_data_v_0_
        (T0 15008) (T1 384) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_6_o_data_v_1_
        (T0 15008) (T1 384) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_1_
        (T0 468) (T1 14924) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_2_
        (T0 648) (T1 14744) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_3_
        (T0 420) (T1 14972) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_4_
        (T0 332) (T1 15060) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_5_
        (T0 292) (T1 15100) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_6_
        (T0 292) (T1 15100) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_7_
        (T0 292) (T1 15100) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_7_N65
        (T0 13696) (T1 1696) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_N66
        (T0 14192) (T1 1200) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_0_7_N67
        (T0 13764) (T1 1628) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_7_N68
        (T0 13924) (T1 1468) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_7_N69
        (T0 13744) (T1 1648) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_7_N70
        (T0 13808) (T1 1584) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_7_N71
        (T0 13808) (T1 1584) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_7_N72
        (T0 13808) (T1 1584) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_7_N73
        (T0 13696) (T1 1696) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_N74
        (T0 13964) (T1 1428) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_7_N75
        (T0 13936) (T1 1456) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_N76
        (T0 14180) (T1 1212) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_7_N77
        (T0 14064) (T1 1328) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_0_7_N78
        (T0 14196) (T1 1196) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_0_7_N79
        (T0 14196) (T1 1196) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_0_7_N80
        (T0 14196) (T1 1196) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_0_7_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_0_7_N93
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_N94
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_1_
        (T0 15024) (T1 368) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_2_
        (T0 14900) (T1 492) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_3_
        (T0 15136) (T1 256) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_4_
        (T0 15248) (T1 144) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_5_
        (T0 15288) (T1 104) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_6_
        (T0 15288) (T1 104) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_7_
        (T0 15288) (T1 104) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_data_0_
        (T0 14556) (T1 836) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_data_1_
        (T0 14556) (T1 836) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_0_
        (T0 13796) (T1 1596) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_1_
        (T0 14184) (T1 1208) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_2_
        (T0 13916) (T1 1476) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_3_
        (T0 14148) (T1 1244) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_4_
        (T0 14000) (T1 1392) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_5_
        (T0 14092) (T1 1300) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_6_
        (T0 14092) (T1 1300) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_7_
        (T0 14092) (T1 1300) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_0__0_
        (T0 13352) (T1 2040) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_0__1_
        (T0 13352) (T1 2040) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_0__0_
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_0__1_
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_7_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_7_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n100
        (T0 14152) (T1 1240) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_0_7_n101
        (T0 13728) (T1 1664) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_n102
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n108
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_7_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n13
        (T0 836) (T1 14556) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_0_7_n14
        (T0 836) (T1 14556) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_0_7_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n17
        (T0 13352) (T1 2040) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_n18
        (T0 13352) (T1 2040) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_7_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n21
        (T0 13352) (T1 2040) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_n22
        (T0 13352) (T1 2040) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n25
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_0_7_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_7_n28
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_7_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n31
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_n32
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_n33
        (T0 14036) (T1 1356) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_7_n34
        (T0 14036) (T1 1356) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_7_n35
        (T0 14036) (T1 1356) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_7_n36
        (T0 13944) (T1 1448) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_0_7_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n57
        (T0 2160) (T1 13232) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_7_n59
        (T0 2160) (T1 13232) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_7_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n61
        (T0 2040) (T1 13352) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n63
        (T0 2040) (T1 13352) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n75
        (T0 1356) (T1 14036) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_7_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_0_7_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_7_n78
        (T0 1356) (T1 14036) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_7_n79
        (T0 1356) (T1 14036) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_0_7_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n80
        (T0 1448) (T1 13944) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_0_7_n81
        (T0 1300) (T1 14092) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_7_n82
        (T0 1528) (T1 13864) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_7_n83
        (T0 1240) (T1 14152) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_0_7_n84
        (T0 1664) (T1 13728) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_0_7_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_7_n96
        (T0 13352) (T1 2040) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_n97
        (T0 13352) (T1 2040) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_7_n98
        (T0 14092) (T1 1300) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_7_n99
        (T0 13864) (T1 1528) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_7_net4132
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_0_7_net4138
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_0_7_o_data_v_0_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_7_o_data_v_1_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_1_
        (T0 468) (T1 14924) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_2_
        (T0 648) (T1 14744) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_3_
        (T0 400) (T1 14992) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_4_
        (T0 312) (T1 15080) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_5_
        (T0 284) (T1 15108) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_6_
        (T0 284) (T1 15108) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_7_
        (T0 284) (T1 15108) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_0_N65
        (T0 13236) (T1 2156) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_0_N66
        (T0 13696) (T1 1696) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_0_N67
        (T0 13812) (T1 1580) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_0_N68
        (T0 13732) (T1 1660) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_1_0_N69
        (T0 13352) (T1 2040) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_0_N70
        (T0 13360) (T1 2032) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_0_N71
        (T0 13360) (T1 2032) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_0_N72
        (T0 13360) (T1 2032) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_0_N73
        (T0 13236) (T1 2156) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_0_N74
        (T0 13568) (T1 1824) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_0_N75
        (T0 14012) (T1 1380) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_N76
        (T0 13972) (T1 1420) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_1_0_N77
        (T0 13672) (T1 1720) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_0_N78
        (T0 13732) (T1 1660) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_1_0_N79
        (T0 13732) (T1 1660) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_1_0_N80
        (T0 13732) (T1 1660) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_1_0_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_0_N93
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_N94
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_1_
        (T0 15112) (T1 280) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_2_
        (T0 14972) (T1 420) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_3_
        (T0 15168) (T1 224) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_4_
        (T0 15248) (T1 144) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_5_
        (T0 15272) (T1 120) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_6_
        (T0 15272) (T1 120) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_7_
        (T0 15272) (T1 120) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_data_0_
        (T0 14672) (T1 720) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_data_1_
        (T0 14672) (T1 720) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_0_
        (T0 13396) (T1 1996) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_1_
        (T0 13728) (T1 1664) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_2_
        (T0 13984) (T1 1408) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_3_
        (T0 13908) (T1 1484) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_4_
        (T0 13576) (T1 1816) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_5_
        (T0 13612) (T1 1780) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_6_
        (T0 13612) (T1 1780) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_7_
        (T0 13612) (T1 1780) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_0__0_
        (T0 13520) (T1 1872) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_0__1_
        (T0 13520) (T1 1872) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_0__0_
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_0__1_
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_0_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n100
        (T0 13704) (T1 1688) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_1_0_n101
        (T0 13360) (T1 2032) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_0_n102
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n108
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_0_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n13
        (T0 720) (T1 14672) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_0_n14
        (T0 720) (T1 14672) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_0_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n17
        (T0 13520) (T1 1872) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n18
        (T0 13520) (T1 1872) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n21
        (T0 13520) (T1 1872) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n22
        (T0 13520) (T1 1872) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n25
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_0_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_0_n28
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_0_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n31
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_n32
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_n33
        (T0 13572) (T1 1820) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_1_0_n34
        (T0 13572) (T1 1820) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_1_0_n35
        (T0 13572) (T1 1820) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_1_0_n36
        (T0 13540) (T1 1852) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_0_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n57
        (T0 1848) (T1 13544) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_0_n59
        (T0 1848) (T1 13544) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_0_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n61
        (T0 1872) (T1 13520) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n63
        (T0 1872) (T1 13520) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n75
        (T0 1820) (T1 13572) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_1_0_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_1_0_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_0_n78
        (T0 1820) (T1 13572) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_1_0_n79
        (T0 1820) (T1 13572) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_1_0_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n80
        (T0 1852) (T1 13540) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_0_n81
        (T0 1520) (T1 13872) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_1_0_n82
        (T0 1452) (T1 13940) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_1_0_n83
        (T0 1688) (T1 13704) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_1_0_n84
        (T0 2032) (T1 13360) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_0_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_0_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n96
        (T0 13520) (T1 1872) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n97
        (T0 13520) (T1 1872) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n98
        (T0 13872) (T1 1520) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_1_0_n99
        (T0 13940) (T1 1452) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_1_0_net4109
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_1_0_net4115
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_1_0_o_data_h_0_
        (T0 13520) (T1 1872) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_o_data_h_1_
        (T0 13520) (T1 1872) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_1_
        (T0 440) (T1 14952) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_2_
        (T0 596) (T1 14796) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_3_
        (T0 384) (T1 15008) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_4_
        (T0 280) (T1 15112) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_5_
        (T0 252) (T1 15140) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_6_
        (T0 252) (T1 15140) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_7_
        (T0 252) (T1 15140) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_1_N65
        (T0 13704) (T1 1688) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_1_N66
        (T0 13908) (T1 1484) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_1_N67
        (T0 13888) (T1 1504) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_1_N68
        (T0 14072) (T1 1320) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_1_1_N69
        (T0 13704) (T1 1688) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_1_1_N70
        (T0 13640) (T1 1752) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_1_N71
        (T0 13640) (T1 1752) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_1_N72
        (T0 13640) (T1 1752) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_1_N73
        (T0 13704) (T1 1688) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_1_N74
        (T0 13792) (T1 1600) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_1_N75
        (T0 14056) (T1 1336) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_1_1_N76
        (T0 14292) (T1 1100) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_1_1_N77
        (T0 13980) (T1 1412) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_1_N78
        (T0 13984) (T1 1408) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_1_N79
        (T0 13984) (T1 1408) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_1_N80
        (T0 13984) (T1 1408) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_1_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_1_N93
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_N94
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_1_
        (T0 15072) (T1 320) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_2_
        (T0 14936) (T1 456) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_3_
        (T0 15140) (T1 252) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_4_
        (T0 15236) (T1 156) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_5_
        (T0 15268) (T1 124) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_6_
        (T0 15268) (T1 124) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_7_
        (T0 15268) (T1 124) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_data_0_
        (T0 14660) (T1 732) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_data_1_
        (T0 14660) (T1 732) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_0_
        (T0 13796) (T1 1596) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_1_
        (T0 13932) (T1 1460) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_2_
        (T0 14008) (T1 1384) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_3_
        (T0 14232) (T1 1160) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_4_
        (T0 13888) (T1 1504) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_5_
        (T0 13860) (T1 1532) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_6_
        (T0 13860) (T1 1532) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_7_
        (T0 13860) (T1 1532) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_0__0_
        (T0 13520) (T1 1872) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_0__1_
        (T0 13520) (T1 1872) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_0__0_
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_0__1_
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_1_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_1_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n100
        (T0 13900) (T1 1492) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_1_n101
        (T0 13760) (T1 1632) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_1_n102
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n108
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_1_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n13
        (T0 732) (T1 14660) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_1_n14
        (T0 732) (T1 14660) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_1_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n17
        (T0 13520) (T1 1872) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_1_n18
        (T0 13520) (T1 1872) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_1_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_1_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n21
        (T0 13520) (T1 1872) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_1_n22
        (T0 13520) (T1 1872) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_1_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n25
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_1_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_1_n28
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_1_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n31
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n32
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n33
        (T0 13828) (T1 1564) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_1_n34
        (T0 13828) (T1 1564) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_1_n35
        (T0 13828) (T1 1564) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_1_n36
        (T0 13860) (T1 1532) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_1_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n57
        (T0 1704) (T1 13688) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_1_n59
        (T0 1704) (T1 13688) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n61
        (T0 2064) (T1 13328) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_1_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n63
        (T0 2064) (T1 13328) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_1_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n75
        (T0 1564) (T1 13828) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_1_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_1_1_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_1_n78
        (T0 1564) (T1 13828) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_1_n79
        (T0 1564) (T1 13828) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_1_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n80
        (T0 1532) (T1 13860) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_1_n81
        (T0 1192) (T1 14200) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_1_n82
        (T0 1412) (T1 13980) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_1_n83
        (T0 1492) (T1 13900) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_1_n84
        (T0 1632) (T1 13760) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_1_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_1_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n96
        (T0 13328) (T1 2064) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_1_n97
        (T0 13328) (T1 2064) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_1_n98
        (T0 14200) (T1 1192) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_1_n99
        (T0 13980) (T1 1412) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_1_net4086
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_1_1_net4092
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_1_
        (T0 412) (T1 14980) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_2_
        (T0 584) (T1 14808) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_3_
        (T0 352) (T1 15040) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_4_
        (T0 256) (T1 15136) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_5_
        (T0 220) (T1 15172) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_6_
        (T0 220) (T1 15172) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_7_
        (T0 220) (T1 15172) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_2_N65
        (T0 13452) (T1 1940) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_1_2_N66
        (T0 13968) (T1 1424) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_1_2_N67
        (T0 13632) (T1 1760) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_1_2_N68
        (T0 13820) (T1 1572) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_2_N69
        (T0 13452) (T1 1940) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_1_2_N70
        (T0 13392) (T1 2000) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_1_2_N71
        (T0 13392) (T1 2000) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_1_2_N72
        (T0 13392) (T1 2000) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_1_2_N73
        (T0 13452) (T1 1940) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_1_2_N74
        (T0 13788) (T1 1604) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_2_N75
        (T0 13824) (T1 1568) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_1_2_N76
        (T0 14088) (T1 1304) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_2_N77
        (T0 13800) (T1 1592) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_2_N78
        (T0 13804) (T1 1588) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_2_N79
        (T0 13804) (T1 1588) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_2_N80
        (T0 13804) (T1 1588) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_2_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_2_N93
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_N94
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_1_
        (T0 15028) (T1 364) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_2_
        (T0 14880) (T1 512) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_3_
        (T0 15116) (T1 276) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_4_
        (T0 15212) (T1 180) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_5_
        (T0 15248) (T1 144) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_6_
        (T0 15248) (T1 144) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_7_
        (T0 15248) (T1 144) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_data_0_
        (T0 14548) (T1 844) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_data_1_
        (T0 14548) (T1 844) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_0_
        (T0 13568) (T1 1824) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_1_
        (T0 13972) (T1 1420) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_2_
        (T0 13784) (T1 1608) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_3_
        (T0 14004) (T1 1388) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_4_
        (T0 13692) (T1 1700) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_5_
        (T0 13660) (T1 1732) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_6_
        (T0 13660) (T1 1732) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_7_
        (T0 13660) (T1 1732) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_0__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_0__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_0__0_
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_0__1_
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_2_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n100
        (T0 13956) (T1 1436) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_2_n101
        (T0 13516) (T1 1876) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_1_2_n102
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n108
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_2_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n13
        (T0 844) (T1 14548) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_2_n14
        (T0 844) (T1 14548) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_2_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n17
        (T0 13304) (T1 2088) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n18
        (T0 13304) (T1 2088) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n21
        (T0 13304) (T1 2088) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n22
        (T0 13304) (T1 2088) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n25
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_2_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_2_n28
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_2_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n31
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_n32
        (T0 13568) (T1 1824) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_n33
        (T0 13628) (T1 1764) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_1_2_n34
        (T0 13628) (T1 1764) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_1_2_n35
        (T0 13628) (T1 1764) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_1_2_n36
        (T0 13660) (T1 1732) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_2_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n57
        (T0 1824) (T1 13568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_2_n59
        (T0 1824) (T1 13568) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_2_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n61
        (T0 1896) (T1 13496) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n63
        (T0 1896) (T1 13496) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n75
        (T0 1764) (T1 13628) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_1_2_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_1_2_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_2_n78
        (T0 1764) (T1 13628) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_1_2_n79
        (T0 1764) (T1 13628) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_1_2_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n80
        (T0 1732) (T1 13660) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_2_n81
        (T0 1416) (T1 13976) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_1_2_n82
        (T0 1632) (T1 13760) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_1_2_n83
        (T0 1436) (T1 13956) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_2_n84
        (T0 1876) (T1 13516) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_1_2_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_2_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n96
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n97
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n98
        (T0 13976) (T1 1416) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_1_2_n99
        (T0 13760) (T1 1632) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_1_2_net4063
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_1_2_net4069
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_1_
        (T0 480) (T1 14912) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_2_
        (T0 664) (T1 14728) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_3_
        (T0 408) (T1 14984) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_4_
        (T0 296) (T1 15096) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_5_
        (T0 268) (T1 15124) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_6_
        (T0 268) (T1 15124) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_7_
        (T0 268) (T1 15124) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_3_N65
        (T0 13616) (T1 1776) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_1_3_N66
        (T0 13916) (T1 1476) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_1_3_N67
        (T0 13632) (T1 1760) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_1_3_N68
        (T0 13944) (T1 1448) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_1_3_N69
        (T0 13380) (T1 2012) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_1_3_N70
        (T0 13420) (T1 1972) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_1_3_N71
        (T0 13420) (T1 1972) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_1_3_N72
        (T0 13420) (T1 1972) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_1_3_N73
        (T0 13616) (T1 1776) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_1_3_N74
        (T0 13720) (T1 1672) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_1_3_N75
        (T0 13852) (T1 1540) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_3_N76
        (T0 14152) (T1 1240) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_3_N77
        (T0 13732) (T1 1660) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_3_N78
        (T0 13808) (T1 1584) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_3_N79
        (T0 13808) (T1 1584) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_3_N80
        (T0 13808) (T1 1584) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_3_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_3_N93
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_N94
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_1_
        (T0 15088) (T1 304) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_2_
        (T0 14956) (T1 436) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_3_
        (T0 15164) (T1 228) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_4_
        (T0 15264) (T1 128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_5_
        (T0 15280) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_6_
        (T0 15280) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_7_
        (T0 15280) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_data_0_
        (T0 14620) (T1 772) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_data_1_
        (T0 14620) (T1 772) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_0_
        (T0 13780) (T1 1612) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_1_
        (T0 13924) (T1 1468) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_2_
        (T0 13832) (T1 1560) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_3_
        (T0 14124) (T1 1268) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_4_
        (T0 13636) (T1 1756) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_5_
        (T0 13696) (T1 1696) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_6_
        (T0 13696) (T1 1696) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_7_
        (T0 13696) (T1 1696) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_0__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_0__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_0__0_
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_0__1_
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_3_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_3_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n100
        (T0 13900) (T1 1492) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_3_n101
        (T0 13704) (T1 1688) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_1_3_n102
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n108
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_3_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n13
        (T0 772) (T1 14620) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_3_n14
        (T0 772) (T1 14620) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_3_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n17
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_3_n18
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_3_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_3_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n21
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_3_n22
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_3_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n25
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_3_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_3_n28
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_3_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n31
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_n32
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_n33
        (T0 13640) (T1 1752) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_3_n34
        (T0 13640) (T1 1752) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_3_n35
        (T0 13640) (T1 1752) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_3_n36
        (T0 13580) (T1 1812) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_3_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n57
        (T0 1512) (T1 13880) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_3_n59
        (T0 1512) (T1 13880) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_3_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n61
        (T0 1920) (T1 13472) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_3_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n63
        (T0 1920) (T1 13472) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_3_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n75
        (T0 1752) (T1 13640) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_3_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_1_3_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_3_n78
        (T0 1752) (T1 13640) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_3_n79
        (T0 1752) (T1 13640) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_3_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n80
        (T0 1812) (T1 13580) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_3_n81
        (T0 1320) (T1 14072) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_1_3_n82
        (T0 1616) (T1 13776) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_3_n83
        (T0 1492) (T1 13900) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_3_n84
        (T0 1688) (T1 13704) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_1_3_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_3_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n96
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_3_n97
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_3_n98
        (T0 14072) (T1 1320) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_1_3_n99
        (T0 13776) (T1 1616) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_3_net4040
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_1_3_net4046
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_1_
        (T0 468) (T1 14924) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_2_
        (T0 624) (T1 14768) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_3_
        (T0 412) (T1 14980) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_4_
        (T0 296) (T1 15096) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_5_
        (T0 276) (T1 15116) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_6_
        (T0 276) (T1 15116) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_7_
        (T0 276) (T1 15116) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_4_N65
        (T0 13356) (T1 2036) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_1_4_N66
        (T0 13544) (T1 1848) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_1_4_N67
        (T0 13476) (T1 1916) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_1_4_N68
        (T0 13476) (T1 1916) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_1_4_N69
        (T0 13068) (T1 2324) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_4_N70
        (T0 13080) (T1 2312) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_1_4_N71
        (T0 13080) (T1 2312) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_1_4_N72
        (T0 13080) (T1 2312) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_1_4_N73
        (T0 13356) (T1 2036) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_1_4_N74
        (T0 13376) (T1 2016) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_4_N75
        (T0 13668) (T1 1724) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_1_4_N76
        (T0 13668) (T1 1724) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_4_N77
        (T0 13372) (T1 2020) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_1_4_N78
        (T0 13436) (T1 1956) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_4_N79
        (T0 13436) (T1 1956) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_4_N80
        (T0 13436) (T1 1956) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_4_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_1_4_N93
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_N94
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_1_
        (T0 15068) (T1 324) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_2_
        (T0 14932) (T1 460) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_3_
        (T0 15152) (T1 240) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_4_
        (T0 15256) (T1 136) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_5_
        (T0 15284) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_6_
        (T0 15284) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_7_
        (T0 15284) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_data_0_
        (T0 14632) (T1 760) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_data_1_
        (T0 14632) (T1 760) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_0_
        (T0 13468) (T1 1924) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_1_
        (T0 13540) (T1 1852) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_2_
        (T0 13648) (T1 1744) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_3_
        (T0 13636) (T1 1756) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_4_
        (T0 13292) (T1 2100) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_5_
        (T0 13328) (T1 2064) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_6_
        (T0 13328) (T1 2064) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_7_
        (T0 13328) (T1 2064) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_0__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_0__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_0__0_
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_0__1_
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_4_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_4_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n100
        (T0 13520) (T1 1872) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_4_n101
        (T0 13424) (T1 1968) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_1_4_n102
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n108
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_4_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n13
        (T0 760) (T1 14632) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_1_4_n14
        (T0 760) (T1 14632) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_1_4_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n17
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_4_n18
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_4_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_4_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n21
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_4_n22
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_4_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n25
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_4_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_4_n28
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_4_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n31
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_n32
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_n33
        (T0 13288) (T1 2104) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_4_n34
        (T0 13288) (T1 2104) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_4_n35
        (T0 13288) (T1 2104) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_4_n36
        (T0 13252) (T1 2140) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_4_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n57
        (T0 1992) (T1 13400) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_4_n59
        (T0 1992) (T1 13400) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_4_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n61
        (T0 1920) (T1 13472) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_4_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n63
        (T0 1920) (T1 13472) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_4_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n75
        (T0 2104) (T1 13288) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_4_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_1_4_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_4_n78
        (T0 2104) (T1 13288) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_4_n79
        (T0 2104) (T1 13288) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_1_4_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n80
        (T0 2140) (T1 13252) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_4_n81
        (T0 1792) (T1 13600) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_1_4_n82
        (T0 1784) (T1 13608) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_4_n83
        (T0 1872) (T1 13520) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_4_n84
        (T0 1968) (T1 13424) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_1_4_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_1_4_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n96
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_4_n97
        (T0 13472) (T1 1920) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_1_4_n98
        (T0 13600) (T1 1792) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_1_4_n99
        (T0 13608) (T1 1784) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_4_net4017
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_1_4_net4023
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_1_
        (T0 436) (T1 14956) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_2_
        (T0 596) (T1 14796) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_3_
        (T0 384) (T1 15008) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_4_
        (T0 272) (T1 15120) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_5_
        (T0 248) (T1 15144) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_6_
        (T0 248) (T1 15144) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_7_
        (T0 248) (T1 15144) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_5_N65
        (T0 13344) (T1 2048) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_1_5_N66
        (T0 13688) (T1 1704) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_1_5_N67
        (T0 13320) (T1 2072) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_1_5_N68
        (T0 13788) (T1 1604) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_5_N69
        (T0 13344) (T1 2048) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_5_N70
        (T0 13332) (T1 2060) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_5_N71
        (T0 13332) (T1 2060) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_5_N72
        (T0 13332) (T1 2060) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_5_N73
        (T0 13344) (T1 2048) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_1_5_N74
        (T0 13492) (T1 1900) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_5_N75
        (T0 13548) (T1 1844) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_5_N76
        (T0 14052) (T1 1340) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_1_5_N77
        (T0 13680) (T1 1712) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_5_N78
        (T0 13724) (T1 1668) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_N79
        (T0 13724) (T1 1668) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_N80
        (T0 13724) (T1 1668) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_1_5_N93
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_N94
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_1_
        (T0 15072) (T1 320) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_2_
        (T0 14948) (T1 444) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_3_
        (T0 15152) (T1 240) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_4_
        (T0 15244) (T1 148) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_5_
        (T0 15276) (T1 116) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_6_
        (T0 15276) (T1 116) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_7_
        (T0 15276) (T1 116) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_data_0_
        (T0 14636) (T1 756) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_data_1_
        (T0 14636) (T1 756) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_0_
        (T0 13460) (T1 1932) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_1_
        (T0 13680) (T1 1712) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_2_
        (T0 13512) (T1 1880) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_3_
        (T0 13996) (T1 1396) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_4_
        (T0 13596) (T1 1796) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_5_
        (T0 13608) (T1 1784) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_6_
        (T0 13608) (T1 1784) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_7_
        (T0 13608) (T1 1784) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_0__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_0__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_0__0_
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_0__1_
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_5_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_5_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n100
        (T0 13664) (T1 1728) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_1_5_n101
        (T0 13412) (T1 1980) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_1_5_n102
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n108
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_5_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n13
        (T0 756) (T1 14636) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_5_n14
        (T0 756) (T1 14636) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_5_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n17
        (T0 13472) (T1 1920) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_5_n18
        (T0 13472) (T1 1920) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_5_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_5_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n21
        (T0 13472) (T1 1920) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_5_n22
        (T0 13472) (T1 1920) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_5_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n25
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_5_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_5_n28
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_5_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n31
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_n32
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_n33
        (T0 13556) (T1 1836) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n34
        (T0 13556) (T1 1836) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n35
        (T0 13556) (T1 1836) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n36
        (T0 13540) (T1 1852) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_5_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n57
        (T0 2160) (T1 13232) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_5_n59
        (T0 2160) (T1 13232) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_5_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n61
        (T0 1728) (T1 13664) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_5_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n63
        (T0 1728) (T1 13664) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_5_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n75
        (T0 1836) (T1 13556) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_1_5_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_5_n78
        (T0 1836) (T1 13556) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n79
        (T0 1836) (T1 13556) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n80
        (T0 1852) (T1 13540) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_5_n81
        (T0 1448) (T1 13944) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_1_5_n82
        (T0 1912) (T1 13480) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n83
        (T0 1728) (T1 13664) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_1_5_n84
        (T0 1980) (T1 13412) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_1_5_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_1_5_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n96
        (T0 13664) (T1 1728) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_5_n97
        (T0 13664) (T1 1728) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_5_n98
        (T0 13944) (T1 1448) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_1_5_n99
        (T0 13480) (T1 1912) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_5_net3994
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_1_5_net4000
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_1_
        (T0 436) (T1 14956) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_2_
        (T0 592) (T1 14800) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_3_
        (T0 392) (T1 15000) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_4_
        (T0 300) (T1 15092) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_5_
        (T0 276) (T1 15116) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_6_
        (T0 276) (T1 15116) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_7_
        (T0 276) (T1 15116) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_1_6_N65
        (T0 13176) (T1 2216) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_6_N66
        (T0 13784) (T1 1608) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_6_N67
        (T0 13664) (T1 1728) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_1_6_N68
        (T0 13728) (T1 1664) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_6_N69
        (T0 13324) (T1 2068) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_1_6_N70
        (T0 13368) (T1 2024) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_6_N71
        (T0 13368) (T1 2024) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_6_N72
        (T0 13368) (T1 2024) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_6_N73
        (T0 13176) (T1 2216) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_6_N74
        (T0 13608) (T1 1784) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_6_N75
        (T0 13836) (T1 1556) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_6_N76
        (T0 13940) (T1 1452) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_1_6_N77
        (T0 13656) (T1 1736) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_6_N78
        (T0 13716) (T1 1676) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_1_6_N79
        (T0 13716) (T1 1676) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_1_6_N80
        (T0 13716) (T1 1676) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_1_6_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_1_6_N93
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_N94
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_1_
        (T0 15136) (T1 256) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_2_
        (T0 15040) (T1 352) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_3_
        (T0 15192) (T1 200) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_4_
        (T0 15268) (T1 124) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_5_
        (T0 15280) (T1 112) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_6_
        (T0 15280) (T1 112) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_7_
        (T0 15280) (T1 112) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_data_0_
        (T0 14760) (T1 632) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_data_1_
        (T0 14760) (T1 632) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_0_
        (T0 13296) (T1 2096) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_1_
        (T0 13792) (T1 1600) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_2_
        (T0 13788) (T1 1604) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_3_
        (T0 13892) (T1 1500) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_4_
        (T0 13556) (T1 1836) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_5_
        (T0 13604) (T1 1788) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_6_
        (T0 13604) (T1 1788) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_7_
        (T0 13604) (T1 1788) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_0__0_
        (T0 13712) (T1 1680) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_0__1_
        (T0 13712) (T1 1680) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_0__0_
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_0__1_
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_6_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_6_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n100
        (T0 13768) (T1 1624) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_6_n101
        (T0 13248) (T1 2144) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_6_n102
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n108
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_6_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n13
        (T0 632) (T1 14760) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_6_n14
        (T0 632) (T1 14760) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_6_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n17
        (T0 13712) (T1 1680) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_6_n18
        (T0 13712) (T1 1680) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_6_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_6_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n21
        (T0 13712) (T1 1680) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_6_n22
        (T0 13712) (T1 1680) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_6_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n25
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_6_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_6_n28
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_6_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n31
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_n32
        (T0 13496) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_n33
        (T0 13560) (T1 1832) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_1_6_n34
        (T0 13560) (T1 1832) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_1_6_n35
        (T0 13560) (T1 1832) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_1_6_n36
        (T0 13512) (T1 1880) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_6_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n57
        (T0 1896) (T1 13496) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_6_n59
        (T0 1896) (T1 13496) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_6_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n61
        (T0 1872) (T1 13520) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_6_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n63
        (T0 1872) (T1 13520) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_6_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n75
        (T0 1832) (T1 13560) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_1_6_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_1_6_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_6_n78
        (T0 1832) (T1 13560) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_1_6_n79
        (T0 1832) (T1 13560) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_1_6_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n80
        (T0 1880) (T1 13512) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_6_n81
        (T0 1544) (T1 13848) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_1_6_n82
        (T0 1632) (T1 13760) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_6_n83
        (T0 1624) (T1 13768) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_6_n84
        (T0 2144) (T1 13248) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_6_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_1_6_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n96
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_6_n97
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_6_n98
        (T0 13848) (T1 1544) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_1_6_n99
        (T0 13760) (T1 1632) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_6_net3971
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_1_6_net3977
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_1_
        (T0 376) (T1 15016) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_2_
        (T0 508) (T1 14884) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_3_
        (T0 316) (T1 15076) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_4_
        (T0 240) (T1 15152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_5_
        (T0 236) (T1 15156) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_6_
        (T0 236) (T1 15156) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_7_
        (T0 236) (T1 15156) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_N65
        (T0 13640) (T1 1752) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_7_N66
        (T0 13688) (T1 1704) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_7_N67
        (T0 13472) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_7_N68
        (T0 13736) (T1 1656) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_1_7_N69
        (T0 13260) (T1 2132) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_7_N70
        (T0 13276) (T1 2116) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_N71
        (T0 13276) (T1 2116) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_N72
        (T0 13276) (T1 2116) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_N73
        (T0 13640) (T1 1752) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_7_N74
        (T0 13616) (T1 1776) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_7_N75
        (T0 13660) (T1 1732) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_N76
        (T0 13964) (T1 1428) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_7_N77
        (T0 13604) (T1 1788) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_7_N78
        (T0 13656) (T1 1736) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_7_N79
        (T0 13656) (T1 1736) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_7_N80
        (T0 13656) (T1 1736) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_7_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_1_7_N93
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_N94
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_1_
        (T0 15076) (T1 316) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_2_
        (T0 14956) (T1 436) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_3_
        (T0 15128) (T1 264) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_4_
        (T0 15212) (T1 180) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_5_
        (T0 15236) (T1 156) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_6_
        (T0 15236) (T1 156) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_7_
        (T0 15236) (T1 156) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_data_0_
        (T0 14688) (T1 704) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_data_1_
        (T0 14688) (T1 704) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_0_
        (T0 13712) (T1 1680) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_1_
        (T0 13764) (T1 1628) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_2_
        (T0 13568) (T1 1824) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_3_
        (T0 13868) (T1 1524) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_4_
        (T0 13472) (T1 1920) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_5_
        (T0 13500) (T1 1892) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_6_
        (T0 13500) (T1 1892) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_7_
        (T0 13500) (T1 1892) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_0__0_
        (T0 13568) (T1 1824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_0__1_
        (T0 13568) (T1 1824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_0__0_
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_0__1_
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_7_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n100
        (T0 13744) (T1 1648) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_1_7_n101
        (T0 13692) (T1 1700) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_7_n102
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n108
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_7_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n13
        (T0 704) (T1 14688) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_1_7_n14
        (T0 704) (T1 14688) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_1_7_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n17
        (T0 13568) (T1 1824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n18
        (T0 13568) (T1 1824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n21
        (T0 13568) (T1 1824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n22
        (T0 13568) (T1 1824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n25
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_7_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_7_n28
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_7_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n31
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_n32
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_n33
        (T0 13472) (T1 1920) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_7_n34
        (T0 13472) (T1 1920) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_7_n35
        (T0 13472) (T1 1920) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_7_n36
        (T0 13444) (T1 1948) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n57
        (T0 2184) (T1 13208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_7_n59
        (T0 2184) (T1 13208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_7_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n61
        (T0 1824) (T1 13568) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n63
        (T0 1824) (T1 13568) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n75
        (T0 1920) (T1 13472) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_7_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_1_7_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_7_n78
        (T0 1920) (T1 13472) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_7_n79
        (T0 1920) (T1 13472) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_1_7_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n80
        (T0 1948) (T1 13444) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_n81
        (T0 1552) (T1 13840) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_1_7_n82
        (T0 1832) (T1 13560) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_7_n83
        (T0 1648) (T1 13744) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_1_7_n84
        (T0 1700) (T1 13692) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_7_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_1_7_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_7_n96
        (T0 13568) (T1 1824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n97
        (T0 13568) (T1 1824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n98
        (T0 13840) (T1 1552) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_1_7_n99
        (T0 13560) (T1 1832) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_7_net3948
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_1_7_net3954
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_1_
        (T0 388) (T1 15004) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_2_
        (T0 584) (T1 14808) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_3_
        (T0 340) (T1 15052) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_4_
        (T0 236) (T1 15156) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_5_
        (T0 224) (T1 15168) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_6_
        (T0 224) (T1 15168) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_7_
        (T0 224) (T1 15168) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_0_N65
        (T0 13044) (T1 2348) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_2_0_N66
        (T0 13856) (T1 1536) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_2_0_N67
        (T0 13496) (T1 1896) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_2_0_N68
        (T0 13624) (T1 1768) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_0_N69
        (T0 12880) (T1 2512) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_2_0_N70
        (T0 12844) (T1 2548) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_0_N71
        (T0 12844) (T1 2548) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_0_N72
        (T0 12844) (T1 2548) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_0_N73
        (T0 13044) (T1 2348) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_2_0_N74
        (T0 13760) (T1 1632) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_2_0_N75
        (T0 13692) (T1 1700) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_0_N76
        (T0 13828) (T1 1564) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_0_N77
        (T0 13176) (T1 2216) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_0_N78
        (T0 13192) (T1 2200) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_2_0_N79
        (T0 13192) (T1 2200) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_2_0_N80
        (T0 13192) (T1 2200) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_2_0_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_2_0_N93
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_N94
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_1_
        (T0 15140) (T1 252) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_2_
        (T0 14996) (T1 396) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_3_
        (T0 15184) (T1 208) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_4_
        (T0 15268) (T1 124) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_5_
        (T0 15284) (T1 108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_6_
        (T0 15284) (T1 108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_7_
        (T0 15284) (T1 108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_data_0_
        (T0 14696) (T1 696) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_data_1_
        (T0 14696) (T1 696) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_0_
        (T0 13236) (T1 2156) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_1_
        (T0 13916) (T1 1476) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_2_
        (T0 13672) (T1 1720) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_3_
        (T0 13788) (T1 1604) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_4_
        (T0 13084) (T1 2308) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_5_
        (T0 13084) (T1 2308) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_6_
        (T0 13084) (T1 2308) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_7_
        (T0 13084) (T1 2308) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_0__0_
        (T0 13640) (T1 1752) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_0__1_
        (T0 13640) (T1 1752) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_0__0_
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_0__1_
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_0_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n100
        (T0 13180) (T1 2212) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_2_0_n101
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_n102
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n107
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n113
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_0_n114
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n12
        (T0 696) (T1 14696) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_0_n13
        (T0 696) (T1 14696) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_0_n14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n16
        (T0 13640) (T1 1752) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_0_n17
        (T0 13640) (T1 1752) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_0_n18
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_n20
        (T0 13640) (T1 1752) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_0_n21
        (T0 13640) (T1 1752) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_0_n22
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n24
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_n25
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_0_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_0_n28
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_0_n30
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_n31
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_n32
        (T0 13048) (T1 2344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n33
        (T0 13048) (T1 2344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n34
        (T0 13048) (T1 2344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n35
        (T0 13056) (T1 2336) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_0_n36
        (T0 13760) (T1 1632) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_2_0_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n57
        (T0 1728) (T1 13664) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_0_n59
        (T0 1728) (T1 13664) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_0_n6
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n61
        (T0 1944) (T1 13448) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n63
        (T0 1944) (T1 13448) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n7
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n75
        (T0 2344) (T1 13048) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_2_0_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_0_n78
        (T0 2344) (T1 13048) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n79
        (T0 2344) (T1 13048) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n8
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n80
        (T0 2336) (T1 13056) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_0_n81
        (T0 1632) (T1 13760) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_2_0_n82
        (T0 1764) (T1 13628) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_0_n83
        (T0 1516) (T1 13876) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_0_n84
        (T0 2212) (T1 13180) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_2_0_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_2_0_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n96
        (T0 13448) (T1 1944) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_n97
        (T0 13448) (T1 1944) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_n98
        (T0 13628) (T1 1764) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_0_n99
        (T0 13876) (T1 1516) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_0_net3925
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_2_0_net3931
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_2_0_o_data_h_0_
        (T0 13640) (T1 1752) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_0_o_data_h_1_
        (T0 13640) (T1 1752) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_1_
        (T0 444) (T1 14948) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_2_
        (T0 600) (T1 14792) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_3_
        (T0 388) (T1 15004) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_4_
        (T0 276) (T1 15116) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_5_
        (T0 240) (T1 15152) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_6_
        (T0 240) (T1 15152) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_7_
        (T0 240) (T1 15152) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_1_N65
        (T0 13480) (T1 1912) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_2_1_N66
        (T0 13924) (T1 1468) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_1_N67
        (T0 13828) (T1 1564) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_1_N68
        (T0 13912) (T1 1480) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_1_N69
        (T0 13308) (T1 2084) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_2_1_N70
        (T0 13192) (T1 2200) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_1_N71
        (T0 13192) (T1 2200) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_1_N72
        (T0 13192) (T1 2200) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_1_N73
        (T0 13480) (T1 1912) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_2_1_N74
        (T0 13756) (T1 1636) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_2_1_N75
        (T0 14048) (T1 1344) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_2_1_N76
        (T0 14180) (T1 1212) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_2_1_N77
        (T0 13656) (T1 1736) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_1_N78
        (T0 13600) (T1 1792) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_1_N79
        (T0 13600) (T1 1792) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_1_N80
        (T0 13600) (T1 1792) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_1_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_2_1_N93
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_N94
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_1_
        (T0 15076) (T1 316) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_2_
        (T0 14936) (T1 456) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_3_
        (T0 15160) (T1 232) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_4_
        (T0 15244) (T1 148) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_5_
        (T0 15268) (T1 124) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_6_
        (T0 15268) (T1 124) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_7_
        (T0 15268) (T1 124) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_data_0_
        (T0 14592) (T1 800) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_data_1_
        (T0 14592) (T1 800) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_0_
        (T0 13648) (T1 1744) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_1_
        (T0 13960) (T1 1432) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_2_
        (T0 14040) (T1 1352) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_3_
        (T0 14116) (T1 1276) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_4_
        (T0 13556) (T1 1836) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_5_
        (T0 13476) (T1 1916) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_6_
        (T0 13476) (T1 1916) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_7_
        (T0 13476) (T1 1916) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_0__0_
        (T0 13424) (T1 1968) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_0__1_
        (T0 13424) (T1 1968) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_0__0_
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_0__1_
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_1_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_1_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n100
        (T0 13924) (T1 1468) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_1_n101
        (T0 13600) (T1 1792) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_2_1_n102
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n108
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_1_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n13
        (T0 800) (T1 14592) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_1_n14
        (T0 800) (T1 14592) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_1_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n17
        (T0 13424) (T1 1968) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_1_n18
        (T0 13424) (T1 1968) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_1_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_1_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n21
        (T0 13424) (T1 1968) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_1_n22
        (T0 13424) (T1 1968) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_1_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n25
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_1_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_1_n28
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_1_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n31
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n32
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n33
        (T0 13440) (T1 1952) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_1_n34
        (T0 13440) (T1 1952) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_1_n35
        (T0 13440) (T1 1952) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_1_n36
        (T0 13528) (T1 1864) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_1_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n57
        (T0 1704) (T1 13688) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_1_n59
        (T0 1704) (T1 13688) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n61
        (T0 1776) (T1 13616) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_1_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n63
        (T0 1776) (T1 13616) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_1_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n75
        (T0 1952) (T1 13440) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_1_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_2_1_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_1_n78
        (T0 1952) (T1 13440) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_1_n79
        (T0 1952) (T1 13440) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_1_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n80
        (T0 1864) (T1 13528) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_1_n81
        (T0 1304) (T1 14088) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_2_1_n82
        (T0 1400) (T1 13992) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_2_1_n83
        (T0 1468) (T1 13924) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_1_n84
        (T0 1792) (T1 13600) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_2_1_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_2_1_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n96
        (T0 13616) (T1 1776) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_1_n97
        (T0 13616) (T1 1776) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_1_n98
        (T0 14088) (T1 1304) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_2_1_n99
        (T0 13992) (T1 1400) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_2_1_net3902
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_2_1_net3908
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_1_
        (T0 484) (T1 14908) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_2_
        (T0 660) (T1 14732) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_3_
        (T0 436) (T1 14956) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_4_
        (T0 320) (T1 15072) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_5_
        (T0 284) (T1 15108) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_6_
        (T0 284) (T1 15108) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_7_
        (T0 284) (T1 15108) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_2_2_N65
        (T0 13412) (T1 1980) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_2_2_N66
        (T0 13988) (T1 1404) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_2_N67
        (T0 13492) (T1 1900) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_2_2_N68
        (T0 13720) (T1 1672) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_2_N69
        (T0 13048) (T1 2344) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_2_2_N70
        (T0 13008) (T1 2384) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_2_N71
        (T0 13008) (T1 2384) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_2_N72
        (T0 13008) (T1 2384) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_2_N73
        (T0 13412) (T1 1980) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_2_2_N74
        (T0 13892) (T1 1500) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_2_2_N75
        (T0 13692) (T1 1700) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_2_N76
        (T0 13920) (T1 1472) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_2_N77
        (T0 13344) (T1 2048) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_2_N78
        (T0 13360) (T1 2032) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_2_N79
        (T0 13360) (T1 2032) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_2_N80
        (T0 13360) (T1 2032) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_2_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_2_2_N93
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_N94
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_1_
        (T0 15096) (T1 296) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_2_
        (T0 14948) (T1 444) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_3_
        (T0 15184) (T1 208) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_4_
        (T0 15260) (T1 132) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_5_
        (T0 15280) (T1 112) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_6_
        (T0 15280) (T1 112) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_7_
        (T0 15280) (T1 112) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_data_0_
        (T0 14672) (T1 720) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_data_1_
        (T0 14672) (T1 720) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_0_
        (T0 13540) (T1 1852) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_1_
        (T0 14020) (T1 1372) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_2_
        (T0 13720) (T1 1672) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_3_
        (T0 13864) (T1 1528) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_4_
        (T0 13252) (T1 2140) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_5_
        (T0 13248) (T1 2144) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_6_
        (T0 13248) (T1 2144) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_7_
        (T0 13248) (T1 2144) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_0__0_
        (T0 13568) (T1 1824) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_0__1_
        (T0 13568) (T1 1824) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_0__0_
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_0__1_
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_2_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_2_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n100
        (T0 13980) (T1 1412) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_2_n101
        (T0 13504) (T1 1888) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_2_2_n102
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n108
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_2_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n13
        (T0 720) (T1 14672) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_2_n14
        (T0 720) (T1 14672) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_2_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n17
        (T0 13568) (T1 1824) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_n18
        (T0 13568) (T1 1824) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_2_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n21
        (T0 13568) (T1 1824) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_n22
        (T0 13568) (T1 1824) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n25
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_2_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_2_n28
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_2_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n31
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_n32
        (T0 13688) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_n33
        (T0 13220) (T1 2172) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_2_n34
        (T0 13220) (T1 2172) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_2_n35
        (T0 13220) (T1 2172) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_2_n36
        (T0 13232) (T1 2160) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_2_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n57
        (T0 1704) (T1 13688) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_2_n59
        (T0 1704) (T1 13688) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_2_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n61
        (T0 1824) (T1 13568) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n63
        (T0 1824) (T1 13568) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n75
        (T0 2172) (T1 13220) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_2_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_2_2_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_2_n78
        (T0 2172) (T1 13220) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_2_n79
        (T0 2172) (T1 13220) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_2_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n80
        (T0 2160) (T1 13232) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_2_n81
        (T0 1540) (T1 13852) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_2_n82
        (T0 1724) (T1 13668) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_2_n83
        (T0 1412) (T1 13980) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_2_n84
        (T0 1888) (T1 13504) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_2_2_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_2_2_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n96
        (T0 13568) (T1 1824) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_n97
        (T0 13568) (T1 1824) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_n98
        (T0 13852) (T1 1540) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_2_n99
        (T0 13668) (T1 1724) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_2_net3879
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_2_2_net3885
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_1_
        (T0 424) (T1 14968) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_2_
        (T0 588) (T1 14804) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_3_
        (T0 408) (T1 14984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_4_
        (T0 276) (T1 15116) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_5_
        (T0 240) (T1 15152) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_6_
        (T0 240) (T1 15152) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_7_
        (T0 240) (T1 15152) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_3_N65
        (T0 13408) (T1 1984) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_2_3_N66
        (T0 13752) (T1 1640) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_2_3_N67
        (T0 13708) (T1 1684) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_2_3_N68
        (T0 13916) (T1 1476) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_3_N69
        (T0 13168) (T1 2224) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_3_N70
        (T0 13128) (T1 2264) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_3_N71
        (T0 13128) (T1 2264) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_3_N72
        (T0 13128) (T1 2264) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_3_N73
        (T0 13408) (T1 1984) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_2_3_N74
        (T0 13636) (T1 1756) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_2_3_N75
        (T0 13904) (T1 1488) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_3_N76
        (T0 14160) (T1 1232) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_3_N77
        (T0 13488) (T1 1904) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_2_3_N78
        (T0 13508) (T1 1884) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_3_N79
        (T0 13508) (T1 1884) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_3_N80
        (T0 13508) (T1 1884) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_3_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_2_3_N93
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_N94
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_1_
        (T0 15100) (T1 292) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_2_
        (T0 14956) (T1 436) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_3_
        (T0 15184) (T1 208) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_4_
        (T0 15252) (T1 140) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_5_
        (T0 15272) (T1 120) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_6_
        (T0 15272) (T1 120) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_7_
        (T0 15272) (T1 120) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_data_0_
        (T0 14636) (T1 756) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_data_1_
        (T0 14636) (T1 756) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_0_
        (T0 13580) (T1 1812) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_1_
        (T0 13812) (T1 1580) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_2_
        (T0 13924) (T1 1468) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_3_
        (T0 14088) (T1 1304) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_4_
        (T0 13388) (T1 2004) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_5_
        (T0 13388) (T1 2004) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_6_
        (T0 13388) (T1 2004) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_7_
        (T0 13388) (T1 2004) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_0__0_
        (T0 13544) (T1 1848) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_0__1_
        (T0 13544) (T1 1848) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_0__0_
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_0__1_
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_3_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_3_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n100
        (T0 13776) (T1 1616) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_3_n101
        (T0 13512) (T1 1880) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_2_3_n102
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n108
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_3_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n13
        (T0 756) (T1 14636) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_2_3_n14
        (T0 756) (T1 14636) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_2_3_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n17
        (T0 13544) (T1 1848) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_3_n18
        (T0 13544) (T1 1848) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_3_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_3_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n21
        (T0 13544) (T1 1848) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_3_n22
        (T0 13544) (T1 1848) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_3_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n25
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_3_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_3_n28
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_3_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n31
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_n32
        (T0 13808) (T1 1584) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_n33
        (T0 13336) (T1 2056) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_3_n34
        (T0 13336) (T1 2056) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_3_n35
        (T0 13336) (T1 2056) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_3_n36
        (T0 13340) (T1 2052) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_3_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n57
        (T0 1584) (T1 13808) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_3_n59
        (T0 1584) (T1 13808) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_3_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n61
        (T0 1848) (T1 13544) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_3_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n63
        (T0 1848) (T1 13544) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_3_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n75
        (T0 2056) (T1 13336) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_3_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_2_3_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_3_n78
        (T0 2056) (T1 13336) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_3_n79
        (T0 2056) (T1 13336) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_3_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n80
        (T0 2052) (T1 13340) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_3_n81
        (T0 1348) (T1 14044) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_2_3_n82
        (T0 1524) (T1 13868) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_2_3_n83
        (T0 1616) (T1 13776) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_3_n84
        (T0 1880) (T1 13512) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_2_3_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_2_3_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n96
        (T0 13544) (T1 1848) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_3_n97
        (T0 13544) (T1 1848) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_3_n98
        (T0 14044) (T1 1348) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_2_3_n99
        (T0 13868) (T1 1524) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_2_3_net3856
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_2_3_net3862
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_1_
        (T0 464) (T1 14928) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_2_
        (T0 640) (T1 14752) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_3_
        (T0 428) (T1 14964) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_4_
        (T0 300) (T1 15092) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_5_
        (T0 260) (T1 15132) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_6_
        (T0 260) (T1 15132) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_7_
        (T0 260) (T1 15132) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_2_4_N65
        (T0 12908) (T1 2484) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_2_4_N66
        (T0 13908) (T1 1484) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_2_4_N67
        (T0 13652) (T1 1740) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_2_4_N68
        (T0 13888) (T1 1504) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_4_N69
        (T0 13120) (T1 2272) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_4_N70
        (T0 13092) (T1 2300) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_2_4_N71
        (T0 13092) (T1 2300) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_2_4_N72
        (T0 13092) (T1 2300) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_2_4_N73
        (T0 12908) (T1 2484) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_2_4_N74
        (T0 13756) (T1 1636) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_2_4_N75
        (T0 13892) (T1 1500) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_2_4_N76
        (T0 14120) (T1 1272) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_4_N77
        (T0 13412) (T1 1980) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_4_N78
        (T0 13456) (T1 1936) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_2_4_N79
        (T0 13456) (T1 1936) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_2_4_N80
        (T0 13456) (T1 1936) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_2_4_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_2_4_N93
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_N94
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_1_
        (T0 15108) (T1 284) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_2_
        (T0 14964) (T1 428) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_3_
        (T0 15168) (T1 224) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_4_
        (T0 15264) (T1 128) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_5_
        (T0 15296) (T1 96) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_6_
        (T0 15296) (T1 96) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_7_
        (T0 15296) (T1 96) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_data_0_
        (T0 14648) (T1 744) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_data_1_
        (T0 14648) (T1 744) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_0_
        (T0 13084) (T1 2308) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_1_
        (T0 13928) (T1 1464) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_2_
        (T0 13872) (T1 1520) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_3_
        (T0 14088) (T1 1304) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_4_
        (T0 13348) (T1 2044) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_5_
        (T0 13360) (T1 2032) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_6_
        (T0 13360) (T1 2032) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_7_
        (T0 13360) (T1 2032) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_0__0_
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_0__1_
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_0__0_
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_0__1_
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_4_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_4_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n100
        (T0 13896) (T1 1496) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_4_n101
        (T0 13008) (T1 2384) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_2_4_n102
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n108
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_4_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n13
        (T0 744) (T1 14648) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_4_n14
        (T0 744) (T1 14648) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_4_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n17
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_n18
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_4_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n21
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_n22
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n25
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_4_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_4_n28
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_4_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n31
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_n32
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_n33
        (T0 13304) (T1 2088) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_4_n34
        (T0 13304) (T1 2088) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_4_n35
        (T0 13304) (T1 2088) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_4_n36
        (T0 13296) (T1 2096) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_2_4_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n57
        (T0 1872) (T1 13520) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_4_n59
        (T0 1872) (T1 13520) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_4_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n61
        (T0 1872) (T1 13520) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n63
        (T0 1872) (T1 13520) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n75
        (T0 2088) (T1 13304) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_4_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_2_4_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_4_n78
        (T0 2088) (T1 13304) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_4_n79
        (T0 2088) (T1 13304) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_4_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n80
        (T0 2096) (T1 13296) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_2_4_n81
        (T0 1360) (T1 14032) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_4_n82
        (T0 1568) (T1 13824) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_4_n83
        (T0 1496) (T1 13896) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_4_n84
        (T0 2384) (T1 13008) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_2_4_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_2_4_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n96
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_n97
        (T0 13520) (T1 1872) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_n98
        (T0 14032) (T1 1360) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_4_n99
        (T0 13824) (T1 1568) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_4_net3833
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_2_4_net3839
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_1_
        (T0 460) (T1 14932) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_2_
        (T0 612) (T1 14780) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_3_
        (T0 416) (T1 14976) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_4_
        (T0 308) (T1 15084) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_5_
        (T0 268) (T1 15124) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_6_
        (T0 268) (T1 15124) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_7_
        (T0 268) (T1 15124) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_5_N65
        (T0 12948) (T1 2444) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_2_5_N66
        (T0 13976) (T1 1416) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_5_N67
        (T0 13568) (T1 1824) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_5_N68
        (T0 13768) (T1 1624) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_5_N69
        (T0 13032) (T1 2360) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_2_5_N70
        (T0 12980) (T1 2412) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_2_5_N71
        (T0 12980) (T1 2412) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_2_5_N72
        (T0 12980) (T1 2412) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_2_5_N73
        (T0 12948) (T1 2444) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_2_5_N74
        (T0 13776) (T1 1616) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_2_5_N75
        (T0 13816) (T1 1576) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_2_5_N76
        (T0 14068) (T1 1324) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_5_N77
        (T0 13368) (T1 2024) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_2_5_N78
        (T0 13384) (T1 2008) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_5_N79
        (T0 13384) (T1 2008) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_5_N80
        (T0 13384) (T1 2008) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_5_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_2_5_N93
        (T0 13472) (T1 1920) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_N94
        (T0 13472) (T1 1920) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_1_
        (T0 15108) (T1 284) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_2_
        (T0 14980) (T1 412) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_3_
        (T0 15168) (T1 224) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_4_
        (T0 15248) (T1 144) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_5_
        (T0 15280) (T1 112) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_6_
        (T0 15280) (T1 112) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_7_
        (T0 15280) (T1 112) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_data_0_
        (T0 14632) (T1 760) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_data_1_
        (T0 14632) (T1 760) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_0_
        (T0 13140) (T1 2252) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_1_
        (T0 13996) (T1 1396) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_2_
        (T0 13780) (T1 1612) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_3_
        (T0 14004) (T1 1388) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_4_
        (T0 13288) (T1 2104) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_5_
        (T0 13272) (T1 2120) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_6_
        (T0 13272) (T1 2120) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_7_
        (T0 13272) (T1 2120) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_0__0_
        (T0 13496) (T1 1896) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_0__1_
        (T0 13496) (T1 1896) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_0__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_0__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_5_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n100
        (T0 13952) (T1 1440) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_2_5_n101
        (T0 13064) (T1 2328) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_2_5_n102
        (T0 13472) (T1 1920) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n108
        (T0 13472) (T1 1920) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_5_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n13
        (T0 760) (T1 14632) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_5_n14
        (T0 760) (T1 14632) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_5_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n17
        (T0 13496) (T1 1896) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_5_n18
        (T0 13496) (T1 1896) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_5_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n21
        (T0 13496) (T1 1896) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_5_n22
        (T0 13496) (T1 1896) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_5_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n25
        (T0 13472) (T1 1920) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_5_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_5_n28
        (T0 13472) (T1 1920) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_5_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n31
        (T0 13472) (T1 1920) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_n32
        (T0 13472) (T1 1920) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_n33
        (T0 13212) (T1 2180) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_5_n34
        (T0 13212) (T1 2180) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_5_n35
        (T0 13212) (T1 2180) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_5_n36
        (T0 13232) (T1 2160) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_5_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n57
        (T0 1920) (T1 13472) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_5_n59
        (T0 1920) (T1 13472) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_5_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n61
        (T0 1896) (T1 13496) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_5_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n63
        (T0 1896) (T1 13496) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_5_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n75
        (T0 2180) (T1 13212) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_5_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_2_5_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_5_n78
        (T0 2180) (T1 13212) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_5_n79
        (T0 2180) (T1 13212) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_5_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n80
        (T0 2160) (T1 13232) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_5_n81
        (T0 1448) (T1 13944) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_5_n82
        (T0 1656) (T1 13736) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_5_n83
        (T0 1440) (T1 13952) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_2_5_n84
        (T0 2328) (T1 13064) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_2_5_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_2_5_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n96
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_5_n97
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_5_n98
        (T0 13944) (T1 1448) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_5_n99
        (T0 13736) (T1 1656) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_5_net3810
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_2_5_net3816
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_1_
        (T0 476) (T1 14916) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_2_
        (T0 628) (T1 14764) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_3_
        (T0 420) (T1 14972) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_4_
        (T0 328) (T1 15064) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_5_
        (T0 292) (T1 15100) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_6_
        (T0 292) (T1 15100) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_7_
        (T0 292) (T1 15100) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_6_N65
        (T0 13144) (T1 2248) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_6_N66
        (T0 13720) (T1 1672) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_2_6_N67
        (T0 13488) (T1 1904) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_2_6_N68
        (T0 13560) (T1 1832) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_6_N69
        (T0 12816) (T1 2576) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_2_6_N70
        (T0 12796) (T1 2596) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_2_6_N71
        (T0 12796) (T1 2596) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_2_6_N72
        (T0 12796) (T1 2596) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_2_6_N73
        (T0 13144) (T1 2248) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_6_N74
        (T0 13588) (T1 1804) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_2_6_N75
        (T0 13688) (T1 1704) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_6_N76
        (T0 13804) (T1 1588) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_6_N77
        (T0 13160) (T1 2232) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_2_6_N78
        (T0 13180) (T1 2212) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_N79
        (T0 13180) (T1 2212) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_N80
        (T0 13180) (T1 2212) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_2_6_N93
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_N94
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_1_
        (T0 15096) (T1 296) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_2_
        (T0 14972) (T1 420) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_3_
        (T0 15172) (T1 220) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_4_
        (T0 15244) (T1 148) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_5_
        (T0 15264) (T1 128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_6_
        (T0 15264) (T1 128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_7_
        (T0 15264) (T1 128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_data_0_
        (T0 14676) (T1 716) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_data_1_
        (T0 14676) (T1 716) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_0_
        (T0 13268) (T1 2124) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_1_
        (T0 13760) (T1 1632) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_2_
        (T0 13668) (T1 1724) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_3_
        (T0 13728) (T1 1664) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_4_
        (T0 13052) (T1 2340) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_5_
        (T0 13052) (T1 2340) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_6_
        (T0 13052) (T1 2340) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_7_
        (T0 13052) (T1 2340) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_0__0_
        (T0 13592) (T1 1800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_0__1_
        (T0 13592) (T1 1800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_0__0_
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_0__1_
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_6_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_6_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n100
        (T0 13728) (T1 1664) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_6_n101
        (T0 13224) (T1 2168) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_6_n102
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n108
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_6_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n13
        (T0 716) (T1 14676) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_2_6_n14
        (T0 716) (T1 14676) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_2_6_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n17
        (T0 13592) (T1 1800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_6_n18
        (T0 13592) (T1 1800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_6_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_6_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n21
        (T0 13592) (T1 1800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_6_n22
        (T0 13592) (T1 1800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_6_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n25
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_6_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_6_n28
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_6_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n31
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_n32
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_n33
        (T0 13012) (T1 2380) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_6_n34
        (T0 13012) (T1 2380) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_6_n35
        (T0 13012) (T1 2380) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_6_n36
        (T0 13016) (T1 2376) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_6_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n57
        (T0 2208) (T1 13184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_6_n59
        (T0 2208) (T1 13184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_6_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n61
        (T0 1800) (T1 13592) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_6_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n63
        (T0 1800) (T1 13592) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_6_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n75
        (T0 2380) (T1 13012) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_6_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_2_6_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_6_n78
        (T0 2380) (T1 13012) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_6_n79
        (T0 2380) (T1 13012) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_2_6_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n80
        (T0 2376) (T1 13016) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_6_n81
        (T0 1696) (T1 13696) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_2_6_n82
        (T0 1764) (T1 13628) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_6_n83
        (T0 1664) (T1 13728) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_6_n84
        (T0 2168) (T1 13224) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_6_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_2_6_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n96
        (T0 13592) (T1 1800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_6_n97
        (T0 13592) (T1 1800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_6_n98
        (T0 13696) (T1 1696) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_2_6_n99
        (T0 13628) (T1 1764) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_6_net3787
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_2_6_net3793
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_1_
        (T0 420) (T1 14972) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_2_
        (T0 588) (T1 14804) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_3_
        (T0 384) (T1 15008) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_4_
        (T0 276) (T1 15116) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_5_
        (T0 256) (T1 15136) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_6_
        (T0 256) (T1 15136) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_7_
        (T0 256) (T1 15136) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_N65
        (T0 13396) (T1 1996) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_7_N66
        (T0 13524) (T1 1868) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_7_N67
        (T0 13404) (T1 1988) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_7_N68
        (T0 13336) (T1 2056) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_2_7_N69
        (T0 12692) (T1 2700) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_7_N70
        (T0 12656) (T1 2736) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_7_N71
        (T0 12656) (T1 2736) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_7_N72
        (T0 12656) (T1 2736) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_7_N73
        (T0 13396) (T1 1996) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_7_N74
        (T0 13496) (T1 1896) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_7_N75
        (T0 13604) (T1 1788) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_7_N76
        (T0 13544) (T1 1848) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_7_N77
        (T0 13016) (T1 2376) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_2_7_N78
        (T0 13020) (T1 2372) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_7_N79
        (T0 13020) (T1 2372) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_7_N80
        (T0 13020) (T1 2372) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_7_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_2_7_N93
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_N94
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_1_
        (T0 15096) (T1 296) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_2_
        (T0 14964) (T1 428) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_3_
        (T0 15136) (T1 256) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_4_
        (T0 15220) (T1 172) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_5_
        (T0 15240) (T1 152) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_6_
        (T0 15240) (T1 152) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_7_
        (T0 15240) (T1 152) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_data_0_
        (T0 14716) (T1 676) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_data_1_
        (T0 14716) (T1 676) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_0_
        (T0 13480) (T1 1912) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_1_
        (T0 13612) (T1 1780) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_2_
        (T0 13520) (T1 1872) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_3_
        (T0 13456) (T1 1936) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_4_
        (T0 12884) (T1 2508) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_5_
        (T0 12868) (T1 2524) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_6_
        (T0 12868) (T1 2524) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_7_
        (T0 12868) (T1 2524) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_0__0_
        (T0 13664) (T1 1728) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_0__1_
        (T0 13664) (T1 1728) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_0__0_
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_0__1_
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_7_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_7_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n100
        (T0 13588) (T1 1804) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_7_n101
        (T0 13456) (T1 1936) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_7_n102
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n108
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_7_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n13
        (T0 676) (T1 14716) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_2_7_n14
        (T0 676) (T1 14716) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_2_7_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n17
        (T0 13664) (T1 1728) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_n18
        (T0 13664) (T1 1728) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_7_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n21
        (T0 13664) (T1 1728) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_n22
        (T0 13664) (T1 1728) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n25
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_7_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_7_n28
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_7_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n31
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_n32
        (T0 13400) (T1 1992) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_n33
        (T0 12844) (T1 2548) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_7_n34
        (T0 12844) (T1 2548) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_7_n35
        (T0 12844) (T1 2548) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_7_n36
        (T0 12864) (T1 2528) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_2_7_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n57
        (T0 1992) (T1 13400) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_7_n59
        (T0 1992) (T1 13400) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_7_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n61
        (T0 1728) (T1 13664) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n63
        (T0 1728) (T1 13664) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n75
        (T0 2548) (T1 12844) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_7_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_2_7_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_7_n78
        (T0 2548) (T1 12844) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_7_n79
        (T0 2548) (T1 12844) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_7_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n80
        (T0 2528) (T1 12864) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_2_7_n81
        (T0 1956) (T1 13436) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_2_7_n82
        (T0 1884) (T1 13508) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_n83
        (T0 1804) (T1 13588) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_7_n84
        (T0 1936) (T1 13456) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_7_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_2_7_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_7_n96
        (T0 13664) (T1 1728) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_n97
        (T0 13664) (T1 1728) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_n98
        (T0 13436) (T1 1956) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_2_7_n99
        (T0 13508) (T1 1884) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_7_net3764
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_2_7_net3770
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_1_
        (T0 380) (T1 15012) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_2_
        (T0 572) (T1 14820) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_3_
        (T0 344) (T1 15048) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_4_
        (T0 232) (T1 15160) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_5_
        (T0 212) (T1 15180) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_6_
        (T0 212) (T1 15180) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_7_
        (T0 212) (T1 15180) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_0_N65
        (T0 13520) (T1 1872) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_0_N66
        (T0 14104) (T1 1288) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_0_N67
        (T0 13672) (T1 1720) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_3_0_N68
        (T0 13652) (T1 1740) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_3_0_N69
        (T0 13044) (T1 2348) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_0_N70
        (T0 13024) (T1 2368) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_0_N71
        (T0 13024) (T1 2368) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_0_N72
        (T0 13024) (T1 2368) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_0_N73
        (T0 13520) (T1 1872) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_0_N74
        (T0 13928) (T1 1464) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_0_N75
        (T0 13888) (T1 1504) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_0_N76
        (T0 13916) (T1 1476) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_0_N77
        (T0 13372) (T1 2020) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_3_0_N78
        (T0 13384) (T1 2008) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_0_N79
        (T0 13384) (T1 2008) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_0_N80
        (T0 13384) (T1 2008) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_0_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_0_N93
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_N94
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_1_
        (T0 15188) (T1 204) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_2_
        (T0 15100) (T1 292) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_3_
        (T0 15232) (T1 160) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_4_
        (T0 15284) (T1 108) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_5_
        (T0 15292) (T1 100) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_6_
        (T0 15292) (T1 100) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_7_
        (T0 15292) (T1 100) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_data_0_
        (T0 14784) (T1 608) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_data_1_
        (T0 14784) (T1 608) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_0_
        (T0 13720) (T1 1672) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_1_
        (T0 14156) (T1 1236) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_2_
        (T0 13860) (T1 1532) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_3_
        (T0 13860) (T1 1532) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_4_
        (T0 13280) (T1 2112) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_5_
        (T0 13284) (T1 2108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_6_
        (T0 13284) (T1 2108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_7_
        (T0 13284) (T1 2108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_0__0_
        (T0 13928) (T1 1464) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_0__1_
        (T0 13928) (T1 1464) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_0__0_
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_0__1_
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_0_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_0_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n100
        (T0 14104) (T1 1288) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_0_n101
        (T0 13640) (T1 1752) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_0_n102
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n108
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_0_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n13
        (T0 608) (T1 14784) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_0_n14
        (T0 608) (T1 14784) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_0_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n17
        (T0 13928) (T1 1464) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_0_n18
        (T0 13928) (T1 1464) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_0_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_0_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n21
        (T0 13928) (T1 1464) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_0_n22
        (T0 13928) (T1 1464) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_0_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n25
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_0_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_0_n28
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_0_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n31
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_n32
        (T0 13904) (T1 1488) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_n33
        (T0 13224) (T1 2168) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_0_n34
        (T0 13224) (T1 2168) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_0_n35
        (T0 13224) (T1 2168) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_0_n36
        (T0 13224) (T1 2168) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_3_0_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n57
        (T0 1488) (T1 13904) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_0_n59
        (T0 1488) (T1 13904) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_0_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n61
        (T0 1656) (T1 13736) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_0_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n63
        (T0 1656) (T1 13736) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_0_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n75
        (T0 2168) (T1 13224) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_0_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_0_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_0_n78
        (T0 2168) (T1 13224) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_0_n79
        (T0 2168) (T1 13224) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_0_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n80
        (T0 2168) (T1 13224) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_3_0_n81
        (T0 1580) (T1 13812) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_n82
        (T0 1592) (T1 13800) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_0_n83
        (T0 1288) (T1 14104) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_0_n84
        (T0 1752) (T1 13640) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_0_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_0_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n96
        (T0 13736) (T1 1656) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_0_n97
        (T0 13736) (T1 1656) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_0_n98
        (T0 13812) (T1 1580) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_n99
        (T0 13800) (T1 1592) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_0_net3741
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_3_0_net3747
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_3_0_o_data_h_0_
        (T0 13928) (T1 1464) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_0_o_data_h_1_
        (T0 13928) (T1 1464) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_1_
        (T0 404) (T1 14988) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_2_
        (T0 532) (T1 14860) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_3_
        (T0 360) (T1 15032) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_4_
        (T0 284) (T1 15108) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_5_
        (T0 260) (T1 15132) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_6_
        (T0 260) (T1 15132) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_7_
        (T0 260) (T1 15132) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_3_1_N65
        (T0 13708) (T1 1684) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_3_1_N66
        (T0 14140) (T1 1252) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_3_1_N67
        (T0 14024) (T1 1368) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_3_1_N68
        (T0 13812) (T1 1580) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_1_N69
        (T0 13208) (T1 2184) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_1_N70
        (T0 13212) (T1 2180) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_1_N71
        (T0 13212) (T1 2180) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_1_N72
        (T0 13212) (T1 2180) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_1_N73
        (T0 13708) (T1 1684) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_3_1_N74
        (T0 13880) (T1 1512) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_3_1_N75
        (T0 14280) (T1 1112) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_1_N76
        (T0 14132) (T1 1260) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_3_1_N77
        (T0 13612) (T1 1780) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_1_N78
        (T0 13644) (T1 1748) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_3_1_N79
        (T0 13644) (T1 1748) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_3_1_N80
        (T0 13644) (T1 1748) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_3_1_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_1_N93
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_N94
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_1_
        (T0 15136) (T1 256) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_2_
        (T0 15044) (T1 348) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_3_
        (T0 15212) (T1 180) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_4_
        (T0 15272) (T1 120) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_5_
        (T0 15284) (T1 108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_6_
        (T0 15284) (T1 108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_7_
        (T0 15284) (T1 108) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_data_0_
        (T0 14676) (T1 716) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_data_1_
        (T0 14676) (T1 716) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_0_
        (T0 13912) (T1 1480) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_1_
        (T0 14156) (T1 1236) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_2_
        (T0 14268) (T1 1124) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_3_
        (T0 14072) (T1 1320) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_4_
        (T0 13516) (T1 1876) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_5_
        (T0 13536) (T1 1856) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_6_
        (T0 13536) (T1 1856) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_7_
        (T0 13536) (T1 1856) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_0__0_
        (T0 13688) (T1 1704) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_0__1_
        (T0 13688) (T1 1704) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_0__0_
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_0__1_
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_1_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n100
        (T0 14112) (T1 1280) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_1_n101
        (T0 13832) (T1 1560) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_3_1_n102
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n108
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_1_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n13
        (T0 716) (T1 14676) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_1_n14
        (T0 716) (T1 14676) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_1_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n17
        (T0 13688) (T1 1704) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n18
        (T0 13688) (T1 1704) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n21
        (T0 13688) (T1 1704) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n22
        (T0 13688) (T1 1704) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n25
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_1_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_1_n28
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_1_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n31
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n32
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n33
        (T0 13472) (T1 1920) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_1_n34
        (T0 13472) (T1 1920) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_1_n35
        (T0 13472) (T1 1920) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_1_n36
        (T0 13456) (T1 1936) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_1_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n57
        (T0 1464) (T1 13928) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_1_n59
        (T0 1464) (T1 13928) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n61
        (T0 1512) (T1 13880) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n63
        (T0 1512) (T1 13880) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n75
        (T0 1920) (T1 13472) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_1_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_1_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_1_n78
        (T0 1920) (T1 13472) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_1_n79
        (T0 1920) (T1 13472) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_1_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n80
        (T0 1936) (T1 13456) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_1_n81
        (T0 1372) (T1 14020) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_1_n82
        (T0 1196) (T1 14196) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_1_n83
        (T0 1280) (T1 14112) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_1_n84
        (T0 1560) (T1 13832) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_3_1_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_1_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n96
        (T0 13880) (T1 1512) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n97
        (T0 13880) (T1 1512) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n98
        (T0 14020) (T1 1372) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_1_n99
        (T0 14196) (T1 1196) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_1_net3718
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_3_1_net3724
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_1_
        (T0 460) (T1 14932) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_2_
        (T0 596) (T1 14796) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_3_
        (T0 420) (T1 14972) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_4_
        (T0 340) (T1 15052) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_5_
        (T0 324) (T1 15068) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_6_
        (T0 324) (T1 15068) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_7_
        (T0 324) (T1 15068) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_2_N65
        (T0 13752) (T1 1640) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_2_N66
        (T0 13584) (T1 1808) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_2_N67
        (T0 13800) (T1 1592) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_3_2_N68
        (T0 13644) (T1 1748) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_2_N69
        (T0 13072) (T1 2320) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_3_2_N70
        (T0 13068) (T1 2324) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_2_N71
        (T0 13068) (T1 2324) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_2_N72
        (T0 13068) (T1 2324) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_2_N73
        (T0 13752) (T1 1640) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_2_N74
        (T0 13376) (T1 2016) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_N75
        (T0 14024) (T1 1368) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_2_N76
        (T0 13908) (T1 1484) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_3_2_N77
        (T0 13424) (T1 1968) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_3_2_N78
        (T0 13448) (T1 1944) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_3_2_N79
        (T0 13448) (T1 1944) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_3_2_N80
        (T0 13448) (T1 1944) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_3_2_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_2_N93
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_N94
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_1_
        (T0 15152) (T1 240) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_2_
        (T0 15056) (T1 336) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_3_
        (T0 15224) (T1 168) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_4_
        (T0 15280) (T1 112) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_5_
        (T0 15292) (T1 100) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_6_
        (T0 15292) (T1 100) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_7_
        (T0 15292) (T1 100) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_data_0_
        (T0 14736) (T1 656) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_data_1_
        (T0 14736) (T1 656) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_0_
        (T0 13928) (T1 1464) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_1_
        (T0 13600) (T1 1792) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_2_
        (T0 14024) (T1 1368) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_3_
        (T0 13852) (T1 1540) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_4_
        (T0 13336) (T1 2056) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_5_
        (T0 13348) (T1 2044) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_6_
        (T0 13348) (T1 2044) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_7_
        (T0 13348) (T1 2044) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_0__0_
        (T0 13808) (T1 1584) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_0__1_
        (T0 13808) (T1 1584) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_0__0_
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_0__1_
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_2_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_2_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n100
        (T0 13560) (T1 1832) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_2_n101
        (T0 13844) (T1 1548) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_2_n102
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n108
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_2_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n13
        (T0 656) (T1 14736) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_2_n14
        (T0 656) (T1 14736) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_2_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n17
        (T0 13808) (T1 1584) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_n18
        (T0 13808) (T1 1584) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_2_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n21
        (T0 13808) (T1 1584) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_n22
        (T0 13808) (T1 1584) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n25
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_2_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_2_n28
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_2_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n31
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_n32
        (T0 14240) (T1 1152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_n33
        (T0 13288) (T1 2104) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n34
        (T0 13288) (T1 2104) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n35
        (T0 13288) (T1 2104) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n36
        (T0 13280) (T1 2112) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_2_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n57
        (T0 1152) (T1 14240) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_2_n59
        (T0 1152) (T1 14240) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_2_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n61
        (T0 1584) (T1 13808) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n63
        (T0 1584) (T1 13808) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n75
        (T0 2104) (T1 13288) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_2_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_2_n78
        (T0 2104) (T1 13288) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n79
        (T0 2104) (T1 13288) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n80
        (T0 2112) (T1 13280) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_2_n81
        (T0 1584) (T1 13808) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_2_n82
        (T0 1444) (T1 13948) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_2_n83
        (T0 1832) (T1 13560) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_2_n84
        (T0 1548) (T1 13844) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_2_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_2_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n96
        (T0 13808) (T1 1584) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_n97
        (T0 13808) (T1 1584) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_2_n98
        (T0 13808) (T1 1584) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_2_n99
        (T0 13948) (T1 1444) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_2_net3695
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_3_2_net3701
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_1_
        (T0 416) (T1 14976) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_2_
        (T0 544) (T1 14848) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_3_
        (T0 384) (T1 15008) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_4_
        (T0 296) (T1 15096) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_5_
        (T0 280) (T1 15112) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_6_
        (T0 280) (T1 15112) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_7_
        (T0 280) (T1 15112) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_3_N65
        (T0 13600) (T1 1792) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_3_N66
        (T0 14032) (T1 1360) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_3_3_N67
        (T0 13636) (T1 1756) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_N68
        (T0 13636) (T1 1756) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_3_N69
        (T0 13088) (T1 2304) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_3_3_N70
        (T0 13076) (T1 2316) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_3_N71
        (T0 13076) (T1 2316) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_3_N72
        (T0 13076) (T1 2316) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_3_N73
        (T0 13600) (T1 1792) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_3_N74
        (T0 13840) (T1 1552) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_3_3_N75
        (T0 13876) (T1 1516) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_3_N76
        (T0 13904) (T1 1488) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_3_N77
        (T0 13424) (T1 1968) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_3_N78
        (T0 13452) (T1 1940) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_3_N79
        (T0 13452) (T1 1940) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_3_N80
        (T0 13452) (T1 1940) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_3_N84
        (T0 8864) (T1 6528) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_3_N93
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_N94
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_1_
        (T0 15168) (T1 224) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_2_
        (T0 15068) (T1 324) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_3_
        (T0 15224) (T1 168) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_4_
        (T0 15292) (T1 100) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_5_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_6_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_7_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_data_0_
        (T0 14736) (T1 656) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_data_1_
        (T0 14736) (T1 656) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_0_
        (T0 13808) (T1 1584) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_1_
        (T0 14072) (T1 1320) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_2_
        (T0 13864) (T1 1528) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_3_
        (T0 13872) (T1 1520) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_4_
        (T0 13348) (T1 2044) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_5_
        (T0 13364) (T1 2028) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_6_
        (T0 13364) (T1 2028) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_7_
        (T0 13364) (T1 2028) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_0__0_
        (T0 13784) (T1 1608) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_0__1_
        (T0 13784) (T1 1608) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_0__0_
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_0__1_
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_3_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n100
        (T0 14040) (T1 1352) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_3_3_n101
        (T0 13696) (T1 1696) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_3_n102
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n108
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_3_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n13
        (T0 656) (T1 14736) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_3_3_n14
        (T0 656) (T1 14736) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_3_3_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n17
        (T0 13784) (T1 1608) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n18
        (T0 13784) (T1 1608) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n21
        (T0 13784) (T1 1608) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n22
        (T0 13784) (T1 1608) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n25
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_3_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_3_n28
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_3_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n31
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_n32
        (T0 14048) (T1 1344) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_n33
        (T0 13288) (T1 2104) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_3_n34
        (T0 13288) (T1 2104) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_3_n35
        (T0 13288) (T1 2104) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_3_n36
        (T0 13272) (T1 2120) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_3_3_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n57
        (T0 1344) (T1 14048) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_3_n59
        (T0 1344) (T1 14048) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_3_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n61
        (T0 1608) (T1 13784) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n63
        (T0 1608) (T1 13784) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n75
        (T0 2104) (T1 13288) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_3_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_3_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_3_n78
        (T0 2104) (T1 13288) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_3_n79
        (T0 2104) (T1 13288) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_3_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n80
        (T0 2120) (T1 13272) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_3_3_n81
        (T0 1592) (T1 13800) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_3_3_n82
        (T0 1596) (T1 13796) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_3_3_n83
        (T0 1352) (T1 14040) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_3_3_n84
        (T0 1696) (T1 13696) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_3_n85
        (T0 10208) (T1 5184) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_3_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n96
        (T0 13784) (T1 1608) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n97
        (T0 13784) (T1 1608) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n98
        (T0 13800) (T1 1592) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_3_3_n99
        (T0 13796) (T1 1596) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_3_3_net3672
        (T0 12128) (T1 3264) (TX 0)
        (TC 3264) (IG 0)
      )
      (npu_inst_pe_1_3_3_net3678
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_1_
        (T0 432) (T1 14960) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_2_
        (T0 564) (T1 14828) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_3_
        (T0 396) (T1 14996) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_4_
        (T0 316) (T1 15076) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_5_
        (T0 288) (T1 15104) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_6_
        (T0 288) (T1 15104) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_7_
        (T0 288) (T1 15104) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_3_4_N65
        (T0 13356) (T1 2036) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_N66
        (T0 13996) (T1 1396) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_3_4_N67
        (T0 13700) (T1 1692) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_3_4_N68
        (T0 14100) (T1 1292) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_4_N69
        (T0 13196) (T1 2196) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_3_4_N70
        (T0 13192) (T1 2200) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_4_N71
        (T0 13192) (T1 2200) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_4_N72
        (T0 13192) (T1 2200) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_4_N73
        (T0 13356) (T1 2036) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_N74
        (T0 13780) (T1 1612) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_3_4_N75
        (T0 13940) (T1 1452) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_4_N76
        (T0 14376) (T1 1016) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_3_4_N77
        (T0 13508) (T1 1884) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_4_N78
        (T0 13564) (T1 1828) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_3_4_N79
        (T0 13564) (T1 1828) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_3_4_N80
        (T0 13564) (T1 1828) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_3_4_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_3_4_N93
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_N94
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_1_
        (T0 15144) (T1 248) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_2_
        (T0 15036) (T1 356) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_3_
        (T0 15200) (T1 192) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_4_
        (T0 15276) (T1 116) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_5_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_6_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_7_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_data_0_
        (T0 14696) (T1 696) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_data_1_
        (T0 14696) (T1 696) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_0_
        (T0 13556) (T1 1836) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_1_
        (T0 14012) (T1 1380) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_2_
        (T0 13912) (T1 1480) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_3_
        (T0 14336) (T1 1056) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_4_
        (T0 13456) (T1 1936) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_5_
        (T0 13480) (T1 1912) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_6_
        (T0 13480) (T1 1912) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_7_
        (T0 13480) (T1 1912) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_0__0_
        (T0 13736) (T1 1656) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_0__1_
        (T0 13736) (T1 1656) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_0__0_
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_0__1_
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_4_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n100
        (T0 13456) (T1 1936) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_n101
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_n102
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n107
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n113
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_4_n114
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n12
        (T0 696) (T1 14696) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_4_n13
        (T0 696) (T1 14696) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_4_n14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n16
        (T0 13736) (T1 1656) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n17
        (T0 13736) (T1 1656) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n18
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n20
        (T0 13736) (T1 1656) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n21
        (T0 13736) (T1 1656) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n22
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n24
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_n25
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_4_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_4_n28
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_4_n30
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_n31
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_n32
        (T0 13400) (T1 1992) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_4_n33
        (T0 13400) (T1 1992) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_4_n34
        (T0 13400) (T1 1992) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_4_n35
        (T0 13376) (T1 2016) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_4_n36
        (T0 14260) (T1 1132) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_4_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n57
        (T0 1512) (T1 13880) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_4_n59
        (T0 1512) (T1 13880) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_4_n6
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n61
        (T0 1464) (T1 13928) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n63
        (T0 1464) (T1 13928) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n7
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n75
        (T0 1992) (T1 13400) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_4_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_4_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_4_n78
        (T0 1992) (T1 13400) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_4_n79
        (T0 1992) (T1 13400) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_4_n8
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n80
        (T0 2016) (T1 13376) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_4_n81
        (T0 1132) (T1 14260) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_4_n82
        (T0 1552) (T1 13840) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_3_4_n83
        (T0 1420) (T1 13972) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_3_4_n84
        (T0 1936) (T1 13456) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_3_4_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n96
        (T0 13928) (T1 1464) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n97
        (T0 13928) (T1 1464) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n98
        (T0 13840) (T1 1552) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_3_4_n99
        (T0 13972) (T1 1420) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_3_4_net3649
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_3_4_net3655
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_1_
        (T0 448) (T1 14944) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_2_
        (T0 580) (T1 14812) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_3_
        (T0 396) (T1 14996) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_4_
        (T0 316) (T1 15076) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_5_
        (T0 288) (T1 15104) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_6_
        (T0 288) (T1 15104) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_7_
        (T0 288) (T1 15104) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_3_5_N65
        (T0 13144) (T1 2248) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_3_5_N66
        (T0 13804) (T1 1588) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_5_N67
        (T0 13552) (T1 1840) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_5_N68
        (T0 13732) (T1 1660) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_5_N69
        (T0 13040) (T1 2352) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_3_5_N70
        (T0 12956) (T1 2436) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_3_5_N71
        (T0 12956) (T1 2436) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_3_5_N72
        (T0 12956) (T1 2436) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_3_5_N73
        (T0 13144) (T1 2248) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_3_5_N74
        (T0 13648) (T1 1744) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_5_N75
        (T0 13756) (T1 1636) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_3_5_N76
        (T0 13968) (T1 1424) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_3_5_N77
        (T0 13336) (T1 2056) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_5_N78
        (T0 13292) (T1 2100) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_3_5_N79
        (T0 13292) (T1 2100) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_3_5_N80
        (T0 13292) (T1 2100) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_3_5_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_3_5_N93
        (T0 13712) (T1 1680) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_N94
        (T0 13712) (T1 1680) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_1_
        (T0 15168) (T1 224) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_2_
        (T0 15076) (T1 316) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_3_
        (T0 15228) (T1 164) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_4_
        (T0 15292) (T1 100) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_5_
        (T0 15304) (T1 88) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_6_
        (T0 15304) (T1 88) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_7_
        (T0 15304) (T1 88) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_data_0_
        (T0 14788) (T1 604) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_data_1_
        (T0 14788) (T1 604) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_0_
        (T0 13300) (T1 2092) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_1_
        (T0 13844) (T1 1548) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_2_
        (T0 13744) (T1 1648) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_3_
        (T0 13932) (T1 1460) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_4_
        (T0 13260) (T1 2132) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_5_
        (T0 13204) (T1 2188) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_6_
        (T0 13204) (T1 2188) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_7_
        (T0 13204) (T1 2188) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_0__0_
        (T0 13928) (T1 1464) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_0__1_
        (T0 13928) (T1 1464) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_0__0_
        (T0 13712) (T1 1680) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_0__1_
        (T0 13712) (T1 1680) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_5_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n100
        (T0 13792) (T1 1600) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_3_5_n101
        (T0 13208) (T1 2184) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_3_5_n102
        (T0 13712) (T1 1680) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n108
        (T0 13712) (T1 1680) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_5_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n13
        (T0 604) (T1 14788) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_3_5_n14
        (T0 604) (T1 14788) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_3_5_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n17
        (T0 13928) (T1 1464) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_5_n18
        (T0 13928) (T1 1464) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_5_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n21
        (T0 13928) (T1 1464) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_5_n22
        (T0 13928) (T1 1464) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_3_5_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n25
        (T0 13712) (T1 1680) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_5_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_5_n28
        (T0 13712) (T1 1680) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_5_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n31
        (T0 13712) (T1 1680) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_n32
        (T0 13712) (T1 1680) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_n33
        (T0 13132) (T1 2260) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_5_n34
        (T0 13132) (T1 2260) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_5_n35
        (T0 13132) (T1 2260) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_5_n36
        (T0 13196) (T1 2196) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_3_5_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n57
        (T0 1680) (T1 13712) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_5_n59
        (T0 1680) (T1 13712) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_5_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n61
        (T0 1656) (T1 13736) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n63
        (T0 1656) (T1 13736) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n75
        (T0 2260) (T1 13132) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_5_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_5_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_5_n78
        (T0 2260) (T1 13132) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_5_n79
        (T0 2260) (T1 13132) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_5_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n80
        (T0 2196) (T1 13196) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_3_5_n81
        (T0 1532) (T1 13860) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_3_5_n82
        (T0 1724) (T1 13668) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_3_5_n83
        (T0 1600) (T1 13792) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_3_5_n84
        (T0 2184) (T1 13208) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_3_5_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_3_5_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n96
        (T0 13736) (T1 1656) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n97
        (T0 13736) (T1 1656) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n98
        (T0 13860) (T1 1532) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_3_5_n99
        (T0 13668) (T1 1724) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_3_5_net3626
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_3_5_net3632
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_1_
        (T0 380) (T1 15012) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_2_
        (T0 512) (T1 14880) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_3_
        (T0 352) (T1 15040) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_4_
        (T0 276) (T1 15116) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_5_
        (T0 248) (T1 15144) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_6_
        (T0 248) (T1 15144) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_7_
        (T0 248) (T1 15144) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_6_N65
        (T0 13296) (T1 2096) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_3_6_N66
        (T0 13548) (T1 1844) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_6_N67
        (T0 13372) (T1 2020) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_3_6_N68
        (T0 13516) (T1 1876) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_6_N69
        (T0 12708) (T1 2684) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_6_N70
        (T0 12712) (T1 2680) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_6_N71
        (T0 12712) (T1 2680) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_6_N72
        (T0 12712) (T1 2680) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_6_N73
        (T0 13296) (T1 2096) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_3_6_N74
        (T0 13416) (T1 1976) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_3_6_N75
        (T0 13596) (T1 1796) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_6_N76
        (T0 13784) (T1 1608) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_6_N77
        (T0 13056) (T1 2336) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_6_N78
        (T0 13092) (T1 2300) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_6_N79
        (T0 13092) (T1 2300) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_6_N80
        (T0 13092) (T1 2300) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_6_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_3_6_N93
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_N94
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_1_
        (T0 15152) (T1 240) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_2_
        (T0 15044) (T1 348) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_3_
        (T0 15208) (T1 184) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_4_
        (T0 15260) (T1 132) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_5_
        (T0 15276) (T1 116) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_6_
        (T0 15276) (T1 116) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_7_
        (T0 15276) (T1 116) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_data_0_
        (T0 14756) (T1 636) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_data_1_
        (T0 14756) (T1 636) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_0_
        (T0 13452) (T1 1940) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_1_
        (T0 13596) (T1 1796) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_2_
        (T0 13576) (T1 1816) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_3_
        (T0 13704) (T1 1688) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_4_
        (T0 12956) (T1 2436) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_5_
        (T0 12976) (T1 2416) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_6_
        (T0 12976) (T1 2416) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_7_
        (T0 12976) (T1 2416) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_0__0_
        (T0 13856) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_0__1_
        (T0 13856) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_0__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_0__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_6_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n100
        (T0 13568) (T1 1824) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_6_n101
        (T0 13380) (T1 2012) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_3_6_n102
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n108
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_6_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n13
        (T0 636) (T1 14756) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_6_n14
        (T0 636) (T1 14756) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_6_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n17
        (T0 13856) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n18
        (T0 13856) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n21
        (T0 13856) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n22
        (T0 13856) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n25
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_6_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_6_n28
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_6_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n31
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_n32
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_n33
        (T0 12920) (T1 2472) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_6_n34
        (T0 12920) (T1 2472) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_6_n35
        (T0 12920) (T1 2472) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_6_n36
        (T0 12904) (T1 2488) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_6_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n57
        (T0 2088) (T1 13304) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_6_n59
        (T0 2088) (T1 13304) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_6_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n61
        (T0 1536) (T1 13856) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n63
        (T0 1536) (T1 13856) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n75
        (T0 2472) (T1 12920) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_6_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_6_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_6_n78
        (T0 2472) (T1 12920) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_6_n79
        (T0 2472) (T1 12920) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_6_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n80
        (T0 2488) (T1 12904) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_6_n81
        (T0 1736) (T1 13656) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_6_n82
        (T0 1880) (T1 13512) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_6_n83
        (T0 1824) (T1 13568) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_6_n84
        (T0 2012) (T1 13380) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_3_6_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_3_6_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n96
        (T0 13856) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n97
        (T0 13856) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n98
        (T0 13656) (T1 1736) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_6_n99
        (T0 13512) (T1 1880) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_6_net3603
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_3_6_net3609
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_1_
        (T0 396) (T1 14996) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_2_
        (T0 540) (T1 14852) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_3_
        (T0 372) (T1 15020) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_4_
        (T0 280) (T1 15112) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_5_
        (T0 264) (T1 15128) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_6_
        (T0 264) (T1 15128) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_7_
        (T0 264) (T1 15128) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_7_N65
        (T0 13252) (T1 2140) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_7_N66
        (T0 13468) (T1 1924) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_3_7_N67
        (T0 13532) (T1 1860) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_7_N68
        (T0 13036) (T1 2356) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_7_N69
        (T0 12544) (T1 2848) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_3_7_N70
        (T0 12524) (T1 2868) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_7_N71
        (T0 12524) (T1 2868) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_7_N72
        (T0 12524) (T1 2868) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_7_N73
        (T0 13252) (T1 2140) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_7_N74
        (T0 13376) (T1 2016) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_7_N75
        (T0 13776) (T1 1616) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_7_N76
        (T0 13300) (T1 2092) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_7_N77
        (T0 12912) (T1 2480) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_3_7_N78
        (T0 12912) (T1 2480) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_7_N79
        (T0 12912) (T1 2480) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_7_N80
        (T0 12912) (T1 2480) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_7_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_3_7_N93
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_N94
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_1_
        (T0 15156) (T1 236) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_2_
        (T0 15068) (T1 324) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_3_
        (T0 15196) (T1 196) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_4_
        (T0 15256) (T1 136) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_5_
        (T0 15260) (T1 132) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_6_
        (T0 15260) (T1 132) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_7_
        (T0 15260) (T1 132) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_data_0_
        (T0 14788) (T1 604) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_data_1_
        (T0 14788) (T1 604) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_0_
        (T0 13384) (T1 2008) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_1_
        (T0 13568) (T1 1824) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_2_
        (T0 13708) (T1 1684) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_3_
        (T0 13224) (T1 2168) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_4_
        (T0 12784) (T1 2608) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_5_
        (T0 12780) (T1 2612) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_6_
        (T0 12780) (T1 2612) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_7_
        (T0 12780) (T1 2612) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_0__0_
        (T0 13928) (T1 1464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_0__1_
        (T0 13928) (T1 1464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_0__0_
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_0__1_
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_7_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_7_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n100
        (T0 13528) (T1 1864) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_3_7_n101
        (T0 13324) (T1 2068) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_7_n102
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n108
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_7_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n13
        (T0 604) (T1 14788) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_7_n14
        (T0 604) (T1 14788) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_7_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n17
        (T0 13928) (T1 1464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_7_n18
        (T0 13928) (T1 1464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_7_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_7_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n21
        (T0 13928) (T1 1464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_7_n22
        (T0 13928) (T1 1464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_7_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n25
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_7_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_7_n28
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_7_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n31
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_n32
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_n33
        (T0 12732) (T1 2660) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_7_n34
        (T0 12732) (T1 2660) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_7_n35
        (T0 12732) (T1 2660) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_7_n36
        (T0 12740) (T1 2652) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_7_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n57
        (T0 1752) (T1 13640) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_7_n59
        (T0 1752) (T1 13640) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_7_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n61
        (T0 1464) (T1 13928) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_7_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n63
        (T0 1464) (T1 13928) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_7_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n75
        (T0 2660) (T1 12732) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_7_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_7_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_7_n78
        (T0 2660) (T1 12732) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_7_n79
        (T0 2660) (T1 12732) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_7_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n80
        (T0 2652) (T1 12740) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_7_n81
        (T0 2208) (T1 13184) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_3_7_n82
        (T0 1732) (T1 13660) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_7_n83
        (T0 1864) (T1 13528) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_3_7_n84
        (T0 2068) (T1 13324) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_7_n85
        (T0 11504) (T1 3888) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_3_7_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_7_n96
        (T0 13928) (T1 1464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_7_n97
        (T0 13928) (T1 1464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_7_n98
        (T0 13184) (T1 2208) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_3_7_n99
        (T0 13660) (T1 1732) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_7_net3580
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_3_7_net3586
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_1_
        (T0 368) (T1 15024) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_2_
        (T0 536) (T1 14856) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_3_
        (T0 356) (T1 15036) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_4_
        (T0 272) (T1 15120) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_5_
        (T0 256) (T1 15136) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_6_
        (T0 256) (T1 15136) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_7_
        (T0 256) (T1 15136) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_4_0_N65
        (T0 14240) (T1 1152) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_4_0_N66
        (T0 14608) (T1 784) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_0_N67
        (T0 14320) (T1 1072) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_0_N68
        (T0 14408) (T1 984) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_4_0_N69
        (T0 14140) (T1 1252) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_0_N70
        (T0 14076) (T1 1316) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_0_N71
        (T0 14076) (T1 1316) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_0_N72
        (T0 14076) (T1 1316) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_0_N73
        (T0 14240) (T1 1152) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_4_0_N74
        (T0 14264) (T1 1128) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_4_0_N75
        (T0 14640) (T1 752) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_4_0_N76
        (T0 14764) (T1 628) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_0_N77
        (T0 14560) (T1 832) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_4_0_N78
        (T0 14512) (T1 880) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_4_0_N79
        (T0 14512) (T1 880) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_4_0_N80
        (T0 14512) (T1 880) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_4_0_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_4_0_N93
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_N94
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_1_
        (T0 15236) (T1 156) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_2_
        (T0 15172) (T1 220) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_3_
        (T0 15280) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_4_
        (T0 15320) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_5_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_6_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_7_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_data_0_
        (T0 14760) (T1 632) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_data_1_
        (T0 14760) (T1 632) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_0_
        (T0 14560) (T1 832) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_1_
        (T0 14612) (T1 780) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_2_
        (T0 14636) (T1 756) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_3_
        (T0 14732) (T1 660) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_4_
        (T0 14504) (T1 888) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_5_
        (T0 14448) (T1 944) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_6_
        (T0 14448) (T1 944) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_7_
        (T0 14448) (T1 944) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_0__0_
        (T0 13952) (T1 1440) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_0__1_
        (T0 13952) (T1 1440) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_0__0_
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_0__1_
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_0_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_0_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n100
        (T0 14572) (T1 820) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_0_n101
        (T0 14420) (T1 972) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_4_0_n102
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n108
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_0_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n13
        (T0 632) (T1 14760) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_0_n14
        (T0 632) (T1 14760) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_0_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n17
        (T0 13952) (T1 1440) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_n18
        (T0 13952) (T1 1440) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_0_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n21
        (T0 13952) (T1 1440) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_n22
        (T0 13952) (T1 1440) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n25
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_0_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_0_n28
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_0_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n31
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_n32
        (T0 14144) (T1 1248) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_n33
        (T0 14344) (T1 1048) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_0_n34
        (T0 14344) (T1 1048) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_0_n35
        (T0 14344) (T1 1048) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_0_n36
        (T0 14400) (T1 992) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_0_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n57
        (T0 1248) (T1 14144) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_0_n59
        (T0 1248) (T1 14144) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_0_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n61
        (T0 1248) (T1 14144) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n63
        (T0 1248) (T1 14144) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n75
        (T0 1048) (T1 14344) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_0_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_4_0_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_0_n78
        (T0 1048) (T1 14344) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_0_n79
        (T0 1048) (T1 14344) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_0_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n80
        (T0 992) (T1 14400) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_0_n81
        (T0 756) (T1 14636) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_4_0_n82
        (T0 868) (T1 14524) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_n83
        (T0 820) (T1 14572) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_0_n84
        (T0 972) (T1 14420) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_4_0_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_4_0_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n96
        (T0 14144) (T1 1248) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_n97
        (T0 14144) (T1 1248) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_n98
        (T0 14636) (T1 756) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_4_0_n99
        (T0 14524) (T1 868) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_net3557
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_4_0_net3563
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_4_0_o_data_h_0_
        (T0 13952) (T1 1440) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_o_data_h_1_
        (T0 13952) (T1 1440) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_1_
        (T0 476) (T1 14916) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_2_
        (T0 556) (T1 14836) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_3_
        (T0 436) (T1 14956) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_4_
        (T0 380) (T1 15012) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_5_
        (T0 372) (T1 15020) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_6_
        (T0 372) (T1 15020) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_7_
        (T0 372) (T1 15020) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_1_N65
        (T0 14220) (T1 1172) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_1_N66
        (T0 14640) (T1 752) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_4_1_N67
        (T0 14068) (T1 1324) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_1_N68
        (T0 14308) (T1 1084) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_1_N69
        (T0 13952) (T1 1440) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_1_N70
        (T0 13976) (T1 1416) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_1_N71
        (T0 13976) (T1 1416) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_1_N72
        (T0 13976) (T1 1416) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_1_N73
        (T0 14220) (T1 1172) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_1_N74
        (T0 14404) (T1 988) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_4_1_N75
        (T0 14328) (T1 1064) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_4_1_N76
        (T0 14592) (T1 800) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_1_N77
        (T0 14332) (T1 1060) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_1_N78
        (T0 14356) (T1 1036) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_4_1_N79
        (T0 14356) (T1 1036) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_4_1_N80
        (T0 14356) (T1 1036) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_4_1_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_4_1_N93
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_N94
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_79_carry_1_
        (T0 15228) (T1 164) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_79_carry_2_
        (T0 15168) (T1 224) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_79_carry_3_
        (T0 15280) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_79_carry_4_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_79_carry_5_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_79_carry_6_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_79_carry_7_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_data_0_
        (T0 14852) (T1 540) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_data_1_
        (T0 14852) (T1 540) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_0_
        (T0 14432) (T1 960) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_1_
        (T0 14660) (T1 732) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_2_
        (T0 14328) (T1 1064) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_3_
        (T0 14552) (T1 840) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_4_
        (T0 14256) (T1 1136) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_5_
        (T0 14280) (T1 1112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_6_
        (T0 14280) (T1 1112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_7_
        (T0 14280) (T1 1112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_0__0_
        (T0 14096) (T1 1296) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_0__1_
        (T0 14096) (T1 1296) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_0__0_
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_0__1_
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_1_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n100
        (T0 14608) (T1 784) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_1_n101
        (T0 14300) (T1 1092) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_1_n102
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n108
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_1_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n13
        (T0 540) (T1 14852) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_1_n14
        (T0 540) (T1 14852) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_1_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n17
        (T0 14096) (T1 1296) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n18
        (T0 14096) (T1 1296) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n21
        (T0 14096) (T1 1296) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n22
        (T0 14096) (T1 1296) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n25
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_1_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_1_n28
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_1_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n31
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n32
        (T0 14168) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n33
        (T0 14180) (T1 1212) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_1_n34
        (T0 14180) (T1 1212) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_1_n35
        (T0 14180) (T1 1212) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_1_n36
        (T0 14156) (T1 1236) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_1_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n57
        (T0 1224) (T1 14168) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_1_n59
        (T0 1224) (T1 14168) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n61
        (T0 1296) (T1 14096) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n63
        (T0 1296) (T1 14096) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n75
        (T0 1212) (T1 14180) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_1_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_4_1_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_1_n78
        (T0 1212) (T1 14180) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_1_n79
        (T0 1212) (T1 14180) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_1_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n80
        (T0 1236) (T1 14156) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_1_n81
        (T0 928) (T1 14464) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_1_n82
        (T0 1172) (T1 14220) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_1_n83
        (T0 784) (T1 14608) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_1_n84
        (T0 1092) (T1 14300) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_1_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_4_1_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n96
        (T0 14096) (T1 1296) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n97
        (T0 14096) (T1 1296) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n98
        (T0 14464) (T1 928) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_1_n99
        (T0 14220) (T1 1172) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_1_net3534
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_4_1_net3540
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_1_
        (T0 376) (T1 15016) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_2_
        (T0 468) (T1 14924) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_3_
        (T0 364) (T1 15028) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_4_
        (T0 304) (T1 15088) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_5_
        (T0 304) (T1 15088) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_6_
        (T0 304) (T1 15088) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_7_
        (T0 304) (T1 15088) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_2_N65
        (T0 13880) (T1 1512) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_4_2_N66
        (T0 14272) (T1 1120) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_2_N67
        (T0 14028) (T1 1364) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_4_2_N68
        (T0 13916) (T1 1476) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_2_N69
        (T0 13732) (T1 1660) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_2_N70
        (T0 13744) (T1 1648) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_2_N71
        (T0 13744) (T1 1648) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_2_N72
        (T0 13744) (T1 1648) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_2_N73
        (T0 13880) (T1 1512) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_4_2_N74
        (T0 13996) (T1 1396) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_2_N75
        (T0 14288) (T1 1104) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_4_2_N76
        (T0 14212) (T1 1180) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_2_N77
        (T0 14096) (T1 1296) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_N78
        (T0 14124) (T1 1268) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_4_2_N79
        (T0 14124) (T1 1268) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_4_2_N80
        (T0 14124) (T1 1268) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_4_2_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_4_2_N93
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_N94
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_1_
        (T0 15224) (T1 168) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_2_
        (T0 15156) (T1 236) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_3_
        (T0 15272) (T1 120) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_4_
        (T0 15316) (T1 76) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_5_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_6_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_7_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_data_0_
        (T0 14812) (T1 580) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_data_1_
        (T0 14812) (T1 580) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_0_
        (T0 14124) (T1 1268) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_1_
        (T0 14272) (T1 1120) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_2_
        (T0 14284) (T1 1108) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_3_
        (T0 14180) (T1 1212) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_4_
        (T0 14044) (T1 1348) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_5_
        (T0 14060) (T1 1332) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_6_
        (T0 14060) (T1 1332) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_7_
        (T0 14060) (T1 1332) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_0__0_
        (T0 14024) (T1 1368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_0__1_
        (T0 14024) (T1 1368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_0__0_
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_0__1_
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_2_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_2_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n100
        (T0 14228) (T1 1164) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_2_n101
        (T0 13968) (T1 1424) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_4_2_n102
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n108
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_2_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n13
        (T0 580) (T1 14812) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_2_n14
        (T0 580) (T1 14812) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_2_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n17
        (T0 14024) (T1 1368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_2_n18
        (T0 14024) (T1 1368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_2_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_2_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n21
        (T0 14024) (T1 1368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_2_n22
        (T0 14024) (T1 1368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_2_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n25
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_2_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_2_n28
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_2_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n31
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_n32
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_n33
        (T0 13936) (T1 1456) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_2_n34
        (T0 13936) (T1 1456) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_2_n35
        (T0 13936) (T1 1456) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_2_n36
        (T0 13920) (T1 1472) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_2_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n57
        (T0 1104) (T1 14288) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_2_n59
        (T0 1104) (T1 14288) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_2_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n61
        (T0 1368) (T1 14024) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_2_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n63
        (T0 1368) (T1 14024) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_2_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n75
        (T0 1456) (T1 13936) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_2_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_4_2_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_2_n78
        (T0 1456) (T1 13936) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_2_n79
        (T0 1456) (T1 13936) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_2_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n80
        (T0 1472) (T1 13920) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_2_n81
        (T0 1332) (T1 14060) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_2_n82
        (T0 1228) (T1 14164) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_2_n83
        (T0 1164) (T1 14228) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_2_n84
        (T0 1424) (T1 13968) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_4_2_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_4_2_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n96
        (T0 14024) (T1 1368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_2_n97
        (T0 14024) (T1 1368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_2_n98
        (T0 14060) (T1 1332) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_2_n99
        (T0 14164) (T1 1228) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_2_net3511
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_4_2_net3517
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_1_
        (T0 412) (T1 14980) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_2_
        (T0 496) (T1 14896) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_3_
        (T0 376) (T1 15016) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_4_
        (T0 320) (T1 15072) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_5_
        (T0 316) (T1 15076) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_6_
        (T0 316) (T1 15076) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_7_
        (T0 316) (T1 15076) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_3_N65
        (T0 13816) (T1 1576) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_4_3_N66
        (T0 14388) (T1 1004) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_4_3_N67
        (T0 14016) (T1 1376) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_N68
        (T0 13936) (T1 1456) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_3_N69
        (T0 13784) (T1 1608) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_3_N70
        (T0 13784) (T1 1608) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_3_N71
        (T0 13784) (T1 1608) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_3_N72
        (T0 13784) (T1 1608) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_3_N73
        (T0 13816) (T1 1576) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_4_3_N74
        (T0 14116) (T1 1276) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_3_N75
        (T0 14276) (T1 1116) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_4_3_N76
        (T0 14228) (T1 1164) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_3_N77
        (T0 14116) (T1 1276) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_3_N78
        (T0 14148) (T1 1244) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_3_N79
        (T0 14148) (T1 1244) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_3_N80
        (T0 14148) (T1 1244) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_3_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_4_3_N93
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_N94
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_1_
        (T0 15232) (T1 160) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_2_
        (T0 15160) (T1 232) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_3_
        (T0 15284) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_4_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_5_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_6_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_7_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_data_0_
        (T0 14808) (T1 584) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_data_1_
        (T0 14808) (T1 584) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_0_
        (T0 14080) (T1 1312) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_1_
        (T0 14396) (T1 996) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_2_
        (T0 14292) (T1 1100) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_3_
        (T0 14208) (T1 1184) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_4_
        (T0 14084) (T1 1308) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_5_
        (T0 14100) (T1 1292) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_6_
        (T0 14100) (T1 1292) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_7_
        (T0 14100) (T1 1292) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_0__0_
        (T0 14000) (T1 1392) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_0__1_
        (T0 14000) (T1 1392) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_0__0_
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_0__1_
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_3_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n100
        (T0 14356) (T1 1036) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_3_n101
        (T0 13936) (T1 1456) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_4_3_n102
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n108
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_3_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n13
        (T0 584) (T1 14808) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_3_n14
        (T0 584) (T1 14808) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_3_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n17
        (T0 14000) (T1 1392) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_n18
        (T0 14000) (T1 1392) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n21
        (T0 14000) (T1 1392) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_n22
        (T0 14000) (T1 1392) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n25
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_3_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_3_n28
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_3_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n31
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_n32
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_n33
        (T0 13972) (T1 1420) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_3_n34
        (T0 13972) (T1 1420) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_3_n35
        (T0 13972) (T1 1420) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_3_n36
        (T0 13956) (T1 1436) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_3_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n57
        (T0 1104) (T1 14288) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_3_n59
        (T0 1104) (T1 14288) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_3_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n61
        (T0 1392) (T1 14000) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n63
        (T0 1392) (T1 14000) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n75
        (T0 1420) (T1 13972) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_3_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_4_3_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_3_n78
        (T0 1420) (T1 13972) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_3_n79
        (T0 1420) (T1 13972) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_3_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n80
        (T0 1436) (T1 13956) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_3_n81
        (T0 1308) (T1 14084) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_3_n82
        (T0 1236) (T1 14156) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_3_n83
        (T0 1036) (T1 14356) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_3_n84
        (T0 1456) (T1 13936) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_4_3_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_4_3_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n96
        (T0 14000) (T1 1392) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_n97
        (T0 14000) (T1 1392) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_n98
        (T0 14084) (T1 1308) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_3_n99
        (T0 14156) (T1 1236) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_3_net3488
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_4_3_net3494
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_1_
        (T0 424) (T1 14968) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_2_
        (T0 508) (T1 14884) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_3_
        (T0 392) (T1 15000) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_4_
        (T0 332) (T1 15060) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_5_
        (T0 316) (T1 15076) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_6_
        (T0 316) (T1 15076) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_7_
        (T0 316) (T1 15076) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_4_N65
        (T0 13800) (T1 1592) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_4_N66
        (T0 14512) (T1 880) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_4_4_N67
        (T0 13996) (T1 1396) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_4_4_N68
        (T0 14040) (T1 1352) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_4_N69
        (T0 13744) (T1 1648) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_4_N70
        (T0 13740) (T1 1652) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_4_N71
        (T0 13740) (T1 1652) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_4_N72
        (T0 13740) (T1 1652) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_4_N73
        (T0 13800) (T1 1592) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_4_N74
        (T0 14236) (T1 1156) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_4_N75
        (T0 14288) (T1 1104) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_4_4_N76
        (T0 14376) (T1 1016) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_4_N77
        (T0 14092) (T1 1300) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_4_N78
        (T0 14132) (T1 1260) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_4_N79
        (T0 14132) (T1 1260) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_4_N80
        (T0 14132) (T1 1260) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_4_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_4_4_N93
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_N94
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_1_
        (T0 15208) (T1 184) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_2_
        (T0 15140) (T1 252) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_3_
        (T0 15252) (T1 140) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_4_
        (T0 15304) (T1 88) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_5_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_6_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_7_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_data_0_
        (T0 14780) (T1 612) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_data_1_
        (T0 14780) (T1 612) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_0_
        (T0 14044) (T1 1348) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_1_
        (T0 14528) (T1 864) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_2_
        (T0 14260) (T1 1132) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_3_
        (T0 14340) (T1 1052) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_4_
        (T0 14052) (T1 1340) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_5_
        (T0 14068) (T1 1324) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_6_
        (T0 14068) (T1 1324) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_7_
        (T0 14068) (T1 1324) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_0__0_
        (T0 13952) (T1 1440) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_0__1_
        (T0 13952) (T1 1440) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_0__0_
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_0__1_
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_4_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_4_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n100
        (T0 14480) (T1 912) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_4_4_n101
        (T0 13884) (T1 1508) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_4_n102
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n108
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_4_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n13
        (T0 612) (T1 14780) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_4_n14
        (T0 612) (T1 14780) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_4_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n17
        (T0 13952) (T1 1440) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_4_n18
        (T0 13952) (T1 1440) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_4_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_4_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n21
        (T0 13952) (T1 1440) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_4_n22
        (T0 13952) (T1 1440) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_4_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n25
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_4_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_4_n28
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_4_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n31
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_n32
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_n33
        (T0 13944) (T1 1448) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_4_n34
        (T0 13944) (T1 1448) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_4_n35
        (T0 13944) (T1 1448) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_4_n36
        (T0 13928) (T1 1464) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_4_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n57
        (T0 1272) (T1 14120) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_4_n59
        (T0 1272) (T1 14120) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_4_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n61
        (T0 1440) (T1 13952) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_4_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n63
        (T0 1440) (T1 13952) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_4_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n75
        (T0 1448) (T1 13944) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_4_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_4_4_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_4_n78
        (T0 1448) (T1 13944) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_4_n79
        (T0 1448) (T1 13944) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_4_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n80
        (T0 1464) (T1 13928) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_4_n81
        (T0 1176) (T1 14216) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_4_n82
        (T0 1244) (T1 14148) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_4_4_n83
        (T0 912) (T1 14480) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_4_4_n84
        (T0 1508) (T1 13884) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_4_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_4_4_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n96
        (T0 13952) (T1 1440) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_4_n97
        (T0 13952) (T1 1440) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_4_n98
        (T0 14216) (T1 1176) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_4_n99
        (T0 14148) (T1 1244) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_4_4_net3465
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_4_4_net3471
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_1_
        (T0 428) (T1 14964) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_2_
        (T0 528) (T1 14864) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_3_
        (T0 396) (T1 14996) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_4_
        (T0 348) (T1 15044) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_5_
        (T0 328) (T1 15064) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_6_
        (T0 328) (T1 15064) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_7_
        (T0 328) (T1 15064) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_5_N65
        (T0 14016) (T1 1376) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_5_N66
        (T0 14464) (T1 928) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_5_N67
        (T0 14204) (T1 1188) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_4_5_N68
        (T0 14008) (T1 1384) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_5_N69
        (T0 13660) (T1 1732) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_5_N70
        (T0 13680) (T1 1712) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_5_N71
        (T0 13680) (T1 1712) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_5_N72
        (T0 13680) (T1 1712) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_5_N73
        (T0 14016) (T1 1376) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_5_N74
        (T0 14216) (T1 1176) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_4_5_N75
        (T0 14492) (T1 900) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_5_N76
        (T0 14340) (T1 1052) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_5_N77
        (T0 14052) (T1 1340) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_5_N78
        (T0 14092) (T1 1300) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_5_N79
        (T0 14092) (T1 1300) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_5_N80
        (T0 14092) (T1 1300) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_5_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_4_5_N93
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_N94
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_1_
        (T0 15224) (T1 168) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_2_
        (T0 15144) (T1 248) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_3_
        (T0 15252) (T1 140) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_4_
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_5_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_6_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_7_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_data_0_
        (T0 14792) (T1 600) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_data_1_
        (T0 14792) (T1 600) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_0_
        (T0 14280) (T1 1112) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_1_
        (T0 14488) (T1 904) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_2_
        (T0 14460) (T1 932) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_3_
        (T0 14288) (T1 1104) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_4_
        (T0 13980) (T1 1412) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_5_
        (T0 14008) (T1 1384) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_6_
        (T0 14008) (T1 1384) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_7_
        (T0 14008) (T1 1384) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_0__0_
        (T0 13976) (T1 1416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_0__1_
        (T0 13976) (T1 1416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_0__0_
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_0__1_
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_5_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n100
        (T0 14440) (T1 952) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_4_5_n101
        (T0 14132) (T1 1260) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_5_n102
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n108
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_5_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n13
        (T0 600) (T1 14792) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_5_n14
        (T0 600) (T1 14792) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_5_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n17
        (T0 13976) (T1 1416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_5_n18
        (T0 13976) (T1 1416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_5_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n21
        (T0 13976) (T1 1416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_5_n22
        (T0 13976) (T1 1416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_5_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n25
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_5_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_5_n28
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_5_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n31
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_n32
        (T0 13640) (T1 1752) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_n33
        (T0 13900) (T1 1492) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_5_n34
        (T0 13900) (T1 1492) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_5_n35
        (T0 13900) (T1 1492) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_5_n36
        (T0 13872) (T1 1520) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_5_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n57
        (T0 1752) (T1 13640) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_5_n59
        (T0 1752) (T1 13640) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_5_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n61
        (T0 1416) (T1 13976) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_5_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n63
        (T0 1416) (T1 13976) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_5_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n75
        (T0 1492) (T1 13900) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_5_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_4_5_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_5_n78
        (T0 1492) (T1 13900) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_5_n79
        (T0 1492) (T1 13900) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_5_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n80
        (T0 1520) (T1 13872) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_5_n81
        (T0 1204) (T1 14188) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_5_n82
        (T0 1040) (T1 14352) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_4_5_n83
        (T0 952) (T1 14440) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_4_5_n84
        (T0 1260) (T1 14132) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_5_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_4_5_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n96
        (T0 13976) (T1 1416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_5_n97
        (T0 13976) (T1 1416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_5_n98
        (T0 14188) (T1 1204) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_5_n99
        (T0 14352) (T1 1040) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_4_5_net3442
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_4_5_net3448
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_1_
        (T0 432) (T1 14960) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_2_
        (T0 528) (T1 14864) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_3_
        (T0 392) (T1 15000) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_4_
        (T0 336) (T1 15056) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_5_
        (T0 328) (T1 15064) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_6_
        (T0 328) (T1 15064) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_7_
        (T0 328) (T1 15064) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_6_N65
        (T0 14212) (T1 1180) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_6_N66
        (T0 14200) (T1 1192) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_6_N67
        (T0 13964) (T1 1428) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_4_6_N68
        (T0 14064) (T1 1328) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_6_N69
        (T0 13588) (T1 1804) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_6_N70
        (T0 13588) (T1 1804) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_6_N71
        (T0 13588) (T1 1804) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_6_N72
        (T0 13588) (T1 1804) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_6_N73
        (T0 14212) (T1 1180) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_6_N74
        (T0 14000) (T1 1392) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_6_N75
        (T0 14212) (T1 1180) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_4_6_N76
        (T0 14320) (T1 1072) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_6_N77
        (T0 13960) (T1 1432) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_6_N78
        (T0 13960) (T1 1432) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_6_N79
        (T0 13960) (T1 1432) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_6_N80
        (T0 13960) (T1 1432) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_6_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_4_6_N93
        (T0 13736) (T1 1656) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_N94
        (T0 13736) (T1 1656) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_1_
        (T0 15224) (T1 168) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_2_
        (T0 15152) (T1 240) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_3_
        (T0 15264) (T1 128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_4_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_5_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_6_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_7_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_data_0_
        (T0 14840) (T1 552) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_data_1_
        (T0 14840) (T1 552) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_0_
        (T0 14428) (T1 964) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_1_
        (T0 14240) (T1 1152) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_2_
        (T0 14196) (T1 1196) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_3_
        (T0 14272) (T1 1120) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_4_
        (T0 13872) (T1 1520) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_5_
        (T0 13872) (T1 1520) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_6_
        (T0 13872) (T1 1520) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_7_
        (T0 13872) (T1 1520) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_0__0_
        (T0 14096) (T1 1296) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_0__1_
        (T0 14096) (T1 1296) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_0__0_
        (T0 13736) (T1 1656) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_0__1_
        (T0 13736) (T1 1656) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_6_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n100
        (T0 14204) (T1 1188) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_6_n101
        (T0 14296) (T1 1096) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_6_n102
        (T0 13736) (T1 1656) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n108
        (T0 13736) (T1 1656) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_6_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n13
        (T0 552) (T1 14840) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_6_n14
        (T0 552) (T1 14840) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_6_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n17
        (T0 14096) (T1 1296) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_6_n18
        (T0 14096) (T1 1296) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_6_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n21
        (T0 14096) (T1 1296) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_6_n22
        (T0 14096) (T1 1296) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_6_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n25
        (T0 13736) (T1 1656) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_6_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_6_n28
        (T0 13736) (T1 1656) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_6_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n31
        (T0 13736) (T1 1656) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_n32
        (T0 13736) (T1 1656) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_n33
        (T0 13784) (T1 1608) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_6_n34
        (T0 13784) (T1 1608) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_6_n35
        (T0 13784) (T1 1608) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_6_n36
        (T0 13784) (T1 1608) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_6_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n57
        (T0 1656) (T1 13736) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_6_n59
        (T0 1656) (T1 13736) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_6_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n61
        (T0 1296) (T1 14096) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_6_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n63
        (T0 1296) (T1 14096) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_6_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n75
        (T0 1608) (T1 13784) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_6_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_4_6_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_6_n78
        (T0 1608) (T1 13784) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_6_n79
        (T0 1608) (T1 13784) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_6_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n80
        (T0 1608) (T1 13784) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_6_n81
        (T0 1200) (T1 14192) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_6_n82
        (T0 1292) (T1 14100) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_6_n83
        (T0 1188) (T1 14204) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_6_n84
        (T0 1096) (T1 14296) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_6_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_4_6_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n96
        (T0 14096) (T1 1296) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_6_n97
        (T0 14096) (T1 1296) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_6_n98
        (T0 14192) (T1 1200) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_6_n99
        (T0 14100) (T1 1292) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_6_net3419
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_4_6_net3425
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_1_
        (T0 384) (T1 15008) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_2_
        (T0 488) (T1 14904) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_3_
        (T0 360) (T1 15032) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_4_
        (T0 284) (T1 15108) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_5_
        (T0 284) (T1 15108) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_6_
        (T0 284) (T1 15108) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_7_
        (T0 284) (T1 15108) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_7_N65
        (T0 13988) (T1 1404) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_7_N66
        (T0 14540) (T1 852) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_4_7_N67
        (T0 13972) (T1 1420) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_N68
        (T0 14004) (T1 1388) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_4_7_N69
        (T0 13720) (T1 1672) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_7_N70
        (T0 13676) (T1 1716) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_4_7_N71
        (T0 13676) (T1 1716) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_4_7_N72
        (T0 13676) (T1 1716) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_4_7_N73
        (T0 13988) (T1 1404) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_7_N74
        (T0 14388) (T1 1004) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_4_7_N75
        (T0 14208) (T1 1184) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_7_N76
        (T0 14256) (T1 1136) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_7_N77
        (T0 14036) (T1 1356) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_7_N78
        (T0 14016) (T1 1376) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_4_7_N79
        (T0 14016) (T1 1376) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_4_7_N80
        (T0 14016) (T1 1376) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_4_7_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_4_7_N93
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_N94
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_1_
        (T0 15212) (T1 180) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_2_
        (T0 15144) (T1 248) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_3_
        (T0 15256) (T1 136) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_4_
        (T0 15304) (T1 88) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_5_
        (T0 15308) (T1 84) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_6_
        (T0 15308) (T1 84) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_7_
        (T0 15308) (T1 84) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_data_0_
        (T0 14864) (T1 528) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_data_1_
        (T0 14864) (T1 528) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_0_
        (T0 14156) (T1 1236) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_1_
        (T0 14600) (T1 792) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_2_
        (T0 14184) (T1 1208) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_3_
        (T0 14216) (T1 1176) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_4_
        (T0 13956) (T1 1436) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_5_
        (T0 13932) (T1 1460) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_6_
        (T0 13932) (T1 1460) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_7_
        (T0 13932) (T1 1460) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_0__0_
        (T0 14168) (T1 1224) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_0__1_
        (T0 14168) (T1 1224) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_0__0_
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_0__1_
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_7_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_7_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n100
        (T0 14552) (T1 840) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_7_n101
        (T0 14068) (T1 1324) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_7_n102
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n108
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_7_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n13
        (T0 528) (T1 14864) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_7_n14
        (T0 528) (T1 14864) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_7_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n17
        (T0 14168) (T1 1224) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_n18
        (T0 14168) (T1 1224) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_7_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n21
        (T0 14168) (T1 1224) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_n22
        (T0 14168) (T1 1224) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n25
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_7_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_7_n28
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_7_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n31
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_n32
        (T0 13880) (T1 1512) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_n33
        (T0 13864) (T1 1528) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_7_n34
        (T0 13864) (T1 1528) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_7_n35
        (T0 13864) (T1 1528) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_7_n36
        (T0 13892) (T1 1500) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_7_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n57
        (T0 1512) (T1 13880) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_7_n59
        (T0 1512) (T1 13880) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_7_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n61
        (T0 1224) (T1 14168) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n63
        (T0 1224) (T1 14168) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n75
        (T0 1528) (T1 13864) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_7_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_4_7_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_4_7_n78
        (T0 1528) (T1 13864) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_7_n79
        (T0 1528) (T1 13864) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_7_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n80
        (T0 1500) (T1 13892) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_7_n81
        (T0 1236) (T1 14156) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_7_n82
        (T0 1288) (T1 14104) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_7_n83
        (T0 840) (T1 14552) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_7_n84
        (T0 1324) (T1 14068) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_7_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_4_7_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_7_n96
        (T0 14168) (T1 1224) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_n97
        (T0 14168) (T1 1224) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_n98
        (T0 14156) (T1 1236) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_7_n99
        (T0 14104) (T1 1288) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_7_net3396
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_4_7_net3402
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_1_
        (T0 348) (T1 15044) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_2_
        (T0 468) (T1 14924) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_3_
        (T0 340) (T1 15052) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_4_
        (T0 276) (T1 15116) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_5_
        (T0 256) (T1 15136) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_6_
        (T0 256) (T1 15136) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_7_
        (T0 256) (T1 15136) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_5_0_N65
        (T0 14124) (T1 1268) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_0_N66
        (T0 14840) (T1 552) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_0_N67
        (T0 14412) (T1 980) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_0_N68
        (T0 14504) (T1 888) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_0_N69
        (T0 14276) (T1 1116) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_N70
        (T0 14304) (T1 1088) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_0_N71
        (T0 14304) (T1 1088) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_0_N72
        (T0 14304) (T1 1088) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_0_N73
        (T0 14124) (T1 1268) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_0_N74
        (T0 14372) (T1 1020) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_0_N75
        (T0 14796) (T1 596) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_5_0_N76
        (T0 14940) (T1 452) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_0_N77
        (T0 14784) (T1 608) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_5_0_N78
        (T0 14820) (T1 572) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_N79
        (T0 14820) (T1 572) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_N80
        (T0 14820) (T1 572) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_5_0_N93
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_N94
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_1_
        (T0 15248) (T1 144) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_2_
        (T0 15196) (T1 196) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_3_
        (T0 15284) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_4_
        (T0 15332) (T1 60) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_5_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_6_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_7_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_data_0_
        (T0 14676) (T1 716) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_data_1_
        (T0 14676) (T1 716) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_0_
        (T0 14552) (T1 840) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_1_
        (T0 14840) (T1 552) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_2_
        (T0 14776) (T1 616) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_3_
        (T0 14928) (T1 464) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_4_
        (T0 14740) (T1 652) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_5_
        (T0 14768) (T1 624) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_6_
        (T0 14768) (T1 624) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_7_
        (T0 14768) (T1 624) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_0__0_
        (T0 13784) (T1 1608) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_0__1_
        (T0 13784) (T1 1608) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_0__0_
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_0__1_
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_0_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n100
        (T0 14408) (T1 984) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_0_n101
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_n102
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n107
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n113
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_0_n114
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n12
        (T0 716) (T1 14676) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_5_0_n13
        (T0 716) (T1 14676) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_5_0_n14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n16
        (T0 13784) (T1 1608) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_0_n17
        (T0 13784) (T1 1608) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_0_n18
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_n20
        (T0 13784) (T1 1608) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_0_n21
        (T0 13784) (T1 1608) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_0_n22
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n24
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_n25
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_0_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_0_n28
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_0_n30
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_n31
        (T0 13952) (T1 1440) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_n32
        (T0 14672) (T1 720) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_5_0_n33
        (T0 14672) (T1 720) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_5_0_n34
        (T0 14672) (T1 720) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_5_0_n35
        (T0 14644) (T1 748) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_0_n36
        (T0 14828) (T1 564) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_5_0_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n57
        (T0 1440) (T1 13952) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_0_n59
        (T0 1440) (T1 13952) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_0_n6
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n61
        (T0 1224) (T1 14168) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n63
        (T0 1224) (T1 14168) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n7
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n75
        (T0 720) (T1 14672) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_5_0_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_5_0_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_0_n78
        (T0 720) (T1 14672) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_5_0_n79
        (T0 720) (T1 14672) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_5_0_n8
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n80
        (T0 748) (T1 14644) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_0_n81
        (T0 564) (T1 14828) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_5_0_n82
        (T0 696) (T1 14696) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_5_0_n83
        (T0 604) (T1 14788) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_0_n84
        (T0 984) (T1 14408) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_0_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_5_0_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n96
        (T0 14168) (T1 1224) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_n97
        (T0 14168) (T1 1224) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_n98
        (T0 14696) (T1 696) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_5_0_n99
        (T0 14788) (T1 604) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_0_net3373
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_5_0_net3379
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_5_0_o_data_h_0_
        (T0 13784) (T1 1608) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_0_o_data_h_1_
        (T0 13784) (T1 1608) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_1_
        (T0 572) (T1 14820) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_2_
        (T0 644) (T1 14748) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_3_
        (T0 504) (T1 14888) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_4_
        (T0 464) (T1 14928) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_5_
        (T0 464) (T1 14928) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_6_
        (T0 464) (T1 14928) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_7_
        (T0 464) (T1 14928) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_1_N65
        (T0 14348) (T1 1044) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_N66
        (T0 14496) (T1 896) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_5_1_N67
        (T0 14264) (T1 1128) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_1_N68
        (T0 14456) (T1 936) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_5_1_N69
        (T0 14248) (T1 1144) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_1_N70
        (T0 14272) (T1 1120) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_1_N71
        (T0 14272) (T1 1120) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_1_N72
        (T0 14272) (T1 1120) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_1_N73
        (T0 14348) (T1 1044) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_N74
        (T0 14256) (T1 1136) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_1_N75
        (T0 14496) (T1 896) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_5_1_N76
        (T0 14752) (T1 640) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_1_N77
        (T0 14612) (T1 780) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_1_N78
        (T0 14644) (T1 748) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_1_N79
        (T0 14644) (T1 748) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_1_N80
        (T0 14644) (T1 748) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_1_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_5_1_N93
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_N94
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_1_
        (T0 15220) (T1 172) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_2_
        (T0 15160) (T1 232) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_3_
        (T0 15280) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_4_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_5_
        (T0 15320) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_6_
        (T0 15320) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_7_
        (T0 15320) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_data_0_
        (T0 14848) (T1 544) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_data_1_
        (T0 14848) (T1 544) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_0_
        (T0 14548) (T1 844) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_1_
        (T0 14508) (T1 884) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_2_
        (T0 14504) (T1 888) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_3_
        (T0 14712) (T1 680) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_4_
        (T0 14544) (T1 848) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_5_
        (T0 14572) (T1 820) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_6_
        (T0 14572) (T1 820) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_7_
        (T0 14572) (T1 820) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_0__0_
        (T0 14144) (T1 1248) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_0__1_
        (T0 14144) (T1 1248) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_0__0_
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_0__1_
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_1_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n100
        (T0 14472) (T1 920) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_1_n101
        (T0 14440) (T1 952) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_n102
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n108
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_1_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n13
        (T0 544) (T1 14848) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_1_n14
        (T0 544) (T1 14848) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_1_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n17
        (T0 14144) (T1 1248) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n18
        (T0 14144) (T1 1248) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n21
        (T0 14144) (T1 1248) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n22
        (T0 14144) (T1 1248) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n25
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_1_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_1_n28
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_1_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n31
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n32
        (T0 14288) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n33
        (T0 14492) (T1 900) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_1_n34
        (T0 14492) (T1 900) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_1_n35
        (T0 14492) (T1 900) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_1_n36
        (T0 14464) (T1 928) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_1_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n57
        (T0 1104) (T1 14288) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_1_n59
        (T0 1104) (T1 14288) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n61
        (T0 1248) (T1 14144) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n63
        (T0 1248) (T1 14144) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n75
        (T0 900) (T1 14492) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_1_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_5_1_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_1_n78
        (T0 900) (T1 14492) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_1_n79
        (T0 900) (T1 14492) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_1_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n80
        (T0 928) (T1 14464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_1_n81
        (T0 756) (T1 14636) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_1_n82
        (T0 972) (T1 14420) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_5_1_n83
        (T0 920) (T1 14472) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_1_n84
        (T0 952) (T1 14440) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_5_1_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n96
        (T0 14144) (T1 1248) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n97
        (T0 14144) (T1 1248) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n98
        (T0 14636) (T1 756) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_1_n99
        (T0 14420) (T1 972) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_5_1_net3350
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_5_1_net3356
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_1_
        (T0 372) (T1 15020) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_2_
        (T0 464) (T1 14928) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_3_
        (T0 352) (T1 15040) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_4_
        (T0 304) (T1 15088) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_5_
        (T0 300) (T1 15092) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_6_
        (T0 300) (T1 15092) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_7_
        (T0 300) (T1 15092) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_2_N65
        (T0 14016) (T1 1376) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_2_N66
        (T0 14600) (T1 792) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_2_N67
        (T0 14172) (T1 1220) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_2_N68
        (T0 14240) (T1 1152) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_5_2_N69
        (T0 14204) (T1 1188) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_2_N70
        (T0 14220) (T1 1172) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_2_N71
        (T0 14220) (T1 1172) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_2_N72
        (T0 14220) (T1 1172) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_2_N73
        (T0 14016) (T1 1376) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_2_N74
        (T0 14332) (T1 1060) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_2_N75
        (T0 14420) (T1 972) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_5_2_N76
        (T0 14496) (T1 896) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_5_2_N77
        (T0 14544) (T1 848) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_5_2_N78
        (T0 14568) (T1 824) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_2_N79
        (T0 14568) (T1 824) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_2_N80
        (T0 14568) (T1 824) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_2_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_5_2_N93
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_N94
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_1_
        (T0 15244) (T1 148) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_2_
        (T0 15180) (T1 212) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_3_
        (T0 15280) (T1 112) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_4_
        (T0 15336) (T1 56) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_5_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_6_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_7_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_data_0_
        (T0 14860) (T1 532) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_data_1_
        (T0 14860) (T1 532) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_0_
        (T0 14252) (T1 1140) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_1_
        (T0 14588) (T1 804) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_2_
        (T0 14408) (T1 984) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_3_
        (T0 14496) (T1 896) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_4_
        (T0 14504) (T1 888) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_5_
        (T0 14520) (T1 872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_6_
        (T0 14520) (T1 872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_7_
        (T0 14520) (T1 872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_0__0_
        (T0 14120) (T1 1272) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_0__1_
        (T0 14120) (T1 1272) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_0__0_
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_0__1_
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_2_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n100
        (T0 14552) (T1 840) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_2_n101
        (T0 14124) (T1 1268) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_2_n102
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n108
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_2_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n13
        (T0 532) (T1 14860) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_2_n14
        (T0 532) (T1 14860) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_2_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n17
        (T0 14120) (T1 1272) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_2_n18
        (T0 14120) (T1 1272) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_2_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n21
        (T0 14120) (T1 1272) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_2_n22
        (T0 14120) (T1 1272) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_2_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n25
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_2_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_2_n28
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_2_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n31
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_n32
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_n33
        (T0 14432) (T1 960) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_2_n34
        (T0 14432) (T1 960) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_2_n35
        (T0 14432) (T1 960) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_2_n36
        (T0 14416) (T1 976) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n57
        (T0 1296) (T1 14096) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_2_n59
        (T0 1296) (T1 14096) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_2_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n61
        (T0 1464) (T1 13928) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n63
        (T0 1464) (T1 13928) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n75
        (T0 960) (T1 14432) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_2_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_5_2_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_2_n78
        (T0 960) (T1 14432) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_2_n79
        (T0 960) (T1 14432) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_2_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n80
        (T0 976) (T1 14416) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_n81
        (T0 988) (T1 14404) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_2_n82
        (T0 1060) (T1 14332) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_2_n83
        (T0 840) (T1 14552) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_2_n84
        (T0 1268) (T1 14124) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_2_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_5_2_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n96
        (T0 13928) (T1 1464) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n97
        (T0 13928) (T1 1464) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n98
        (T0 14404) (T1 988) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_2_n99
        (T0 14332) (T1 1060) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_2_net3327
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_5_2_net3333
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_1_
        (T0 384) (T1 15008) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_2_
        (T0 452) (T1 14940) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_3_
        (T0 344) (T1 15048) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_4_
        (T0 300) (T1 15092) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_5_
        (T0 300) (T1 15092) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_6_
        (T0 300) (T1 15092) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_7_
        (T0 300) (T1 15092) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_3_N65
        (T0 14332) (T1 1060) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_3_N66
        (T0 14800) (T1 592) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_3_N67
        (T0 14328) (T1 1064) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_3_N68
        (T0 14464) (T1 928) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_3_N69
        (T0 14336) (T1 1056) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_3_N70
        (T0 14316) (T1 1076) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_3_N71
        (T0 14316) (T1 1076) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_3_N72
        (T0 14316) (T1 1076) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_3_N73
        (T0 14332) (T1 1060) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_3_N74
        (T0 14440) (T1 952) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_3_N75
        (T0 14660) (T1 732) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_3_N76
        (T0 14836) (T1 556) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_3_N77
        (T0 14744) (T1 648) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_3_N78
        (T0 14752) (T1 640) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_3_N79
        (T0 14752) (T1 640) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_3_N80
        (T0 14752) (T1 640) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_3_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_5_3_N93
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_N94
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_1_
        (T0 15236) (T1 156) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_2_
        (T0 15180) (T1 212) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_3_
        (T0 15276) (T1 116) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_4_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_5_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_6_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_7_
        (T0 15340) (T1 52) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_data_0_
        (T0 14752) (T1 640) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_data_1_
        (T0 14752) (T1 640) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_0_
        (T0 14660) (T1 732) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_1_
        (T0 14812) (T1 580) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_2_
        (T0 14640) (T1 752) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_3_
        (T0 14816) (T1 576) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_4_
        (T0 14708) (T1 684) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_5_
        (T0 14700) (T1 692) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_6_
        (T0 14700) (T1 692) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_7_
        (T0 14700) (T1 692) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_0__0_
        (T0 13904) (T1 1488) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_0__1_
        (T0 13904) (T1 1488) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_0__0_
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_0__1_
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_3_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n100
        (T0 14768) (T1 624) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_3_n101
        (T0 14536) (T1 856) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_3_n102
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n108
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_3_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n13
        (T0 640) (T1 14752) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_5_3_n14
        (T0 640) (T1 14752) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_5_3_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n17
        (T0 13904) (T1 1488) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_3_n18
        (T0 13904) (T1 1488) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_3_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n21
        (T0 13904) (T1 1488) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_3_n22
        (T0 13904) (T1 1488) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_3_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n25
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_3_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_3_n28
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_3_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n31
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_n32
        (T0 14096) (T1 1296) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_n33
        (T0 14616) (T1 776) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_3_n34
        (T0 14616) (T1 776) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_3_n35
        (T0 14616) (T1 776) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_3_n36
        (T0 14624) (T1 768) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_3_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n57
        (T0 1296) (T1 14096) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_3_n59
        (T0 1296) (T1 14096) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_3_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n61
        (T0 1296) (T1 14096) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_3_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n63
        (T0 1296) (T1 14096) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_3_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n75
        (T0 776) (T1 14616) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_3_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_5_3_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_3_n78
        (T0 776) (T1 14616) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_3_n79
        (T0 776) (T1 14616) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_3_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n80
        (T0 768) (T1 14624) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_3_n81
        (T0 664) (T1 14728) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_3_n82
        (T0 820) (T1 14572) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_5_3_n83
        (T0 624) (T1 14768) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_3_n84
        (T0 856) (T1 14536) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_3_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_5_3_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n96
        (T0 14096) (T1 1296) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_3_n97
        (T0 14096) (T1 1296) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_3_n98
        (T0 14728) (T1 664) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_3_n99
        (T0 14572) (T1 820) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_5_3_net3304
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_5_3_net3310
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_1_
        (T0 484) (T1 14908) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_2_
        (T0 568) (T1 14824) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_3_
        (T0 440) (T1 14952) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_4_
        (T0 396) (T1 14996) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_5_
        (T0 384) (T1 15008) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_6_
        (T0 384) (T1 15008) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_7_
        (T0 384) (T1 15008) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_5_4_N65
        (T0 14208) (T1 1184) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_4_N66
        (T0 14696) (T1 696) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_5_4_N67
        (T0 14304) (T1 1088) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_4_N68
        (T0 14396) (T1 996) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_4_N69
        (T0 14260) (T1 1132) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_5_4_N70
        (T0 14200) (T1 1192) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_4_N71
        (T0 14200) (T1 1192) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_4_N72
        (T0 14200) (T1 1192) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_4_N73
        (T0 14208) (T1 1184) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_4_N74
        (T0 14456) (T1 936) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_5_4_N75
        (T0 14572) (T1 820) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_5_4_N76
        (T0 14696) (T1 696) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_4_N77
        (T0 14612) (T1 780) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_4_N78
        (T0 14576) (T1 816) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_4_N79
        (T0 14576) (T1 816) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_4_N80
        (T0 14576) (T1 816) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_4_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_5_4_N93
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_N94
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_1_
        (T0 15232) (T1 160) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_2_
        (T0 15156) (T1 236) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_3_
        (T0 15260) (T1 132) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_4_
        (T0 15312) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_5_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_6_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_7_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_data_0_
        (T0 14824) (T1 568) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_data_1_
        (T0 14824) (T1 568) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_0_
        (T0 14456) (T1 936) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_1_
        (T0 14712) (T1 680) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_2_
        (T0 14544) (T1 848) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_3_
        (T0 14668) (T1 724) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_4_
        (T0 14556) (T1 836) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_5_
        (T0 14508) (T1 884) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_6_
        (T0 14508) (T1 884) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_7_
        (T0 14508) (T1 884) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_0__0_
        (T0 14072) (T1 1320) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_0__1_
        (T0 14072) (T1 1320) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_0__0_
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_0__1_
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_4_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n100
        (T0 14680) (T1 712) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_4_n101
        (T0 14340) (T1 1052) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_4_n102
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n108
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_4_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n13
        (T0 568) (T1 14824) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_4_n14
        (T0 568) (T1 14824) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_4_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n17
        (T0 14072) (T1 1320) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_4_n18
        (T0 14072) (T1 1320) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_4_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n21
        (T0 14072) (T1 1320) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_4_n22
        (T0 14072) (T1 1320) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_4_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n25
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_4_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_4_n28
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_4_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n31
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_n32
        (T0 13928) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_n33
        (T0 14428) (T1 964) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n34
        (T0 14428) (T1 964) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n35
        (T0 14428) (T1 964) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n36
        (T0 14476) (T1 916) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_5_4_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n57
        (T0 1464) (T1 13928) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_4_n59
        (T0 1464) (T1 13928) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_4_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n61
        (T0 1512) (T1 13880) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n63
        (T0 1512) (T1 13880) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n75
        (T0 964) (T1 14428) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_5_4_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_4_n78
        (T0 964) (T1 14428) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n79
        (T0 964) (T1 14428) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n80
        (T0 916) (T1 14476) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_5_4_n81
        (T0 804) (T1 14588) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_4_n82
        (T0 924) (T1 14468) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_4_n83
        (T0 712) (T1 14680) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_4_n84
        (T0 1052) (T1 14340) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_4_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_5_4_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n96
        (T0 13880) (T1 1512) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_n97
        (T0 13880) (T1 1512) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_n98
        (T0 14588) (T1 804) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_4_n99
        (T0 14468) (T1 924) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_4_net3281
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_5_4_net3287
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_1_
        (T0 408) (T1 14984) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_2_
        (T0 496) (T1 14896) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_3_
        (T0 368) (T1 15024) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_4_
        (T0 320) (T1 15072) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_5_
        (T0 308) (T1 15084) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_6_
        (T0 308) (T1 15084) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_7_
        (T0 308) (T1 15084) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_5_N65
        (T0 14292) (T1 1100) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_5_5_N66
        (T0 14668) (T1 724) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_5_5_N67
        (T0 14172) (T1 1220) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_5_5_N68
        (T0 14412) (T1 980) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_5_5_N69
        (T0 14068) (T1 1324) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_5_N70
        (T0 14080) (T1 1312) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_5_N71
        (T0 14080) (T1 1312) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_5_N72
        (T0 14080) (T1 1312) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_5_N73
        (T0 14292) (T1 1100) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_5_5_N74
        (T0 14296) (T1 1096) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_5_N75
        (T0 14532) (T1 860) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_5_N76
        (T0 14788) (T1 604) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_5_5_N77
        (T0 14520) (T1 872) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_N78
        (T0 14544) (T1 848) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_5_N79
        (T0 14544) (T1 848) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_5_N80
        (T0 14544) (T1 848) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_5_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_5_5_N93
        (T0 13448) (T1 1944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_N94
        (T0 13448) (T1 1944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_1_
        (T0 15220) (T1 172) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_2_
        (T0 15156) (T1 236) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_3_
        (T0 15264) (T1 128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_4_
        (T0 15312) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_5_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_6_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_7_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_data_0_
        (T0 14740) (T1 652) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_data_1_
        (T0 14740) (T1 652) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_0_
        (T0 14600) (T1 792) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_1_
        (T0 14648) (T1 744) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_2_
        (T0 14512) (T1 880) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_3_
        (T0 14756) (T1 636) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_4_
        (T0 14464) (T1 928) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_5_
        (T0 14476) (T1 916) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_6_
        (T0 14476) (T1 916) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_7_
        (T0 14476) (T1 916) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_0__0_
        (T0 13904) (T1 1488) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_0__1_
        (T0 13904) (T1 1488) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_0__0_
        (T0 13448) (T1 1944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_0__1_
        (T0 13448) (T1 1944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_5_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n100
        (T0 14600) (T1 792) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_5_n101
        (T0 14460) (T1 932) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_5_5_n102
        (T0 13448) (T1 1944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n108
        (T0 13448) (T1 1944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_5_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n13
        (T0 652) (T1 14740) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_5_n14
        (T0 652) (T1 14740) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_5_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n17
        (T0 13904) (T1 1488) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n18
        (T0 13904) (T1 1488) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n21
        (T0 13904) (T1 1488) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n22
        (T0 13904) (T1 1488) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n25
        (T0 13448) (T1 1944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_5_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_5_n28
        (T0 13448) (T1 1944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_5_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n31
        (T0 13448) (T1 1944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_n32
        (T0 13448) (T1 1944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_n33
        (T0 14376) (T1 1016) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n34
        (T0 14376) (T1 1016) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n35
        (T0 14376) (T1 1016) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n36
        (T0 14364) (T1 1028) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_5_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n57
        (T0 1944) (T1 13448) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_5_n59
        (T0 1944) (T1 13448) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_5_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n61
        (T0 1488) (T1 13904) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n63
        (T0 1488) (T1 13904) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n75
        (T0 1016) (T1 14376) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_5_5_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_5_n78
        (T0 1016) (T1 14376) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n79
        (T0 1016) (T1 14376) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n80
        (T0 1028) (T1 14364) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_5_n81
        (T0 736) (T1 14656) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_5_n82
        (T0 976) (T1 14416) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_n83
        (T0 792) (T1 14600) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_5_n84
        (T0 932) (T1 14460) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_5_5_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_5_5_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n96
        (T0 13904) (T1 1488) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n97
        (T0 13904) (T1 1488) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n98
        (T0 14656) (T1 736) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_5_n99
        (T0 14416) (T1 976) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_net3258
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_5_5_net3264
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_1_
        (T0 480) (T1 14912) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_2_
        (T0 556) (T1 14836) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_3_
        (T0 448) (T1 14944) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_4_
        (T0 396) (T1 14996) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_5_
        (T0 396) (T1 14996) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_6_
        (T0 396) (T1 14996) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_7_
        (T0 396) (T1 14996) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_6_N65
        (T0 14088) (T1 1304) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_6_N66
        (T0 14440) (T1 952) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_6_N67
        (T0 14244) (T1 1148) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_6_N68
        (T0 14272) (T1 1120) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_6_N69
        (T0 14024) (T1 1368) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_6_N70
        (T0 13984) (T1 1408) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_6_N71
        (T0 13984) (T1 1408) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_6_N72
        (T0 13984) (T1 1408) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_6_N73
        (T0 14088) (T1 1304) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_6_N74
        (T0 14112) (T1 1280) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_5_6_N75
        (T0 14584) (T1 808) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_6_N76
        (T0 14620) (T1 772) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_6_N77
        (T0 14428) (T1 964) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_6_N78
        (T0 14412) (T1 980) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_5_6_N79
        (T0 14412) (T1 980) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_5_6_N80
        (T0 14412) (T1 980) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_5_6_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_5_6_N93
        (T0 13976) (T1 1416) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_N94
        (T0 13976) (T1 1416) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_1_
        (T0 15228) (T1 164) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_2_
        (T0 15164) (T1 228) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_3_
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_4_
        (T0 15336) (T1 56) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_5_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_6_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_7_
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_data_0_
        (T0 14768) (T1 624) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_data_1_
        (T0 14768) (T1 624) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_0_
        (T0 14384) (T1 1008) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_1_
        (T0 14444) (T1 948) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_2_
        (T0 14620) (T1 772) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_3_
        (T0 14604) (T1 788) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_4_
        (T0 14388) (T1 1004) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_5_
        (T0 14364) (T1 1028) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_6_
        (T0 14364) (T1 1028) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_7_
        (T0 14364) (T1 1028) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_0__0_
        (T0 13976) (T1 1416) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_0__1_
        (T0 13976) (T1 1416) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_0__0_
        (T0 13976) (T1 1416) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_0__1_
        (T0 13976) (T1 1416) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_6_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_6_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n100
        (T0 14400) (T1 992) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_6_n101
        (T0 14248) (T1 1144) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_6_n102
        (T0 13976) (T1 1416) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n108
        (T0 13976) (T1 1416) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_6_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n13
        (T0 624) (T1 14768) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_6_n14
        (T0 624) (T1 14768) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_6_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n17
        (T0 13976) (T1 1416) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_n18
        (T0 13976) (T1 1416) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_6_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n21
        (T0 13976) (T1 1416) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_n22
        (T0 13976) (T1 1416) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n25
        (T0 13976) (T1 1416) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_6_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_6_n28
        (T0 13976) (T1 1416) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_6_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n31
        (T0 13976) (T1 1416) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_n32
        (T0 13976) (T1 1416) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_n33
        (T0 14268) (T1 1124) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_6_n34
        (T0 14268) (T1 1124) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_6_n35
        (T0 14268) (T1 1124) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_6_n36
        (T0 14292) (T1 1100) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n57
        (T0 1416) (T1 13976) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_6_n59
        (T0 1416) (T1 13976) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_6_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n61
        (T0 1416) (T1 13976) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n63
        (T0 1416) (T1 13976) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n75
        (T0 1124) (T1 14268) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_6_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_5_6_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_6_n78
        (T0 1124) (T1 14268) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_6_n79
        (T0 1124) (T1 14268) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_6_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n80
        (T0 1100) (T1 14292) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n81
        (T0 884) (T1 14508) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_6_n82
        (T0 872) (T1 14520) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_6_n83
        (T0 992) (T1 14400) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_6_n84
        (T0 1144) (T1 14248) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_6_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_5_6_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n96
        (T0 13976) (T1 1416) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_n97
        (T0 13976) (T1 1416) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_n98
        (T0 14508) (T1 884) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_6_n99
        (T0 14520) (T1 872) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_6_net3235
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_5_6_net3241
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_1_
        (T0 460) (T1 14932) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_2_
        (T0 544) (T1 14848) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_3_
        (T0 460) (T1 14932) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_4_
        (T0 396) (T1 14996) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_5_
        (T0 380) (T1 15012) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_6_
        (T0 380) (T1 15012) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_7_
        (T0 380) (T1 15012) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_7_N65
        (T0 14044) (T1 1348) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_7_N66
        (T0 14644) (T1 748) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_7_N67
        (T0 14252) (T1 1140) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_7_N68
        (T0 14496) (T1 896) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_7_N69
        (T0 14276) (T1 1116) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_7_N70
        (T0 14244) (T1 1148) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_N71
        (T0 14244) (T1 1148) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_N72
        (T0 14244) (T1 1148) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_N73
        (T0 14044) (T1 1348) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_7_N74
        (T0 14296) (T1 1096) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_5_7_N75
        (T0 14544) (T1 848) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_N76
        (T0 14828) (T1 564) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_7_N77
        (T0 14656) (T1 736) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_7_N78
        (T0 14648) (T1 744) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_N79
        (T0 14648) (T1 744) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_N80
        (T0 14648) (T1 744) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_5_7_N93
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_N94
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_1_
        (T0 15224) (T1 168) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_2_
        (T0 15168) (T1 224) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_3_
        (T0 15284) (T1 108) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_4_
        (T0 15344) (T1 48) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_5_
        (T0 15348) (T1 44) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_6_
        (T0 15348) (T1 44) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_7_
        (T0 15348) (T1 44) (TX 0)
        (TC 16) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_data_0_
        (T0 14772) (T1 620) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_data_1_
        (T0 14772) (T1 620) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_0_
        (T0 14328) (T1 1064) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_1_
        (T0 14636) (T1 756) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_2_
        (T0 14552) (T1 840) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_3_
        (T0 14840) (T1 552) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_4_
        (T0 14616) (T1 776) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_5_
        (T0 14604) (T1 788) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_6_
        (T0 14604) (T1 788) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_7_
        (T0 14604) (T1 788) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_0__0_
        (T0 14000) (T1 1392) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_0__1_
        (T0 14000) (T1 1392) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_0__0_
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_0__1_
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_7_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_7_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n100
        (T0 14592) (T1 800) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_5_7_n101
        (T0 14216) (T1 1176) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_7_n102
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n108
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_7_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n13
        (T0 620) (T1 14772) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_7_n14
        (T0 620) (T1 14772) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_7_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n17
        (T0 14000) (T1 1392) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_7_n18
        (T0 14000) (T1 1392) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_7_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_7_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n21
        (T0 14000) (T1 1392) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_7_n22
        (T0 14000) (T1 1392) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_7_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n25
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_5_7_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_7_n28
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_7_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n31
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_n32
        (T0 14120) (T1 1272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_n33
        (T0 14520) (T1 872) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_7_n34
        (T0 14520) (T1 872) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_7_n35
        (T0 14520) (T1 872) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_7_n36
        (T0 14532) (T1 860) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_7_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n57
        (T0 1272) (T1 14120) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_7_n59
        (T0 1272) (T1 14120) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_7_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n61
        (T0 1392) (T1 14000) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_7_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n63
        (T0 1392) (T1 14000) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_7_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n75
        (T0 872) (T1 14520) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_7_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_5_7_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_5_7_n78
        (T0 872) (T1 14520) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_7_n79
        (T0 872) (T1 14520) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_7_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n80
        (T0 860) (T1 14532) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_7_n81
        (T0 636) (T1 14756) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_n82
        (T0 916) (T1 14476) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_7_n83
        (T0 800) (T1 14592) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_5_7_n84
        (T0 1176) (T1 14216) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_7_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_5_7_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_7_n96
        (T0 14000) (T1 1392) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_7_n97
        (T0 14000) (T1 1392) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_7_n98
        (T0 14756) (T1 636) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_n99
        (T0 14476) (T1 916) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_7_net3212
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_5_7_net3218
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_1_
        (T0 452) (T1 14940) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_2_
        (T0 532) (T1 14860) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_3_
        (T0 416) (T1 14976) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_4_
        (T0 380) (T1 15012) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_5_
        (T0 360) (T1 15032) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_6_
        (T0 360) (T1 15032) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_7_
        (T0 360) (T1 15032) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_0_N65
        (T0 14212) (T1 1180) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_0_N66
        (T0 14728) (T1 664) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_0_N67
        (T0 14080) (T1 1312) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_6_0_N68
        (T0 14312) (T1 1080) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_0_N69
        (T0 14096) (T1 1296) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_6_0_N70
        (T0 14124) (T1 1268) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_0_N71
        (T0 14124) (T1 1268) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_0_N72
        (T0 14124) (T1 1268) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_0_N73
        (T0 14212) (T1 1180) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_0_N74
        (T0 14288) (T1 1104) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_0_N75
        (T0 14508) (T1 884) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_6_0_N76
        (T0 14768) (T1 624) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_6_0_N77
        (T0 14664) (T1 728) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_0_N78
        (T0 14704) (T1 688) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_6_0_N79
        (T0 14704) (T1 688) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_6_0_N80
        (T0 14704) (T1 688) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_6_0_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_6_0_N93
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_N94
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_1_
        (T0 15180) (T1 212) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_2_
        (T0 15104) (T1 288) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_3_
        (T0 15244) (T1 148) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_4_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_5_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_6_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_7_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_data_0_
        (T0 14560) (T1 832) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_data_1_
        (T0 14560) (T1 832) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_0_
        (T0 14620) (T1 772) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_1_
        (T0 14756) (T1 636) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_2_
        (T0 14500) (T1 892) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_3_
        (T0 14748) (T1 644) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_4_
        (T0 14596) (T1 796) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_5_
        (T0 14628) (T1 764) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_6_
        (T0 14628) (T1 764) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_7_
        (T0 14628) (T1 764) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_0__0_
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_0__1_
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_0__0_
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_0__1_
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_0_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n100
        (T0 14700) (T1 692) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_0_n101
        (T0 14512) (T1 880) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_0_n102
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n108
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_0_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n13
        (T0 832) (T1 14560) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_0_n14
        (T0 832) (T1 14560) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_0_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n17
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n18
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n21
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n22
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n25
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_0_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_0_n28
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_0_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n31
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_n32
        (T0 13520) (T1 1872) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_n33
        (T0 14552) (T1 840) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_6_0_n34
        (T0 14552) (T1 840) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_6_0_n35
        (T0 14552) (T1 840) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_6_0_n36
        (T0 14520) (T1 872) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n57
        (T0 1872) (T1 13520) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_0_n59
        (T0 1872) (T1 13520) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_0_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n61
        (T0 1896) (T1 13496) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n63
        (T0 1896) (T1 13496) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n75
        (T0 840) (T1 14552) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_6_0_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_6_0_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_0_n78
        (T0 840) (T1 14552) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_6_0_n79
        (T0 840) (T1 14552) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_6_0_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n80
        (T0 872) (T1 14520) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n81
        (T0 716) (T1 14676) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_6_0_n82
        (T0 964) (T1 14428) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_0_n83
        (T0 692) (T1 14700) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_0_n84
        (T0 880) (T1 14512) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_0_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_6_0_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n96
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n97
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n98
        (T0 14676) (T1 716) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_6_0_n99
        (T0 14428) (T1 964) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_0_net3189
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_6_0_net3195
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_6_0_o_data_h_0_
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_o_data_h_1_
        (T0 13496) (T1 1896) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_1_
        (T0 620) (T1 14772) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_2_
        (T0 740) (T1 14652) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_3_
        (T0 580) (T1 14812) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_4_
        (T0 508) (T1 14884) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_5_
        (T0 504) (T1 14888) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_6_
        (T0 504) (T1 14888) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_7_
        (T0 504) (T1 14888) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_1_N65
        (T0 13864) (T1 1528) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_6_1_N66
        (T0 14308) (T1 1084) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_1_N67
        (T0 14088) (T1 1304) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_6_1_N68
        (T0 13996) (T1 1396) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_6_1_N69
        (T0 13920) (T1 1472) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_1_N70
        (T0 13952) (T1 1440) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_1_N71
        (T0 13952) (T1 1440) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_1_N72
        (T0 13952) (T1 1440) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_1_N73
        (T0 13864) (T1 1528) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_6_1_N74
        (T0 13884) (T1 1508) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_1_N75
        (T0 14500) (T1 892) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_6_1_N76
        (T0 14444) (T1 948) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_6_1_N77
        (T0 14472) (T1 920) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_1_N78
        (T0 14524) (T1 868) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_6_1_N79
        (T0 14524) (T1 868) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_6_1_N80
        (T0 14524) (T1 868) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_6_1_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_6_1_N93
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_N94
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_1_
        (T0 15180) (T1 212) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_2_
        (T0 15084) (T1 308) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_3_
        (T0 15248) (T1 144) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_4_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_5_
        (T0 15320) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_6_
        (T0 15320) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_7_
        (T0 15320) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_data_0_
        (T0 14544) (T1 848) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_data_1_
        (T0 14544) (T1 848) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_0_
        (T0 14288) (T1 1104) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_1_
        (T0 14328) (T1 1064) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_2_
        (T0 14520) (T1 872) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_3_
        (T0 14420) (T1 972) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_4_
        (T0 14412) (T1 980) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_5_
        (T0 14452) (T1 940) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_6_
        (T0 14452) (T1 940) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_7_
        (T0 14452) (T1 940) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_0__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_0__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_0__0_
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_0__1_
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_1_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n100
        (T0 14288) (T1 1104) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_1_n101
        (T0 14160) (T1 1232) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_6_1_n102
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n108
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_1_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n13
        (T0 848) (T1 14544) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_6_1_n14
        (T0 848) (T1 14544) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_6_1_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n17
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n18
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n21
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n22
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n25
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_1_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_1_n28
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_1_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n31
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n32
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n33
        (T0 14360) (T1 1032) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_1_n34
        (T0 14360) (T1 1032) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_1_n35
        (T0 14360) (T1 1032) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_1_n36
        (T0 14320) (T1 1072) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_1_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n57
        (T0 1728) (T1 13664) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_1_n59
        (T0 1728) (T1 13664) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n61
        (T0 1920) (T1 13472) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n63
        (T0 1920) (T1 13472) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n75
        (T0 1032) (T1 14360) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_1_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_6_1_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_1_n78
        (T0 1032) (T1 14360) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_1_n79
        (T0 1032) (T1 14360) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_1_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n80
        (T0 1072) (T1 14320) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_1_n81
        (T0 1060) (T1 14332) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n82
        (T0 964) (T1 14428) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_1_n83
        (T0 1104) (T1 14288) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_1_n84
        (T0 1232) (T1 14160) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_6_1_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_6_1_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n96
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n97
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n98
        (T0 14332) (T1 1060) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n99
        (T0 14428) (T1 964) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_1_net3166
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_6_1_net3172
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_1_
        (T0 636) (T1 14756) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_2_
        (T0 752) (T1 14640) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_3_
        (T0 592) (T1 14800) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_4_
        (T0 508) (T1 14884) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_5_
        (T0 500) (T1 14892) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_6_
        (T0 500) (T1 14892) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_7_
        (T0 500) (T1 14892) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_2_N65
        (T0 13916) (T1 1476) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_N66
        (T0 14592) (T1 800) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_2_N67
        (T0 13972) (T1 1420) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_6_2_N68
        (T0 14064) (T1 1328) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_2_N69
        (T0 13960) (T1 1432) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_2_N70
        (T0 13968) (T1 1424) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_2_N71
        (T0 13968) (T1 1424) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_2_N72
        (T0 13968) (T1 1424) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_2_N73
        (T0 13916) (T1 1476) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_N74
        (T0 14196) (T1 1196) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_2_N75
        (T0 14364) (T1 1028) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_6_2_N76
        (T0 14508) (T1 884) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_2_N77
        (T0 14496) (T1 896) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_2_N78
        (T0 14528) (T1 864) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_6_2_N79
        (T0 14528) (T1 864) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_6_2_N80
        (T0 14528) (T1 864) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_6_2_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_6_2_N93
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_N94
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_1_
        (T0 15176) (T1 216) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_2_
        (T0 15084) (T1 308) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_3_
        (T0 15228) (T1 164) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_4_
        (T0 15296) (T1 96) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_5_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_6_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_7_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_data_0_
        (T0 14556) (T1 836) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_data_1_
        (T0 14556) (T1 836) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_0_
        (T0 14320) (T1 1072) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_1_
        (T0 14632) (T1 760) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_2_
        (T0 14344) (T1 1048) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_3_
        (T0 14480) (T1 912) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_4_
        (T0 14424) (T1 968) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_5_
        (T0 14444) (T1 948) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_6_
        (T0 14444) (T1 948) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_7_
        (T0 14444) (T1 948) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_0__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_0__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_0__0_
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_0__1_
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_2_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n100
        (T0 14588) (T1 804) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_2_n101
        (T0 14216) (T1 1176) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_n102
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n108
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_2_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n13
        (T0 836) (T1 14556) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_2_n14
        (T0 836) (T1 14556) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_2_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n17
        (T0 13472) (T1 1920) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_2_n18
        (T0 13472) (T1 1920) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_2_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n21
        (T0 13472) (T1 1920) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_2_n22
        (T0 13472) (T1 1920) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_2_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n25
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_2_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_2_n28
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_2_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n31
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_n32
        (T0 13664) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_n33
        (T0 14368) (T1 1024) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_2_n34
        (T0 14368) (T1 1024) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_2_n35
        (T0 14368) (T1 1024) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_2_n36
        (T0 14348) (T1 1044) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_2_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n57
        (T0 1728) (T1 13664) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_2_n59
        (T0 1728) (T1 13664) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_2_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n61
        (T0 1920) (T1 13472) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n63
        (T0 1920) (T1 13472) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n75
        (T0 1024) (T1 14368) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_2_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_6_2_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_2_n78
        (T0 1024) (T1 14368) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_2_n79
        (T0 1024) (T1 14368) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_2_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n80
        (T0 1044) (T1 14348) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_2_n81
        (T0 988) (T1 14404) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_6_2_n82
        (T0 1116) (T1 14276) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_2_n83
        (T0 804) (T1 14588) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_2_n84
        (T0 1176) (T1 14216) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_6_2_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n96
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n97
        (T0 13472) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n98
        (T0 14404) (T1 988) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_6_2_n99
        (T0 14276) (T1 1116) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_2_net3143
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_6_2_net3149
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_1_
        (T0 620) (T1 14772) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_2_
        (T0 748) (T1 14644) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_3_
        (T0 560) (T1 14832) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_4_
        (T0 488) (T1 14904) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_5_
        (T0 476) (T1 14916) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_6_
        (T0 476) (T1 14916) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_7_
        (T0 476) (T1 14916) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_3_N65
        (T0 14076) (T1 1316) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_3_N66
        (T0 14760) (T1 632) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_6_3_N67
        (T0 14184) (T1 1208) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_3_N68
        (T0 14288) (T1 1104) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_6_3_N69
        (T0 14108) (T1 1284) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_6_3_N70
        (T0 14092) (T1 1300) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_3_N71
        (T0 14092) (T1 1300) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_3_N72
        (T0 14092) (T1 1300) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_3_N73
        (T0 14076) (T1 1316) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_3_N74
        (T0 14328) (T1 1064) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_3_N75
        (T0 14596) (T1 796) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_6_3_N76
        (T0 14768) (T1 624) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_3_N77
        (T0 14648) (T1 744) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_3_N78
        (T0 14664) (T1 728) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_3_N79
        (T0 14664) (T1 728) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_3_N80
        (T0 14664) (T1 728) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_3_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_6_3_N93
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_N94
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_1_
        (T0 15164) (T1 228) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_2_
        (T0 15088) (T1 304) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_3_
        (T0 15232) (T1 160) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_4_
        (T0 15292) (T1 100) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_5_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_6_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_7_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_data_0_
        (T0 14552) (T1 840) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_data_1_
        (T0 14552) (T1 840) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_0_
        (T0 14460) (T1 932) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_1_
        (T0 14788) (T1 604) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_2_
        (T0 14580) (T1 812) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_3_
        (T0 14728) (T1 664) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_4_
        (T0 14580) (T1 812) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_5_
        (T0 14580) (T1 812) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_6_
        (T0 14580) (T1 812) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_7_
        (T0 14580) (T1 812) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_0__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_0__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_0__0_
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_0__1_
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_3_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_3_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n100
        (T0 14748) (T1 644) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_3_n101
        (T0 14368) (T1 1024) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_3_n102
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n108
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_3_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n13
        (T0 840) (T1 14552) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_n14
        (T0 840) (T1 14552) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n17
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_3_n18
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_3_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_3_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n21
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_3_n22
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_3_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n25
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_3_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_3_n28
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_3_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n31
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_n32
        (T0 13544) (T1 1848) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_n33
        (T0 14512) (T1 880) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_3_n34
        (T0 14512) (T1 880) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_3_n35
        (T0 14512) (T1 880) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_3_n36
        (T0 14512) (T1 880) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_6_3_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n57
        (T0 1848) (T1 13544) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_3_n59
        (T0 1848) (T1 13544) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_3_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n61
        (T0 1920) (T1 13472) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_3_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n63
        (T0 1920) (T1 13472) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_3_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n75
        (T0 880) (T1 14512) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_3_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_6_3_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_3_n78
        (T0 880) (T1 14512) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_3_n79
        (T0 880) (T1 14512) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_3_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n80
        (T0 880) (T1 14512) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_6_3_n81
        (T0 732) (T1 14660) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_3_n82
        (T0 872) (T1 14520) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_3_n83
        (T0 644) (T1 14748) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_3_n84
        (T0 1024) (T1 14368) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_3_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_6_3_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n96
        (T0 13472) (T1 1920) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_3_n97
        (T0 13472) (T1 1920) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_3_n98
        (T0 14660) (T1 732) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_3_n99
        (T0 14520) (T1 872) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_3_net3120
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_6_3_net3126
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_1_
        (T0 612) (T1 14780) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_2_
        (T0 740) (T1 14652) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_3_
        (T0 568) (T1 14824) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_4_
        (T0 504) (T1 14888) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_5_
        (T0 488) (T1 14904) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_6_
        (T0 488) (T1 14904) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_7_
        (T0 488) (T1 14904) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_4_N65
        (T0 13880) (T1 1512) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_4_N66
        (T0 14648) (T1 744) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_4_N67
        (T0 14216) (T1 1176) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_4_N68
        (T0 14192) (T1 1200) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_4_N69
        (T0 13932) (T1 1460) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_4_N70
        (T0 13960) (T1 1432) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_4_N71
        (T0 13960) (T1 1432) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_4_N72
        (T0 13960) (T1 1432) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_4_N73
        (T0 13880) (T1 1512) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_4_N74
        (T0 14192) (T1 1200) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_4_N75
        (T0 14648) (T1 744) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_N76
        (T0 14684) (T1 708) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_6_4_N77
        (T0 14488) (T1 904) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_N78
        (T0 14544) (T1 848) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_4_N79
        (T0 14544) (T1 848) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_4_N80
        (T0 14544) (T1 848) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_6_4_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_6_4_N93
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_N94
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_1_
        (T0 15184) (T1 208) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_2_
        (T0 15088) (T1 304) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_3_
        (T0 15240) (T1 152) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_4_
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_5_
        (T0 15312) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_6_
        (T0 15312) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_7_
        (T0 15312) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_data_0_
        (T0 14552) (T1 840) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_data_1_
        (T0 14552) (T1 840) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_0_
        (T0 14304) (T1 1088) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_1_
        (T0 14632) (T1 760) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_2_
        (T0 14648) (T1 744) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_3_
        (T0 14644) (T1 748) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_4_
        (T0 14424) (T1 968) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_5_
        (T0 14464) (T1 928) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_6_
        (T0 14464) (T1 928) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_7_
        (T0 14464) (T1 928) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_0__0_
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_0__1_
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_0__0_
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_0__1_
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_4_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_4_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n100
        (T0 14208) (T1 1184) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_4_n101
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_n102
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n107
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n113
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_4_n114
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n12
        (T0 840) (T1 14552) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_6_4_n13
        (T0 840) (T1 14552) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_6_4_n14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n16
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_n17
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_n18
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_4_n20
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_n21
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_n22
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n24
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_n25
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_4_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_4_n28
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_4_n30
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_n31
        (T0 13184) (T1 2208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_n32
        (T0 14392) (T1 1000) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n33
        (T0 14392) (T1 1000) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n34
        (T0 14392) (T1 1000) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n35
        (T0 14352) (T1 1040) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_4_n36
        (T0 14576) (T1 816) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_4_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n57
        (T0 2208) (T1 13184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_4_n59
        (T0 2208) (T1 13184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_4_n6
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n61
        (T0 1920) (T1 13472) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n63
        (T0 1920) (T1 13472) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n7
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n75
        (T0 1000) (T1 14392) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_6_4_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_4_n78
        (T0 1000) (T1 14392) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n79
        (T0 1000) (T1 14392) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n8
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n80
        (T0 1040) (T1 14352) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_4_n81
        (T0 816) (T1 14576) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_4_n82
        (T0 820) (T1 14572) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_n83
        (T0 792) (T1 14600) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_6_4_n84
        (T0 1184) (T1 14208) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_4_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_6_4_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n96
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_n97
        (T0 13472) (T1 1920) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_n98
        (T0 14572) (T1 820) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_n99
        (T0 14600) (T1 792) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_6_4_net3097
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_6_4_net3103
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_1_
        (T0 632) (T1 14760) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_2_
        (T0 728) (T1 14664) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_3_
        (T0 580) (T1 14812) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_4_
        (T0 516) (T1 14876) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_5_
        (T0 504) (T1 14888) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_6_
        (T0 504) (T1 14888) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_7_
        (T0 504) (T1 14888) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_5_N65
        (T0 14088) (T1 1304) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_5_N66
        (T0 14464) (T1 928) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_5_N67
        (T0 13904) (T1 1488) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_6_5_N68
        (T0 14184) (T1 1208) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_5_N69
        (T0 13816) (T1 1576) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_5_N70
        (T0 13808) (T1 1584) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_5_N71
        (T0 13808) (T1 1584) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_5_N72
        (T0 13808) (T1 1584) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_5_N73
        (T0 14088) (T1 1304) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_5_N74
        (T0 14004) (T1 1388) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_5_N75
        (T0 14344) (T1 1048) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_5_N76
        (T0 14676) (T1 716) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_5_N77
        (T0 14388) (T1 1004) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_5_N78
        (T0 14400) (T1 992) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_N79
        (T0 14400) (T1 992) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_N80
        (T0 14400) (T1 992) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_6_5_N93
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_N94
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_1_
        (T0 15184) (T1 208) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_2_
        (T0 15108) (T1 284) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_3_
        (T0 15252) (T1 140) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_4_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_5_
        (T0 15312) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_6_
        (T0 15312) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_7_
        (T0 15312) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_data_0_
        (T0 14556) (T1 836) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_data_1_
        (T0 14556) (T1 836) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_0_
        (T0 14508) (T1 884) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_1_
        (T0 14480) (T1 912) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_2_
        (T0 14348) (T1 1044) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_3_
        (T0 14640) (T1 752) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_4_
        (T0 14316) (T1 1076) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_5_
        (T0 14320) (T1 1072) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_6_
        (T0 14320) (T1 1072) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_7_
        (T0 14320) (T1 1072) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_0__0_
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_0__1_
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_0__0_
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_0__1_
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_5_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_5_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n100
        (T0 14436) (T1 956) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_5_n101
        (T0 14376) (T1 1016) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_5_n102
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n108
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_5_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n13
        (T0 836) (T1 14556) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_6_5_n14
        (T0 836) (T1 14556) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_6_5_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n17
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_n18
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_5_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n21
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_n22
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n25
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_5_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_5_n28
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_5_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n31
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_n32
        (T0 13208) (T1 2184) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_n33
        (T0 14236) (T1 1156) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n34
        (T0 14236) (T1 1156) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n35
        (T0 14236) (T1 1156) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n36
        (T0 14232) (T1 1160) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n57
        (T0 2184) (T1 13208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_5_n59
        (T0 2184) (T1 13208) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_5_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n61
        (T0 1896) (T1 13496) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n63
        (T0 1896) (T1 13496) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n75
        (T0 1156) (T1 14236) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_6_5_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_5_n78
        (T0 1156) (T1 14236) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n79
        (T0 1156) (T1 14236) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n80
        (T0 1160) (T1 14232) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n81
        (T0 836) (T1 14556) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_5_n82
        (T0 1124) (T1 14268) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_6_5_n83
        (T0 956) (T1 14436) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_5_n84
        (T0 1016) (T1 14376) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_5_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_6_5_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n96
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_n97
        (T0 13496) (T1 1896) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_n98
        (T0 14556) (T1 836) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_5_n99
        (T0 14268) (T1 1124) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_6_5_net3074
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_6_5_net3080
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_1_
        (T0 628) (T1 14764) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_2_
        (T0 740) (T1 14652) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_3_
        (T0 592) (T1 14800) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_4_
        (T0 524) (T1 14868) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_5_
        (T0 512) (T1 14880) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_6_
        (T0 512) (T1 14880) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_7_
        (T0 512) (T1 14880) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_6_N65
        (T0 13596) (T1 1796) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_6_N66
        (T0 14560) (T1 832) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_6_N67
        (T0 13972) (T1 1420) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_6_6_N68
        (T0 14076) (T1 1316) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_6_N69
        (T0 13908) (T1 1484) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_6_6_N70
        (T0 13864) (T1 1528) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_6_N71
        (T0 13864) (T1 1528) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_6_N72
        (T0 13864) (T1 1528) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_6_N73
        (T0 13596) (T1 1796) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_6_N74
        (T0 14072) (T1 1320) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_6_N75
        (T0 14416) (T1 976) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_6_6_N76
        (T0 14544) (T1 848) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_6_N77
        (T0 14440) (T1 952) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_6_6_N78
        (T0 14428) (T1 964) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_6_N79
        (T0 14428) (T1 964) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_6_N80
        (T0 14428) (T1 964) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_6_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_6_6_N93
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_N94
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_1_
        (T0 15204) (T1 188) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_2_
        (T0 15120) (T1 272) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_3_
        (T0 15264) (T1 128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_4_
        (T0 15336) (T1 56) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_5_
        (T0 15348) (T1 44) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_6_
        (T0 15348) (T1 44) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_7_
        (T0 15348) (T1 44) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_data_0_
        (T0 14560) (T1 832) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_data_1_
        (T0 14560) (T1 832) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_0_
        (T0 14052) (T1 1340) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_1_
        (T0 14548) (T1 844) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_2_
        (T0 14432) (T1 960) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_3_
        (T0 14560) (T1 832) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_4_
        (T0 14408) (T1 984) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_5_
        (T0 14384) (T1 1008) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_6_
        (T0 14384) (T1 1008) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_7_
        (T0 14384) (T1 1008) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_0__0_
        (T0 13544) (T1 1848) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_0__1_
        (T0 13544) (T1 1848) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_0__0_
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_0__1_
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_6_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_6_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n100
        (T0 14508) (T1 884) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_6_6_n101
        (T0 13904) (T1 1488) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_6_n102
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n108
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_6_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n13
        (T0 832) (T1 14560) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_6_n14
        (T0 832) (T1 14560) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_6_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n17
        (T0 13544) (T1 1848) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_6_n18
        (T0 13544) (T1 1848) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_6_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_6_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n21
        (T0 13544) (T1 1848) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_6_n22
        (T0 13544) (T1 1848) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_6_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n25
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_6_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_6_n28
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_6_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n31
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_n32
        (T0 13352) (T1 2040) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_n33
        (T0 14288) (T1 1104) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_6_n34
        (T0 14288) (T1 1104) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_6_n35
        (T0 14288) (T1 1104) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_6_n36
        (T0 14312) (T1 1080) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_6_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n57
        (T0 2040) (T1 13352) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_6_n59
        (T0 2040) (T1 13352) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_6_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n61
        (T0 1848) (T1 13544) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_6_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n63
        (T0 1848) (T1 13544) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_6_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n75
        (T0 1104) (T1 14288) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_6_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_6_6_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_6_n78
        (T0 1104) (T1 14288) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_6_n79
        (T0 1104) (T1 14288) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_6_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n80
        (T0 1080) (T1 14312) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_6_n81
        (T0 932) (T1 14460) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_6_n82
        (T0 1048) (T1 14344) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_6_n83
        (T0 884) (T1 14508) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_6_6_n84
        (T0 1488) (T1 13904) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_6_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_6_6_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n96
        (T0 13544) (T1 1848) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_6_n97
        (T0 13544) (T1 1848) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_6_n98
        (T0 14460) (T1 932) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_6_n99
        (T0 14344) (T1 1048) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_6_net3051
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_6_6_net3057
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_1_
        (T0 644) (T1 14748) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_2_
        (T0 732) (T1 14660) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_3_
        (T0 596) (T1 14796) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_4_
        (T0 540) (T1 14852) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_5_
        (T0 520) (T1 14872) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_6_
        (T0 520) (T1 14872) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_7_
        (T0 520) (T1 14872) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_7_N65
        (T0 14064) (T1 1328) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_7_N66
        (T0 14628) (T1 764) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_7_N67
        (T0 14144) (T1 1248) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_N68
        (T0 14316) (T1 1076) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_6_7_N69
        (T0 14268) (T1 1124) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_7_N70
        (T0 14180) (T1 1212) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_6_7_N71
        (T0 14180) (T1 1212) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_6_7_N72
        (T0 14180) (T1 1212) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_6_7_N73
        (T0 14064) (T1 1328) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_7_N74
        (T0 14164) (T1 1228) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_7_N75
        (T0 14552) (T1 840) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_7_N76
        (T0 14772) (T1 620) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_6_7_N77
        (T0 14804) (T1 588) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_7_N78
        (T0 14740) (T1 652) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_7_N79
        (T0 14740) (T1 652) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_7_N80
        (T0 14740) (T1 652) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_7_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_6_7_N93
        (T0 13616) (T1 1776) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_N94
        (T0 13616) (T1 1776) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_1_
        (T0 15184) (T1 208) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_2_
        (T0 15116) (T1 276) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_3_
        (T0 15256) (T1 136) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_4_
        (T0 15320) (T1 72) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_5_
        (T0 15328) (T1 64) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_6_
        (T0 15328) (T1 64) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_7_
        (T0 15328) (T1 64) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_data_0_
        (T0 14560) (T1 832) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_data_1_
        (T0 14560) (T1 832) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_0_
        (T0 14480) (T1 912) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_1_
        (T0 14652) (T1 740) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_2_
        (T0 14556) (T1 836) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_3_
        (T0 14764) (T1 628) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_4_
        (T0 14748) (T1 644) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_5_
        (T0 14676) (T1 716) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_6_
        (T0 14676) (T1 716) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_7_
        (T0 14676) (T1 716) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_0__0_
        (T0 13544) (T1 1848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_0__1_
        (T0 13544) (T1 1848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_0__0_
        (T0 13616) (T1 1776) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_0__1_
        (T0 13616) (T1 1776) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_7_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n100
        (T0 14600) (T1 792) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_7_n101
        (T0 14368) (T1 1024) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_7_n102
        (T0 13616) (T1 1776) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_n103
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n108
        (T0 13616) (T1 1776) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_7_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n13
        (T0 832) (T1 14560) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_n14
        (T0 832) (T1 14560) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n17
        (T0 13544) (T1 1848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n18
        (T0 13544) (T1 1848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n21
        (T0 13544) (T1 1848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n22
        (T0 13544) (T1 1848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n25
        (T0 13616) (T1 1776) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_7_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_7_n28
        (T0 13616) (T1 1776) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_7_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n31
        (T0 13616) (T1 1776) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_n32
        (T0 13616) (T1 1776) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_n33
        (T0 14588) (T1 804) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_7_n34
        (T0 14588) (T1 804) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_7_n35
        (T0 14588) (T1 804) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_7_n36
        (T0 14660) (T1 732) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_7_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n57
        (T0 1776) (T1 13616) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_7_n59
        (T0 1776) (T1 13616) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_7_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n61
        (T0 1848) (T1 13544) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n63
        (T0 1848) (T1 13544) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n75
        (T0 804) (T1 14588) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_7_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_6_7_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_7_n78
        (T0 804) (T1 14588) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_7_n79
        (T0 804) (T1 14588) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_6_7_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n80
        (T0 732) (T1 14660) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_7_n81
        (T0 712) (T1 14680) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_7_n82
        (T0 924) (T1 14468) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_6_7_n83
        (T0 792) (T1 14600) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_7_n84
        (T0 1024) (T1 14368) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_7_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_6_7_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_7_n96
        (T0 13544) (T1 1848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n97
        (T0 13544) (T1 1848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n98
        (T0 14680) (T1 712) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_7_n99
        (T0 14468) (T1 924) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_6_7_net3028
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_6_7_net3034
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_1_
        (T0 624) (T1 14768) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_2_
        (T0 740) (T1 14652) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_3_
        (T0 576) (T1 14816) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_4_
        (T0 512) (T1 14880) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_5_
        (T0 496) (T1 14896) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_6_
        (T0 496) (T1 14896) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_7_
        (T0 496) (T1 14896) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_0_N65
        (T0 14088) (T1 1304) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_0_N66
        (T0 14392) (T1 1000) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_7_0_N67
        (T0 13956) (T1 1436) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_0_N68
        (T0 14228) (T1 1164) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_7_0_N69
        (T0 14000) (T1 1392) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_7_0_N70
        (T0 14060) (T1 1332) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_0_N71
        (T0 14060) (T1 1332) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_0_N72
        (T0 14060) (T1 1332) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_0_N73
        (T0 14088) (T1 1304) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_0_N74
        (T0 13972) (T1 1420) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_0_N75
        (T0 14388) (T1 1004) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_0_N76
        (T0 14696) (T1 696) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_7_0_N77
        (T0 14564) (T1 828) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_7_0_N78
        (T0 14660) (T1 732) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_7_0_N79
        (T0 14660) (T1 732) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_7_0_N80
        (T0 14660) (T1 732) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_7_0_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_7_0_N93
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_N94
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_1_
        (T0 15124) (T1 268) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_2_
        (T0 15020) (T1 372) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_3_
        (T0 15208) (T1 184) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_4_
        (T0 15288) (T1 104) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_5_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_6_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_7_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_data_0_
        (T0 14468) (T1 924) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_data_1_
        (T0 14468) (T1 924) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_0_
        (T0 14476) (T1 916) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_1_
        (T0 14420) (T1 972) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_2_
        (T0 14392) (T1 1000) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_3_
        (T0 14672) (T1 720) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_4_
        (T0 14500) (T1 892) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_5_
        (T0 14576) (T1 816) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_6_
        (T0 14576) (T1 816) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_7_
        (T0 14576) (T1 816) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_0__0_
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_0__1_
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_0__0_
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_0__1_
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_0_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n100
        (T0 14380) (T1 1012) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_0_n101
        (T0 14404) (T1 988) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_0_n102
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_n103
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_0_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n13
        (T0 924) (T1 14468) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_0_n14
        (T0 924) (T1 14468) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_0_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n17
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n18
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n21
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n22
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n25
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_0_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_0_n28
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_0_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n31
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_n32
        (T0 13280) (T1 2112) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_n33
        (T0 14512) (T1 880) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_0_n34
        (T0 14512) (T1 880) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_0_n35
        (T0 14512) (T1 880) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_0_n36
        (T0 14432) (T1 960) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n57
        (T0 2112) (T1 13280) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_0_n59
        (T0 2112) (T1 13280) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_0_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n61
        (T0 2136) (T1 13256) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n63
        (T0 2136) (T1 13256) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n75
        (T0 880) (T1 14512) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_0_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_7_0_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_0_n78
        (T0 880) (T1 14512) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_0_n79
        (T0 880) (T1 14512) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_0_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n80
        (T0 960) (T1 14432) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n81
        (T0 772) (T1 14620) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_0_n82
        (T0 1068) (T1 14324) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_7_0_n83
        (T0 1012) (T1 14380) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_0_n84
        (T0 988) (T1 14404) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_0_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_7_0_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n96
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n97
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n98
        (T0 14620) (T1 772) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_0_n99
        (T0 14324) (T1 1068) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_7_0_net3005
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_7_0_net3011
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_7_0_o_data_h_0_
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_o_data_h_1_
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_1_
        (T0 656) (T1 14736) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_2_
        (T0 804) (T1 14588) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_3_
        (T0 620) (T1 14772) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_4_
        (T0 532) (T1 14860) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_5_
        (T0 516) (T1 14876) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_6_
        (T0 516) (T1 14876) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_7_
        (T0 516) (T1 14876) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_1_N65
        (T0 13736) (T1 1656) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_1_N66
        (T0 14480) (T1 912) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_1_N67
        (T0 13900) (T1 1492) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_1_N68
        (T0 13968) (T1 1424) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_1_N69
        (T0 13948) (T1 1444) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_7_1_N70
        (T0 14000) (T1 1392) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_1_N71
        (T0 14000) (T1 1392) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_1_N72
        (T0 14000) (T1 1392) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_1_N73
        (T0 13736) (T1 1656) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_1_N74
        (T0 14040) (T1 1352) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_1_N75
        (T0 14336) (T1 1056) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_7_1_N76
        (T0 14408) (T1 984) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_1_N77
        (T0 14500) (T1 892) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_1_N78
        (T0 14584) (T1 808) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_1_N79
        (T0 14584) (T1 808) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_1_N80
        (T0 14584) (T1 808) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_1_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_7_1_N93
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_N94
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_1_
        (T0 15148) (T1 244) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_2_
        (T0 15044) (T1 348) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_3_
        (T0 15220) (T1 172) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_4_
        (T0 15312) (T1 80) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_5_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_6_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_7_
        (T0 15328) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_data_0_
        (T0 14480) (T1 912) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_data_1_
        (T0 14480) (T1 912) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_0_
        (T0 14160) (T1 1232) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_1_
        (T0 14500) (T1 892) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_2_
        (T0 14340) (T1 1052) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_3_
        (T0 14420) (T1 972) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_4_
        (T0 14452) (T1 940) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_5_
        (T0 14520) (T1 872) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_6_
        (T0 14520) (T1 872) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_7_
        (T0 14520) (T1 872) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_0__0_
        (T0 13256) (T1 2136) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_0__1_
        (T0 13256) (T1 2136) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_0__0_
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_0__1_
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_1_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_1_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n100
        (T0 14460) (T1 932) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_1_n101
        (T0 14064) (T1 1328) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_1_n102
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n103
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_1_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n13
        (T0 912) (T1 14480) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_1_n14
        (T0 912) (T1 14480) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_1_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n17
        (T0 13256) (T1 2136) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_1_n18
        (T0 13256) (T1 2136) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_1_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_1_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n21
        (T0 13256) (T1 2136) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_1_n22
        (T0 13256) (T1 2136) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_1_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n25
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_1_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_1_n28
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_1_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n31
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n32
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n33
        (T0 14448) (T1 944) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_1_n34
        (T0 14448) (T1 944) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_1_n35
        (T0 14448) (T1 944) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_1_n36
        (T0 14376) (T1 1016) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_1_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n57
        (T0 1968) (T1 13424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_1_n59
        (T0 1968) (T1 13424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n61
        (T0 2136) (T1 13256) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_1_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n63
        (T0 2136) (T1 13256) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_1_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n75
        (T0 944) (T1 14448) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_1_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_7_1_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_1_n78
        (T0 944) (T1 14448) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_1_n79
        (T0 944) (T1 14448) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_1_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n80
        (T0 1016) (T1 14376) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_1_n81
        (T0 1040) (T1 14352) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_1_n82
        (T0 1108) (T1 14284) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_1_n83
        (T0 932) (T1 14460) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_1_n84
        (T0 1328) (T1 14064) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_1_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_7_1_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n96
        (T0 13256) (T1 2136) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_1_n97
        (T0 13256) (T1 2136) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_1_n98
        (T0 14352) (T1 1040) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_1_n99
        (T0 14284) (T1 1108) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_1_net2982
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_7_1_net2988
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_1_
        (T0 668) (T1 14724) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_2_
        (T0 800) (T1 14592) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_3_
        (T0 620) (T1 14772) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_4_
        (T0 536) (T1 14856) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_5_
        (T0 520) (T1 14872) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_6_
        (T0 520) (T1 14872) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_7_
        (T0 520) (T1 14872) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_2_N65
        (T0 14156) (T1 1236) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_2_N66
        (T0 14636) (T1 756) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_7_2_N67
        (T0 14140) (T1 1252) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_2_N68
        (T0 14264) (T1 1128) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_2_N69
        (T0 14204) (T1 1188) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_2_N70
        (T0 14196) (T1 1196) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_2_N71
        (T0 14196) (T1 1196) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_2_N72
        (T0 14196) (T1 1196) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_2_N73
        (T0 14156) (T1 1236) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_2_N74
        (T0 14212) (T1 1180) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_7_2_N75
        (T0 14556) (T1 836) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_7_2_N76
        (T0 14728) (T1 664) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_7_2_N77
        (T0 14704) (T1 688) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_7_2_N78
        (T0 14760) (T1 632) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_7_2_N79
        (T0 14760) (T1 632) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_7_2_N80
        (T0 14760) (T1 632) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_7_2_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_7_2_N93
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_N94
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_1_
        (T0 15132) (T1 260) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_2_
        (T0 15028) (T1 364) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_3_
        (T0 15204) (T1 188) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_4_
        (T0 15284) (T1 108) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_5_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_6_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_7_
        (T0 15316) (T1 76) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_data_0_
        (T0 14472) (T1 920) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_data_1_
        (T0 14472) (T1 920) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_0_
        (T0 14556) (T1 836) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_1_
        (T0 14664) (T1 728) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_2_
        (T0 14544) (T1 848) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_3_
        (T0 14700) (T1 692) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_4_
        (T0 14660) (T1 732) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_5_
        (T0 14684) (T1 708) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_6_
        (T0 14684) (T1 708) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_7_
        (T0 14684) (T1 708) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_0__0_
        (T0 13256) (T1 2136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_0__1_
        (T0 13256) (T1 2136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_0__0_
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_0__1_
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_2_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_2_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n100
        (T0 14624) (T1 768) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_2_n101
        (T0 14468) (T1 924) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_2_n102
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_n103
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_2_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n13
        (T0 920) (T1 14472) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_7_2_n14
        (T0 920) (T1 14472) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_7_2_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n17
        (T0 13256) (T1 2136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_7_2_n18
        (T0 13256) (T1 2136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_7_2_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_2_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n21
        (T0 13256) (T1 2136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_7_2_n22
        (T0 13256) (T1 2136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_7_2_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n25
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_2_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_2_n28
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_2_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n31
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_n32
        (T0 13424) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_n33
        (T0 14624) (T1 768) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_2_n34
        (T0 14624) (T1 768) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_2_n35
        (T0 14624) (T1 768) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_2_n36
        (T0 14600) (T1 792) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n57
        (T0 1968) (T1 13424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_2_n59
        (T0 1968) (T1 13424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_2_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n61
        (T0 2136) (T1 13256) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_2_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n63
        (T0 2136) (T1 13256) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_2_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n75
        (T0 768) (T1 14624) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_2_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_7_2_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_2_n78
        (T0 768) (T1 14624) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_2_n79
        (T0 768) (T1 14624) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_2_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n80
        (T0 792) (T1 14600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_n81
        (T0 752) (T1 14640) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_7_2_n82
        (T0 896) (T1 14496) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_2_n83
        (T0 768) (T1 14624) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_2_n84
        (T0 924) (T1 14468) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_2_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_7_2_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n96
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_2_n97
        (T0 13256) (T1 2136) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_2_n98
        (T0 14640) (T1 752) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_7_2_n99
        (T0 14496) (T1 896) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_2_net2959
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_7_2_net2965
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_1_
        (T0 660) (T1 14732) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_2_
        (T0 804) (T1 14588) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_3_
        (T0 604) (T1 14788) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_4_
        (T0 520) (T1 14872) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_5_
        (T0 488) (T1 14904) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_6_
        (T0 488) (T1 14904) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_7_
        (T0 488) (T1 14904) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_3_N65
        (T0 14048) (T1 1344) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_3_N66
        (T0 14604) (T1 788) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_7_3_N67
        (T0 13968) (T1 1424) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_7_3_N68
        (T0 14092) (T1 1300) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_3_N69
        (T0 14048) (T1 1344) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_3_N70
        (T0 13984) (T1 1408) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_3_N71
        (T0 13984) (T1 1408) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_3_N72
        (T0 13984) (T1 1408) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_3_N73
        (T0 14048) (T1 1344) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_3_N74
        (T0 14208) (T1 1184) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_7_3_N75
        (T0 14416) (T1 976) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_3_N76
        (T0 14560) (T1 832) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_3_N77
        (T0 14592) (T1 800) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_3_N78
        (T0 14576) (T1 816) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_7_3_N79
        (T0 14576) (T1 816) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_7_3_N80
        (T0 14576) (T1 816) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_7_3_N84
        (T0 9824) (T1 5568) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_7_3_N93
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_N94
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_1_
        (T0 15128) (T1 264) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_2_
        (T0 15020) (T1 372) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_3_
        (T0 15184) (T1 208) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_4_
        (T0 15264) (T1 128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_5_
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_6_
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_7_
        (T0 15296) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_data_0_
        (T0 14476) (T1 916) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_data_1_
        (T0 14476) (T1 916) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_0_
        (T0 14436) (T1 956) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_1_
        (T0 14644) (T1 748) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_2_
        (T0 14372) (T1 1020) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_3_
        (T0 14512) (T1 880) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_4_
        (T0 14528) (T1 864) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_5_
        (T0 14480) (T1 912) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_6_
        (T0 14480) (T1 912) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_7_
        (T0 14480) (T1 912) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_0__0_
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_0__1_
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_0__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_0__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_3_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_3_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n100
        (T0 14620) (T1 772) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_3_n101
        (T0 14356) (T1 1036) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_3_n102
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_n103
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_3_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n13
        (T0 916) (T1 14476) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_3_n14
        (T0 916) (T1 14476) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_3_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n17
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_3_n18
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_3_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_3_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n21
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_3_n22
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_3_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n25
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_3_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_3_n28
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_3_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n31
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_n32
        (T0 13304) (T1 2088) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_n33
        (T0 14428) (T1 964) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_3_n34
        (T0 14428) (T1 964) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_3_n35
        (T0 14428) (T1 964) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_3_n36
        (T0 14476) (T1 916) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_3_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n57
        (T0 2088) (T1 13304) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_3_n59
        (T0 2088) (T1 13304) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_3_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n61
        (T0 2136) (T1 13256) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_3_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n63
        (T0 2136) (T1 13256) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_3_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n75
        (T0 964) (T1 14428) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_3_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_7_3_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_3_n78
        (T0 964) (T1 14428) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_3_n79
        (T0 964) (T1 14428) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_3_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n80
        (T0 916) (T1 14476) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_3_n81
        (T0 932) (T1 14460) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_3_n82
        (T0 1068) (T1 14324) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_7_3_n83
        (T0 772) (T1 14620) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_3_n84
        (T0 1036) (T1 14356) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_3_n85
        (T0 11360) (T1 4032) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_7_3_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n96
        (T0 13256) (T1 2136) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_3_n97
        (T0 13256) (T1 2136) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_3_n98
        (T0 14460) (T1 932) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_3_n99
        (T0 14324) (T1 1068) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_7_3_net2936
        (T0 12608) (T1 2784) (TX 0)
        (TC 2784) (IG 0)
      )
      (npu_inst_pe_1_7_3_net2942
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_1_
        (T0 652) (T1 14740) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_2_
        (T0 804) (T1 14588) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_3_
        (T0 604) (T1 14788) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_4_
        (T0 512) (T1 14880) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_5_
        (T0 496) (T1 14896) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_6_
        (T0 496) (T1 14896) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_7_
        (T0 496) (T1 14896) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_4_N65
        (T0 13888) (T1 1504) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_4_N66
        (T0 14448) (T1 944) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_7_4_N67
        (T0 13908) (T1 1484) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_4_N68
        (T0 14144) (T1 1248) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_4_N69
        (T0 13840) (T1 1552) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_4_N70
        (T0 13864) (T1 1528) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_4_N71
        (T0 13864) (T1 1528) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_4_N72
        (T0 13864) (T1 1528) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_4_N73
        (T0 13888) (T1 1504) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_4_N74
        (T0 13984) (T1 1408) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_7_4_N75
        (T0 14376) (T1 1016) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_4_N76
        (T0 14616) (T1 776) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_4_N77
        (T0 14424) (T1 968) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_4_N78
        (T0 14476) (T1 916) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_7_4_N79
        (T0 14476) (T1 916) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_7_4_N80
        (T0 14476) (T1 916) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_7_4_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_7_4_N93
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_N94
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_1_
        (T0 15148) (T1 244) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_2_
        (T0 15044) (T1 348) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_3_
        (T0 15200) (T1 192) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_4_
        (T0 15284) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_5_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_6_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_7_
        (T0 15304) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_data_0_
        (T0 14472) (T1 920) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_data_1_
        (T0 14472) (T1 920) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_0_
        (T0 14320) (T1 1072) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_1_
        (T0 14452) (T1 940) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_2_
        (T0 14340) (T1 1052) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_3_
        (T0 14592) (T1 800) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_4_
        (T0 14356) (T1 1036) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_5_
        (T0 14388) (T1 1004) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_6_
        (T0 14388) (T1 1004) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_7_
        (T0 14388) (T1 1004) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_0__0_
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_0__1_
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_0__0_
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_0__1_
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_4_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_4_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n100
        (T0 14412) (T1 980) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_7_4_n101
        (T0 14216) (T1 1176) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_4_n102
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_n103
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_4_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n13
        (T0 920) (T1 14472) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_7_4_n14
        (T0 920) (T1 14472) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_7_4_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n17
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_4_n18
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_4_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_4_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n21
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_4_n22
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_4_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n25
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_4_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_4_n28
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_4_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n31
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_n32
        (T0 13136) (T1 2256) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_n33
        (T0 14320) (T1 1072) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_4_n34
        (T0 14320) (T1 1072) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_4_n35
        (T0 14320) (T1 1072) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_4_n36
        (T0 14288) (T1 1104) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_4_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n57
        (T0 2256) (T1 13136) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_4_n59
        (T0 2256) (T1 13136) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_4_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n61
        (T0 2136) (T1 13256) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_4_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n63
        (T0 2136) (T1 13256) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_4_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n75
        (T0 1072) (T1 14320) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_4_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_7_4_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_4_n78
        (T0 1072) (T1 14320) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_4_n79
        (T0 1072) (T1 14320) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_4_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n80
        (T0 1104) (T1 14288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_4_n81
        (T0 868) (T1 14524) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_7_4_n82
        (T0 1112) (T1 14280) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_7_4_n83
        (T0 980) (T1 14412) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_7_4_n84
        (T0 1176) (T1 14216) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_4_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_7_4_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n96
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_4_n97
        (T0 13256) (T1 2136) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_4_n98
        (T0 14524) (T1 868) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_7_4_n99
        (T0 14280) (T1 1112) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_7_4_net2913
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_7_4_net2919
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_1_
        (T0 676) (T1 14716) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_2_
        (T0 800) (T1 14592) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_3_
        (T0 616) (T1 14776) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_4_
        (T0 532) (T1 14860) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_5_
        (T0 524) (T1 14868) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_6_
        (T0 524) (T1 14868) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_7_
        (T0 524) (T1 14868) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_5_N65
        (T0 13612) (T1 1780) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_N66
        (T0 14148) (T1 1244) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_7_5_N67
        (T0 13924) (T1 1468) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_7_5_N68
        (T0 13952) (T1 1440) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_7_5_N69
        (T0 13736) (T1 1656) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_7_5_N70
        (T0 13712) (T1 1680) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_5_N71
        (T0 13712) (T1 1680) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_5_N72
        (T0 13712) (T1 1680) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_5_N73
        (T0 13612) (T1 1780) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_N74
        (T0 13716) (T1 1676) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_7_5_N75
        (T0 14368) (T1 1024) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_5_N76
        (T0 14388) (T1 1004) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_5_N77
        (T0 14292) (T1 1100) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_5_N78
        (T0 14300) (T1 1092) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_5_N79
        (T0 14300) (T1 1092) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_5_N80
        (T0 14300) (T1 1092) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_5_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_7_5_N93
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_N94
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_1_
        (T0 15144) (T1 248) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_2_
        (T0 15032) (T1 360) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_3_
        (T0 15220) (T1 172) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_4_
        (T0 15308) (T1 84) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_5_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_6_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_7_
        (T0 15324) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_data_0_
        (T0 14472) (T1 920) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_data_1_
        (T0 14472) (T1 920) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_0_
        (T0 14036) (T1 1356) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_1_
        (T0 14164) (T1 1228) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_2_
        (T0 14384) (T1 1008) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_3_
        (T0 14392) (T1 1000) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_4_
        (T0 14240) (T1 1152) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_5_
        (T0 14232) (T1 1160) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_6_
        (T0 14232) (T1 1160) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_7_
        (T0 14232) (T1 1160) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_0__0_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_0__1_
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_0__0_
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_0__1_
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_5_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_5_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n100
        (T0 14120) (T1 1272) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_5_n101
        (T0 13948) (T1 1444) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_n102
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_n103
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_5_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n13
        (T0 920) (T1 14472) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_7_5_n14
        (T0 920) (T1 14472) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_7_5_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n17
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_5_n18
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_5_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_5_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n21
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_5_n22
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_5_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n25
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_5_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_5_n28
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_5_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n31
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_n32
        (T0 12968) (T1 2424) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_n33
        (T0 14160) (T1 1232) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_5_n34
        (T0 14160) (T1 1232) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_5_n35
        (T0 14160) (T1 1232) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_5_n36
        (T0 14168) (T1 1224) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_5_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n57
        (T0 2424) (T1 12968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_5_n59
        (T0 2424) (T1 12968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_5_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n61
        (T0 2112) (T1 13280) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_5_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n63
        (T0 2112) (T1 13280) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_5_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n75
        (T0 1232) (T1 14160) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_5_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_7_5_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_5_n78
        (T0 1232) (T1 14160) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_5_n79
        (T0 1232) (T1 14160) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_5_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n80
        (T0 1224) (T1 14168) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_5_n81
        (T0 1064) (T1 14328) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_5_n82
        (T0 1100) (T1 14292) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_5_n83
        (T0 1272) (T1 14120) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_5_n84
        (T0 1444) (T1 13948) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_7_5_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n96
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_5_n97
        (T0 13280) (T1 2112) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_7_5_n98
        (T0 14328) (T1 1064) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_5_n99
        (T0 14292) (T1 1100) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_5_net2890
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_7_5_net2896
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_1_
        (T0 672) (T1 14720) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_2_
        (T0 804) (T1 14588) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_3_
        (T0 632) (T1 14760) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_4_
        (T0 536) (T1 14856) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_5_
        (T0 520) (T1 14872) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_6_
        (T0 520) (T1 14872) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_7_
        (T0 520) (T1 14872) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_6_N65
        (T0 13656) (T1 1736) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_6_N66
        (T0 14452) (T1 940) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_7_6_N67
        (T0 13944) (T1 1448) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_7_6_N68
        (T0 14180) (T1 1212) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_6_N69
        (T0 14064) (T1 1328) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_6_N70
        (T0 14044) (T1 1348) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_6_N71
        (T0 14044) (T1 1348) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_6_N72
        (T0 14044) (T1 1348) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_6_N73
        (T0 13656) (T1 1736) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_6_N74
        (T0 13948) (T1 1444) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_7_6_N75
        (T0 14380) (T1 1012) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_6_N76
        (T0 14628) (T1 764) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_7_6_N77
        (T0 14588) (T1 804) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_6_N78
        (T0 14612) (T1 780) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_6_N79
        (T0 14612) (T1 780) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_6_N80
        (T0 14612) (T1 780) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_6_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_7_6_N93
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_N94
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_1_
        (T0 15160) (T1 232) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_2_
        (T0 15056) (T1 336) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_3_
        (T0 15240) (T1 152) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_4_
        (T0 15332) (T1 60) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_5_
        (T0 15352) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_6_
        (T0 15352) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_7_
        (T0 15352) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_data_0_
        (T0 14480) (T1 912) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_data_1_
        (T0 14480) (T1 912) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_0_
        (T0 14104) (T1 1288) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_1_
        (T0 14420) (T1 972) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_2_
        (T0 14412) (T1 980) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_3_
        (T0 14660) (T1 732) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_4_
        (T0 14568) (T1 824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_5_
        (T0 14572) (T1 820) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_6_
        (T0 14572) (T1 820) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_7_
        (T0 14572) (T1 820) (TX 0)
        (TC 24) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_0__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_0__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_0__0_
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_0__1_
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_6_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_6_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n100
        (T0 14384) (T1 1008) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_6_n101
        (T0 13988) (T1 1404) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_6_n102
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_n103
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_6_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n13
        (T0 912) (T1 14480) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_7_6_n14
        (T0 912) (T1 14480) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_7_6_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n17
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_6_n18
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_6_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_6_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n21
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_6_n22
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_6_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n25
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_6_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_6_n28
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_6_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n31
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_n32
        (T0 13232) (T1 2160) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_n33
        (T0 14488) (T1 904) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_6_n34
        (T0 14488) (T1 904) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_6_n35
        (T0 14488) (T1 904) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_6_n36
        (T0 14484) (T1 908) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_6_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n57
        (T0 2160) (T1 13232) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_6_n59
        (T0 2160) (T1 13232) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_6_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n61
        (T0 2088) (T1 13304) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_6_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n63
        (T0 2088) (T1 13304) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_6_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n75
        (T0 904) (T1 14488) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_6_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_7_6_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_6_n78
        (T0 904) (T1 14488) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_6_n79
        (T0 904) (T1 14488) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_6_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n80
        (T0 908) (T1 14484) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_6_n81
        (T0 816) (T1 14576) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_6_n82
        (T0 1068) (T1 14324) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_7_6_n83
        (T0 1008) (T1 14384) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_6_n84
        (T0 1404) (T1 13988) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_6_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_7_6_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n96
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_6_n97
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_6_n98
        (T0 14576) (T1 816) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_6_n99
        (T0 14324) (T1 1068) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_7_6_net2867
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_7_6_net2873
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_1_
        (T0 680) (T1 14712) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_2_
        (T0 780) (T1 14612) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_3_
        (T0 624) (T1 14768) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_4_
        (T0 552) (T1 14840) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_5_
        (T0 528) (T1 14864) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_6_
        (T0 528) (T1 14864) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_7_
        (T0 528) (T1 14864) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_7_N65
        (T0 14020) (T1 1372) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_7_N66
        (T0 14620) (T1 772) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_7_N67
        (T0 14164) (T1 1228) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_7_N68
        (T0 14364) (T1 1028) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_7_N69
        (T0 14272) (T1 1120) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_7_N70
        (T0 14276) (T1 1116) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_7_N71
        (T0 14276) (T1 1116) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_7_N72
        (T0 14276) (T1 1116) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_7_N73
        (T0 14020) (T1 1372) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_7_N74
        (T0 14156) (T1 1236) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_7_N75
        (T0 14568) (T1 824) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_7_7_N76
        (T0 14792) (T1 600) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_7_N77
        (T0 14788) (T1 604) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_7_N78
        (T0 14832) (T1 560) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_7_N79
        (T0 14832) (T1 560) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_7_N80
        (T0 14832) (T1 560) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_7_N84
        (T0 10544) (T1 4848) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_7_7_N93
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_N94
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_1_
        (T0 15148) (T1 244) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_2_
        (T0 15056) (T1 336) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_3_
        (T0 15232) (T1 160) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_4_
        (T0 15324) (T1 68) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_5_
        (T0 15340) (T1 52) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_6_
        (T0 15340) (T1 52) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_7_
        (T0 15340) (T1 52) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_data_0_
        (T0 14488) (T1 904) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_data_1_
        (T0 14488) (T1 904) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_0_
        (T0 14436) (T1 956) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_1_
        (T0 14632) (T1 760) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_2_
        (T0 14584) (T1 808) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_3_
        (T0 14816) (T1 576) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_4_
        (T0 14752) (T1 640) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_5_
        (T0 14780) (T1 612) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_6_
        (T0 14780) (T1 612) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_7_
        (T0 14780) (T1 612) (TX 0)
        (TC 26) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_0__0_
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_0__1_
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_0__0_
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_0__1_
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_1__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_1__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_2__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_2__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_3__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_3__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_4__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_4__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_5__0_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_5__1_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_weight_0_
        (T0 11872) (T1 3520) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_weight_1_
        (T0 8992) (T1 6400) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_7_n1
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_7_n10
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n100
        (T0 14576) (T1 816) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_7_7_n101
        (T0 14328) (T1 1064) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_7_n102
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_n103
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_n104
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n105
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n106
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n107
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n108
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n109
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n11
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n110
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n111
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n112
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n113
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n114
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_7_n115
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n116
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n117
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n118
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n119
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n13
        (T0 904) (T1 14488) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_7_7_n14
        (T0 904) (T1 14488) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_7_7_n15
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n16
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n17
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_7_n18
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_7_n19
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n2
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_7_n20
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n21
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_7_n22
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_7_n23
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n24
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n25
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_n26
        (T0 6400) (T1 8992) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_7_n27
        (T0 3520) (T1 11872) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_7_n28
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_n29
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n3
        (T0 3088) (T1 12304) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_7_n30
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n31
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_n32
        (T0 13376) (T1 2016) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_n33
        (T0 14704) (T1 688) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_7_7_n34
        (T0 14704) (T1 688) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_7_7_n35
        (T0 14704) (T1 688) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_7_7_n36
        (T0 14676) (T1 716) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_7_7_n37
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n38
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n39
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n4
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n40
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n41
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n42
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n43
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n44
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n45
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n46
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n47
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n48
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n49
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n50
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n51
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n52
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n53
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n54
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n55
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n56
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n57
        (T0 2016) (T1 13376) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_n58
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_7_n59
        (T0 2016) (T1 13376) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_7_n6
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n60
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n61
        (T0 2088) (T1 13304) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_7_n62
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n63
        (T0 2088) (T1 13304) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_7_n64
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n65
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n66
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n67
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n68
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n69
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n7
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n70
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n71
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n72
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n73
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n74
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n75
        (T0 688) (T1 14704) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_7_7_n76
        (T0 5312) (T1 10080) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_7_7_n77
        (T0 12768) (T1 2624) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_7_7_n78
        (T0 688) (T1 14704) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_7_7_n79
        (T0 688) (T1 14704) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_7_7_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n80
        (T0 716) (T1 14676) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_7_7_n81
        (T0 652) (T1 14740) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_7_7_n82
        (T0 872) (T1 14520) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_7_n83
        (T0 816) (T1 14576) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_7_7_n84
        (T0 1064) (T1 14328) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_7_n85
        (T0 12368) (T1 3024) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_7_7_n86
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n87
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n88
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n89
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n9
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n90
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n91
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n92
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n93
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n94
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n95
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_7_n96
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_7_n97
        (T0 13304) (T1 2088) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_7_n98
        (T0 14740) (T1 652) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_7_7_n99
        (T0 14520) (T1 872) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_7_net2844
        (T0 12968) (T1 2424) (TX 0)
        (TC 2424) (IG 0)
      )
      (npu_inst_pe_1_7_7_net2850
        (T0 9048) (T1 6344) (TX 0)
        (TC 6344) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_1_
        (T0 660) (T1 14732) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_2_
        (T0 788) (T1 14604) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_3_
        (T0 604) (T1 14788) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_4_
        (T0 528) (T1 14864) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_5_
        (T0 504) (T1 14888) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_6_
        (T0 504) (T1 14888) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_7_
        (T0 504) (T1 14888) (TX 0)
        (TC 92) (IG 0)
      )
      (o_data\[0\]
        (T0 14984) (T1 408) (TX 0)
        (TC 118) (IG 0)
      )
      (o_data\[10\]
        (T0 15004) (T1 388) (TX 0)
        (TC 102) (IG 0)
      )
      (o_data\[11\]
        (T0 15016) (T1 376) (TX 0)
        (TC 92) (IG 0)
      )
      (o_data\[12\]
        (T0 14992) (T1 400) (TX 0)
        (TC 68) (IG 0)
      )
      (o_data\[13\]
        (T0 15020) (T1 372) (TX 0)
        (TC 54) (IG 0)
      )
      (o_data\[14\]
        (T0 15020) (T1 372) (TX 0)
        (TC 54) (IG 0)
      )
      (o_data\[15\]
        (T0 15020) (T1 372) (TX 0)
        (TC 54) (IG 0)
      )
      (o_data\[16\]
        (T0 14908) (T1 484) (TX 0)
        (TC 148) (IG 0)
      )
      (o_data\[17\]
        (T0 14984) (T1 408) (TX 0)
        (TC 124) (IG 0)
      )
      (o_data\[18\]
        (T0 14956) (T1 436) (TX 0)
        (TC 134) (IG 0)
      )
      (o_data\[19\]
        (T0 15008) (T1 384) (TX 0)
        (TC 112) (IG 0)
      )
      (o_data\[1\]
        (T0 14964) (T1 428) (TX 0)
        (TC 106) (IG 0)
      )
      (o_data\[20\]
        (T0 14996) (T1 396) (TX 0)
        (TC 80) (IG 0)
      )
      (o_data\[21\]
        (T0 15016) (T1 376) (TX 0)
        (TC 68) (IG 0)
      )
      (o_data\[22\]
        (T0 15016) (T1 376) (TX 0)
        (TC 68) (IG 0)
      )
      (o_data\[23\]
        (T0 15016) (T1 376) (TX 0)
        (TC 68) (IG 0)
      )
      (o_data\[24\]
        (T0 14904) (T1 488) (TX 0)
        (TC 128) (IG 0)
      )
      (o_data\[25\]
        (T0 15000) (T1 392) (TX 0)
        (TC 118) (IG 0)
      )
      (o_data\[26\]
        (T0 14996) (T1 396) (TX 0)
        (TC 126) (IG 0)
      )
      (o_data\[27\]
        (T0 15060) (T1 332) (TX 0)
        (TC 98) (IG 0)
      )
      (o_data\[28\]
        (T0 14976) (T1 416) (TX 0)
        (TC 88) (IG 0)
      )
      (o_data\[29\]
        (T0 15032) (T1 360) (TX 0)
        (TC 68) (IG 0)
      )
      (o_data\[2\]
        (T0 14972) (T1 420) (TX 0)
        (TC 106) (IG 0)
      )
      (o_data\[30\]
        (T0 15032) (T1 360) (TX 0)
        (TC 68) (IG 0)
      )
      (o_data\[31\]
        (T0 15032) (T1 360) (TX 0)
        (TC 68) (IG 0)
      )
      (o_data\[32\]
        (T0 15000) (T1 392) (TX 0)
        (TC 118) (IG 0)
      )
      (o_data\[33\]
        (T0 15048) (T1 344) (TX 0)
        (TC 96) (IG 0)
      )
      (o_data\[34\]
        (T0 15020) (T1 372) (TX 0)
        (TC 102) (IG 0)
      )
      (o_data\[35\]
        (T0 15048) (T1 344) (TX 0)
        (TC 94) (IG 0)
      )
      (o_data\[36\]
        (T0 15028) (T1 364) (TX 0)
        (TC 76) (IG 0)
      )
      (o_data\[37\]
        (T0 15076) (T1 316) (TX 0)
        (TC 54) (IG 0)
      )
      (o_data\[38\]
        (T0 15076) (T1 316) (TX 0)
        (TC 54) (IG 0)
      )
      (o_data\[39\]
        (T0 15076) (T1 316) (TX 0)
        (TC 54) (IG 0)
      )
      (o_data\[3\]
        (T0 15028) (T1 364) (TX 0)
        (TC 90) (IG 0)
      )
      (o_data\[40\]
        (T0 14980) (T1 412) (TX 0)
        (TC 116) (IG 0)
      )
      (o_data\[41\]
        (T0 14988) (T1 404) (TX 0)
        (TC 116) (IG 0)
      )
      (o_data\[42\]
        (T0 14964) (T1 428) (TX 0)
        (TC 96) (IG 0)
      )
      (o_data\[43\]
        (T0 15036) (T1 356) (TX 0)
        (TC 92) (IG 0)
      )
      (o_data\[44\]
        (T0 15036) (T1 356) (TX 0)
        (TC 68) (IG 0)
      )
      (o_data\[45\]
        (T0 15072) (T1 320) (TX 0)
        (TC 48) (IG 0)
      )
      (o_data\[46\]
        (T0 15072) (T1 320) (TX 0)
        (TC 48) (IG 0)
      )
      (o_data\[47\]
        (T0 15072) (T1 320) (TX 0)
        (TC 48) (IG 0)
      )
      (o_data\[48\]
        (T0 14996) (T1 396) (TX 0)
        (TC 126) (IG 0)
      )
      (o_data\[49\]
        (T0 15000) (T1 392) (TX 0)
        (TC 110) (IG 0)
      )
      (o_data\[4\]
        (T0 15016) (T1 376) (TX 0)
        (TC 68) (IG 0)
      )
      (o_data\[50\]
        (T0 15056) (T1 336) (TX 0)
        (TC 106) (IG 0)
      )
      (o_data\[51\]
        (T0 15064) (T1 328) (TX 0)
        (TC 88) (IG 0)
      )
      (o_data\[52\]
        (T0 15060) (T1 332) (TX 0)
        (TC 64) (IG 0)
      )
      (o_data\[53\]
        (T0 15100) (T1 292) (TX 0)
        (TC 46) (IG 0)
      )
      (o_data\[54\]
        (T0 15100) (T1 292) (TX 0)
        (TC 46) (IG 0)
      )
      (o_data\[55\]
        (T0 15100) (T1 292) (TX 0)
        (TC 46) (IG 0)
      )
      (o_data\[56\]
        (T0 14984) (T1 408) (TX 0)
        (TC 116) (IG 0)
      )
      (o_data\[57\]
        (T0 14968) (T1 424) (TX 0)
        (TC 106) (IG 0)
      )
      (o_data\[58\]
        (T0 15040) (T1 352) (TX 0)
        (TC 102) (IG 0)
      )
      (o_data\[59\]
        (T0 15072) (T1 320) (TX 0)
        (TC 80) (IG 0)
      )
      (o_data\[5\]
        (T0 15036) (T1 356) (TX 0)
        (TC 52) (IG 0)
      )
      (o_data\[60\]
        (T0 15032) (T1 360) (TX 0)
        (TC 60) (IG 0)
      )
      (o_data\[61\]
        (T0 15072) (T1 320) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data\[62\]
        (T0 15072) (T1 320) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data\[63\]
        (T0 15072) (T1 320) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data\[6\]
        (T0 15036) (T1 356) (TX 0)
        (TC 52) (IG 0)
      )
      (o_data\[7\]
        (T0 15036) (T1 356) (TX 0)
        (TC 52) (IG 0)
      )
      (o_data\[8\]
        (T0 14908) (T1 484) (TX 0)
        (TC 136) (IG 0)
      )
      (o_data\[9\]
        (T0 14952) (T1 440) (TX 0)
        (TC 120) (IG 0)
      )
      (o_data_ev_odd_n
        (T0 7712) (T1 7680) (TX 0)
        (TC 24) (IG 0)
      )
      (o_data_even_addr\[0\]
        (T0 14720) (T1 672) (TX 0)
        (TC 336) (IG 0)
      )
      (o_data_even_addr\[1\]
        (T0 14720) (T1 672) (TX 0)
        (TC 168) (IG 0)
      )
      (o_data_even_addr\[2\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 84) (IG 0)
      )
      (o_data_even_addr\[3\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 42) (IG 0)
      )
      (o_data_even_addr\[4\]
        (T0 6458) (T1 8934) (TX 0)
        (TC 21) (IG 0)
      )
      (o_data_even_addr\[5\]
        (T0 8008) (T1 7384) (TX 0)
        (TC 10) (IG 0)
      )
      (o_data_even_addr\[6\]
        (T0 8198) (T1 7194) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_even_addr\[7\]
        (T0 9172) (T1 6220) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_even_addr\[8\]
        (T0 11694) (T1 3698) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[0\]
        (T0 14720) (T1 672) (TX 0)
        (TC 336) (IG 0)
      )
      (o_data_odd_addr\[1\]
        (T0 14720) (T1 672) (TX 0)
        (TC 168) (IG 0)
      )
      (o_data_odd_addr\[2\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 84) (IG 0)
      )
      (o_data_odd_addr\[3\]
        (T0 7712) (T1 7680) (TX 0)
        (TC 42) (IG 0)
      )
      (o_data_odd_addr\[4\]
        (T0 7098) (T1 8294) (TX 0)
        (TC 21) (IG 0)
      )
      (o_data_odd_addr\[5\]
        (T0 8008) (T1 7384) (TX 0)
        (TC 10) (IG 0)
      )
      (o_data_odd_addr\[6\]
        (T0 8838) (T1 6554) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_odd_addr\[7\]
        (T0 9172) (T1 6220) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_odd_addr\[8\]
        (T0 12334) (T1 3058) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr\[9\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ofmaps_cnt_inst_N11
        (T0 7680) (T1 7712) (TX 0)
        (TC 6) (IG 0)
      )
      (ofmaps_cnt_inst_N13
        (T0 10272) (T1 5120) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_N14
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ofmaps_cnt_inst_n1
        (T0 7680) (T1 7712) (TX 0)
        (TC 6) (IG 0)
      )
      (ofmaps_cnt_inst_n10
        (T0 12832) (T1 2560) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n11
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ofmaps_cnt_inst_n12
        (T0 2560) (T1 12832) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n13
        (T0 2560) (T1 12832) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n14
        (T0 10272) (T1 5120) (TX 0)
        (TC 4) (IG 0)
      )
      (ofmaps_cnt_inst_n15
        (T0 7680) (T1 7712) (TX 0)
        (TC 4) (IG 0)
      )
      (ofmaps_cnt_inst_n16
        (T0 5120) (T1 10272) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n17
        (T0 10272) (T1 5120) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n18
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ofmaps_cnt_inst_n19
        (T0 7712) (T1 7680) (TX 0)
        (TC 6) (IG 0)
      )
      (ofmaps_cnt_inst_n2
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (ofmaps_cnt_inst_n4
        (T0 5120) (T1 10272) (TX 0)
        (TC 4) (IG 0)
      )
      (ofmaps_cnt_inst_n5
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (ofmaps_cnt_inst_n8
        (T0 5120) (T1 10272) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n9
        (T0 5120) (T1 10272) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_net2736
        (T0 15380) (T1 12) (TX 0)
        (TC 12) (IG 0)
      )
      (ofmaps_cnt_inst_q_0_
        (T0 7712) (T1 7680) (TX 0)
        (TC 6) (IG 0)
      )
      (ofmaps_cnt_inst_q_1_
        (T0 10272) (T1 5120) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_q_2_
        (T0 10272) (T1 5120) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_q_3_
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ps_ctrl_en_npu
        (T0 2704) (T1 12688) (TX 0)
        (TC 192) (IG 0)
      )
      (ps_ctrl_ldh_v_n
        (T0 12304) (T1 3088) (TX 0)
        (TC 960) (IG 0)
      )
      (ps_ctrl_wr_pipe
        (T0 12704) (T1 2688) (TX 0)
        (TC 192) (IG 0)
      )
      (ps_int_hmode_cnt\[0\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 1920) (IG 0)
      )
      (ps_int_hmode_cnt\[1\]
        (T0 11552) (T1 3840) (TX 0)
        (TC 960) (IG 0)
      )
      (ps_int_ifmaps_ptr\[0\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ps_int_ifmaps_ptr\[1\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ps_int_ifmaps_ptr\[2\]
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ps_int_s_tc_tileh
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (ps_int_s_tc_tilev
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (res_cnt_inst_N10
        (T0 1344) (T1 14048) (TX 0)
        (TC 672) (IG 0)
      )
      (res_cnt_inst_N12
        (T0 14240) (T1 1152) (TX 0)
        (TC 144) (IG 0)
      )
      (res_cnt_inst_n1
        (T0 1344) (T1 14048) (TX 0)
        (TC 672) (IG 0)
      )
      (res_cnt_inst_n10
        (T0 384) (T1 15008) (TX 0)
        (TC 192) (IG 0)
      )
      (res_cnt_inst_n11
        (T0 1344) (T1 14048) (TX 0)
        (TC 336) (IG 0)
      )
      (res_cnt_inst_n12
        (T0 10688) (T1 4704) (TX 0)
        (TC 192) (IG 0)
      )
      (res_cnt_inst_n13
        (T0 14048) (T1 1344) (TX 0)
        (TC 672) (IG 0)
      )
      (res_cnt_inst_n14
        (T0 14048) (T1 1344) (TX 0)
        (TC 336) (IG 0)
      )
      (res_cnt_inst_n2
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (res_cnt_inst_n5
        (T0 1152) (T1 14240) (TX 0)
        (TC 144) (IG 0)
      )
      (res_cnt_inst_n7
        (T0 1344) (T1 14048) (TX 0)
        (TC 336) (IG 0)
      )
      (res_cnt_inst_n8
        (T0 14720) (T1 672) (TX 0)
        (TC 336) (IG 0)
      )
      (res_cnt_inst_n9
        (T0 288) (T1 15104) (TX 0)
        (TC 144) (IG 0)
      )
      (res_cnt_inst_net2790
        (T0 14048) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (res_cnt_inst_q_0_
        (T0 14048) (T1 1344) (TX 0)
        (TC 672) (IG 0)
      )
      (res_cnt_inst_q_1_
        (T0 14048) (T1 1344) (TX 0)
        (TC 336) (IG 0)
      )
      (res_cnt_inst_q_2_
        (T0 14240) (T1 1152) (TX 0)
        (TC 144) (IG 0)
      )
      (rst
        (T0 15390) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (s_tc_hmode
        (T0 13472) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (s_tc_ifmaps
        (T0 0) (T1 15392) (TX 0)
        (TC 0) (IG 0)
      )
      (s_tc_npu_ptr
        (T0 15008) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (s_tc_ofmaps
        (T0 12832) (T1 2560) (TX 0)
        (TC 2) (IG 0)
      )
      (s_tc_res
        (T0 15008) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (s_tc_tileh
        (T0 11552) (T1 3840) (TX 0)
        (TC 12) (IG 0)
      )
      (s_tc_tilev
        (T0 11840) (T1 3552) (TX 0)
        (TC 48) (IG 0)
      )
      (s_tc_vmode
        (T0 10784) (T1 4608) (TX 0)
        (TC 192) (IG 0)
      )
      (tileh_cnt_inst_n1
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (tileh_cnt_inst_n10
        (T0 7712) (T1 7680) (TX 0)
        (TC 24) (IG 0)
      )
      (tileh_cnt_inst_n16
        (T0 7712) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (tileh_cnt_inst_n17
        (T0 7680) (T1 7712) (TX 0)
        (TC 24) (IG 0)
      )
      (tileh_cnt_inst_n18
        (T0 7680) (T1 7712) (TX 0)
        (TC 24) (IG 0)
      )
      (tileh_cnt_inst_n19
        (T0 7680) (T1 7712) (TX 0)
        (TC 12) (IG 0)
      )
      (tileh_cnt_inst_n2
        (T0 7680) (T1 7712) (TX 0)
        (TC 24) (IG 0)
      )
      (tileh_cnt_inst_n20
        (T0 48) (T1 15344) (TX 0)
        (TC 24) (IG 0)
      )
      (tileh_cnt_inst_n21
        (T0 7712) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (tileh_cnt_inst_n22
        (T0 7680) (T1 7712) (TX 0)
        (TC 24) (IG 0)
      )
      (tileh_cnt_inst_n23
        (T0 15344) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (tileh_cnt_inst_n24
        (T0 3864) (T1 11528) (TX 0)
        (TC 12) (IG 0)
      )
      (tileh_cnt_inst_n3
        (T0 7680) (T1 7712) (TX 0)
        (TC 12) (IG 0)
      )
      (tileh_cnt_inst_n6
        (T0 7680) (T1 7712) (TX 0)
        (TC 12) (IG 0)
      )
      (tileh_cnt_inst_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (tileh_cnt_inst_q_1_
        (T0 7712) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (tilev_cnt_inst_n1
        (T0 7872) (T1 7520) (TX 0)
        (TC 48) (IG 0)
      )
      (tilev_cnt_inst_n11
        (T0 192) (T1 15200) (TX 0)
        (TC 96) (IG 0)
      )
      (tilev_cnt_inst_n12
        (T0 7872) (T1 7520) (TX 0)
        (TC 48) (IG 0)
      )
      (tilev_cnt_inst_n13
        (T0 7872) (T1 7520) (TX 0)
        (TC 96) (IG 0)
      )
      (tilev_cnt_inst_n14
        (T0 7872) (T1 7520) (TX 0)
        (TC 96) (IG 0)
      )
      (tilev_cnt_inst_n15
        (T0 7520) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (tilev_cnt_inst_n17
        (T0 7520) (T1 7872) (TX 0)
        (TC 96) (IG 0)
      )
      (tilev_cnt_inst_n2
        (T0 7872) (T1 7520) (TX 0)
        (TC 96) (IG 0)
      )
      (tilev_cnt_inst_n3
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (tilev_cnt_inst_n4
        (T0 4032) (T1 11360) (TX 0)
        (TC 48) (IG 0)
      )
      (tilev_cnt_inst_n5
        (T0 15200) (T1 192) (TX 0)
        (TC 96) (IG 0)
      )
      (tilev_cnt_inst_n6
        (T0 7872) (T1 7520) (TX 0)
        (TC 48) (IG 0)
      )
      (tilev_cnt_inst_n7
        (T0 7872) (T1 7520) (TX 0)
        (TC 96) (IG 0)
      )
      (tilev_cnt_inst_n8
        (T0 15392) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (tilev_cnt_inst_n9
        (T0 7520) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (tilev_cnt_inst_q_0_
        (T0 7520) (T1 7872) (TX 0)
        (TC 96) (IG 0)
      )
      (tilev_cnt_inst_q_1_
        (T0 7520) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (vmode_cnt_inst_N10
        (T0 9216) (T1 6176) (TX 0)
        (TC 384) (IG 0)
      )
      (vmode_cnt_inst_N12
        (T0 13088) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (vmode_cnt_inst_n1
        (T0 4608) (T1 10784) (TX 0)
        (TC 192) (IG 0)
      )
      (vmode_cnt_inst_n10
        (T0 4608) (T1 10784) (TX 0)
        (TC 192) (IG 0)
      )
      (vmode_cnt_inst_n11
        (T0 4608) (T1 10784) (TX 0)
        (TC 192) (IG 0)
      )
      (vmode_cnt_inst_n12
        (T0 2) (T1 15390) (TX 0)
        (TC 1) (IG 0)
      )
      (vmode_cnt_inst_n2
        (T0 10784) (T1 4608) (TX 0)
        (TC 384) (IG 0)
      )
      (vmode_cnt_inst_n4
        (T0 10784) (T1 4608) (TX 0)
        (TC 192) (IG 0)
      )
      (vmode_cnt_inst_n5
        (T0 4608) (T1 10784) (TX 0)
        (TC 192) (IG 0)
      )
      (vmode_cnt_inst_n6
        (T0 4608) (T1 10784) (TX 0)
        (TC 384) (IG 0)
      )
      (vmode_cnt_inst_n7
        (T0 4608) (T1 10784) (TX 0)
        (TC 192) (IG 0)
      )
      (vmode_cnt_inst_n8
        (T0 8480) (T1 6912) (TX 0)
        (TC 192) (IG 0)
      )
      (vmode_cnt_inst_n9
        (T0 2304) (T1 13088) (TX 0)
        (TC 192) (IG 0)
      )
      (vmode_cnt_inst_net2808
        (T0 14432) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (vmode_cnt_inst_q_0_
        (T0 10784) (T1 4608) (TX 0)
        (TC 384) (IG 0)
      )
      (vmode_cnt_inst_q_1_
        (T0 10784) (T1 4608) (TX 0)
        (TC 192) (IG 0)
      )
      (vmode_cnt_inst_q_2_
        (T0 10784) (T1 4608) (TX 0)
        (TC 192) (IG 0)
      )
    )
  )
)
)
