
synthesis -f "Vivaz_MachXO2_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 16:38:43 2016


Command Line:  synthesis -f Vivaz_MachXO2_impl1_lattice.synproj -gui -msgset D:/Github/Lattice/Vivaz MachXO2/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/Github/Lattice/Vivaz MachXO2/impl1 (searchpath added)
-p D:/Github/Lattice/Vivaz MachXO2 (searchpath added)
VHDL library = work
VHDL design file = D:/Github/Lattice/Vivaz MachXO2/top.vhdl
VHDL design file = D:/Github/Lattice/Vivaz MachXO2/clk_divider.vhd
VHDL design file = D:/Github/Lattice/Vivaz MachXO2/reset_routine.vhd
VHDL design file = D:/Github/Lattice/Vivaz MachXO2/debounce.vhd
VHDL design file = D:/Github/Lattice/Vivaz MachXO2/write_command_data.vhd
VHDL design file = D:/Github/Lattice/Vivaz MachXO2/commanddataarbiter.vhd
VHDL design file = D:/Github/Lattice/Vivaz MachXO2/movetopoint.vhd
VHDL design file = D:/Github/Lattice/Vivaz MachXO2/setbacklight.vhd
VHDL design file = D:/Github/Lattice/Vivaz MachXO2/fillcolor.vhd
VHDL design file = D:/Github/Lattice/Vivaz MachXO2/fsm_init.vhd
NGD file = Vivaz_MachXO2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/Github/Lattice/Vivaz MachXO2/impl1"  />
Analyzing VHDL file d:/github/lattice/vivaz machxo2/top.vhdl. VHDL-1481
    <postMsg mid="35921240" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(45): " arg1="components" arg2="lattice" arg3="d:/github/lattice/vivaz machxo2/top.vhdl" arg4="45"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(47): " arg1="top" arg2="d:/github/lattice/vivaz machxo2/top.vhdl" arg3="47"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(67): " arg1="behaviour" arg2="d:/github/lattice/vivaz machxo2/top.vhdl" arg3="67"  />
Analyzing VHDL file d:/github/lattice/vivaz machxo2/clk_divider.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/clk_divider.vhd(7): " arg1="clk_divider" arg2="d:/github/lattice/vivaz machxo2/clk_divider.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/clk_divider.vhd(18): " arg1="beh_clk_divider" arg2="d:/github/lattice/vivaz machxo2/clk_divider.vhd" arg3="18"  />
Analyzing VHDL file d:/github/lattice/vivaz machxo2/reset_routine.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/reset_routine.vhd(7): " arg1="reset_routine" arg2="d:/github/lattice/vivaz machxo2/reset_routine.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/reset_routine.vhd(17): " arg1="beh_reset_routine" arg2="d:/github/lattice/vivaz machxo2/reset_routine.vhd" arg3="17"  />
Analyzing VHDL file d:/github/lattice/vivaz machxo2/debounce.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/debounce.vhd(7): " arg1="debounce" arg2="d:/github/lattice/vivaz machxo2/debounce.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/debounce.vhd(15): " arg1="beh_debounce" arg2="d:/github/lattice/vivaz machxo2/debounce.vhd" arg3="15"  />
Analyzing VHDL file d:/github/lattice/vivaz machxo2/write_command_data.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/write_command_data.vhd(7): " arg1="write_command_data" arg2="d:/github/lattice/vivaz machxo2/write_command_data.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/write_command_data.vhd(22): " arg1="beh_write_command_data" arg2="d:/github/lattice/vivaz machxo2/write_command_data.vhd" arg3="22"  />
Analyzing VHDL file d:/github/lattice/vivaz machxo2/commanddataarbiter.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/commanddataarbiter.vhd(7): " arg1="commanddataarbiter" arg2="d:/github/lattice/vivaz machxo2/commanddataarbiter.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/commanddataarbiter.vhd(36): " arg1="beh_commanddataarbiter" arg2="d:/github/lattice/vivaz machxo2/commanddataarbiter.vhd" arg3="36"  />
Analyzing VHDL file d:/github/lattice/vivaz machxo2/movetopoint.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/movetopoint.vhd(7): " arg1="movetopoint" arg2="d:/github/lattice/vivaz machxo2/movetopoint.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/movetopoint.vhd(25): " arg1="beh_movetopoint" arg2="d:/github/lattice/vivaz machxo2/movetopoint.vhd" arg3="25"  />
Analyzing VHDL file d:/github/lattice/vivaz machxo2/setbacklight.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/setbacklight.vhd(7): " arg1="setbacklight" arg2="d:/github/lattice/vivaz machxo2/setbacklight.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/setbacklight.vhd(22): " arg1="beh_setbacklight" arg2="d:/github/lattice/vivaz machxo2/setbacklight.vhd" arg3="22"  />
Analyzing VHDL file d:/github/lattice/vivaz machxo2/fillcolor.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/fillcolor.vhd(7): " arg1="fillcolor" arg2="d:/github/lattice/vivaz machxo2/fillcolor.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/fillcolor.vhd(23): " arg1="beh_fillcolor" arg2="d:/github/lattice/vivaz machxo2/fillcolor.vhd" arg3="23"  />
Analyzing VHDL file d:/github/lattice/vivaz machxo2/fsm_init.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/fsm_init.vhd(7): " arg1="fsm_init" arg2="d:/github/lattice/vivaz machxo2/fsm_init.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/fsm_init.vhd(30): " arg1="beh_fsm_init" arg2="d:/github/lattice/vivaz machxo2/fsm_init.vhd" arg3="30"  />
unit top is not yet analyzed. VHDL-1485
d:/github/lattice/vivaz machxo2/top.vhdl(47): executing top(behaviour)

    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(283): " arg1="&apos;0&apos;" arg2="movetopoint_go_i" arg3="d:/github/lattice/vivaz machxo2/top.vhdl" arg4="283"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(284): " arg1="&quot;UUUUUUUUUU&quot;" arg2="movetopoint_xstart_i" arg3="d:/github/lattice/vivaz machxo2/top.vhdl" arg4="284"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(285): " arg1="&quot;UUUUUUUUUU&quot;" arg2="movetopoint_xend_i" arg3="d:/github/lattice/vivaz machxo2/top.vhdl" arg4="285"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(286): " arg1="&quot;UUUUUUUUU&quot;" arg2="movetopoint_ystart_i" arg3="d:/github/lattice/vivaz machxo2/top.vhdl" arg4="286"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(287): " arg1="&quot;UUUUUUUUU&quot;" arg2="movetopoint_yend_i" arg3="d:/github/lattice/vivaz machxo2/top.vhdl" arg4="287"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(302): " arg1="&apos;0&apos;" arg2="fillcolor_go_i" arg3="d:/github/lattice/vivaz machxo2/top.vhdl" arg4="302"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(303): " arg1="&quot;UUUUUUUUUUUUUUUU&quot;" arg2="fillcolor_color565_i" arg3="d:/github/lattice/vivaz machxo2/top.vhdl" arg4="303"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(304): " arg1="&quot;UUUUUUUUUUUUUUUUUU&quot;" arg2="fillcolor_pixcount_i" arg3="d:/github/lattice/vivaz machxo2/top.vhdl" arg4="304"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/vivaz machxo2/top.vhdl(65): " arg1="top" arg2="behaviour" arg3="d:/github/lattice/vivaz machxo2/top.vhdl" arg4="65"  />
Top module name (VHDL): top
Last elaborated design is top(behaviour)
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="CH1"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="CH2"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="CH3"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pb1_i_N_1"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="vivaz_RS"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="vivaz_RESET"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="clk53_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="clk1k_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="main_reset_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pb1_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="resetroutine_done_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="resetroutine_go_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="writecommanddataroutine_command0data1_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="writecommanddataroutine_done_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="commanddataarbiter_done_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="movetopoint_commanddata_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="movetopoint_start_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="setbacklight_commanddata_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="setbacklight_start_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="setbacklight_done_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="setbacklight_go_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="fillcolor_commanddata_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="fillcolor_start_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="passthrough_commanddata_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="passthrough_start_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="clk53_out"  />
    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/movetopoint.vhd(54): " arg1="\inst_movetopoint/start_i_341_349" arg2="d:/github/lattice/vivaz machxo2/movetopoint.vhd" arg3="54"  />
    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/fillcolor.vhd(47): " arg1="\inst_fillcolor/start_i_112_121" arg2="d:/github/lattice/vivaz machxo2/fillcolor.vhd" arg3="47"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/movetopoint.vhd(375): " arg1="\inst_movetopoint/start_i_350" arg2="d:/github/lattice/vivaz machxo2/movetopoint.vhd" arg3="375"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/fillcolor.vhd(130): " arg1="\inst_fillcolor/start_i_122" arg2="d:/github/lattice/vivaz machxo2/fillcolor.vhd" arg3="130"  />



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\inst_fillcolor/valueout"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/setbacklight.vhd(200): " arg1="\inst_setbacklight/valueout__i15" arg2="d:/github/lattice/vivaz machxo2/setbacklight.vhd" arg3="200"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/write_command_data.vhd(68): " arg1="\inst_writecommanddata/fsm_state_i__i2" arg2="d:/github/lattice/vivaz machxo2/write_command_data.vhd" arg3="68"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/fsm_init.vhd(658): " arg1="\inst_fsm_init/valueout_passthrough_i_i0_i8" arg2="d:/github/lattice/vivaz machxo2/fsm_init.vhd" arg3="658"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/github/lattice/vivaz machxo2/commanddataarbiter.vhd(148): " arg1="\inst_commanddataarbiter/cdroutine_value_i_i0_i15" arg2="d:/github/lattice/vivaz machxo2/commanddataarbiter.vhd" arg3="148"  />
GSR instance connected to net n3941.
Duplicate register/latch removal. \inst_setbacklight/valueout__i7 is a one-to-one match with \inst_setbacklight/valueout__i5.
Duplicate register/latch removal. \inst_setbacklight/valueout__i4 is a one-to-one match with \inst_setbacklight/valueout__i3.
Duplicate register/latch removal. \inst_movetopoint/valueout_i5 is a one-to-one match with \inst_movetopoint/valueout_i3.
Duplicate register/latch removal. \inst_movetopoint/valueout_i1 is a one-to-one match with \inst_movetopoint/valueout_i5.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pb2" arg2="pb2"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="pb2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="vivaz_TE" arg2="vivaz_TE"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="vivaz_TE"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="4"  />

Design Results:
    826 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file Vivaz_MachXO2_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 260 of 7209 (3 % )
CCU2D => 65
FD1P3AX => 48
FD1P3AY => 3
FD1P3IX => 104
FD1P3JX => 2
FD1S1D => 12
FD1S3AX => 25
FD1S3AY => 2
FD1S3BX => 12
FD1S3DX => 17
FD1S3IX => 35
GSR => 1
IB => 3
INV => 1
L6MUX21 => 1
LUT4 => 430
OB => 29
OSCH => 1
PFUMX => 32
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 20
  Net : tb_clk_c, loads : 190
  Net : clk, loads : 48
  Net : inst_commanddataarbiter/clksynth_i, loads : 3
  Net : inst_clkdivider/clk1k_i, loads : 3
  Net : inst_fsm_init/counter_i_6__N_847, loads : 2
  Net : inst_fsm_init/counter_i_6__N_835, loads : 2
  Net : inst_fsm_init/fsm_state_i_4__N_773, loads : 2
  Net : inst_fsm_init/counter_i_6__N_831, loads : 2
  Net : inst_fsm_init/fsm_state_i_4__N_700, loads : 2
  Net : inst_fsm_init/counter_i_6__N_809, loads : 2
  Net : inst_fsm_init/counter_i_6__N_839, loads : 2
  Net : inst_fsm_init/fsm_state_i_4__N_759, loads : 2
  Net : inst_fsm_init/counter_i_6__N_843, loads : 2
  Net : inst_fsm_init/fsm_state_i_4__N_745, loads : 2
  Net : inst_fsm_init/counter_i_6__N_851, loads : 2
  Net : inst_fsm_init/fsm_state_i_4__N_731, loads : 2
  Net : inst_debounce1/pb1_i, loads : 1
  Net : inst_commanddataarbiter/CH1_c, loads : 1
  Net : inst_fsm_init/setbacklight_go_i, loads : 1
  Net : inst_fsm_init/resetroutine_go_i, loads : 1
Clock Enable Nets
Number of Clock Enables: 50
Top 10 highest fanout Clock Enables:
  Net : inst_debounce3/output_N_1154, loads : 22
  Net : inst_fillcolor/tb_clk_c_enable_98, loads : 18
  Net : inst_writecommanddata/tb_clk_c_enable_58, loads : 18
  Net : inst_writecommanddata/tb_clk_c_enable_76, loads : 16
  Net : inst_debounce1/clk_enable_16, loads : 16
  Net : inst_commanddataarbiter/tb_clk_c_enable_96, loads : 10
  Net : inst_debounce1/output_N_1154, loads : 7
  Net : inst_writecommanddata/tb_clk_c_enable_57, loads : 7
  Net : inst_fsm_init/tb_clk_c_enable_106, loads : 5
  Net : inst_fsm_init/tb_clk_c_enable_110, loads : 4
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : inst_fsm_init/fsm_state_i_0, loads : 48
  Net : inst_fsm_init/fsm_state_i_1, loads : 47
  Net : inst_commanddataarbiter/start_N_652, loads : 45
  Net : inst_fsm_init/fsm_state_i_2, loads : 41
  Net : inst_fsm_init/fsm_state_i_3, loads : 39
  Net : inst_fsm_init/fsm_state_i_4, loads : 37
  Net : inst_commanddataarbiter/fsm_state_i_1, loads : 35
  Net : inst_clkdivider/n9775, loads : 28
  Net : inst_fsm_init/executed_i, loads : 24
  Net : inst_debounce3/main_reset_i, loads : 23
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk7 [get_nets                          |             |             |
\inst_commanddataarbiter/clksynth_i]    |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk6 [get_nets setbacklight_go_i]       |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk5 [get_nets CH1_c]                   |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk4 [get_nets \inst_debounce1/pb1_i]   |    1.000 MHz|   60.481 MHz|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets clk]                     |    1.000 MHz|   86.873 MHz|     8  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets resetroutine_go_i]       |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk1k_i]                 |    1.000 MHz|  115.915 MHz|     7  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets tb_clk_c]                |    1.000 MHz|   84.810 MHz|    15  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 92.145  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.953  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "Vivaz_MachXO2_impl1.ngd" -o "Vivaz_MachXO2_impl1_map.ncd" -pr "Vivaz_MachXO2_impl1.prf" -mp "Vivaz_MachXO2_impl1.mrp" -lpf "D:/Github/Lattice/Vivaz MachXO2/impl1/Vivaz_MachXO2_impl1.lpf" -lpf "D:/Github/Lattice/Vivaz MachXO2/Vivaz_MachXO2.lpf" -c 0            
map:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Vivaz_MachXO2_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="pb2"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="vivaz_TE"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="pb2"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="vivaz_TE"  />



Design Summary:
   Number of registers:    260 out of  7209 (4%)
      PFU registers:          260 out of  6864 (4%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       305 out of  3432 (9%)
      SLICEs as Logic/ROM:    305 out of  3432 (9%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         65 out of  3432 (2%)
   Number of LUT4s:        581 out of  6864 (8%)
      Number used as logic LUTs:        451
      Number used as distributed RAM:     0
      Number used as ripple logic:      130
      Number used as shift registers:     0
   Number of PIO sites used: 32 + 4(JTAG) out of 115 (31%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  20
     Net clk: 26 loads, 26 rising, 0 falling (Driver: OSCInst0 )
     Net CH1_c: 1 loads, 1 rising, 0 falling (Driver: inst_commanddataarbiter/cdroutine_go_i_91 )
     Net tb_clk_c: 141 loads, 141 rising, 0 falling (Driver: PIO tb_clk )
     Net inst_commanddataarbiter/clksynth_i: 3 loads, 3 rising, 0 falling (Driver: inst_commanddataarbiter/i2_2_lut_3_lut_4_lut )
     Net inst_debounce1/pb1_i: 1 loads, 0 rising, 1 falling (Driver: inst_debounce1/output_16 )
     Net clk1k_i: 3 loads, 3 rising, 0 falling (Driver: inst_clkdivider/div53000_28 )
     Net resetroutine_go_i: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/start_reset_i_888 )
     Net setbacklight_go_i: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/start_setbacklight_i_892 )
     Net inst_fsm_init/fsm_state_i_4__N_773: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/fsm_state_i_4__N_701_I_0_924_2_lut )
     Net inst_fsm_init/counter_i_6__N_851: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/counter_i_6__N_810_I_0_934_2_lut_3_lut )
     Net inst_fsm_init/counter_i_6__N_847: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/counter_i_6__N_810_I_0_933_2_lut_3_lut )
     Net inst_fsm_init/counter_i_6__N_843: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/counter_i_6__N_810_I_0_932_2_lut_3_lut )
     Net inst_fsm_init/fsm_state_i_4__N_700: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/fsm_state_i_4__I_0_913_2_lut )
     Net inst_fsm_init/fsm_state_i_4__N_731: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/fsm_state_i_4__N_701_I_0_921_2_lut )
     Net inst_fsm_init/fsm_state_i_4__N_745: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/fsm_state_i_4__N_701_I_0_922_2_lut )
     Net inst_fsm_init/counter_i_6__N_839: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/counter_i_6__N_810_I_0_931_2_lut_3_lut )
     Net inst_fsm_init/counter_i_6__N_835: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/counter_i_6__N_810_I_0_930_2_lut_3_lut )
     Net inst_fsm_init/counter_i_6__N_831: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/counter_i_6__N_810_I_0_929_2_lut_3_lut )
     Net inst_fsm_init/counter_i_6__N_809: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/counter_i_6__I_0_2_lut_3_lut )
     Net inst_fsm_init/fsm_state_i_4__N_759: 1 loads, 1 rising, 0 falling (Driver: inst_fsm_init/fsm_state_i_4__N_701_I_0_923_2_lut )
   Number of Clock Enables:  50
     Net inst_commanddataarbiter/tb_clk_c_enable_96: 9 loads, 9 LSLICEs
     Net inst_commanddataarbiter/tb_clk_c_enable_10: 1 loads, 1 LSLICEs
     Net inst_commanddataarbiter/tb_clk_c_enable_60: 2 loads, 2 LSLICEs
     Net inst_commanddataarbiter/tb_clk_c_enable_81: 1 loads, 1 LSLICEs
     Net tb_clk_c_enable_83: 1 loads, 1 LSLICEs
     Net tb_clk_c_enable_82: 1 loads, 1 LSLICEs
     Net inst_commanddataarbiter/tb_clk_c_enable_61: 1 loads, 1 LSLICEs
     Net inst_debounce1/output_N_1154: 3 loads, 3 LSLICEs
     Net inst_debounce1/clk_enable_16: 8 loads, 8 LSLICEs
     Net inst_debounce1/clk_enable_17: 1 loads, 1 LSLICEs
     Net tb_clk_c_enable_111: 5 loads, 5 LSLICEs
     Net tb_clk_c_enable_89: 1 loads, 1 LSLICEs
     Net inst_resetroutine/clk1k_i_enable_1: 1 loads, 1 LSLICEs
     Net inst_resetroutine/clk1k_i_enable_2: 1 loads, 1 LSLICEs
     Net inst_setbacklight/tb_clk_c_enable_100: 2 loads, 2 LSLICEs
     Net inst_setbacklight/tb_clk_c_enable_25: 1 loads, 1 LSLICEs
     Net inst_setbacklight/tb_clk_c_enable_99: 1 loads, 1 LSLICEs
     Net inst_setbacklight/tb_clk_c_enable_31: 1 loads, 1 LSLICEs
     Net inst_setbacklight/tb_clk_c_enable_104: 2 loads, 2 LSLICEs
     Net inst_setbacklight/tb_clk_c_enable_87: 1 loads, 1 LSLICEs
     Net inst_setbacklight/tb_clk_c_enable_88: 1 loads, 1 LSLICEs
     Net inst_writecommanddata/tb_clk_c_enable_57: 4 loads, 4 LSLICEs
     Net inst_writecommanddata/tb_clk_c_enable_7: 1 loads, 1 LSLICEs
     Net inst_writecommanddata/tb_clk_c_enable_58: 1 loads, 1 LSLICEs
     Net inst_writecommanddata/tb_clk_c_enable_76: 9 loads, 9 LSLICEs
     Net inst_writecommanddata/tb_clk_c_enable_29: 1 loads, 1 LSLICEs
     Net inst_writecommanddata/tb_clk_c_enable_102: 1 loads, 1 LSLICEs
     Net inst_fsm_init/tb_clk_c_enable_86: 1 loads, 1 LSLICEs
     Net inst_fsm_init/tb_clk_c_enable_19: 1 loads, 1 LSLICEs
     Net inst_fsm_init/tb_clk_c_enable_37: 1 loads, 1 LSLICEs
     Net inst_fsm_init/tb_clk_c_enable_35: 1 loads, 1 LSLICEs
     Net inst_fsm_init/tb_clk_c_enable_106: 2 loads, 2 LSLICEs
     Net inst_fsm_init/tb_clk_c_enable_38: 1 loads, 1 LSLICEs
     Net inst_fsm_init/tb_clk_c_enable_42: 1 loads, 1 LSLICEs
     Net inst_fsm_init/tb_clk_c_enable_90: 1 loads, 1 LSLICEs
     Net inst_fsm_init/tb_clk_c_enable_43: 1 loads, 1 LSLICEs
     Net inst_fsm_init/tb_clk_c_enable_110: 3 loads, 3 LSLICEs
     Net inst_fillcolor/tb_clk_c_enable_11: 1 loads, 1 LSLICEs
     Net inst_fillcolor/tb_clk_c_enable_14: 1 loads, 1 LSLICEs
     Net inst_fillcolor/tb_clk_c_enable_26: 1 loads, 1 LSLICEs
     Net inst_fillcolor/tb_clk_c_enable_91: 2 loads, 2 LSLICEs
     Net inst_fillcolor/tb_clk_c_enable_98: 10 loads, 10 LSLICEs
     Net inst_fillcolor/tb_clk_c_enable_84: 1 loads, 1 LSLICEs
     Net inst_fillcolor/tb_clk_c_enable_49: 1 loads, 1 LSLICEs
     Net inst_fillcolor/tb_clk_c_enable_97: 1 loads, 1 LSLICEs
     Net inst_movetopoint/tb_clk_c_enable_105: 4 loads, 4 LSLICEs
     Net inst_movetopoint/tb_clk_c_enable_85: 1 loads, 1 LSLICEs
     Net inst_movetopoint/tb_clk_c_enable_101: 2 loads, 2 LSLICEs
     Net inst_debounce3/output_N_1154: 11 loads, 11 LSLICEs
     Net inst_debounce3/clk_enable_18: 1 loads, 1 LSLICEs
   Number of LSRs:  46
     Net inst_commanddataarbiter/n9842: 1 loads, 1 LSLICEs
     Net movetopoint_start_i: 1 loads, 1 LSLICEs
     Net inst_commanddataarbiter/start_i_N_279: 1 loads, 1 LSLICEs
     Net inst_commanddataarbiter/n894: 9 loads, 9 LSLICEs
     Net inst_commanddataarbiter/n5673: 1 loads, 1 LSLICEs
     Net main_reset_i: 12 loads, 12 LSLICEs
     Net inst_commanddataarbiter/n8135: 2 loads, 2 LSLICEs
     Net inst_debounce1/n9836: 11 loads, 11 LSLICEs
     Net inst_resetroutine/n9811: 1 loads, 1 LSLICEs
     Net n5718: 1 loads, 1 LSLICEs
     Net n6361: 4 loads, 4 LSLICEs
     Net n8288: 1 loads, 1 LSLICEs
     Net counter_5__N_64: 1 loads, 1 LSLICEs
     Net n9775: 8 loads, 8 LSLICEs
     Net inst_setbacklight/n9794: 1 loads, 1 LSLICEs
     Net inst_setbacklight/n9776: 2 loads, 2 LSLICEs
     Net inst_writecommanddata/start_i_N_167: 1 loads, 1 LSLICEs
     Net inst_writecommanddata/tb_clk_c_enable_58: 10 loads, 10 LSLICEs
     Net inst_fsm_init/fsm_state_i_4__N_799: 2 loads, 2 LSLICEs
     Net inst_fsm_init/fsm_state_i_4__N_773: 1 loads, 1 LSLICEs
     Net inst_fsm_init/counter_i_6__N_851: 1 loads, 1 LSLICEs
     Net inst_fsm_init/counter_i_6__N_873: 2 loads, 2 LSLICEs
     Net inst_fsm_init/counter_i_6__N_847: 1 loads, 1 LSLICEs
     Net inst_fsm_init/fsm_state_i_4__N_796: 2 loads, 2 LSLICEs
     Net inst_fsm_init/fsm_state_i_4__N_790: 2 loads, 2 LSLICEs
     Net inst_fsm_init/start_i_N_1108: 1 loads, 1 LSLICEs
     Net inst_fsm_init/fsm_state_i_4__N_787: 2 loads, 2 LSLICEs
     Net inst_fsm_init/counter_i_6__N_870: 2 loads, 2 LSLICEs
     Net inst_fsm_init/counter_i_6__N_843: 1 loads, 1 LSLICEs
     Net inst_fsm_init/fsm_state_i_4__N_700: 1 loads, 1 LSLICEs
     Net inst_fsm_init/fsm_state_i_4__N_731: 1 loads, 1 LSLICEs
     Net inst_fsm_init/fsm_state_i_4__N_745: 1 loads, 1 LSLICEs
     Net inst_fsm_init/counter_i_6__N_867: 2 loads, 2 LSLICEs
     Net inst_fsm_init/counter_i_6__N_839: 1 loads, 1 LSLICEs
     Net inst_fsm_init/counter_i_6__N_864: 2 loads, 2 LSLICEs
     Net inst_fsm_init/counter_i_6__N_835: 1 loads, 1 LSLICEs
     Net inst_fsm_init/counter_i_6__N_861: 2 loads, 2 LSLICEs
     Net inst_fsm_init/counter_i_6__N_831: 1 loads, 1 LSLICEs
     Net inst_fsm_init/counter_i_6__N_858: 2 loads, 2 LSLICEs
     Net inst_fsm_init/counter_i_6__N_809: 1 loads, 1 LSLICEs
     Net inst_fsm_init/counter_i_6__N_855: 2 loads, 2 LSLICEs
     Net inst_fsm_init/fsm_state_i_4__N_759: 1 loads, 1 LSLICEs
     Net inst_fsm_init/fsm_state_i_4__N_793: 2 loads, 2 LSLICEs
     Net inst_fillcolor/n5693: 10 loads, 10 LSLICEs
     Net inst_fillcolor/start_N_648: 1 loads, 1 LSLICEs
     Net inst_debounce3/n9835: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net fsm_state_i_0_adj_1220: 49 loads
     Net fsm_state_i_1_adj_1219: 48 loads
     Net start_N_652: 46 loads
     Net fsm_state_i_2_adj_1218: 42 loads
     Net fsm_state_i_3_adj_1217: 40 loads
     Net fsm_state_i_4: 38 loads
     Net fsm_state_i_1_adj_1207: 36 loads
     Net executed_i_adj_1221: 25 loads
     Net n9775: 22 loads
     Net main_reset_i: 21 loads
 

   Number of warnings:  4
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 61 MB

Dumping design to file Vivaz_MachXO2_impl1_map.ncd.

ncd2vdb "Vivaz_MachXO2_impl1_map.ncd" ".vdbs/Vivaz_MachXO2_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.

mpartrce -p "Vivaz_MachXO2_impl1.p2t" -f "Vivaz_MachXO2_impl1.p3t" -tf "Vivaz_MachXO2_impl1.pt" "Vivaz_MachXO2_impl1_map.ncd" "Vivaz_MachXO2_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Vivaz_MachXO2_impl1_map.ncd"
Tue Aug 23 16:38:48 2016

PAR: Place And Route Diamond (64-bit) 3.7.0.96.1.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "D:/Github/Lattice/Vivaz MachXO2/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Vivaz_MachXO2_impl1_map.ncd Vivaz_MachXO2_impl1.dir/5_1.ncd Vivaz_MachXO2_impl1.prf
Preference file: Vivaz_MachXO2_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Vivaz_MachXO2_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   32+4(JTAG)/336     11% used
                  32+4(JTAG)/115     31% bonded

   SLICE            305/3432          8% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 862
Number of Connections: 2441

Pin Constraint Summary:
   29 out of 29 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    tb_clk_c (driver: tb_clk, clk load #: 141)
    clk (driver: OSCInst0, clk load #: 26)


The following 7 signals are selected to use the secondary clock routing resources:
    main_reset_i (driver: SLICE_290, clk load #: 0, sr load #: 12, ce load #: 0)
    inst_debounce1/n9836 (driver: inst_debounce1/SLICE_314, clk load #: 0, sr load #: 11, ce load #: 0)
    inst_writecommanddata/tb_clk_c_enable_58 (driver: SLICE_300, clk load #: 0, sr load #: 10, ce load #: 1)
    inst_debounce3/output_N_1154 (driver: inst_debounce3/SLICE_297, clk load #: 0, sr load #: 0, ce load #: 11)
    inst_debounce3/n9835 (driver: inst_debounce3/SLICE_323, clk load #: 0, sr load #: 11, ce load #: 0)
    inst_fillcolor/tb_clk_c_enable_98 (driver: inst_fillcolor/i7499/SLICE_216, clk load #: 0, sr load #: 0, ce load #: 10)
    inst_fillcolor/n5693 (driver: inst_fillcolor/SLICE_75, clk load #: 0, sr load #: 10, ce load #: 0)

Signal main_reset_i is selected as Global Set/Reset.
.
Starting Placer Phase 0.
.............
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.....................
Placer score = 95072.
Finished Placer Phase 1.  REAL time: 6 secs 

Starting Placer Phase 2.
.
Placer score =  94556
Finished Placer Phase 2.  REAL time: 6 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "tb_clk_c" from comp "tb_clk" on CLK_PIN site "49 (PB16A)", clk load = 141
  PRIMARY "clk" from OSC on comp "OSCInst0" on site "OSC", clk load = 26
  SECONDARY "main_reset_i" from Q0 on comp "SLICE_290" on site "R21C18A", clk load = 0, ce load = 0, sr load = 12
  SECONDARY "inst_debounce1/n9836" from F0 on comp "inst_debounce1/SLICE_314" on site "R21C18C", clk load = 0, ce load = 0, sr load = 11
  SECONDARY "inst_writecommanddata/tb_clk_c_enable_58" from F0 on comp "SLICE_300" on site "R14C20C", clk load = 0, ce load = 1, sr load = 10
  SECONDARY "inst_debounce3/output_N_1154" from F0 on comp "inst_debounce3/SLICE_297" on site "R21C20B", clk load = 0, ce load = 11, sr load = 0
  SECONDARY "inst_debounce3/n9835" from F0 on comp "inst_debounce3/SLICE_323" on site "R21C18D", clk load = 0, ce load = 0, sr load = 11
  SECONDARY "inst_fillcolor/tb_clk_c_enable_98" from OFX0 on comp "inst_fillcolor/i7499/SLICE_216" on site "R21C20C", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "inst_fillcolor/n5693" from F1 on comp "inst_fillcolor/SLICE_75" on site "R21C20D", clk load = 0, ce load = 0, sr load = 10

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 7 out of 8 (87%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   32 + 4(JTAG) out of 336 (10.7%) PIO sites used.
   32 + 4(JTAG) out of 115 (31.3%) bonded PIO sites used.
   Number of PIO comps: 32; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 28 (  0%)  | -          | -         |
| 1        | 11 / 29 ( 37%) | 2.5V       | -         |
| 2        | 21 / 29 ( 72%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 6 secs 

Dumping design to file Vivaz_MachXO2_impl1.dir/5_1.ncd.

0 connections routed; 2441 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=CH1_c loads=2 clock_loads=1&#xA;   Signal=inst_commanddataarbiter/clksynth_i loads=3 clock_loads=3&#xA;   Signal=inst_debounce1/pb1_i loads=2 clock_loads=1&#xA;   Signal=clk1k_i loads=17 clock_loads=3&#xA;   Signal=resetroutine_go_i loads=1 clock_loads=1&#xA;   Signal=setbacklight_go_i loads=1 clock_loads=1&#xA;   Signal=inst_fsm_init/f   ....   _i_6__N_831 loads=2 clock_loads=1&#xA;   Signal=inst_fsm_init/counter_i_6__N_809 loads=2 clock_loads=1&#xA;   Signal=inst_fsm_init/fsm_state_i_4__N_759 loads=2 clock_loads=1"  />

Completed router resource preassignment. Real time: 8 secs 

Start NBR router at 16:38:56 08/23/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:38:56 08/23/16

Start NBR section for initial routing at 16:38:56 08/23/16
Level 1, iteration 1
2(0.00%) conflicts; 1743(71.41%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.436ns/0.000ns; real time: 8 secs 
Level 2, iteration 1
0(0.00%) conflict; 1743(71.41%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.186ns/0.000ns; real time: 8 secs 
Level 3, iteration 1
0(0.00%) conflict; 1743(71.41%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.220ns/0.000ns; real time: 8 secs 
Level 4, iteration 1
95(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 8 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:38:56 08/23/16
Level 4, iteration 1
80(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 2
63(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 3
56(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 4
49(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 5
41(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 6
34(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 7
30(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 8
31(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 9
26(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 10
22(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 11
19(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 12
15(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 9 secs 
Level 4, iteration 13
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 
Level 4, iteration 14
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 
Level 4, iteration 15
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 
Level 4, iteration 16
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 
Level 4, iteration 17
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 
Level 4, iteration 18
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 
Level 4, iteration 19
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 
Level 4, iteration 20
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 
Level 4, iteration 21
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 
Level 4, iteration 22
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 16:38:58 08/23/16

Start NBR section for re-routing at 16:38:58 08/23/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.629ns/0.000ns; real time: 10 secs 

Start NBR section for post-routing at 16:38:58 08/23/16

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 6.629ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=CH1_c loads=2 clock_loads=1&#xA;   Signal=inst_commanddataarbiter/clksynth_i loads=3 clock_loads=3&#xA;   Signal=inst_debounce1/pb1_i loads=2 clock_loads=1&#xA;   Signal=clk1k_i loads=17 clock_loads=3&#xA;   Signal=resetroutine_go_i loads=1 clock_loads=1&#xA;   Signal=setbacklight_go_i loads=1 clock_loads=1&#xA;   Signal=inst_fsm_init/f   ....   _i_6__N_831 loads=2 clock_loads=1&#xA;   Signal=inst_fsm_init/counter_i_6__N_809 loads=2 clock_loads=1&#xA;   Signal=inst_fsm_init/fsm_state_i_4__N_759 loads=2 clock_loads=1"  />

Total CPU time 10 secs 
Total REAL time: 11 secs 
Completely routed.
End of route.  2441 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Vivaz_MachXO2_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 6.629
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.306
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 10 secs 
Total REAL time to completion: 11 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

ldbanno "Vivaz_MachXO2_impl1.ncd" -n VHDL -o "Vivaz_MachXO2_impl1_vho.vho"         -w -neg
ldbanno: version Diamond (64-bit) 3.7.0.96.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the Vivaz_MachXO2_impl1 design file.


Loading design for application ldbanno from file Vivaz_MachXO2_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application ldbanno from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
Converting design Vivaz_MachXO2_impl1.ncd into .ldb format.
Loading preferences from vivaz_machxo2_impl1.prf.
Writing VHDL netlist to file Vivaz_MachXO2_impl1_vho.vho
Writing SDF timing to file Vivaz_MachXO2_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

bitgen -f "Vivaz_MachXO2_impl1.t2b" -w "Vivaz_MachXO2_impl1.ncd" -jedec "Vivaz_MachXO2_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.0.96.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Vivaz_MachXO2_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Vivaz_MachXO2_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.90.
 
Saving bit stream in "Vivaz_MachXO2_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 

bitgen -f "Vivaz_MachXO2_impl1.t2b" -w "Vivaz_MachXO2_impl1.ncd" "Vivaz_MachXO2_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.0.96.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Vivaz_MachXO2_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Vivaz_MachXO2_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.90.
 
Saving bit stream in "Vivaz_MachXO2_impl1.bit".
