{"data":[{"branchvalues":"total","hoverinfo":"text","hovertext":["TS","Baseline<br>Runtime: 14.64%","Coalescing<br>Runtime: 14.63%","CompOpt<br>Runtime: 13.98%","NoBankConflict<br>Runtime: 14.55%","Prefetch<br>Runtime: 13.81%","Tiling<br>Runtime: 14.71%","Unroll<br>Runtime: 13.68%","BANK<br>Percent Error Reduced: 0.00%","DRAM<br>Percent Error Reduced: 0.00%","FMA<br>Percent Error Reduced: 0.00%","L2<br>Percent Error Reduced: 38.87%","PCIE<br>Percent Error Reduced: 7.17%","SM<br>Percent Error Reduced: 0.00%","SYSMEM<br>Percent Error Reduced: 0.00%","BANK<br>Percent Error Reduced: 0.00%","DRAM<br>Percent Error Reduced: 0.00%","FMA<br>Percent Error Reduced: 0.00%","L2<br>Percent Error Reduced: 31.92%","PCIE<br>Percent Error Reduced: 0.60%","SM<br>Percent Error Reduced: 0.00%","SYSMEM<br>Percent Error Reduced: 0.00%","BANK<br>Percent Error Reduced: 0.00%","DRAM<br>Percent Error Reduced: 33.60%","L2<br>Percent Error Reduced: 0.00%","PCIE<br>Percent Error Reduced: 0.17%","SM<br>Percent Error Reduced: 21.00%","SYSMEM<br>Percent Error Reduced: 2.41%","TEX<br>Percent Error Reduced: 0.00%","BANK<br>Percent Error Reduced: 0.00%","FMA<br>Percent Error Reduced: 0.00%","L2<br>Percent Error Reduced: 4.81%","PCIE<br>Percent Error Reduced: 3.41%","SM<br>Percent Error Reduced: 0.00%","SYSMEM<br>Percent Error Reduced: 0.95%","TEX<br>Percent Error Reduced: 0.00%","BANK<br>Percent Error Reduced: 0.00%","FMA<br>Percent Error Reduced: 33.30%","L2<br>Percent Error Reduced: 0.00%","PCIE<br>Percent Error Reduced: 0.26%","SM<br>Percent Error Reduced: 0.00%","SYSMEM<br>Percent Error Reduced: 2.82%","TEX<br>Percent Error Reduced: 0.00%","BANK<br>Percent Error Reduced: 0.00%","DRAM<br>Percent Error Reduced: 0.00%","FMA<br>Percent Error Reduced: 0.00%","PCIE<br>Percent Error Reduced: 0.00%","SM<br>Percent Error Reduced: 0.00%","SYSMEM<br>Percent Error Reduced: 0.00%","TEX<br>Percent Error Reduced: 32.75%","BANK<br>Percent Error Reduced: 3.58%","FMA<br>Percent Error Reduced: 15.20%","L2<br>Percent Error Reduced: 0.19%","PCIE<br>Percent Error Reduced: 0.00%","SM<br>Percent Error Reduced: 0.00%","SYSMEM<br>Percent Error Reduced: 2.09%","TEX<br>Percent Error Reduced: 0.12%","l2_subp0_total_read_sector_queries<br>Percent Error Reduced: 28.73%<br>Total read requests to slice 0 of L2<br>cache. This includes requests from L1<br>Texture cache system memory. This<br>increments by 1 for each 32-byte access.","l2_subp0_total_write_sector_queries<br>Percent Error Reduced: 4.27%<br>Total write requests to slice 0 of L2<br>cache. This includes requests from L1<br>Texture cache system memory. This<br>increments by 1 for each 32-byte access.","l2_subp1_total_write_sector_queries<br>Percent Error Reduced: 5.94%<br>Total write requests to slice 1 of L2<br>cache. This includes requests from L1<br>Texture cache system memory. This<br>increments by 1 for each 32-byte access.","pcie_tx_active_pulse<br>Percent Error Reduced: 4.02%<br>","l2_subp1_total_read_sector_queries<br>Percent Error Reduced: 31.92%<br>Total read requests to slice 1 of L2<br>cache. This includes requests from L1<br>Texture cache system memory. This<br>increments by 1 for each 32-byte access.","pcie_rx_active_pulse<br>Percent Error Reduced: 0.30%<br>","fb_subp0_read_sectors<br>Percent Error Reduced: 6.64%<br>Number of DRAM read requests to sub<br>partition 0 increments by 1 for 32 byte<br>access.","fb_subp1_read_sectors<br>Percent Error Reduced: 8.86%<br>Number of DRAM read requests to sub<br>partition 1 increments by 1 for 32 byte<br>access.","fb_subp1_write_sectors<br>Percent Error Reduced: 4.34%<br>Number of DRAM write requests to sub<br>partition 1 increments by 1 for 32 byte<br>access.","global_store<br>Percent Error Reduced: 0.23%<br>Number of global store transactions.<br>Incre- ments by 1 per transaction.<br>Transaction can be 32/64/96/128B.","l2_subp0_read_sector_misses<br>Percent Error Reduced: 8.00%<br>Number of read misses in slice 0 of L2<br>cache. This increments by 1 for each<br>32-byte access.","l2_subp0_write_sector_misses<br>Percent Error Reduced: 1.59%<br>Number of write misses in slice 0 of L2<br>cache. This increments by 1 for each<br>32-byte access.","l2_subp1_read_sector_misses<br>Percent Error Reduced: 2.61%<br>Number of read misses in slice 1 of L2<br>cache. This increments by 1 for each<br>32-byte access.","l2_subp1_write_sector_misses<br>Percent Error Reduced: 2.42%<br>Number of write misses in slice 1 of L2<br>cache. This increments by 1 for each<br>32-byte access.","l2_subp0_write_sysmem_sector_queries<br>Percent Error Reduced: 1.45%<br>Number of system memory write requests<br>to slice 0 of L2 cache. This increments<br>by 1 for each 32- byte access.","pcie_tx_active_pulse<br>Percent Error Reduced: 0.12%<br>","shared_ld_transactions<br>Percent Error Reduced: 21.00%<br>Number of transactions for shared load<br>accesses. Maximum transaction size in<br>maxwell is 128 bytes any warp accessing<br>more that 128 bytes will cause multiple<br>transactions for a shared load<br>instruction. This also includes extra<br>transactions caused by shared bank<br>conflicts.","l2_subp0_total_write_sector_queries<br>Percent Error Reduced: 1.32%<br>Total write requests to slice 0 of L2<br>cache. This includes requests from L1<br>Texture cache system memory. This<br>increments by 1 for each 32-byte access.","l2_subp1_total_write_sector_queries<br>Percent Error Reduced: 3.50%<br>Total write requests to slice 1 of L2<br>cache. This includes requests from L1<br>Texture cache system memory. This<br>increments by 1 for each 32-byte access.","l2_subp1_write_sysmem_sector_queries<br>Percent Error Reduced: 0.61%<br>Number of system memory write requests<br>to slice 1 of L2 cache. This increments<br>by 1 for each 32- byte access.","pcie_tx_active_pulse<br>Percent Error Reduced: 3.41%<br>","inst_executed_fma_pipe_s0<br>Percent Error Reduced: 9.23%<br>inst_executed_fma_pipe_s0","inst_executed_fma_pipe_s1<br>Percent Error Reduced: 20.55%<br>inst_executed_fma_pipe_s1","inst_executed_fma_pipe_s3<br>Percent Error Reduced: 3.81%<br>inst_executed_fma_pipe_s3","l2_subp0_write_sysmem_sector_queries<br>Percent Error Reduced: 1.71%<br>Number of system memory write requests<br>to slice 0 of L2 cache. This increments<br>by 1 for each 32- byte access.","pcie_tx_active_pulse<br>Percent Error Reduced: 0.13%<br>","l2_subp0_read_tex_sector_queries<br>Percent Error Reduced: 32.75%<br>Number of read requests from Texture<br>cache to slice 0 of L2 cache. This<br>increments by 1 for each 32-byte access.","inst_executed_fma_pipe_s0<br>Percent Error Reduced: 8.06%<br>inst_executed_fma_pipe_s0","inst_executed_fma_pipe_s3<br>Percent Error Reduced: 7.19%<br>inst_executed_fma_pipe_s3","l2_subp0_read_tex_sector_queries<br>Percent Error Reduced: 0.04%<br>Number of read requests from Texture<br>cache to slice 0 of L2 cache. This<br>increments by 1 for each 32-byte access.","l2_subp1_read_tex_sector_queries<br>Percent Error Reduced: 0.08%<br>Number of read requests from Texture<br>cache to slice 1 of L2 cache. This<br>increments by 1 for each 32-byte access.","l2_subp0_total_read_sector_queries<br>Percent Error Reduced: 0.04%<br>Total read requests to slice 0 of L2<br>cache. This includes requests from L1<br>Texture cache system memory. This<br>increments by 1 for each 32-byte access.","l2_subp1_total_read_sector_queries<br>Percent Error Reduced: 0.15%<br>Total read requests to slice 1 of L2<br>cache. This includes requests from L1<br>Texture cache system memory. This<br>increments by 1 for each 32-byte access.","l2_subp0_write_sysmem_sector_queries<br>Percent Error Reduced: 1.67%<br>Number of system memory write requests<br>to slice 0 of L2 cache. This increments<br>by 1 for each 32- byte access.","shared_ld_bank_conflict<br>Percent Error Reduced: 3.58%<br>Number of shared load bank conflict<br>generated when the addresses for two or<br>more shared memory load requests fall in<br>the same memory bank."],"ids":["TS","Baseline","Coalescing","CompOpt","NoBankConflict","Prefetch","Tiling","Unroll","BaselineBANK","BaselineDRAM","BaselineFMA","BaselineL2","BaselinePCIE","BaselineSM","BaselineSYSMEM","CoalescingBANK","CoalescingDRAM","CoalescingFMA","CoalescingL2","CoalescingPCIE","CoalescingSM","CoalescingSYSMEM","CompOptBANK","CompOptDRAM","CompOptL2","CompOptPCIE","CompOptSM","CompOptSYSMEM","CompOptTEX","NoBankConflictBANK","NoBankConflictFMA","NoBankConflictL2","NoBankConflictPCIE","NoBankConflictSM","NoBankConflictSYSMEM","NoBankConflictTEX","PrefetchBANK","PrefetchFMA","PrefetchL2","PrefetchPCIE","PrefetchSM","PrefetchSYSMEM","PrefetchTEX","TilingBANK","TilingDRAM","TilingFMA","TilingPCIE","TilingSM","TilingSYSMEM","TilingTEX","UnrollBANK","UnrollFMA","UnrollL2","UnrollPCIE","UnrollSM","UnrollSYSMEM","UnrollTEX","BaselineL2l2_subp0_total_read_sector_queries","BaselineL2l2_subp0_total_write_sector_queries","BaselineL2l2_subp1_total_write_sector_queries","BaselinePCIEpcie_tx_active_pulse","CoalescingL2l2_subp1_total_read_sector_queries","CoalescingPCIEpcie_rx_active_pulse","CompOptDRAMfb_subp0_read_sectors","CompOptDRAMfb_subp1_read_sectors","CompOptDRAMfb_subp1_write_sectors","CompOptDRAMglobal_store","CompOptDRAMl2_subp0_read_sector_misses","CompOptDRAMl2_subp0_write_sector_misses","CompOptDRAMl2_subp1_read_sector_misses","CompOptDRAMl2_subp1_write_sector_misses","CompOptSYSMEMl2_subp0_write_sysmem_sector_queries","CompOptPCIEpcie_tx_active_pulse","CompOptSMshared_ld_transactions","NoBankConflictL2l2_subp0_total_write_sector_queries","NoBankConflictL2l2_subp1_total_write_sector_queries","NoBankConflictSYSMEMl2_subp1_write_sysmem_sector_queries","NoBankConflictPCIEpcie_tx_active_pulse","PrefetchFMAinst_executed_fma_pipe_s0","PrefetchFMAinst_executed_fma_pipe_s1","PrefetchFMAinst_executed_fma_pipe_s3","PrefetchSYSMEMl2_subp0_write_sysmem_sector_queries","PrefetchPCIEpcie_tx_active_pulse","TilingTEXl2_subp0_read_tex_sector_queries","UnrollFMAinst_executed_fma_pipe_s0","UnrollFMAinst_executed_fma_pipe_s3","UnrollTEXl2_subp0_read_tex_sector_queries","UnrollTEXl2_subp1_read_tex_sector_queries","UnrollL2l2_subp0_total_read_sector_queries","UnrollL2l2_subp1_total_read_sector_queries","UnrollSYSMEMl2_subp0_write_sysmem_sector_queries","UnrollBANKshared_ld_bank_conflict"],"insidetextfont":{"color":"#000000","size":20},"labels":["TS","Baseline","Coalescing","CompOpt","NoBankConflict","Prefetch","Tiling","Unroll","BANK","DRAM","FMA","L2","PCIE","SM","SYSMEM","BANK","DRAM","FMA","L2","PCIE","SM","SYSMEM","BANK","DRAM","L2","PCIE","SM","SYSMEM","TEX","BANK","FMA","L2","PCIE","SM","SYSMEM","TEX","BANK","FMA","L2","PCIE","SM","SYSMEM","TEX","BANK","DRAM","FMA","PCIE","SM","SYSMEM","TEX","BANK","FMA","L2","PCIE","SM","SYSMEM","TEX","l2_subp0_total_read_sector_queries","l2_subp0_total_write_sector_queries","l2_subp1_total_write_sector_queries","pcie_tx_active_pulse","l2_subp1_total_read_sector_queries","pcie_rx_active_pulse","fb_subp0_read_sectors","fb_subp1_read_sectors","fb_subp1_write_sectors","global_store","l2_subp0_read_sector_misses","l2_subp0_write_sector_misses","l2_subp1_read_sector_misses","l2_subp1_write_sector_misses","l2_subp0_write_sysmem_sector_queries","pcie_tx_active_pulse","shared_ld_transactions","l2_subp0_total_write_sector_queries","l2_subp1_total_write_sector_queries","l2_subp1_write_sysmem_sector_queries","pcie_tx_active_pulse","inst_executed_fma_pipe_s0","inst_executed_fma_pipe_s1","inst_executed_fma_pipe_s3","l2_subp0_write_sysmem_sector_queries","pcie_tx_active_pulse","l2_subp0_read_tex_sector_queries","inst_executed_fma_pipe_s0","inst_executed_fma_pipe_s3","l2_subp0_read_tex_sector_queries","l2_subp1_read_tex_sector_queries","l2_subp0_total_read_sector_queries","l2_subp1_total_read_sector_queries","l2_subp0_write_sysmem_sector_queries","shared_ld_bank_conflict"],"marker":{"colors":["#FFFFFF","#babbca","#babbca","#babbca","#babbca","#babbca","#babbca","#babbca","#1f77b4","#aec7e8","#ff7f0e","#2ca02c","#8c564b","#c49c94","#e377c2","#1f77b4","#aec7e8","#ff7f0e","#2ca02c","#8c564b","#c49c94","#e377c2","#1f77b4","#aec7e8","#2ca02c","#8c564b","#c49c94","#e377c2","#f7b6d2","#1f77b4","#ff7f0e","#2ca02c","#8c564b","#c49c94","#e377c2","#f7b6d2","#1f77b4","#ff7f0e","#2ca02c","#8c564b","#c49c94","#e377c2","#f7b6d2","#1f77b4","#aec7e8","#ff7f0e","#8c564b","#c49c94","#e377c2","#f7b6d2","#1f77b4","#ff7f0e","#2ca02c","#8c564b","#c49c94","#e377c2","#f7b6d2","#2ca02c","#2ca02c","#2ca02c","#8c564b","#2ca02c","#8c564b","#aec7e8","#aec7e8","#aec7e8","#aec7e8","#aec7e8","#aec7e8","#aec7e8","#aec7e8","#e377c2","#8c564b","#c49c94","#2ca02c","#2ca02c","#e377c2","#8c564b","#ff7f0e","#ff7f0e","#ff7f0e","#e377c2","#8c564b","#f7b6d2","#ff7f0e","#ff7f0e","#f7b6d2","#f7b6d2","#2ca02c","#2ca02c","#e377c2","#1f77b4"],"line":{"width":2}},"outsidetextfont":{"color":"#377eb8","size":30},"parents":["","TS","TS","TS","TS","TS","TS","TS","Baseline","Baseline","Baseline","Baseline","Baseline","Baseline","Baseline","Coalescing","Coalescing","Coalescing","Coalescing","Coalescing","Coalescing","Coalescing","CompOpt","CompOpt","CompOpt","CompOpt","CompOpt","CompOpt","CompOpt","NoBankConflict","NoBankConflict","NoBankConflict","NoBankConflict","NoBankConflict","NoBankConflict","NoBankConflict","Prefetch","Prefetch","Prefetch","Prefetch","Prefetch","Prefetch","Prefetch","Tiling","Tiling","Tiling","Tiling","Tiling","Tiling","Tiling","Unroll","Unroll","Unroll","Unroll","Unroll","Unroll","Unroll","BaselineL2","BaselineL2","BaselineL2","BaselinePCIE","CoalescingL2","CoalescingPCIE","CompOptDRAM","CompOptDRAM","CompOptDRAM","CompOptDRAM","CompOptDRAM","CompOptDRAM","CompOptDRAM","CompOptDRAM","CompOptSYSMEM","CompOptPCIE","CompOptSM","NoBankConflictL2","NoBankConflictL2","NoBankConflictSYSMEM","NoBankConflictPCIE","PrefetchFMA","PrefetchFMA","PrefetchFMA","PrefetchSYSMEM","PrefetchPCIE","TilingTEX","UnrollFMA","UnrollFMA","UnrollTEX","UnrollTEX","UnrollL2","UnrollL2","UnrollSYSMEM","UnrollBANK"],"values":[0.9999900000999988,0.14644777969867506,0.1462607951073619,0.13981221789124504,0.1455103144259973,0.13805082836720606,0.14713778588706034,0.13677027872245315,0.023858652305979305,0.023858652305979305,0.023858652305979305,0.006499152180087969,0.02065390152553819,0.023858652305979305,0.023858652305979305,0.02244588664274636,0.02244588664274636,0.02244588664274636,0.011784420535684938,0.022245478764619995,0.02244588664274636,0.02244588664274636,0.024992671097056468,0.004348150335138139,0.024992671097056468,0.024891091005718045,0.01208497397199862,0.023508591179022993,0.024992671097056468,0.021096970068837206,0.021096970068837206,0.01995855923478469,0.020289252187157658,0.021096970068837206,0.020873167640112742,0.021096970068837206,0.021539863466402492,0.009889692450283417,0.021539863466402492,0.02144887907369572,0.021539863466402492,0.020551422483138213,0.021539863466402492,0.022600366986897474,0.022600366986897474,0.022600366986897474,0.022600366986897474,0.022600366986897474,0.022600366986897474,0.011534112602530237,0.019391510451019143,0.01633691613561511,0.02028460049272494,0.020334216698497734,0.020334216698497734,0.01978463668994619,0.020302813867041945,0.004795722779809833,0.0007123259447617436,0.0009910384646444998,0.020653694988588305,0.011784302692658009,0.02224525631205687,0.0008325019309486357,0.0011108268840552744,0.0005434184172752753,2.833781016865598e-05,0.001003143647489883,0.0001994144249799386,0.00032741156015210406,0.00030305217899983134,0.023508356095462035,0.02489084209729707,0.012084853123467383,0.005455771796581604,0.014502587854606569,0.020872958910523633,0.020289049296664693,0.00271837044390797,0.0060502261968224825,0.0011209969136174198,0.020551216970968504,0.02144866458704985,0.01153399726255761,0.008630630983225385,0.007706121784862043,0.006809114997509495,0.013493495843424038,0.003916314743910286,0.016368082904838165,0.019784438845557736,0.019391316537853767],"type":"sunburst"}],"layout":{"margin":{"b":0,"l":0,"r":0,"t":0},"template":{"data":{"bar":[{"error_x":{"color":"#2a3f5f"},"error_y":{"color":"#2a3f5f"},"marker":{"line":{"color":"#E5ECF6","width":0.5},"pattern":{"fillmode":"overlay","size":10,"solidity":0.2}},"type":"bar"}],"barpolar":[{"marker":{"line":{"color":"#E5ECF6","width":0.5},"pattern":{"fillmode":"overlay","size":10,"solidity":0.2}},"type":"barpolar"}],"carpet":[{"aaxis":{"endlinecolor":"#2a3f5f","gridcolor":"white","linecolor":"white","minorgridcolor":"white","startlinecolor":"#2a3f5f"},"baxis":{"endlinecolor":"#2a3f5f","gridcolor":"white","linecolor":"white","minorgridcolor":"white","startlinecolor":"#2a3f5f"},"type":"carpet"}],"choropleth":[{"colorbar":{"outlinewidth":0,"ticks":""},"type":"choropleth"}],"contour":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"contour"}],"contourcarpet":[{"colorbar":{"outlinewidth":0,"ticks":""},"type":"contourcarpet"}],"heatmap":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"heatmap"}],"heatmapgl":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"heatmapgl"}],"histogram":[{"marker":{"pattern":{"fillmode":"overlay","size":10,"solidity":0.2}},"type":"histogram"}],"histogram2d":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"histogram2d"}],"histogram2dcontour":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"histogram2dcontour"}],"mesh3d":[{"colorbar":{"outlinewidth":0,"ticks":""},"type":"mesh3d"}],"parcoords":[{"line":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"parcoords"}],"pie":[{"automargin":true,"type":"pie"}],"scatter":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scatter"}],"scatter3d":[{"line":{"colorbar":{"outlinewidth":0,"ticks":""}},"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scatter3d"}],"scattercarpet":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scattercarpet"}],"scattergeo":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scattergeo"}],"scattergl":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scattergl"}],"scattermapbox":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scattermapbox"}],"scatterpolar":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scatterpolar"}],"scatterpolargl":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scatterpolargl"}],"scatterternary":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scatterternary"}],"surface":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"surface"}],"table":[{"cells":{"fill":{"color":"#EBF0F8"},"line":{"color":"white"}},"header":{"fill":{"color":"#C8D4E3"},"line":{"color":"white"}},"type":"table"}]},"layout":{"annotationdefaults":{"arrowcolor":"#2a3f5f","arrowhead":0,"arrowwidth":1},"autotypenumbers":"strict","coloraxis":{"colorbar":{"outlinewidth":0,"ticks":""}},"colorscale":{"diverging":[[0,"#8e0152"],[0.1,"#c51b7d"],[0.2,"#de77ae"],[0.3,"#f1b6da"],[0.4,"#fde0ef"],[0.5,"#f7f7f7"],[0.6,"#e6f5d0"],[0.7,"#b8e186"],[0.8,"#7fbc41"],[0.9,"#4d9221"],[1,"#276419"]],"sequential":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"sequentialminus":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]]},"colorway":["#636efa","#EF553B","#00cc96","#ab63fa","#FFA15A","#19d3f3","#FF6692","#B6E880","#FF97FF","#FECB52"],"font":{"color":"#2a3f5f"},"geo":{"bgcolor":"white","lakecolor":"white","landcolor":"#E5ECF6","showlakes":true,"showland":true,"subunitcolor":"white"},"hoverlabel":{"align":"left"},"hovermode":"closest","mapbox":{"style":"light"},"paper_bgcolor":"white","plot_bgcolor":"#E5ECF6","polar":{"angularaxis":{"gridcolor":"white","linecolor":"white","ticks":""},"bgcolor":"#E5ECF6","radialaxis":{"gridcolor":"white","linecolor":"white","ticks":""}},"scene":{"xaxis":{"backgroundcolor":"#E5ECF6","gridcolor":"white","gridwidth":2,"linecolor":"white","showbackground":true,"ticks":"","zerolinecolor":"white"},"yaxis":{"backgroundcolor":"#E5ECF6","gridcolor":"white","gridwidth":2,"linecolor":"white","showbackground":true,"ticks":"","zerolinecolor":"white"},"zaxis":{"backgroundcolor":"#E5ECF6","gridcolor":"white","gridwidth":2,"linecolor":"white","showbackground":true,"ticks":"","zerolinecolor":"white"}},"shapedefaults":{"line":{"color":"#2a3f5f"}},"ternary":{"aaxis":{"gridcolor":"white","linecolor":"white","ticks":""},"baxis":{"gridcolor":"white","linecolor":"white","ticks":""},"bgcolor":"#E5ECF6","caxis":{"gridcolor":"white","linecolor":"white","ticks":""}},"title":{"x":0.05},"xaxis":{"automargin":true,"gridcolor":"white","linecolor":"white","ticks":"","title":{"standoff":15},"zerolinecolor":"white","zerolinewidth":2},"yaxis":{"automargin":true,"gridcolor":"white","linecolor":"white","ticks":"","title":{"standoff":15},"zerolinecolor":"white","zerolinewidth":2}}},"width":700,"height":700}}