// Seed: 2561501490
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    output tri0 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  wand id_11 = 1'b0;
  wire module_0;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    output tri1 id_6,
    output tri id_7,
    input uwire id_8,
    output wand id_9,
    input wand id_10,
    output supply1 id_11
);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5,
      id_1,
      id_5,
      id_4
  );
  assign modCall_1.id_3 = 0;
  wire id_13;
  assign id_9 = 1;
  wire id_14;
endmodule
