viewName "module"
libName ""
libDirs ""
libFiles ""
langName "Verilog"
extDirs ".v"
