#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 15 15:14:35 2021
# Process ID: 15212
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19900 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:barret_reduce:1.0 barret_reduce_0
endgroup
ipx::edit_ip_in_project -upgrade true -name barret_reduce_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/barret_reduce_v1_0_project c:/Projects/ip_repo/barret_reduce_1.0/component.xml
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0_S00_AXI.vhd] -no_script -reset -force -quiet
remove_files  c:/Projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0_S00_AXI.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to c:/Projects/ip_repo/barret_reduce_1.0/src C:/Projects/ip_repo/barret_reduce_1.0/hdl/testbench.vhd
update_compile_order -fileset sim_1
set_property library work [get_files  c:/Projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0.vhd]
set_property library work [get_files  c:/Projects/ip_repo/barret_reduce_1.0/src/testbench.vhd]
update_compile_order -fileset sim_1
launch_simulation
source testbench.tcl
add_bp {c:/projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0.vhd} 30
remove_bps -file {c:/projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0.vhd} -line 30
add_bp {c:/projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0.vhd} 30
remove_bps -file {c:/projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0.vhd} -line 30
add_bp {c:/projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0.vhd} 30
remove_bps -file {c:/projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0.vhd} -line 30
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg}
add_files -fileset sim_1 -norecurse C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
set_property xsim.view C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
relaunch_sim
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg}
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg}
relaunch_sim
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg}
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg}
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
source testbench.tcl
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg}
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]
ipx::remove_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]
ipgui::add_param -name {KYBER_Q} -component [ipx::current_core] -display_name {Kyber Q} -show_label {true} -show_range {true} -widget {}
ipx::remove_bus_interface S00_AXI_CLK [ipx::current_core]
ipx::remove_bus_interface S00_AXI_RST [ipx::current_core]
ipx::remove_bus_interface S00_AXI [ipx::current_core]
ipx::remove_memory_map S00_AXI [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project kyber-fpga
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project barret_reduce_v1_0_project
current_project kyber-fpga
upgrade_ip [get_ips  kyberBD_barret_reduce_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips kyberBD_barret_reduce_0_0] -no_script -sync -force -quiet
set_property location {7 2395 772} [get_bd_cells barret_reduce_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
set_property location {3 984 887} [get_bd_cells axi_gpio_2]
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells axi_interconnect_0]
endgroup
set_property location {3 941 412} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_2]
delete_bd_objs [get_bd_nets poly_tomont_0_busy]
connect_bd_net [get_bd_pins poly_tomont_0/busy] [get_bd_pins axi_gpio_2/gpio_io_i]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio_io_o]
connect_bd_net [get_bd_pins poly_tomont_0/start] [get_bd_pins axi_gpio_2/gpio_io_o]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_pins axi_gpio_2/S_AXI]
set_property location {3 958 859} [get_bd_cells axi_gpio_2]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {3} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_1]
endgroup
connect_bd_net [get_bd_pins axi_gpio_2/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_2/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {16} CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_2]
endgroup
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_o] [get_bd_pins barret_reduce_0/data_in]
connect_bd_net [get_bd_pins barret_reduce_0/data_out] [get_bd_pins axi_gpio_2/gpio2_io_i]
connect_bd_net [get_bd_pins barret_reduce_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
connect_bd_net [get_bd_pins axi_interconnect_0/M04_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M04_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -top
report_ip_status -name ip_status 
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

launch_sdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
assign_bd_address [get_bd_addr_segs {axi_gpio_2/S_AXI/Reg }]
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

current_project barret_reduce_v1_0_project
close_sim
close_project
