/*
 * Generated by Bluespec Compiler (build f2da894e)
 * 
 * On Sat Jul 17 19:53:59 IST 2021
 * 
 */

/* Generation options: */
#ifndef __mkPECore_h__
#define __mkPECore_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkPermute.h"
#include "mkBinary.h"
#include "mkLine3.h"


/* Class declaration for the mkPECore module */
class MOD_mkPECore : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST__unnamed_;
  MOD_Reg<tUInt32> INST__unnamed__0_1;
  MOD_Reg<tUInt32> INST__unnamed__0_10;
  MOD_Reg<tUInt32> INST__unnamed__0_2;
  MOD_Reg<tUInt32> INST__unnamed__0_3;
  MOD_Reg<tUInt32> INST__unnamed__0_4;
  MOD_Reg<tUInt32> INST__unnamed__0_5;
  MOD_Reg<tUInt32> INST__unnamed__0_6;
  MOD_Reg<tUInt32> INST__unnamed__0_7;
  MOD_Reg<tUInt32> INST__unnamed__0_8;
  MOD_Reg<tUInt32> INST__unnamed__0_9;
  MOD_Reg<tUInt32> INST__unnamed__1;
  MOD_Reg<tUInt32> INST__unnamed__10;
  MOD_Reg<tUInt32> INST__unnamed__100;
  MOD_Reg<tUInt32> INST__unnamed__101;
  MOD_Reg<tUInt32> INST__unnamed__102;
  MOD_Reg<tUInt32> INST__unnamed__103;
  MOD_Reg<tUInt32> INST__unnamed__104;
  MOD_Reg<tUInt32> INST__unnamed__105;
  MOD_Reg<tUInt32> INST__unnamed__106;
  MOD_Reg<tUInt32> INST__unnamed__107;
  MOD_Reg<tUInt32> INST__unnamed__108;
  MOD_Reg<tUInt32> INST__unnamed__109;
  MOD_Reg<tUInt32> INST__unnamed__10_1;
  MOD_Reg<tUInt32> INST__unnamed__10_2;
  MOD_Reg<tUInt32> INST__unnamed__10_3;
  MOD_Reg<tUInt32> INST__unnamed__10_4;
  MOD_Reg<tUInt32> INST__unnamed__10_5;
  MOD_Reg<tUInt32> INST__unnamed__10_6;
  MOD_Reg<tUInt32> INST__unnamed__10_7;
  MOD_Reg<tUInt32> INST__unnamed__10_8;
  MOD_Reg<tUInt32> INST__unnamed__11;
  MOD_Reg<tUInt32> INST__unnamed__110;
  MOD_Reg<tUInt32> INST__unnamed__111;
  MOD_Reg<tUInt32> INST__unnamed__112;
  MOD_Reg<tUInt32> INST__unnamed__113;
  MOD_Reg<tUInt32> INST__unnamed__114;
  MOD_Reg<tUInt32> INST__unnamed__115;
  MOD_Reg<tUInt32> INST__unnamed__116;
  MOD_Reg<tUInt32> INST__unnamed__117;
  MOD_Reg<tUInt32> INST__unnamed__118;
  MOD_Reg<tUInt32> INST__unnamed__119;
  MOD_Reg<tUInt32> INST__unnamed__11_1;
  MOD_Reg<tUInt32> INST__unnamed__11_2;
  MOD_Reg<tUInt32> INST__unnamed__11_3;
  MOD_Reg<tUInt32> INST__unnamed__11_4;
  MOD_Reg<tUInt32> INST__unnamed__11_5;
  MOD_Reg<tUInt32> INST__unnamed__11_6;
  MOD_Reg<tUInt32> INST__unnamed__11_7;
  MOD_Reg<tUInt32> INST__unnamed__11_8;
  MOD_Reg<tUInt32> INST__unnamed__12;
  MOD_Reg<tUInt32> INST__unnamed__120;
  MOD_Reg<tUInt32> INST__unnamed__121;
  MOD_Reg<tUInt32> INST__unnamed__122;
  MOD_Reg<tUInt32> INST__unnamed__123;
  MOD_Reg<tUInt32> INST__unnamed__124;
  MOD_Reg<tUInt32> INST__unnamed__125;
  MOD_Reg<tUInt32> INST__unnamed__126;
  MOD_Reg<tUInt32> INST__unnamed__127;
  MOD_Reg<tUInt32> INST__unnamed__128;
  MOD_mkPermute INST__unnamed__129;
  MOD_Reg<tUInt32> INST__unnamed__12_1;
  MOD_Reg<tUInt32> INST__unnamed__12_2;
  MOD_Reg<tUInt32> INST__unnamed__12_3;
  MOD_Reg<tUInt32> INST__unnamed__12_4;
  MOD_Reg<tUInt32> INST__unnamed__12_5;
  MOD_Reg<tUInt32> INST__unnamed__12_6;
  MOD_Reg<tUInt32> INST__unnamed__12_7;
  MOD_Reg<tUInt32> INST__unnamed__12_8;
  MOD_Reg<tUInt32> INST__unnamed__13;
  MOD_mkPermute INST__unnamed__130;
  MOD_mkPermute INST__unnamed__131;
  MOD_mkPermute INST__unnamed__132;
  MOD_mkPermute INST__unnamed__133;
  MOD_mkPermute INST__unnamed__134;
  MOD_mkPermute INST__unnamed__135;
  MOD_mkPermute INST__unnamed__136;
  MOD_mkPermute INST__unnamed__137;
  MOD_mkPermute INST__unnamed__138;
  MOD_mkPermute INST__unnamed__139;
  MOD_Reg<tUInt32> INST__unnamed__13_1;
  MOD_Reg<tUInt32> INST__unnamed__13_2;
  MOD_Reg<tUInt32> INST__unnamed__13_3;
  MOD_Reg<tUInt32> INST__unnamed__13_4;
  MOD_Reg<tUInt32> INST__unnamed__13_5;
  MOD_Reg<tUInt32> INST__unnamed__13_6;
  MOD_Reg<tUInt32> INST__unnamed__13_7;
  MOD_Reg<tUInt32> INST__unnamed__13_8;
  MOD_Reg<tUInt32> INST__unnamed__14;
  MOD_mkPermute INST__unnamed__140;
  MOD_mkPermute INST__unnamed__141;
  MOD_mkPermute INST__unnamed__142;
  MOD_mkPermute INST__unnamed__143;
  MOD_mkPermute INST__unnamed__144;
  MOD_mkPermute INST__unnamed__145;
  MOD_mkPermute INST__unnamed__146;
  MOD_mkPermute INST__unnamed__147;
  MOD_mkPermute INST__unnamed__148;
  MOD_mkPermute INST__unnamed__149;
  MOD_Reg<tUInt32> INST__unnamed__14_1;
  MOD_Reg<tUInt32> INST__unnamed__14_2;
  MOD_Reg<tUInt32> INST__unnamed__14_3;
  MOD_Reg<tUInt32> INST__unnamed__14_4;
  MOD_Reg<tUInt32> INST__unnamed__14_5;
  MOD_Reg<tUInt32> INST__unnamed__14_6;
  MOD_Reg<tUInt32> INST__unnamed__14_7;
  MOD_Reg<tUInt32> INST__unnamed__14_8;
  MOD_Reg<tUInt32> INST__unnamed__15;
  MOD_mkPermute INST__unnamed__150;
  MOD_mkPermute INST__unnamed__151;
  MOD_mkPermute INST__unnamed__152;
  MOD_mkPermute INST__unnamed__153;
  MOD_mkPermute INST__unnamed__154;
  MOD_mkPermute INST__unnamed__155;
  MOD_mkPermute INST__unnamed__156;
  MOD_mkPermute INST__unnamed__157;
  MOD_mkPermute INST__unnamed__158;
  MOD_mkPermute INST__unnamed__159;
  MOD_Reg<tUInt32> INST__unnamed__15_1;
  MOD_Reg<tUInt32> INST__unnamed__15_2;
  MOD_Reg<tUInt32> INST__unnamed__15_3;
  MOD_Reg<tUInt32> INST__unnamed__15_4;
  MOD_Reg<tUInt32> INST__unnamed__15_5;
  MOD_Reg<tUInt32> INST__unnamed__15_6;
  MOD_Reg<tUInt32> INST__unnamed__15_7;
  MOD_Reg<tUInt32> INST__unnamed__15_8;
  MOD_Reg<tUInt32> INST__unnamed__16;
  MOD_mkPermute INST__unnamed__160;
  MOD_mkPermute INST__unnamed__161;
  MOD_mkPermute INST__unnamed__162;
  MOD_mkPermute INST__unnamed__163;
  MOD_mkPermute INST__unnamed__164;
  MOD_mkPermute INST__unnamed__165;
  MOD_mkPermute INST__unnamed__166;
  MOD_mkPermute INST__unnamed__167;
  MOD_mkPermute INST__unnamed__168;
  MOD_mkPermute INST__unnamed__169;
  MOD_Reg<tUInt32> INST__unnamed__16_1;
  MOD_Reg<tUInt32> INST__unnamed__16_2;
  MOD_Reg<tUInt32> INST__unnamed__16_3;
  MOD_Reg<tUInt32> INST__unnamed__16_4;
  MOD_Reg<tUInt32> INST__unnamed__16_5;
  MOD_Reg<tUInt32> INST__unnamed__16_6;
  MOD_Reg<tUInt32> INST__unnamed__16_7;
  MOD_Reg<tUInt32> INST__unnamed__17;
  MOD_mkPermute INST__unnamed__170;
  MOD_mkPermute INST__unnamed__171;
  MOD_mkPermute INST__unnamed__172;
  MOD_mkPermute INST__unnamed__173;
  MOD_mkPermute INST__unnamed__174;
  MOD_mkPermute INST__unnamed__175;
  MOD_mkPermute INST__unnamed__176;
  MOD_mkPermute INST__unnamed__177;
  MOD_mkPermute INST__unnamed__178;
  MOD_mkPermute INST__unnamed__179;
  MOD_Reg<tUInt32> INST__unnamed__17_1;
  MOD_Reg<tUInt32> INST__unnamed__17_2;
  MOD_Reg<tUInt32> INST__unnamed__17_3;
  MOD_Reg<tUInt32> INST__unnamed__17_4;
  MOD_Reg<tUInt32> INST__unnamed__17_5;
  MOD_Reg<tUInt32> INST__unnamed__17_6;
  MOD_Reg<tUInt32> INST__unnamed__17_7;
  MOD_Reg<tUInt32> INST__unnamed__18;
  MOD_mkPermute INST__unnamed__180;
  MOD_mkPermute INST__unnamed__181;
  MOD_mkPermute INST__unnamed__182;
  MOD_mkPermute INST__unnamed__183;
  MOD_mkPermute INST__unnamed__184;
  MOD_mkPermute INST__unnamed__185;
  MOD_mkPermute INST__unnamed__186;
  MOD_mkPermute INST__unnamed__187;
  MOD_mkPermute INST__unnamed__188;
  MOD_mkPermute INST__unnamed__189;
  MOD_Reg<tUInt32> INST__unnamed__18_1;
  MOD_Reg<tUInt32> INST__unnamed__18_2;
  MOD_Reg<tUInt32> INST__unnamed__18_3;
  MOD_Reg<tUInt32> INST__unnamed__18_4;
  MOD_Reg<tUInt32> INST__unnamed__18_5;
  MOD_Reg<tUInt32> INST__unnamed__18_6;
  MOD_Reg<tUInt32> INST__unnamed__18_7;
  MOD_Reg<tUInt32> INST__unnamed__19;
  MOD_mkPermute INST__unnamed__190;
  MOD_mkPermute INST__unnamed__191;
  MOD_mkPermute INST__unnamed__192;
  MOD_mkPermute INST__unnamed__193;
  MOD_mkPermute INST__unnamed__194;
  MOD_mkPermute INST__unnamed__195;
  MOD_mkPermute INST__unnamed__196;
  MOD_mkPermute INST__unnamed__197;
  MOD_mkPermute INST__unnamed__198;
  MOD_mkPermute INST__unnamed__199;
  MOD_Reg<tUInt32> INST__unnamed__19_1;
  MOD_Reg<tUInt32> INST__unnamed__19_2;
  MOD_Reg<tUInt32> INST__unnamed__19_3;
  MOD_Reg<tUInt32> INST__unnamed__19_4;
  MOD_Reg<tUInt32> INST__unnamed__19_5;
  MOD_Reg<tUInt32> INST__unnamed__19_6;
  MOD_Reg<tUInt32> INST__unnamed__19_7;
  MOD_Reg<tUInt32> INST__unnamed__1_1;
  MOD_Reg<tUInt32> INST__unnamed__1_10;
  MOD_Reg<tUInt32> INST__unnamed__1_1_1;
  MOD_Reg<tUInt32> INST__unnamed__1_2;
  MOD_Reg<tUInt32> INST__unnamed__1_3;
  MOD_Reg<tUInt32> INST__unnamed__1_4;
  MOD_Reg<tUInt32> INST__unnamed__1_5;
  MOD_Reg<tUInt32> INST__unnamed__1_6;
  MOD_Reg<tUInt32> INST__unnamed__1_7;
  MOD_Reg<tUInt32> INST__unnamed__1_8;
  MOD_Reg<tUInt32> INST__unnamed__1_9;
  MOD_Reg<tUInt32> INST__unnamed__2;
  MOD_Reg<tUInt32> INST__unnamed__20;
  MOD_mkPermute INST__unnamed__200;
  MOD_mkPermute INST__unnamed__201;
  MOD_mkPermute INST__unnamed__202;
  MOD_mkPermute INST__unnamed__203;
  MOD_mkPermute INST__unnamed__204;
  MOD_mkPermute INST__unnamed__205;
  MOD_mkPermute INST__unnamed__206;
  MOD_mkPermute INST__unnamed__207;
  MOD_mkPermute INST__unnamed__208;
  MOD_mkPermute INST__unnamed__209;
  MOD_Reg<tUInt32> INST__unnamed__20_1;
  MOD_Reg<tUInt32> INST__unnamed__20_2;
  MOD_Reg<tUInt32> INST__unnamed__20_3;
  MOD_Reg<tUInt32> INST__unnamed__20_4;
  MOD_Reg<tUInt32> INST__unnamed__20_5;
  MOD_Reg<tUInt32> INST__unnamed__20_6;
  MOD_Reg<tUInt32> INST__unnamed__20_7;
  MOD_Reg<tUInt32> INST__unnamed__21;
  MOD_mkPermute INST__unnamed__210;
  MOD_mkPermute INST__unnamed__211;
  MOD_mkPermute INST__unnamed__212;
  MOD_mkPermute INST__unnamed__213;
  MOD_mkPermute INST__unnamed__214;
  MOD_mkPermute INST__unnamed__215;
  MOD_mkPermute INST__unnamed__216;
  MOD_mkPermute INST__unnamed__217;
  MOD_mkPermute INST__unnamed__218;
  MOD_mkPermute INST__unnamed__219;
  MOD_Reg<tUInt32> INST__unnamed__21_1;
  MOD_Reg<tUInt32> INST__unnamed__21_2;
  MOD_Reg<tUInt32> INST__unnamed__21_3;
  MOD_Reg<tUInt32> INST__unnamed__21_4;
  MOD_Reg<tUInt32> INST__unnamed__21_5;
  MOD_Reg<tUInt32> INST__unnamed__21_6;
  MOD_Reg<tUInt32> INST__unnamed__21_7;
  MOD_Reg<tUInt32> INST__unnamed__22;
  MOD_mkPermute INST__unnamed__220;
  MOD_mkPermute INST__unnamed__221;
  MOD_mkPermute INST__unnamed__222;
  MOD_mkPermute INST__unnamed__223;
  MOD_mkPermute INST__unnamed__224;
  MOD_mkPermute INST__unnamed__225;
  MOD_mkPermute INST__unnamed__226;
  MOD_mkPermute INST__unnamed__227;
  MOD_mkPermute INST__unnamed__228;
  MOD_mkPermute INST__unnamed__229;
  MOD_Reg<tUInt32> INST__unnamed__22_1;
  MOD_Reg<tUInt32> INST__unnamed__22_2;
  MOD_Reg<tUInt32> INST__unnamed__22_3;
  MOD_Reg<tUInt32> INST__unnamed__22_4;
  MOD_Reg<tUInt32> INST__unnamed__22_5;
  MOD_Reg<tUInt32> INST__unnamed__22_6;
  MOD_Reg<tUInt32> INST__unnamed__22_7;
  MOD_Reg<tUInt32> INST__unnamed__23;
  MOD_mkPermute INST__unnamed__230;
  MOD_mkPermute INST__unnamed__231;
  MOD_mkPermute INST__unnamed__232;
  MOD_mkPermute INST__unnamed__233;
  MOD_mkPermute INST__unnamed__234;
  MOD_mkPermute INST__unnamed__235;
  MOD_mkPermute INST__unnamed__236;
  MOD_mkPermute INST__unnamed__237;
  MOD_mkPermute INST__unnamed__238;
  MOD_mkPermute INST__unnamed__239;
  MOD_Reg<tUInt32> INST__unnamed__23_1;
  MOD_Reg<tUInt32> INST__unnamed__23_2;
  MOD_Reg<tUInt32> INST__unnamed__23_3;
  MOD_Reg<tUInt32> INST__unnamed__23_4;
  MOD_Reg<tUInt32> INST__unnamed__23_5;
  MOD_Reg<tUInt32> INST__unnamed__23_6;
  MOD_Reg<tUInt32> INST__unnamed__23_7;
  MOD_Reg<tUInt32> INST__unnamed__24;
  MOD_mkPermute INST__unnamed__240;
  MOD_mkPermute INST__unnamed__241;
  MOD_mkPermute INST__unnamed__242;
  MOD_mkPermute INST__unnamed__243;
  MOD_mkPermute INST__unnamed__244;
  MOD_mkPermute INST__unnamed__245;
  MOD_mkPermute INST__unnamed__246;
  MOD_mkPermute INST__unnamed__247;
  MOD_mkPermute INST__unnamed__248;
  MOD_mkPermute INST__unnamed__249;
  MOD_Reg<tUInt32> INST__unnamed__24_1;
  MOD_Reg<tUInt32> INST__unnamed__24_2;
  MOD_Reg<tUInt32> INST__unnamed__24_3;
  MOD_Reg<tUInt32> INST__unnamed__24_4;
  MOD_Reg<tUInt32> INST__unnamed__24_5;
  MOD_Reg<tUInt32> INST__unnamed__24_6;
  MOD_Reg<tUInt32> INST__unnamed__24_7;
  MOD_Reg<tUInt32> INST__unnamed__25;
  MOD_mkPermute INST__unnamed__250;
  MOD_mkPermute INST__unnamed__251;
  MOD_mkPermute INST__unnamed__252;
  MOD_mkPermute INST__unnamed__253;
  MOD_mkPermute INST__unnamed__254;
  MOD_mkPermute INST__unnamed__255;
  MOD_mkPermute INST__unnamed__256;
  MOD_Reg<tUInt32> INST__unnamed__25_1;
  MOD_Reg<tUInt32> INST__unnamed__25_2;
  MOD_Reg<tUInt32> INST__unnamed__25_3;
  MOD_Reg<tUInt32> INST__unnamed__25_4;
  MOD_Reg<tUInt32> INST__unnamed__25_5;
  MOD_Reg<tUInt32> INST__unnamed__25_6;
  MOD_Reg<tUInt32> INST__unnamed__25_7;
  MOD_Reg<tUInt32> INST__unnamed__26;
  MOD_Reg<tUInt32> INST__unnamed__26_1;
  MOD_Reg<tUInt32> INST__unnamed__26_2;
  MOD_Reg<tUInt32> INST__unnamed__26_3;
  MOD_Reg<tUInt32> INST__unnamed__26_4;
  MOD_Reg<tUInt32> INST__unnamed__26_5;
  MOD_Reg<tUInt32> INST__unnamed__26_6;
  MOD_Reg<tUInt32> INST__unnamed__26_7;
  MOD_Reg<tUInt32> INST__unnamed__27;
  MOD_Reg<tUInt32> INST__unnamed__27_1;
  MOD_Reg<tUInt32> INST__unnamed__27_2;
  MOD_Reg<tUInt32> INST__unnamed__27_3;
  MOD_Reg<tUInt32> INST__unnamed__27_4;
  MOD_Reg<tUInt32> INST__unnamed__27_5;
  MOD_Reg<tUInt32> INST__unnamed__27_6;
  MOD_Reg<tUInt32> INST__unnamed__27_7;
  MOD_Reg<tUInt32> INST__unnamed__28;
  MOD_Reg<tUInt32> INST__unnamed__28_1;
  MOD_Reg<tUInt32> INST__unnamed__28_2;
  MOD_Reg<tUInt32> INST__unnamed__28_3;
  MOD_Reg<tUInt32> INST__unnamed__28_4;
  MOD_Reg<tUInt32> INST__unnamed__28_5;
  MOD_Reg<tUInt32> INST__unnamed__28_6;
  MOD_Reg<tUInt32> INST__unnamed__28_7;
  MOD_Reg<tUInt32> INST__unnamed__29;
  MOD_Reg<tUInt32> INST__unnamed__29_1;
  MOD_Reg<tUInt32> INST__unnamed__29_2;
  MOD_Reg<tUInt32> INST__unnamed__29_3;
  MOD_Reg<tUInt32> INST__unnamed__29_4;
  MOD_Reg<tUInt32> INST__unnamed__29_5;
  MOD_Reg<tUInt32> INST__unnamed__29_6;
  MOD_Reg<tUInt32> INST__unnamed__29_7;
  MOD_Reg<tUInt32> INST__unnamed__2_1;
  MOD_Reg<tUInt32> INST__unnamed__2_10;
  MOD_Reg<tUInt32> INST__unnamed__2_1_1;
  MOD_Reg<tUInt32> INST__unnamed__2_2;
  MOD_Reg<tUInt32> INST__unnamed__2_3;
  MOD_Reg<tUInt32> INST__unnamed__2_4;
  MOD_Reg<tUInt32> INST__unnamed__2_5;
  MOD_Reg<tUInt32> INST__unnamed__2_6;
  MOD_Reg<tUInt32> INST__unnamed__2_7;
  MOD_Reg<tUInt32> INST__unnamed__2_8;
  MOD_Reg<tUInt32> INST__unnamed__2_9;
  MOD_Reg<tUInt32> INST__unnamed__3;
  MOD_Reg<tUInt32> INST__unnamed__30;
  MOD_Reg<tUInt32> INST__unnamed__30_1;
  MOD_Reg<tUInt32> INST__unnamed__30_2;
  MOD_Reg<tUInt32> INST__unnamed__30_3;
  MOD_Reg<tUInt32> INST__unnamed__30_4;
  MOD_Reg<tUInt32> INST__unnamed__30_5;
  MOD_Reg<tUInt32> INST__unnamed__30_6;
  MOD_Reg<tUInt32> INST__unnamed__30_7;
  MOD_Reg<tUInt32> INST__unnamed__31;
  MOD_Reg<tUInt32> INST__unnamed__31_1;
  MOD_Reg<tUInt32> INST__unnamed__31_2;
  MOD_Reg<tUInt32> INST__unnamed__31_3;
  MOD_Reg<tUInt32> INST__unnamed__31_4;
  MOD_Reg<tUInt32> INST__unnamed__31_5;
  MOD_Reg<tUInt32> INST__unnamed__31_6;
  MOD_Reg<tUInt32> INST__unnamed__31_7;
  MOD_Reg<tUInt32> INST__unnamed__32;
  MOD_Reg<tUInt32> INST__unnamed__32_1;
  MOD_Reg<tUInt32> INST__unnamed__32_2;
  MOD_Reg<tUInt32> INST__unnamed__33;
  MOD_Reg<tUInt32> INST__unnamed__33_1;
  MOD_Reg<tUInt32> INST__unnamed__33_2;
  MOD_Reg<tUInt32> INST__unnamed__34;
  MOD_Reg<tUInt32> INST__unnamed__34_1;
  MOD_Reg<tUInt32> INST__unnamed__34_2;
  MOD_Reg<tUInt32> INST__unnamed__35;
  MOD_Reg<tUInt32> INST__unnamed__35_1;
  MOD_Reg<tUInt32> INST__unnamed__35_2;
  MOD_Reg<tUInt32> INST__unnamed__36;
  MOD_Reg<tUInt32> INST__unnamed__36_1;
  MOD_Reg<tUInt32> INST__unnamed__36_2;
  MOD_Reg<tUInt32> INST__unnamed__37;
  MOD_Reg<tUInt32> INST__unnamed__37_1;
  MOD_Reg<tUInt32> INST__unnamed__37_2;
  MOD_Reg<tUInt32> INST__unnamed__38;
  MOD_Reg<tUInt32> INST__unnamed__38_1;
  MOD_Reg<tUInt32> INST__unnamed__38_2;
  MOD_Reg<tUInt32> INST__unnamed__39;
  MOD_Reg<tUInt32> INST__unnamed__39_1;
  MOD_Reg<tUInt32> INST__unnamed__39_2;
  MOD_Reg<tUInt32> INST__unnamed__3_1;
  MOD_Reg<tUInt32> INST__unnamed__3_10;
  MOD_Reg<tUInt32> INST__unnamed__3_1_1;
  MOD_Reg<tUInt32> INST__unnamed__3_2;
  MOD_Reg<tUInt32> INST__unnamed__3_3;
  MOD_Reg<tUInt32> INST__unnamed__3_4;
  MOD_Reg<tUInt32> INST__unnamed__3_5;
  MOD_Reg<tUInt32> INST__unnamed__3_6;
  MOD_Reg<tUInt32> INST__unnamed__3_7;
  MOD_Reg<tUInt32> INST__unnamed__3_8;
  MOD_Reg<tUInt32> INST__unnamed__3_9;
  MOD_Reg<tUInt32> INST__unnamed__4;
  MOD_Reg<tUInt32> INST__unnamed__40;
  MOD_Reg<tUInt32> INST__unnamed__40_1;
  MOD_Reg<tUInt32> INST__unnamed__40_2;
  MOD_Reg<tUInt32> INST__unnamed__41;
  MOD_Reg<tUInt32> INST__unnamed__41_1;
  MOD_Reg<tUInt32> INST__unnamed__41_2;
  MOD_Reg<tUInt32> INST__unnamed__42;
  MOD_Reg<tUInt32> INST__unnamed__42_1;
  MOD_Reg<tUInt32> INST__unnamed__42_2;
  MOD_Reg<tUInt32> INST__unnamed__43;
  MOD_Reg<tUInt32> INST__unnamed__43_1;
  MOD_Reg<tUInt32> INST__unnamed__43_2;
  MOD_Reg<tUInt32> INST__unnamed__44;
  MOD_Reg<tUInt32> INST__unnamed__44_1;
  MOD_Reg<tUInt32> INST__unnamed__44_2;
  MOD_Reg<tUInt32> INST__unnamed__45;
  MOD_Reg<tUInt32> INST__unnamed__45_1;
  MOD_Reg<tUInt32> INST__unnamed__45_2;
  MOD_Reg<tUInt32> INST__unnamed__46;
  MOD_Reg<tUInt32> INST__unnamed__46_1;
  MOD_Reg<tUInt32> INST__unnamed__46_2;
  MOD_Reg<tUInt32> INST__unnamed__47;
  MOD_Reg<tUInt32> INST__unnamed__47_1;
  MOD_Reg<tUInt32> INST__unnamed__47_2;
  MOD_Reg<tUInt32> INST__unnamed__48;
  MOD_Reg<tUInt32> INST__unnamed__48_1;
  MOD_Reg<tUInt32> INST__unnamed__48_2;
  MOD_Reg<tUInt32> INST__unnamed__49;
  MOD_Reg<tUInt32> INST__unnamed__49_1;
  MOD_Reg<tUInt32> INST__unnamed__49_2;
  MOD_Reg<tUInt32> INST__unnamed__4_1;
  MOD_Reg<tUInt32> INST__unnamed__4_1_1;
  MOD_Reg<tUInt32> INST__unnamed__4_2;
  MOD_Reg<tUInt32> INST__unnamed__4_3;
  MOD_Reg<tUInt32> INST__unnamed__4_4;
  MOD_Reg<tUInt32> INST__unnamed__4_5;
  MOD_Reg<tUInt32> INST__unnamed__4_6;
  MOD_Reg<tUInt32> INST__unnamed__4_7;
  MOD_Reg<tUInt32> INST__unnamed__4_8;
  MOD_Reg<tUInt32> INST__unnamed__4_9;
  MOD_Reg<tUInt32> INST__unnamed__5;
  MOD_Reg<tUInt32> INST__unnamed__50;
  MOD_Reg<tUInt32> INST__unnamed__50_1;
  MOD_Reg<tUInt32> INST__unnamed__50_2;
  MOD_Reg<tUInt32> INST__unnamed__51;
  MOD_Reg<tUInt32> INST__unnamed__51_1;
  MOD_Reg<tUInt32> INST__unnamed__51_2;
  MOD_Reg<tUInt32> INST__unnamed__52;
  MOD_Reg<tUInt32> INST__unnamed__52_1;
  MOD_Reg<tUInt32> INST__unnamed__52_2;
  MOD_Reg<tUInt32> INST__unnamed__53;
  MOD_Reg<tUInt32> INST__unnamed__53_1;
  MOD_Reg<tUInt32> INST__unnamed__53_2;
  MOD_Reg<tUInt32> INST__unnamed__54;
  MOD_Reg<tUInt32> INST__unnamed__54_1;
  MOD_Reg<tUInt32> INST__unnamed__54_2;
  MOD_Reg<tUInt32> INST__unnamed__55;
  MOD_Reg<tUInt32> INST__unnamed__55_1;
  MOD_Reg<tUInt32> INST__unnamed__55_2;
  MOD_Reg<tUInt32> INST__unnamed__56;
  MOD_Reg<tUInt32> INST__unnamed__56_1;
  MOD_Reg<tUInt32> INST__unnamed__56_2;
  MOD_Reg<tUInt32> INST__unnamed__57;
  MOD_Reg<tUInt32> INST__unnamed__57_1;
  MOD_Reg<tUInt32> INST__unnamed__57_2;
  MOD_Reg<tUInt32> INST__unnamed__58;
  MOD_Reg<tUInt32> INST__unnamed__58_1;
  MOD_Reg<tUInt32> INST__unnamed__58_2;
  MOD_Reg<tUInt32> INST__unnamed__59;
  MOD_Reg<tUInt32> INST__unnamed__59_1;
  MOD_Reg<tUInt32> INST__unnamed__59_2;
  MOD_Reg<tUInt32> INST__unnamed__5_1;
  MOD_Reg<tUInt32> INST__unnamed__5_1_1;
  MOD_Reg<tUInt32> INST__unnamed__5_2;
  MOD_Reg<tUInt32> INST__unnamed__5_3;
  MOD_Reg<tUInt32> INST__unnamed__5_4;
  MOD_Reg<tUInt32> INST__unnamed__5_5;
  MOD_Reg<tUInt32> INST__unnamed__5_6;
  MOD_Reg<tUInt32> INST__unnamed__5_7;
  MOD_Reg<tUInt32> INST__unnamed__5_8;
  MOD_Reg<tUInt32> INST__unnamed__5_9;
  MOD_Reg<tUInt32> INST__unnamed__6;
  MOD_Reg<tUInt32> INST__unnamed__60;
  MOD_Reg<tUInt32> INST__unnamed__60_1;
  MOD_Reg<tUInt32> INST__unnamed__60_2;
  MOD_Reg<tUInt32> INST__unnamed__61;
  MOD_Reg<tUInt32> INST__unnamed__61_1;
  MOD_Reg<tUInt32> INST__unnamed__61_2;
  MOD_Reg<tUInt32> INST__unnamed__62;
  MOD_Reg<tUInt32> INST__unnamed__62_1;
  MOD_Reg<tUInt32> INST__unnamed__62_2;
  MOD_Reg<tUInt32> INST__unnamed__63;
  MOD_Reg<tUInt32> INST__unnamed__63_1;
  MOD_Reg<tUInt32> INST__unnamed__63_2;
  MOD_Reg<tUInt32> INST__unnamed__64;
  MOD_Reg<tUInt32> INST__unnamed__65;
  MOD_Reg<tUInt32> INST__unnamed__66;
  MOD_Reg<tUInt32> INST__unnamed__67;
  MOD_Reg<tUInt32> INST__unnamed__68;
  MOD_Reg<tUInt32> INST__unnamed__69;
  MOD_Reg<tUInt32> INST__unnamed__6_1;
  MOD_Reg<tUInt32> INST__unnamed__6_1_1;
  MOD_Reg<tUInt32> INST__unnamed__6_2;
  MOD_Reg<tUInt32> INST__unnamed__6_3;
  MOD_Reg<tUInt32> INST__unnamed__6_4;
  MOD_Reg<tUInt32> INST__unnamed__6_5;
  MOD_Reg<tUInt32> INST__unnamed__6_6;
  MOD_Reg<tUInt32> INST__unnamed__6_7;
  MOD_Reg<tUInt32> INST__unnamed__6_8;
  MOD_Reg<tUInt32> INST__unnamed__6_9;
  MOD_Reg<tUInt32> INST__unnamed__7;
  MOD_Reg<tUInt32> INST__unnamed__70;
  MOD_Reg<tUInt32> INST__unnamed__71;
  MOD_Reg<tUInt32> INST__unnamed__72;
  MOD_Reg<tUInt32> INST__unnamed__73;
  MOD_Reg<tUInt32> INST__unnamed__74;
  MOD_Reg<tUInt32> INST__unnamed__75;
  MOD_Reg<tUInt32> INST__unnamed__76;
  MOD_Reg<tUInt32> INST__unnamed__77;
  MOD_Reg<tUInt32> INST__unnamed__78;
  MOD_Reg<tUInt32> INST__unnamed__79;
  MOD_Reg<tUInt32> INST__unnamed__7_1;
  MOD_Reg<tUInt32> INST__unnamed__7_1_1;
  MOD_Reg<tUInt32> INST__unnamed__7_2;
  MOD_Reg<tUInt32> INST__unnamed__7_3;
  MOD_Reg<tUInt32> INST__unnamed__7_4;
  MOD_Reg<tUInt32> INST__unnamed__7_5;
  MOD_Reg<tUInt32> INST__unnamed__7_6;
  MOD_Reg<tUInt32> INST__unnamed__7_7;
  MOD_Reg<tUInt32> INST__unnamed__7_8;
  MOD_Reg<tUInt32> INST__unnamed__7_9;
  MOD_Reg<tUInt32> INST__unnamed__8;
  MOD_Reg<tUInt32> INST__unnamed__80;
  MOD_Reg<tUInt32> INST__unnamed__81;
  MOD_Reg<tUInt32> INST__unnamed__82;
  MOD_Reg<tUInt32> INST__unnamed__83;
  MOD_Reg<tUInt32> INST__unnamed__84;
  MOD_Reg<tUInt32> INST__unnamed__85;
  MOD_Reg<tUInt32> INST__unnamed__86;
  MOD_Reg<tUInt32> INST__unnamed__87;
  MOD_Reg<tUInt32> INST__unnamed__88;
  MOD_Reg<tUInt32> INST__unnamed__89;
  MOD_Reg<tUInt32> INST__unnamed__8_1;
  MOD_Reg<tUInt32> INST__unnamed__8_1_1;
  MOD_Reg<tUInt32> INST__unnamed__8_2;
  MOD_Reg<tUInt32> INST__unnamed__8_3;
  MOD_Reg<tUInt32> INST__unnamed__8_4;
  MOD_Reg<tUInt32> INST__unnamed__8_5;
  MOD_Reg<tUInt32> INST__unnamed__8_6;
  MOD_Reg<tUInt32> INST__unnamed__8_7;
  MOD_Reg<tUInt32> INST__unnamed__8_8;
  MOD_Reg<tUInt32> INST__unnamed__9;
  MOD_Reg<tUInt32> INST__unnamed__90;
  MOD_Reg<tUInt32> INST__unnamed__91;
  MOD_Reg<tUInt32> INST__unnamed__92;
  MOD_Reg<tUInt32> INST__unnamed__93;
  MOD_Reg<tUInt32> INST__unnamed__94;
  MOD_Reg<tUInt32> INST__unnamed__95;
  MOD_Reg<tUInt32> INST__unnamed__96;
  MOD_Reg<tUInt32> INST__unnamed__97;
  MOD_Reg<tUInt32> INST__unnamed__98;
  MOD_Reg<tUInt32> INST__unnamed__99;
  MOD_Reg<tUInt32> INST__unnamed__9_1;
  MOD_Reg<tUInt32> INST__unnamed__9_1_1;
  MOD_Reg<tUInt32> INST__unnamed__9_2;
  MOD_Reg<tUInt32> INST__unnamed__9_3;
  MOD_Reg<tUInt32> INST__unnamed__9_4;
  MOD_Reg<tUInt32> INST__unnamed__9_5;
  MOD_Reg<tUInt32> INST__unnamed__9_6;
  MOD_Reg<tUInt32> INST__unnamed__9_7;
  MOD_Reg<tUInt32> INST__unnamed__9_8;
  MOD_mkBinary INST_bL1_0;
  MOD_mkBinary INST_bL1_1;
  MOD_mkBinary INST_bL1_10;
  MOD_mkBinary INST_bL1_11;
  MOD_mkBinary INST_bL1_12;
  MOD_mkBinary INST_bL1_13;
  MOD_mkBinary INST_bL1_14;
  MOD_mkBinary INST_bL1_15;
  MOD_mkBinary INST_bL1_16;
  MOD_mkBinary INST_bL1_17;
  MOD_mkBinary INST_bL1_18;
  MOD_mkBinary INST_bL1_19;
  MOD_mkBinary INST_bL1_2;
  MOD_mkBinary INST_bL1_20;
  MOD_mkBinary INST_bL1_21;
  MOD_mkBinary INST_bL1_22;
  MOD_mkBinary INST_bL1_23;
  MOD_mkBinary INST_bL1_24;
  MOD_mkBinary INST_bL1_25;
  MOD_mkBinary INST_bL1_26;
  MOD_mkBinary INST_bL1_27;
  MOD_mkBinary INST_bL1_28;
  MOD_mkBinary INST_bL1_29;
  MOD_mkBinary INST_bL1_3;
  MOD_mkBinary INST_bL1_30;
  MOD_mkBinary INST_bL1_31;
  MOD_mkBinary INST_bL1_4;
  MOD_mkBinary INST_bL1_5;
  MOD_mkBinary INST_bL1_6;
  MOD_mkBinary INST_bL1_7;
  MOD_mkBinary INST_bL1_8;
  MOD_mkBinary INST_bL1_9;
  MOD_mkBinary INST_bL2_0;
  MOD_mkBinary INST_bL2_1;
  MOD_mkBinary INST_bL2_10;
  MOD_mkBinary INST_bL2_11;
  MOD_mkBinary INST_bL2_12;
  MOD_mkBinary INST_bL2_13;
  MOD_mkBinary INST_bL2_14;
  MOD_mkBinary INST_bL2_15;
  MOD_mkBinary INST_bL2_2;
  MOD_mkBinary INST_bL2_3;
  MOD_mkBinary INST_bL2_4;
  MOD_mkBinary INST_bL2_5;
  MOD_mkBinary INST_bL2_6;
  MOD_mkBinary INST_bL2_7;
  MOD_mkBinary INST_bL2_8;
  MOD_mkBinary INST_bL2_9;
  MOD_mkBinary INST_bL3_0;
  MOD_mkBinary INST_bL3_1;
  MOD_mkBinary INST_bL3_2;
  MOD_mkBinary INST_bL3_3;
  MOD_mkBinary INST_bL3_4;
  MOD_mkBinary INST_bL3_5;
  MOD_mkBinary INST_bL3_6;
  MOD_mkBinary INST_bL3_7;
  MOD_mkBinary INST_bL4_0;
  MOD_mkBinary INST_bL4_1;
  MOD_mkBinary INST_bL4_2;
  MOD_mkBinary INST_bL4_3;
  MOD_Reg<tUInt8> INST_combine_0;
  MOD_Reg<tUInt8> INST_combine_1;
  MOD_Reg<tUInt8> INST_combine_2;
  MOD_Reg<tUInt8> INST_combine_3;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_fQ_memory;
  MOD_Wire<tUInt8> INST_fQ_pwClear;
  MOD_Wire<tUInt8> INST_fQ_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_pwEnqueue;
  MOD_Reg<tUWide> INST_fQ_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_rWrPtr;
  MOD_Wire<tUWide> INST_fQ_wDataIn;
  MOD_Wire<tUWide> INST_fQ_wDataOut;
  MOD_Reg<tUInt8> INST_lIn_0;
  MOD_Reg<tUInt8> INST_lIn_1;
  MOD_Reg<tUInt8> INST_lIn_2;
  MOD_Reg<tUInt8> INST_lIn_3;
  MOD_mkLine3 INST_lb0;
  MOD_Reg<tUInt32> INST_ldx;
  MOD_Reg<tUInt32> INST_m_0;
  MOD_Reg<tUInt32> INST_m_1;
  MOD_Reg<tUInt32> INST_m_10;
  MOD_Reg<tUInt32> INST_m_11;
  MOD_Reg<tUInt32> INST_m_12;
  MOD_Reg<tUInt32> INST_m_13;
  MOD_Reg<tUInt32> INST_m_14;
  MOD_Reg<tUInt32> INST_m_15;
  MOD_Reg<tUInt32> INST_m_16;
  MOD_Reg<tUInt32> INST_m_17;
  MOD_Reg<tUInt32> INST_m_18;
  MOD_Reg<tUInt32> INST_m_19;
  MOD_Reg<tUInt32> INST_m_2;
  MOD_Reg<tUInt32> INST_m_20;
  MOD_Reg<tUInt32> INST_m_21;
  MOD_Reg<tUInt32> INST_m_22;
  MOD_Reg<tUInt32> INST_m_23;
  MOD_Reg<tUInt32> INST_m_24;
  MOD_Reg<tUInt32> INST_m_25;
  MOD_Reg<tUInt32> INST_m_26;
  MOD_Reg<tUInt32> INST_m_27;
  MOD_Reg<tUInt32> INST_m_28;
  MOD_Reg<tUInt32> INST_m_29;
  MOD_Reg<tUInt32> INST_m_3;
  MOD_Reg<tUInt32> INST_m_30;
  MOD_Reg<tUInt32> INST_m_31;
  MOD_Reg<tUInt32> INST_m_32;
  MOD_Reg<tUInt32> INST_m_33;
  MOD_Reg<tUInt32> INST_m_34;
  MOD_Reg<tUInt32> INST_m_35;
  MOD_Reg<tUInt32> INST_m_36;
  MOD_Reg<tUInt32> INST_m_37;
  MOD_Reg<tUInt32> INST_m_38;
  MOD_Reg<tUInt32> INST_m_39;
  MOD_Reg<tUInt32> INST_m_4;
  MOD_Reg<tUInt32> INST_m_40;
  MOD_Reg<tUInt32> INST_m_41;
  MOD_Reg<tUInt32> INST_m_42;
  MOD_Reg<tUInt32> INST_m_43;
  MOD_Reg<tUInt32> INST_m_44;
  MOD_Reg<tUInt32> INST_m_45;
  MOD_Reg<tUInt32> INST_m_46;
  MOD_Reg<tUInt32> INST_m_47;
  MOD_Reg<tUInt32> INST_m_48;
  MOD_Reg<tUInt32> INST_m_49;
  MOD_Reg<tUInt32> INST_m_5;
  MOD_Reg<tUInt32> INST_m_50;
  MOD_Reg<tUInt32> INST_m_51;
  MOD_Reg<tUInt32> INST_m_52;
  MOD_Reg<tUInt32> INST_m_53;
  MOD_Reg<tUInt32> INST_m_54;
  MOD_Reg<tUInt32> INST_m_55;
  MOD_Reg<tUInt32> INST_m_56;
  MOD_Reg<tUInt32> INST_m_57;
  MOD_Reg<tUInt32> INST_m_58;
  MOD_Reg<tUInt32> INST_m_59;
  MOD_Reg<tUInt32> INST_m_6;
  MOD_Reg<tUInt32> INST_m_60;
  MOD_Reg<tUInt32> INST_m_61;
  MOD_Reg<tUInt32> INST_m_62;
  MOD_Reg<tUInt32> INST_m_63;
  MOD_Reg<tUInt32> INST_m_7;
  MOD_Reg<tUInt32> INST_m_8;
  MOD_Reg<tUInt32> INST_m_9;
  MOD_Fifo<tUWide> INST_outQ;
  MOD_CReg<tUInt8> INST_p00_rv;
  MOD_CReg<tUInt8> INST_p0_rv;
  MOD_CReg<tUInt8> INST_p10_rv;
  MOD_CReg<tUInt8> INST_p11_rv;
  MOD_CReg<tUInt8> INST_p12_rv;
  MOD_CReg<tUInt8> INST_p13_rv;
  MOD_CReg<tUInt8> INST_p14_rv;
  MOD_CReg<tUInt8> INST_p15_rv;
  MOD_CReg<tUInt8> INST_p16_rv;
  MOD_CReg<tUInt8> INST_p17_rv;
  MOD_CReg<tUInt8> INST_p18_rv;
  MOD_CReg<tUInt8> INST_p1_rv;
  MOD_CReg<tUInt8> INST_p2_rv;
  MOD_CReg<tUInt8> INST_p3_rv;
  MOD_CReg<tUInt8> INST_p4_rv;
  MOD_CReg<tUInt8> INST_p5_rv;
  MOD_CReg<tUInt8> INST_p6_rv;
  MOD_CReg<tUInt8> INST_p7_rv;
  MOD_CReg<tUInt8> INST_p8_rv;
  MOD_CReg<tUInt8> INST_p9_rv;
  MOD_CReg<tUInt8> INST_q0_rv;
  MOD_Reg<tUInt8> INST_sel_0;
  MOD_Reg<tUInt8> INST_sel_1;
  MOD_Reg<tUInt8> INST_sel_10;
  MOD_Reg<tUInt8> INST_sel_11;
  MOD_Reg<tUInt8> INST_sel_12;
  MOD_Reg<tUInt8> INST_sel_13;
  MOD_Reg<tUInt8> INST_sel_14;
  MOD_Reg<tUInt8> INST_sel_15;
  MOD_Reg<tUInt8> INST_sel_16;
  MOD_Reg<tUInt8> INST_sel_17;
  MOD_Reg<tUInt8> INST_sel_18;
  MOD_Reg<tUInt8> INST_sel_19;
  MOD_Reg<tUInt8> INST_sel_2;
  MOD_Reg<tUInt8> INST_sel_20;
  MOD_Reg<tUInt8> INST_sel_21;
  MOD_Reg<tUInt8> INST_sel_22;
  MOD_Reg<tUInt8> INST_sel_23;
  MOD_Reg<tUInt8> INST_sel_24;
  MOD_Reg<tUInt8> INST_sel_25;
  MOD_Reg<tUInt8> INST_sel_26;
  MOD_Reg<tUInt8> INST_sel_27;
  MOD_Reg<tUInt8> INST_sel_28;
  MOD_Reg<tUInt8> INST_sel_29;
  MOD_Reg<tUInt8> INST_sel_3;
  MOD_Reg<tUInt8> INST_sel_30;
  MOD_Reg<tUInt8> INST_sel_31;
  MOD_Reg<tUInt8> INST_sel_32;
  MOD_Reg<tUInt8> INST_sel_33;
  MOD_Reg<tUInt8> INST_sel_34;
  MOD_Reg<tUInt8> INST_sel_35;
  MOD_Reg<tUInt8> INST_sel_36;
  MOD_Reg<tUInt8> INST_sel_37;
  MOD_Reg<tUInt8> INST_sel_38;
  MOD_Reg<tUInt8> INST_sel_39;
  MOD_Reg<tUInt8> INST_sel_4;
  MOD_Reg<tUInt8> INST_sel_40;
  MOD_Reg<tUInt8> INST_sel_41;
  MOD_Reg<tUInt8> INST_sel_42;
  MOD_Reg<tUInt8> INST_sel_43;
  MOD_Reg<tUInt8> INST_sel_44;
  MOD_Reg<tUInt8> INST_sel_45;
  MOD_Reg<tUInt8> INST_sel_46;
  MOD_Reg<tUInt8> INST_sel_47;
  MOD_Reg<tUInt8> INST_sel_48;
  MOD_Reg<tUInt8> INST_sel_49;
  MOD_Reg<tUInt8> INST_sel_5;
  MOD_Reg<tUInt8> INST_sel_50;
  MOD_Reg<tUInt8> INST_sel_51;
  MOD_Reg<tUInt8> INST_sel_52;
  MOD_Reg<tUInt8> INST_sel_53;
  MOD_Reg<tUInt8> INST_sel_54;
  MOD_Reg<tUInt8> INST_sel_55;
  MOD_Reg<tUInt8> INST_sel_56;
  MOD_Reg<tUInt8> INST_sel_57;
  MOD_Reg<tUInt8> INST_sel_58;
  MOD_Reg<tUInt8> INST_sel_59;
  MOD_Reg<tUInt8> INST_sel_6;
  MOD_Reg<tUInt8> INST_sel_60;
  MOD_Reg<tUInt8> INST_sel_61;
  MOD_Reg<tUInt8> INST_sel_62;
  MOD_Reg<tUInt8> INST_sel_63;
  MOD_Reg<tUInt8> INST_sel_7;
  MOD_Reg<tUInt8> INST_sel_8;
  MOD_Reg<tUInt8> INST_sel_9;
  MOD_Reg<tUWide> INST_tL0;
  MOD_Reg<tUWide> INST_tL1;
  MOD_Reg<tUWide> INST_tL2;
  MOD_Reg<tUWide> INST_tL3;
  MOD_Reg<tUWide> INST_tQ1;
  MOD_Reg<tUWide> INST_tQ2;
  MOD_Reg<tUInt32> INST_weight_0;
  MOD_Reg<tUInt32> INST_weight_1;
  MOD_Reg<tUInt32> INST_weight_10;
  MOD_Reg<tUInt32> INST_weight_11;
  MOD_Reg<tUInt32> INST_weight_12;
  MOD_Reg<tUInt32> INST_weight_13;
  MOD_Reg<tUInt32> INST_weight_14;
  MOD_Reg<tUInt32> INST_weight_15;
  MOD_Reg<tUInt32> INST_weight_16;
  MOD_Reg<tUInt32> INST_weight_17;
  MOD_Reg<tUInt32> INST_weight_18;
  MOD_Reg<tUInt32> INST_weight_19;
  MOD_Reg<tUInt32> INST_weight_2;
  MOD_Reg<tUInt32> INST_weight_20;
  MOD_Reg<tUInt32> INST_weight_21;
  MOD_Reg<tUInt32> INST_weight_22;
  MOD_Reg<tUInt32> INST_weight_23;
  MOD_Reg<tUInt32> INST_weight_24;
  MOD_Reg<tUInt32> INST_weight_25;
  MOD_Reg<tUInt32> INST_weight_26;
  MOD_Reg<tUInt32> INST_weight_27;
  MOD_Reg<tUInt32> INST_weight_28;
  MOD_Reg<tUInt32> INST_weight_29;
  MOD_Reg<tUInt32> INST_weight_3;
  MOD_Reg<tUInt32> INST_weight_30;
  MOD_Reg<tUInt32> INST_weight_31;
  MOD_Reg<tUInt32> INST_weight_32;
  MOD_Reg<tUInt32> INST_weight_33;
  MOD_Reg<tUInt32> INST_weight_34;
  MOD_Reg<tUInt32> INST_weight_35;
  MOD_Reg<tUInt32> INST_weight_36;
  MOD_Reg<tUInt32> INST_weight_37;
  MOD_Reg<tUInt32> INST_weight_38;
  MOD_Reg<tUInt32> INST_weight_39;
  MOD_Reg<tUInt32> INST_weight_4;
  MOD_Reg<tUInt32> INST_weight_40;
  MOD_Reg<tUInt32> INST_weight_41;
  MOD_Reg<tUInt32> INST_weight_42;
  MOD_Reg<tUInt32> INST_weight_43;
  MOD_Reg<tUInt32> INST_weight_44;
  MOD_Reg<tUInt32> INST_weight_45;
  MOD_Reg<tUInt32> INST_weight_46;
  MOD_Reg<tUInt32> INST_weight_47;
  MOD_Reg<tUInt32> INST_weight_48;
  MOD_Reg<tUInt32> INST_weight_49;
  MOD_Reg<tUInt32> INST_weight_5;
  MOD_Reg<tUInt32> INST_weight_50;
  MOD_Reg<tUInt32> INST_weight_51;
  MOD_Reg<tUInt32> INST_weight_52;
  MOD_Reg<tUInt32> INST_weight_53;
  MOD_Reg<tUInt32> INST_weight_54;
  MOD_Reg<tUInt32> INST_weight_55;
  MOD_Reg<tUInt32> INST_weight_56;
  MOD_Reg<tUInt32> INST_weight_57;
  MOD_Reg<tUInt32> INST_weight_58;
  MOD_Reg<tUInt32> INST_weight_59;
  MOD_Reg<tUInt32> INST_weight_6;
  MOD_Reg<tUInt32> INST_weight_60;
  MOD_Reg<tUInt32> INST_weight_61;
  MOD_Reg<tUInt32> INST_weight_62;
  MOD_Reg<tUInt32> INST_weight_63;
  MOD_Reg<tUInt32> INST_weight_7;
  MOD_Reg<tUInt32> INST_weight_8;
  MOD_Reg<tUInt32> INST_weight_9;
 
 /* Constructor */
 public:
  MOD_mkPECore(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_put_datas;
  tUWide PORT_get;
 
 /* Publicly accessible definitions */
 public:
  tUInt32 DEF_x__h17567;
  tUInt32 DEF_x__h9157;
  tUInt32 DEF_b__h94569;
 
 /* Local definitions */
 private:
  tUWide DEF_lb0_get___d329;
  tUWide DEF_tQ1___d872;
  tUWide DEF_tL0__h1239534;
  tUWide DEF_fQ_rCache___d23;
  tUWide DEF_fQ_wDataOut_wget____d871;
  tUWide DEF_fQ_wDataIn_wget____d10;
  tUWide DEF_fQ_memory_b_read____d29;
  tUWide DEF_x__h500627;
  tUWide DEF_tL3__h1309013;
  tUWide DEF_tL2__h1287658;
  tUWide DEF_tL1__h1265451;
  tUWide DEF_x__h1323518;
  tUInt32 DEF_x__h1203280;
  tUInt32 DEF_x__h1203004;
  tUInt32 DEF_x__h1202728;
  tUInt32 DEF_x__h1202452;
  tUInt32 DEF_x__h1202176;
  tUInt32 DEF_x__h1201900;
  tUInt32 DEF_x__h1201624;
  tUInt32 DEF_x__h1201348;
  tUInt32 DEF_x__h1201072;
  tUInt32 DEF_x__h1200796;
  tUInt32 DEF_x__h1200520;
  tUInt32 DEF_x__h1200244;
  tUInt32 DEF_x__h1199968;
  tUInt32 DEF_x__h1199692;
  tUInt32 DEF_x__h1199416;
  tUInt32 DEF_x__h1199140;
  tUInt32 DEF_x__h1198864;
  tUInt32 DEF_x__h1198588;
  tUInt32 DEF_x__h1198312;
  tUInt32 DEF_x__h1198036;
  tUInt32 DEF_x__h1197760;
  tUInt32 DEF_x__h1197484;
  tUInt32 DEF_x__h1197208;
  tUInt32 DEF_x__h1196932;
  tUInt32 DEF_x__h1196656;
  tUInt32 DEF_x__h1196380;
  tUInt32 DEF_x__h1196104;
  tUInt32 DEF_x__h1195828;
  tUInt32 DEF_x__h1195552;
  tUInt32 DEF_x__h1195276;
  tUInt32 DEF_x__h1195000;
  tUInt32 DEF_x__h1194724;
  tUInt32 DEF_x__h1194448;
  tUInt32 DEF_x__h1194172;
  tUInt32 DEF_x__h1193896;
  tUInt32 DEF_x__h1193620;
  tUInt32 DEF_x__h1193344;
  tUInt32 DEF_x__h1193068;
  tUInt32 DEF_x__h1192792;
  tUInt32 DEF_x__h1192516;
  tUInt32 DEF_x__h1192240;
  tUInt32 DEF_x__h1191964;
  tUInt32 DEF_x__h1191688;
  tUInt32 DEF_x__h1191412;
  tUInt32 DEF_x__h1191136;
  tUInt32 DEF_x__h1190860;
  tUInt32 DEF_x__h1190584;
  tUInt32 DEF_x__h1190308;
  tUInt32 DEF_x__h1190032;
  tUInt32 DEF_x__h1189756;
  tUInt32 DEF_x__h1189480;
  tUInt32 DEF_x__h1189204;
  tUInt32 DEF_x__h1188928;
  tUInt32 DEF_x__h1188652;
  tUInt32 DEF_x__h1188376;
  tUInt32 DEF_x__h1188100;
  tUInt32 DEF_x__h1187824;
  tUInt32 DEF_x__h1187548;
  tUInt32 DEF_x__h1187272;
  tUInt32 DEF_x__h1186996;
  tUInt32 DEF_x__h1186720;
  tUInt32 DEF_x__h1186444;
  tUInt32 DEF_x__h1186168;
  tUInt32 DEF_b__h1309038;
  tUInt32 DEF_b__h1300279;
  tUInt32 DEF_b__h1287683;
  tUInt32 DEF_b__h1277782;
  tUInt32 DEF_b__h1265476;
  tUInt32 DEF_b__h1253798;
  tUInt32 DEF_b__h1239559;
  tUInt32 DEF__unnamed__63__h113452;
  tUInt32 DEF__unnamed__62__h113212;
  tUInt32 DEF__unnamed__61__h112972;
  tUInt32 DEF__unnamed__60__h112732;
  tUInt32 DEF__unnamed__59__h112492;
  tUInt32 DEF__unnamed__58__h112252;
  tUInt32 DEF__unnamed__57__h112012;
  tUInt32 DEF__unnamed__56__h111772;
  tUInt32 DEF__unnamed__55__h111532;
  tUInt32 DEF__unnamed__54__h111292;
  tUInt32 DEF__unnamed__53__h111052;
  tUInt32 DEF__unnamed__52__h110812;
  tUInt32 DEF__unnamed__51__h110572;
  tUInt32 DEF__unnamed__50__h110332;
  tUInt32 DEF__unnamed__49__h110092;
  tUInt32 DEF__unnamed__48__h109852;
  tUInt32 DEF__unnamed__47__h109612;
  tUInt32 DEF__unnamed__46__h109372;
  tUInt32 DEF__unnamed__45__h109132;
  tUInt32 DEF__unnamed__44__h108892;
  tUInt32 DEF__unnamed__43__h108652;
  tUInt32 DEF__unnamed__42__h108412;
  tUInt32 DEF__unnamed__41__h108172;
  tUInt32 DEF__unnamed__40__h107932;
  tUInt32 DEF__unnamed__39__h107692;
  tUInt32 DEF__unnamed__38__h107452;
  tUInt32 DEF__unnamed__37__h107212;
  tUInt32 DEF__unnamed__36__h106972;
  tUInt32 DEF__unnamed__35__h106732;
  tUInt32 DEF__unnamed__34__h106492;
  tUInt32 DEF__unnamed__33__h106252;
  tUInt32 DEF__unnamed__32__h106012;
  tUInt32 DEF__unnamed__31__h105772;
  tUInt32 DEF__unnamed__30__h105532;
  tUInt32 DEF__unnamed__29__h105292;
  tUInt32 DEF__unnamed__28__h105052;
  tUInt32 DEF__unnamed__27__h104812;
  tUInt32 DEF__unnamed__26__h104572;
  tUInt32 DEF__unnamed__25__h104332;
  tUInt32 DEF__unnamed__24__h104092;
  tUInt32 DEF__unnamed__23__h103852;
  tUInt32 DEF__unnamed__22__h103612;
  tUInt32 DEF__unnamed__21__h103372;
  tUInt32 DEF__unnamed__20__h103132;
  tUInt32 DEF__unnamed__19__h102892;
  tUInt32 DEF__unnamed__18__h102652;
  tUInt32 DEF__unnamed__17__h102412;
  tUInt32 DEF__unnamed__16__h102172;
  tUInt32 DEF__unnamed__15__h101932;
  tUInt32 DEF__unnamed__14__h101692;
  tUInt32 DEF__unnamed__13__h101452;
  tUInt32 DEF__unnamed__12__h101212;
  tUInt32 DEF__unnamed__11__h100972;
  tUInt32 DEF__unnamed__10__h100732;
  tUInt32 DEF__unnamed__9__h100492;
  tUInt32 DEF__unnamed__8__h100252;
  tUInt32 DEF__unnamed__7__h100012;
  tUInt32 DEF__unnamed__6__h99772;
  tUInt32 DEF__unnamed__5__h99532;
  tUInt32 DEF__unnamed__4__h99292;
  tUInt32 DEF__unnamed__3__h99052;
  tUInt32 DEF__unnamed__2__h98812;
  tUInt32 DEF__unnamed__1__h98572;
  tUInt8 DEF_x__h1317121;
  tUInt8 DEF_x__h1318741;
  tUInt8 DEF_x__h1318838;
  tUInt8 DEF_x__h1341533;
  tUInt8 DEF_x__h1341437;
  tUInt8 DEF_x__h1341341;
  tUInt8 DEF_x__h1341245;
  tUInt8 DEF_x__h1341149;
  tUInt8 DEF_x__h1341053;
  tUInt8 DEF_x__h1340957;
  tUInt8 DEF_x__h1340861;
  tUInt8 DEF_x__h1340765;
  tUInt8 DEF_x__h1340669;
  tUInt8 DEF_x__h1340573;
  tUInt8 DEF_x__h1340477;
  tUInt8 DEF_x__h1340381;
  tUInt8 DEF_x__h1340285;
  tUInt8 DEF_x__h1340189;
  tUInt8 DEF_x__h1340093;
  tUInt8 DEF_x__h1339997;
  tUInt8 DEF_x__h1339901;
  tUInt8 DEF_x__h1339805;
  tUInt8 DEF_x__h1339709;
  tUInt8 DEF_x__h1339613;
  tUInt8 DEF_x__h1339517;
  tUInt8 DEF_x__h1339421;
  tUInt8 DEF_x__h1339325;
  tUInt8 DEF_x__h1339229;
  tUInt8 DEF_x__h1339133;
  tUInt8 DEF_x__h1339037;
  tUInt8 DEF_x__h1338941;
  tUInt8 DEF_x__h1338845;
  tUInt8 DEF_x__h1338749;
  tUInt8 DEF_x__h1338653;
  tUInt8 DEF_x__h1338557;
  tUInt8 DEF_x__h1338461;
  tUInt8 DEF_x__h1338365;
  tUInt8 DEF_x__h1338269;
  tUInt8 DEF_x__h1338173;
  tUInt8 DEF_x__h1338077;
  tUInt8 DEF_x__h1337981;
  tUInt8 DEF_x__h1337885;
  tUInt8 DEF_x__h1337789;
  tUInt8 DEF_x__h1337693;
  tUInt8 DEF_x__h1337597;
  tUInt8 DEF_x__h1337501;
  tUInt8 DEF_x__h1337405;
  tUInt8 DEF_x__h1337309;
  tUInt8 DEF_x__h1337213;
  tUInt8 DEF_x__h1337117;
  tUInt8 DEF_x__h1337021;
  tUInt8 DEF_x__h1336925;
  tUInt8 DEF_x__h1336829;
  tUInt8 DEF_x__h1336733;
  tUInt8 DEF_x__h1336637;
  tUInt8 DEF_x__h1336541;
  tUInt8 DEF_x__h1336445;
  tUInt8 DEF_x__h1336349;
  tUInt8 DEF_x__h1336253;
  tUInt8 DEF_x__h1336157;
  tUInt8 DEF_x__h1336061;
  tUInt8 DEF_x__h1335965;
  tUInt8 DEF_x__h1335869;
  tUInt8 DEF_x__h1335773;
  tUInt8 DEF_x__h1335677;
  tUInt8 DEF_x__h1335581;
  tUInt8 DEF_sel_0___d862;
  tUInt8 DEF_x__h1328037;
  tUInt8 DEF_x__h1327962;
  tUInt8 DEF_x__h1327887;
  tUInt8 DEF_fQ_pwClear_whas____d1;
  tUWide DEF_fQ_rCache_3_BITS_511_TO_0___d28;
  tUWide DEF_tL0_420_SL_unnamed__1_1_421_BITS_11_TO_0_422_C_ETC___d2424;
  tUWide DEF_tL3_366_SL_unnamed__7_1_367_BITS_11_TO_0_368_C_ETC___d3370;
  tUWide DEF_tL2_176_SL_unnamed__5_1_177_BITS_11_TO_0_178_C_ETC___d3180;
  tUWide DEF_tL1_910_SL_unnamed__3_1_911_BITS_11_TO_0_912_C_ETC___d2914;
  tUWide DEF_IF_fQ_rCache_3_BIT_526_4_AND_fQ_rCache_3_BITS__ETC___d30;
  tUWide DEF_IF_fQ_wDataIn_whas_THEN_fQ_wDataIn_wget__0_ELSE_0___d11;
  tUWide DEF_IF_fQ_pwEnqueue_whas_THEN_IF_fQ_wDataIn_whas_T_ETC___d12;
  tUWide DEF__0_CONCAT_tQ2_73___d874;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d870;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d853;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2378;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2375;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d836;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2372;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d819;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2369;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d802;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2366;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d785;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2363;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d768;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2360;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d751;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2357;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d734;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2354;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d717;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2351;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d700;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2348;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d683;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2345;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d666;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2342;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d649;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2339;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d632;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2336;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d615;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2333;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d598;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2330;
  tUWide DEF__1_CONCAT_fQ_rWrPtr_read_CONCAT_IF_fQ_wDataIn_w_ETC___d14;
  tUWide DEF_x__h1295425;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3341;
  tUWide DEF_x__h1273770;
  tUWide DEF__0_CONCAT_unnamed__15_5_119_CONCAT_unnamed__14__ETC___d3139;
  tUWide DEF_x__h1248944;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2849;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d581;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2327;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3338;
  tUWide DEF__0_CONCAT_unnamed__15_5_119_CONCAT_unnamed__14__ETC___d3136;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2846;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d564;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2324;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3335;
  tUWide DEF__0_CONCAT_unnamed__15_5_119_CONCAT_unnamed__14__ETC___d3133;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2843;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d547;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2321;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3332;
  tUWide DEF__0_CONCAT_unnamed__15_5_119_CONCAT_unnamed__14__ETC___d3130;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2840;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d530;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2318;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3329;
  tUWide DEF__0_CONCAT_unnamed__15_5_119_CONCAT_unnamed__14__ETC___d3127;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2837;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d513;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2315;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3326;
  tUWide DEF__0_CONCAT_unnamed__15_5_119_CONCAT_unnamed__14__ETC___d3124;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2834;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d496;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2312;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3323;
  tUWide DEF__0_CONCAT_unnamed__15_5_119_CONCAT_unnamed__14__ETC___d3121;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2831;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d479;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2309;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3320;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2828;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d462;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2306;
  tUWide DEF_unnamed__15_7_447_CONCAT_unnamed__14_7_448_449_ETC___d3470;
  tUWide DEF_unnamed__15_7_447_CONCAT_unnamed__14_7_448_449_ETC___d3467;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3317;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2825;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d445;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2303;
  tUWide DEF_unnamed__15_7_447_CONCAT_unnamed__14_7_448_449_ETC___d3464;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3314;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2822;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d428;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2300;
  tUWide DEF_unnamed__15_7_447_CONCAT_unnamed__14_7_448_449_ETC___d3461;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3311;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2819;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d411;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2297;
  tUWide DEF_unnamed__15_7_447_CONCAT_unnamed__14_7_448_449_ETC___d3458;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3308;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2816;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d394;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2294;
  tUWide DEF_unnamed__15_7_447_CONCAT_unnamed__14_7_448_449_ETC___d3455;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3305;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2813;
  tUWide DEF_IF_sel_63_26_BITS_3_TO_1_27_EQ_0_28_THEN_lb0_g_ETC___d377;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2291;
  tUInt8 DEF__0_CONCAT_DONTCARE___d231;
  tUInt8 DEF_NOT_fQ_pwClear_whas___d7;
  tUWide DEF_m_63_283_CONCAT_m_62_284_285_CONCAT_m_61_286_C_ETC___d2382;
  tUWide DEF_unnamed__31_6_297_CONCAT_unnamed__30_6_298_299_ETC___d3348;
  tUWide DEF_unnamed__31_4_805_CONCAT_unnamed__30_4_806_807_ETC___d2856;
  tUWide DEF__0_CONCAT_unnamed__15_5_119_CONCAT_unnamed__14__ETC___d3146;
 
 /* Rules */
 public:
  void RL_fQ_portA();
  void RL_fQ_portB();
  void RL_fQ_portB_read_data();
  void RL_loadShifts();
  void RL_act0();
  void RL_act1();
  void RL_act2();
  void RL_act3();
  void RL_act4();
  void RL_act5();
  void RL_actx();
  void RL_act6();
  void RL_act7();
  void RL_act8();
  void RL_act9();
  void RL_act10();
  void RL_act11();
  void RL_act12();
  void RL_act13();
  void RL__LB();
  void RL__LB1();
  void RL__LB2();
  void RL__MAC();
  void RL__MAC_1();
  void RL__MAC_2();
  void RL__MAC_3();
  void RL__MAC_4();
  void RL__MAC_5();
  void RL__MAC_6();
  void RL__MAC_7();
  void RL__MAC_8();
  void RL__MAC_9();
  void RL__MAC_10();
  void RL__MAC_11();
  void RL__MAC_12();
  void RL__MAC_13();
  void RL__MAC_14();
  void RL__MAC_15();
  void RL__MAC_16();
  void RL__MAC_17();
  void RL__MAC_18();
  void RL__MAC_19();
  void RL__MAC_20();
  void RL__MAC_21();
  void RL__MAC_22();
  void RL__MAC_23();
  void RL__MAC_24();
  void RL__MAC_25();
  void RL__MAC_26();
  void RL__MAC_27();
  void RL__MAC_28();
  void RL__MAC_29();
  void RL__MAC_30();
  void RL__MAC_31();
  void RL__MAC_32();
  void RL__MAC_33();
  void RL__MAC_34();
  void RL__MAC_35();
  void RL__MAC_36();
  void RL__MAC_37();
  void RL__MAC_38();
  void RL__MAC_39();
  void RL__MAC_40();
  void RL__MAC_41();
  void RL__MAC_42();
  void RL__MAC_43();
  void RL__MAC_44();
  void RL__MAC_45();
  void RL__MAC_46();
  void RL__MAC_47();
  void RL__MAC_48();
  void RL__MAC_49();
  void RL__MAC_50();
  void RL__MAC_51();
  void RL__MAC_52();
  void RL__MAC_53();
  void RL__MAC_54();
  void RL__MAC_55();
  void RL__MAC_56();
  void RL__MAC_57();
  void RL__MAC_58();
  void RL__MAC_59();
  void RL__MAC_60();
  void RL__MAC_61();
  void RL__MAC_62();
  void RL__MAC_63();
  void RL_scale();
  void RL__SAD2_1();
  void RL__SAD2_2();
  void RL__SAD4_1();
  void RL__SAD4_2();
  void RL__SAD8_1();
  void RL__SAD8_2();
  void RL__SAD16_1();
  void RL__SAD16_2();
  void RL_collect();
 
 /* Methods */
 public:
  void METH_put(tUWide ARG_put_datas);
  tUInt8 METH_RDY_put();
  tUWide METH_get();
  tUInt8 METH_RDY_get();
  void METH_loadConfig(tUInt32 ARG_loadConfig_inx);
  tUInt8 METH_RDY_loadConfig();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkPECore &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkPECore &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkPECore &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkPECore &backing);
};

#endif /* ifndef __mkPECore_h__ */
