// Seed: 108759483
module module_0;
  logic id_1 = -1;
  assign id_1 = 1'h0;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd39,
    parameter id_13 = 32'd12
) (
    input tri0 id_0,
    inout uwire _id_1,
    input tri id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri id_5,
    output wor id_6,
    input wire id_7,
    input wand id_8,
    input tri0 id_9,
    input wand id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri _id_13,
    input supply1 id_14,
    input wor id_15,
    output wire id_16,
    output tri0 id_17,
    input tri1 id_18,
    input wire id_19
);
  assign id_6 = -1;
  wire id_21, id_22[id_13 : -1];
  wand [id_1  <->  ~  -1 : (  1  )] id_23;
  assign id_23 = id_14 ? id_21 : 1;
  module_0 modCall_1 ();
  wire id_24;
endmodule
