# This is a sample Makefile
# It serves as a basic template for building target binaries.

# Compiler and flags
CC = gcc
CFLAGS = -Wall -g

# List of source files
SOURCES = main.c functions.c

# List of object files
OBJECTS = $(SOURCES:.c=.o)

# Target binary
TARGET = app

# Default target
all: $(TARGET)

# Rules for building the target
$(TARGET): $(OBJECTS)
	$(CC) $(CFLAGS) -o $@ $(OBJECTS)

# Generate object files from source files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Clean command
clean:
	rm -f $(TARGET) $(OBJECTS)

# Phony targets
.PHONY: all clean