#! /nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x5991340 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
v0x59cd4c0_0 .var "clk", 0 0;
v0x59cd560_0 .var "rst", 0 0;
S_0x59914d0 .scope module, "cpu" "cpu_top" 2 8, 3 1 0, S_0x5991340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x7f4fde052018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x59cc300_0 .net/2u *"_ivl_0", 7 0, L_0x7f4fde052018;  1 drivers
v0x59cc400_0 .net "alu_op", 0 0, v0x59c5f20_0;  1 drivers
v0x59cc4c0_0 .net "alu_result", 7 0, v0x59c5a70_0;  1 drivers
v0x59cc560_0 .net "clk", 0 0, v0x59cd4c0_0;  1 drivers
v0x59cc650_0 .var/i "cycle", 31 0;
v0x59cc740_0 .net "is_two_byte", 0 0, v0x59c60a0_0;  1 drivers
v0x59cc7e0_0 .net "mem_data", 7 0, v0x59c9e80_0;  1 drivers
v0x59cc880_0 .net "mem_read", 0 0, v0x59c6140_0;  1 drivers
v0x59cc970_0 .net "mem_write", 0 0, v0x59c6200_0;  1 drivers
v0x59ccaa0_0 .net "next_byte", 7 0, L_0x59cdcc0;  1 drivers
v0x59ccb90_0 .net "next_instr", 7 0, L_0x59cd710;  1 drivers
v0x59ccca0_0 .var "pc", 7 0;
v0x59ccd60_0 .net "pc_plus_1", 7 0, L_0x59cd670;  1 drivers
v0x59cce00_0 .net "read_data1", 7 0, L_0x59cdff0;  1 drivers
v0x59ccef0_0 .net "read_data2", 7 0, L_0x59ce310;  1 drivers
v0x59cd000_0 .net "reg_dst", 1 0, v0x59c63f0_0;  1 drivers
v0x59cd0c0_0 .net "reg_src", 1 0, v0x59c64d0_0;  1 drivers
v0x59cd1d0_0 .net "reg_write", 0 0, v0x59c65b0_0;  1 drivers
v0x59cd2c0_0 .net "rst", 0 0, v0x59cd560_0;  1 drivers
v0x59cd360_0 .net "use_imm", 0 0, v0x59c6670_0;  1 drivers
v0x59cd400_0 .net "write_back_data", 7 0, L_0x59ce5e0;  1 drivers
L_0x59cd670 .arith/sum 8, v0x59ccca0_0, L_0x7f4fde052018;
L_0x59ce3d0 .functor MUXZ 8, L_0x59ce310, L_0x59cdcc0, v0x59c6670_0, C4<>;
L_0x59ce5e0 .functor MUXZ 8, v0x59c5a70_0, v0x59c9e80_0, v0x59c6140_0, C4<>;
S_0x5953dc0 .scope module, "alu_unit" "alu" 3 60, 4 1 0, S_0x59914d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "alu_op";
    .port_info 3 /OUTPUT 8 "result";
v0x59a9440_0 .net "a", 7 0, L_0x59cdff0;  alias, 1 drivers
v0x59a94e0_0 .net "alu_op", 0 0, v0x59c5f20_0;  alias, 1 drivers
v0x59c59b0_0 .net "b", 7 0, L_0x59ce3d0;  1 drivers
v0x59c5a70_0 .var "result", 7 0;
E_0x5988f00 .event anyedge, v0x59a94e0_0, v0x59a9440_0, v0x59c59b0_0;
S_0x59c5bd0 .scope module, "cu" "control_unit" 3 36, 5 1 0, S_0x59914d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "instr";
    .port_info 1 /OUTPUT 2 "reg_dst";
    .port_info 2 /OUTPUT 2 "reg_src";
    .port_info 3 /OUTPUT 1 "alu_op";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "use_imm";
    .port_info 8 /OUTPUT 1 "is_two_byte";
v0x59c5f20_0 .var "alu_op", 0 0;
v0x59c5fe0_0 .net "instr", 7 0, L_0x59cd710;  alias, 1 drivers
v0x59c60a0_0 .var "is_two_byte", 0 0;
v0x59c6140_0 .var "mem_read", 0 0;
v0x59c6200_0 .var "mem_write", 0 0;
v0x59c6310_0 .net "opcode", 3 0, L_0x59cdd80;  1 drivers
v0x59c63f0_0 .var "reg_dst", 1 0;
v0x59c64d0_0 .var "reg_src", 1 0;
v0x59c65b0_0 .var "reg_write", 0 0;
v0x59c6670_0 .var "use_imm", 0 0;
E_0x5989660 .event anyedge, v0x59c5fe0_0, v0x59c6310_0;
L_0x59cdd80 .part L_0x59cd710, 4, 4;
S_0x59c6850 .scope module, "dmem" "data_memory" 3 67, 6 1 0, S_0x59914d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 8 "read_data";
v0x59c72c0_0 .net "address", 7 0, L_0x59cdcc0;  alias, 1 drivers
v0x59c73c0_0 .net "clk", 0 0, v0x59cd4c0_0;  alias, 1 drivers
v0x59c7480_0 .net "mem_read", 0 0, v0x59c6140_0;  alias, 1 drivers
v0x59c7520_0 .net "mem_write", 0 0, v0x59c6200_0;  alias, 1 drivers
v0x59c75c0 .array "memory", 255 0, 7 0;
v0x59c9e80_0 .var "read_data", 7 0;
v0x59c9f60_0 .net "write_data", 7 0, L_0x59ce310;  alias, 1 drivers
E_0x5989a80 .event posedge, v0x59c73c0_0;
v0x59c75c0_0 .array/port v0x59c75c0, 0;
v0x59c75c0_1 .array/port v0x59c75c0, 1;
E_0x5964a80/0 .event anyedge, v0x59c6140_0, v0x59c72c0_0, v0x59c75c0_0, v0x59c75c0_1;
v0x59c75c0_2 .array/port v0x59c75c0, 2;
v0x59c75c0_3 .array/port v0x59c75c0, 3;
v0x59c75c0_4 .array/port v0x59c75c0, 4;
v0x59c75c0_5 .array/port v0x59c75c0, 5;
E_0x5964a80/1 .event anyedge, v0x59c75c0_2, v0x59c75c0_3, v0x59c75c0_4, v0x59c75c0_5;
v0x59c75c0_6 .array/port v0x59c75c0, 6;
v0x59c75c0_7 .array/port v0x59c75c0, 7;
v0x59c75c0_8 .array/port v0x59c75c0, 8;
v0x59c75c0_9 .array/port v0x59c75c0, 9;
E_0x5964a80/2 .event anyedge, v0x59c75c0_6, v0x59c75c0_7, v0x59c75c0_8, v0x59c75c0_9;
v0x59c75c0_10 .array/port v0x59c75c0, 10;
v0x59c75c0_11 .array/port v0x59c75c0, 11;
v0x59c75c0_12 .array/port v0x59c75c0, 12;
v0x59c75c0_13 .array/port v0x59c75c0, 13;
E_0x5964a80/3 .event anyedge, v0x59c75c0_10, v0x59c75c0_11, v0x59c75c0_12, v0x59c75c0_13;
v0x59c75c0_14 .array/port v0x59c75c0, 14;
v0x59c75c0_15 .array/port v0x59c75c0, 15;
v0x59c75c0_16 .array/port v0x59c75c0, 16;
v0x59c75c0_17 .array/port v0x59c75c0, 17;
E_0x5964a80/4 .event anyedge, v0x59c75c0_14, v0x59c75c0_15, v0x59c75c0_16, v0x59c75c0_17;
v0x59c75c0_18 .array/port v0x59c75c0, 18;
v0x59c75c0_19 .array/port v0x59c75c0, 19;
v0x59c75c0_20 .array/port v0x59c75c0, 20;
v0x59c75c0_21 .array/port v0x59c75c0, 21;
E_0x5964a80/5 .event anyedge, v0x59c75c0_18, v0x59c75c0_19, v0x59c75c0_20, v0x59c75c0_21;
v0x59c75c0_22 .array/port v0x59c75c0, 22;
v0x59c75c0_23 .array/port v0x59c75c0, 23;
v0x59c75c0_24 .array/port v0x59c75c0, 24;
v0x59c75c0_25 .array/port v0x59c75c0, 25;
E_0x5964a80/6 .event anyedge, v0x59c75c0_22, v0x59c75c0_23, v0x59c75c0_24, v0x59c75c0_25;
v0x59c75c0_26 .array/port v0x59c75c0, 26;
v0x59c75c0_27 .array/port v0x59c75c0, 27;
v0x59c75c0_28 .array/port v0x59c75c0, 28;
v0x59c75c0_29 .array/port v0x59c75c0, 29;
E_0x5964a80/7 .event anyedge, v0x59c75c0_26, v0x59c75c0_27, v0x59c75c0_28, v0x59c75c0_29;
v0x59c75c0_30 .array/port v0x59c75c0, 30;
v0x59c75c0_31 .array/port v0x59c75c0, 31;
v0x59c75c0_32 .array/port v0x59c75c0, 32;
v0x59c75c0_33 .array/port v0x59c75c0, 33;
E_0x5964a80/8 .event anyedge, v0x59c75c0_30, v0x59c75c0_31, v0x59c75c0_32, v0x59c75c0_33;
v0x59c75c0_34 .array/port v0x59c75c0, 34;
v0x59c75c0_35 .array/port v0x59c75c0, 35;
v0x59c75c0_36 .array/port v0x59c75c0, 36;
v0x59c75c0_37 .array/port v0x59c75c0, 37;
E_0x5964a80/9 .event anyedge, v0x59c75c0_34, v0x59c75c0_35, v0x59c75c0_36, v0x59c75c0_37;
v0x59c75c0_38 .array/port v0x59c75c0, 38;
v0x59c75c0_39 .array/port v0x59c75c0, 39;
v0x59c75c0_40 .array/port v0x59c75c0, 40;
v0x59c75c0_41 .array/port v0x59c75c0, 41;
E_0x5964a80/10 .event anyedge, v0x59c75c0_38, v0x59c75c0_39, v0x59c75c0_40, v0x59c75c0_41;
v0x59c75c0_42 .array/port v0x59c75c0, 42;
v0x59c75c0_43 .array/port v0x59c75c0, 43;
v0x59c75c0_44 .array/port v0x59c75c0, 44;
v0x59c75c0_45 .array/port v0x59c75c0, 45;
E_0x5964a80/11 .event anyedge, v0x59c75c0_42, v0x59c75c0_43, v0x59c75c0_44, v0x59c75c0_45;
v0x59c75c0_46 .array/port v0x59c75c0, 46;
v0x59c75c0_47 .array/port v0x59c75c0, 47;
v0x59c75c0_48 .array/port v0x59c75c0, 48;
v0x59c75c0_49 .array/port v0x59c75c0, 49;
E_0x5964a80/12 .event anyedge, v0x59c75c0_46, v0x59c75c0_47, v0x59c75c0_48, v0x59c75c0_49;
v0x59c75c0_50 .array/port v0x59c75c0, 50;
v0x59c75c0_51 .array/port v0x59c75c0, 51;
v0x59c75c0_52 .array/port v0x59c75c0, 52;
v0x59c75c0_53 .array/port v0x59c75c0, 53;
E_0x5964a80/13 .event anyedge, v0x59c75c0_50, v0x59c75c0_51, v0x59c75c0_52, v0x59c75c0_53;
v0x59c75c0_54 .array/port v0x59c75c0, 54;
v0x59c75c0_55 .array/port v0x59c75c0, 55;
v0x59c75c0_56 .array/port v0x59c75c0, 56;
v0x59c75c0_57 .array/port v0x59c75c0, 57;
E_0x5964a80/14 .event anyedge, v0x59c75c0_54, v0x59c75c0_55, v0x59c75c0_56, v0x59c75c0_57;
v0x59c75c0_58 .array/port v0x59c75c0, 58;
v0x59c75c0_59 .array/port v0x59c75c0, 59;
v0x59c75c0_60 .array/port v0x59c75c0, 60;
v0x59c75c0_61 .array/port v0x59c75c0, 61;
E_0x5964a80/15 .event anyedge, v0x59c75c0_58, v0x59c75c0_59, v0x59c75c0_60, v0x59c75c0_61;
v0x59c75c0_62 .array/port v0x59c75c0, 62;
v0x59c75c0_63 .array/port v0x59c75c0, 63;
v0x59c75c0_64 .array/port v0x59c75c0, 64;
v0x59c75c0_65 .array/port v0x59c75c0, 65;
E_0x5964a80/16 .event anyedge, v0x59c75c0_62, v0x59c75c0_63, v0x59c75c0_64, v0x59c75c0_65;
v0x59c75c0_66 .array/port v0x59c75c0, 66;
v0x59c75c0_67 .array/port v0x59c75c0, 67;
v0x59c75c0_68 .array/port v0x59c75c0, 68;
v0x59c75c0_69 .array/port v0x59c75c0, 69;
E_0x5964a80/17 .event anyedge, v0x59c75c0_66, v0x59c75c0_67, v0x59c75c0_68, v0x59c75c0_69;
v0x59c75c0_70 .array/port v0x59c75c0, 70;
v0x59c75c0_71 .array/port v0x59c75c0, 71;
v0x59c75c0_72 .array/port v0x59c75c0, 72;
v0x59c75c0_73 .array/port v0x59c75c0, 73;
E_0x5964a80/18 .event anyedge, v0x59c75c0_70, v0x59c75c0_71, v0x59c75c0_72, v0x59c75c0_73;
v0x59c75c0_74 .array/port v0x59c75c0, 74;
v0x59c75c0_75 .array/port v0x59c75c0, 75;
v0x59c75c0_76 .array/port v0x59c75c0, 76;
v0x59c75c0_77 .array/port v0x59c75c0, 77;
E_0x5964a80/19 .event anyedge, v0x59c75c0_74, v0x59c75c0_75, v0x59c75c0_76, v0x59c75c0_77;
v0x59c75c0_78 .array/port v0x59c75c0, 78;
v0x59c75c0_79 .array/port v0x59c75c0, 79;
v0x59c75c0_80 .array/port v0x59c75c0, 80;
v0x59c75c0_81 .array/port v0x59c75c0, 81;
E_0x5964a80/20 .event anyedge, v0x59c75c0_78, v0x59c75c0_79, v0x59c75c0_80, v0x59c75c0_81;
v0x59c75c0_82 .array/port v0x59c75c0, 82;
v0x59c75c0_83 .array/port v0x59c75c0, 83;
v0x59c75c0_84 .array/port v0x59c75c0, 84;
v0x59c75c0_85 .array/port v0x59c75c0, 85;
E_0x5964a80/21 .event anyedge, v0x59c75c0_82, v0x59c75c0_83, v0x59c75c0_84, v0x59c75c0_85;
v0x59c75c0_86 .array/port v0x59c75c0, 86;
v0x59c75c0_87 .array/port v0x59c75c0, 87;
v0x59c75c0_88 .array/port v0x59c75c0, 88;
v0x59c75c0_89 .array/port v0x59c75c0, 89;
E_0x5964a80/22 .event anyedge, v0x59c75c0_86, v0x59c75c0_87, v0x59c75c0_88, v0x59c75c0_89;
v0x59c75c0_90 .array/port v0x59c75c0, 90;
v0x59c75c0_91 .array/port v0x59c75c0, 91;
v0x59c75c0_92 .array/port v0x59c75c0, 92;
v0x59c75c0_93 .array/port v0x59c75c0, 93;
E_0x5964a80/23 .event anyedge, v0x59c75c0_90, v0x59c75c0_91, v0x59c75c0_92, v0x59c75c0_93;
v0x59c75c0_94 .array/port v0x59c75c0, 94;
v0x59c75c0_95 .array/port v0x59c75c0, 95;
v0x59c75c0_96 .array/port v0x59c75c0, 96;
v0x59c75c0_97 .array/port v0x59c75c0, 97;
E_0x5964a80/24 .event anyedge, v0x59c75c0_94, v0x59c75c0_95, v0x59c75c0_96, v0x59c75c0_97;
v0x59c75c0_98 .array/port v0x59c75c0, 98;
v0x59c75c0_99 .array/port v0x59c75c0, 99;
v0x59c75c0_100 .array/port v0x59c75c0, 100;
v0x59c75c0_101 .array/port v0x59c75c0, 101;
E_0x5964a80/25 .event anyedge, v0x59c75c0_98, v0x59c75c0_99, v0x59c75c0_100, v0x59c75c0_101;
v0x59c75c0_102 .array/port v0x59c75c0, 102;
v0x59c75c0_103 .array/port v0x59c75c0, 103;
v0x59c75c0_104 .array/port v0x59c75c0, 104;
v0x59c75c0_105 .array/port v0x59c75c0, 105;
E_0x5964a80/26 .event anyedge, v0x59c75c0_102, v0x59c75c0_103, v0x59c75c0_104, v0x59c75c0_105;
v0x59c75c0_106 .array/port v0x59c75c0, 106;
v0x59c75c0_107 .array/port v0x59c75c0, 107;
v0x59c75c0_108 .array/port v0x59c75c0, 108;
v0x59c75c0_109 .array/port v0x59c75c0, 109;
E_0x5964a80/27 .event anyedge, v0x59c75c0_106, v0x59c75c0_107, v0x59c75c0_108, v0x59c75c0_109;
v0x59c75c0_110 .array/port v0x59c75c0, 110;
v0x59c75c0_111 .array/port v0x59c75c0, 111;
v0x59c75c0_112 .array/port v0x59c75c0, 112;
v0x59c75c0_113 .array/port v0x59c75c0, 113;
E_0x5964a80/28 .event anyedge, v0x59c75c0_110, v0x59c75c0_111, v0x59c75c0_112, v0x59c75c0_113;
v0x59c75c0_114 .array/port v0x59c75c0, 114;
v0x59c75c0_115 .array/port v0x59c75c0, 115;
v0x59c75c0_116 .array/port v0x59c75c0, 116;
v0x59c75c0_117 .array/port v0x59c75c0, 117;
E_0x5964a80/29 .event anyedge, v0x59c75c0_114, v0x59c75c0_115, v0x59c75c0_116, v0x59c75c0_117;
v0x59c75c0_118 .array/port v0x59c75c0, 118;
v0x59c75c0_119 .array/port v0x59c75c0, 119;
v0x59c75c0_120 .array/port v0x59c75c0, 120;
v0x59c75c0_121 .array/port v0x59c75c0, 121;
E_0x5964a80/30 .event anyedge, v0x59c75c0_118, v0x59c75c0_119, v0x59c75c0_120, v0x59c75c0_121;
v0x59c75c0_122 .array/port v0x59c75c0, 122;
v0x59c75c0_123 .array/port v0x59c75c0, 123;
v0x59c75c0_124 .array/port v0x59c75c0, 124;
v0x59c75c0_125 .array/port v0x59c75c0, 125;
E_0x5964a80/31 .event anyedge, v0x59c75c0_122, v0x59c75c0_123, v0x59c75c0_124, v0x59c75c0_125;
v0x59c75c0_126 .array/port v0x59c75c0, 126;
v0x59c75c0_127 .array/port v0x59c75c0, 127;
v0x59c75c0_128 .array/port v0x59c75c0, 128;
v0x59c75c0_129 .array/port v0x59c75c0, 129;
E_0x5964a80/32 .event anyedge, v0x59c75c0_126, v0x59c75c0_127, v0x59c75c0_128, v0x59c75c0_129;
v0x59c75c0_130 .array/port v0x59c75c0, 130;
v0x59c75c0_131 .array/port v0x59c75c0, 131;
v0x59c75c0_132 .array/port v0x59c75c0, 132;
v0x59c75c0_133 .array/port v0x59c75c0, 133;
E_0x5964a80/33 .event anyedge, v0x59c75c0_130, v0x59c75c0_131, v0x59c75c0_132, v0x59c75c0_133;
v0x59c75c0_134 .array/port v0x59c75c0, 134;
v0x59c75c0_135 .array/port v0x59c75c0, 135;
v0x59c75c0_136 .array/port v0x59c75c0, 136;
v0x59c75c0_137 .array/port v0x59c75c0, 137;
E_0x5964a80/34 .event anyedge, v0x59c75c0_134, v0x59c75c0_135, v0x59c75c0_136, v0x59c75c0_137;
v0x59c75c0_138 .array/port v0x59c75c0, 138;
v0x59c75c0_139 .array/port v0x59c75c0, 139;
v0x59c75c0_140 .array/port v0x59c75c0, 140;
v0x59c75c0_141 .array/port v0x59c75c0, 141;
E_0x5964a80/35 .event anyedge, v0x59c75c0_138, v0x59c75c0_139, v0x59c75c0_140, v0x59c75c0_141;
v0x59c75c0_142 .array/port v0x59c75c0, 142;
v0x59c75c0_143 .array/port v0x59c75c0, 143;
v0x59c75c0_144 .array/port v0x59c75c0, 144;
v0x59c75c0_145 .array/port v0x59c75c0, 145;
E_0x5964a80/36 .event anyedge, v0x59c75c0_142, v0x59c75c0_143, v0x59c75c0_144, v0x59c75c0_145;
v0x59c75c0_146 .array/port v0x59c75c0, 146;
v0x59c75c0_147 .array/port v0x59c75c0, 147;
v0x59c75c0_148 .array/port v0x59c75c0, 148;
v0x59c75c0_149 .array/port v0x59c75c0, 149;
E_0x5964a80/37 .event anyedge, v0x59c75c0_146, v0x59c75c0_147, v0x59c75c0_148, v0x59c75c0_149;
v0x59c75c0_150 .array/port v0x59c75c0, 150;
v0x59c75c0_151 .array/port v0x59c75c0, 151;
v0x59c75c0_152 .array/port v0x59c75c0, 152;
v0x59c75c0_153 .array/port v0x59c75c0, 153;
E_0x5964a80/38 .event anyedge, v0x59c75c0_150, v0x59c75c0_151, v0x59c75c0_152, v0x59c75c0_153;
v0x59c75c0_154 .array/port v0x59c75c0, 154;
v0x59c75c0_155 .array/port v0x59c75c0, 155;
v0x59c75c0_156 .array/port v0x59c75c0, 156;
v0x59c75c0_157 .array/port v0x59c75c0, 157;
E_0x5964a80/39 .event anyedge, v0x59c75c0_154, v0x59c75c0_155, v0x59c75c0_156, v0x59c75c0_157;
v0x59c75c0_158 .array/port v0x59c75c0, 158;
v0x59c75c0_159 .array/port v0x59c75c0, 159;
v0x59c75c0_160 .array/port v0x59c75c0, 160;
v0x59c75c0_161 .array/port v0x59c75c0, 161;
E_0x5964a80/40 .event anyedge, v0x59c75c0_158, v0x59c75c0_159, v0x59c75c0_160, v0x59c75c0_161;
v0x59c75c0_162 .array/port v0x59c75c0, 162;
v0x59c75c0_163 .array/port v0x59c75c0, 163;
v0x59c75c0_164 .array/port v0x59c75c0, 164;
v0x59c75c0_165 .array/port v0x59c75c0, 165;
E_0x5964a80/41 .event anyedge, v0x59c75c0_162, v0x59c75c0_163, v0x59c75c0_164, v0x59c75c0_165;
v0x59c75c0_166 .array/port v0x59c75c0, 166;
v0x59c75c0_167 .array/port v0x59c75c0, 167;
v0x59c75c0_168 .array/port v0x59c75c0, 168;
v0x59c75c0_169 .array/port v0x59c75c0, 169;
E_0x5964a80/42 .event anyedge, v0x59c75c0_166, v0x59c75c0_167, v0x59c75c0_168, v0x59c75c0_169;
v0x59c75c0_170 .array/port v0x59c75c0, 170;
v0x59c75c0_171 .array/port v0x59c75c0, 171;
v0x59c75c0_172 .array/port v0x59c75c0, 172;
v0x59c75c0_173 .array/port v0x59c75c0, 173;
E_0x5964a80/43 .event anyedge, v0x59c75c0_170, v0x59c75c0_171, v0x59c75c0_172, v0x59c75c0_173;
v0x59c75c0_174 .array/port v0x59c75c0, 174;
v0x59c75c0_175 .array/port v0x59c75c0, 175;
v0x59c75c0_176 .array/port v0x59c75c0, 176;
v0x59c75c0_177 .array/port v0x59c75c0, 177;
E_0x5964a80/44 .event anyedge, v0x59c75c0_174, v0x59c75c0_175, v0x59c75c0_176, v0x59c75c0_177;
v0x59c75c0_178 .array/port v0x59c75c0, 178;
v0x59c75c0_179 .array/port v0x59c75c0, 179;
v0x59c75c0_180 .array/port v0x59c75c0, 180;
v0x59c75c0_181 .array/port v0x59c75c0, 181;
E_0x5964a80/45 .event anyedge, v0x59c75c0_178, v0x59c75c0_179, v0x59c75c0_180, v0x59c75c0_181;
v0x59c75c0_182 .array/port v0x59c75c0, 182;
v0x59c75c0_183 .array/port v0x59c75c0, 183;
v0x59c75c0_184 .array/port v0x59c75c0, 184;
v0x59c75c0_185 .array/port v0x59c75c0, 185;
E_0x5964a80/46 .event anyedge, v0x59c75c0_182, v0x59c75c0_183, v0x59c75c0_184, v0x59c75c0_185;
v0x59c75c0_186 .array/port v0x59c75c0, 186;
v0x59c75c0_187 .array/port v0x59c75c0, 187;
v0x59c75c0_188 .array/port v0x59c75c0, 188;
v0x59c75c0_189 .array/port v0x59c75c0, 189;
E_0x5964a80/47 .event anyedge, v0x59c75c0_186, v0x59c75c0_187, v0x59c75c0_188, v0x59c75c0_189;
v0x59c75c0_190 .array/port v0x59c75c0, 190;
v0x59c75c0_191 .array/port v0x59c75c0, 191;
v0x59c75c0_192 .array/port v0x59c75c0, 192;
v0x59c75c0_193 .array/port v0x59c75c0, 193;
E_0x5964a80/48 .event anyedge, v0x59c75c0_190, v0x59c75c0_191, v0x59c75c0_192, v0x59c75c0_193;
v0x59c75c0_194 .array/port v0x59c75c0, 194;
v0x59c75c0_195 .array/port v0x59c75c0, 195;
v0x59c75c0_196 .array/port v0x59c75c0, 196;
v0x59c75c0_197 .array/port v0x59c75c0, 197;
E_0x5964a80/49 .event anyedge, v0x59c75c0_194, v0x59c75c0_195, v0x59c75c0_196, v0x59c75c0_197;
v0x59c75c0_198 .array/port v0x59c75c0, 198;
v0x59c75c0_199 .array/port v0x59c75c0, 199;
v0x59c75c0_200 .array/port v0x59c75c0, 200;
v0x59c75c0_201 .array/port v0x59c75c0, 201;
E_0x5964a80/50 .event anyedge, v0x59c75c0_198, v0x59c75c0_199, v0x59c75c0_200, v0x59c75c0_201;
v0x59c75c0_202 .array/port v0x59c75c0, 202;
v0x59c75c0_203 .array/port v0x59c75c0, 203;
v0x59c75c0_204 .array/port v0x59c75c0, 204;
v0x59c75c0_205 .array/port v0x59c75c0, 205;
E_0x5964a80/51 .event anyedge, v0x59c75c0_202, v0x59c75c0_203, v0x59c75c0_204, v0x59c75c0_205;
v0x59c75c0_206 .array/port v0x59c75c0, 206;
v0x59c75c0_207 .array/port v0x59c75c0, 207;
v0x59c75c0_208 .array/port v0x59c75c0, 208;
v0x59c75c0_209 .array/port v0x59c75c0, 209;
E_0x5964a80/52 .event anyedge, v0x59c75c0_206, v0x59c75c0_207, v0x59c75c0_208, v0x59c75c0_209;
v0x59c75c0_210 .array/port v0x59c75c0, 210;
v0x59c75c0_211 .array/port v0x59c75c0, 211;
v0x59c75c0_212 .array/port v0x59c75c0, 212;
v0x59c75c0_213 .array/port v0x59c75c0, 213;
E_0x5964a80/53 .event anyedge, v0x59c75c0_210, v0x59c75c0_211, v0x59c75c0_212, v0x59c75c0_213;
v0x59c75c0_214 .array/port v0x59c75c0, 214;
v0x59c75c0_215 .array/port v0x59c75c0, 215;
v0x59c75c0_216 .array/port v0x59c75c0, 216;
v0x59c75c0_217 .array/port v0x59c75c0, 217;
E_0x5964a80/54 .event anyedge, v0x59c75c0_214, v0x59c75c0_215, v0x59c75c0_216, v0x59c75c0_217;
v0x59c75c0_218 .array/port v0x59c75c0, 218;
v0x59c75c0_219 .array/port v0x59c75c0, 219;
v0x59c75c0_220 .array/port v0x59c75c0, 220;
v0x59c75c0_221 .array/port v0x59c75c0, 221;
E_0x5964a80/55 .event anyedge, v0x59c75c0_218, v0x59c75c0_219, v0x59c75c0_220, v0x59c75c0_221;
v0x59c75c0_222 .array/port v0x59c75c0, 222;
v0x59c75c0_223 .array/port v0x59c75c0, 223;
v0x59c75c0_224 .array/port v0x59c75c0, 224;
v0x59c75c0_225 .array/port v0x59c75c0, 225;
E_0x5964a80/56 .event anyedge, v0x59c75c0_222, v0x59c75c0_223, v0x59c75c0_224, v0x59c75c0_225;
v0x59c75c0_226 .array/port v0x59c75c0, 226;
v0x59c75c0_227 .array/port v0x59c75c0, 227;
v0x59c75c0_228 .array/port v0x59c75c0, 228;
v0x59c75c0_229 .array/port v0x59c75c0, 229;
E_0x5964a80/57 .event anyedge, v0x59c75c0_226, v0x59c75c0_227, v0x59c75c0_228, v0x59c75c0_229;
v0x59c75c0_230 .array/port v0x59c75c0, 230;
v0x59c75c0_231 .array/port v0x59c75c0, 231;
v0x59c75c0_232 .array/port v0x59c75c0, 232;
v0x59c75c0_233 .array/port v0x59c75c0, 233;
E_0x5964a80/58 .event anyedge, v0x59c75c0_230, v0x59c75c0_231, v0x59c75c0_232, v0x59c75c0_233;
v0x59c75c0_234 .array/port v0x59c75c0, 234;
v0x59c75c0_235 .array/port v0x59c75c0, 235;
v0x59c75c0_236 .array/port v0x59c75c0, 236;
v0x59c75c0_237 .array/port v0x59c75c0, 237;
E_0x5964a80/59 .event anyedge, v0x59c75c0_234, v0x59c75c0_235, v0x59c75c0_236, v0x59c75c0_237;
v0x59c75c0_238 .array/port v0x59c75c0, 238;
v0x59c75c0_239 .array/port v0x59c75c0, 239;
v0x59c75c0_240 .array/port v0x59c75c0, 240;
v0x59c75c0_241 .array/port v0x59c75c0, 241;
E_0x5964a80/60 .event anyedge, v0x59c75c0_238, v0x59c75c0_239, v0x59c75c0_240, v0x59c75c0_241;
v0x59c75c0_242 .array/port v0x59c75c0, 242;
v0x59c75c0_243 .array/port v0x59c75c0, 243;
v0x59c75c0_244 .array/port v0x59c75c0, 244;
v0x59c75c0_245 .array/port v0x59c75c0, 245;
E_0x5964a80/61 .event anyedge, v0x59c75c0_242, v0x59c75c0_243, v0x59c75c0_244, v0x59c75c0_245;
v0x59c75c0_246 .array/port v0x59c75c0, 246;
v0x59c75c0_247 .array/port v0x59c75c0, 247;
v0x59c75c0_248 .array/port v0x59c75c0, 248;
v0x59c75c0_249 .array/port v0x59c75c0, 249;
E_0x5964a80/62 .event anyedge, v0x59c75c0_246, v0x59c75c0_247, v0x59c75c0_248, v0x59c75c0_249;
v0x59c75c0_250 .array/port v0x59c75c0, 250;
v0x59c75c0_251 .array/port v0x59c75c0, 251;
v0x59c75c0_252 .array/port v0x59c75c0, 252;
v0x59c75c0_253 .array/port v0x59c75c0, 253;
E_0x5964a80/63 .event anyedge, v0x59c75c0_250, v0x59c75c0_251, v0x59c75c0_252, v0x59c75c0_253;
v0x59c75c0_254 .array/port v0x59c75c0, 254;
v0x59c75c0_255 .array/port v0x59c75c0, 255;
E_0x5964a80/64 .event anyedge, v0x59c75c0_254, v0x59c75c0_255;
E_0x5964a80 .event/or E_0x5964a80/0, E_0x5964a80/1, E_0x5964a80/2, E_0x5964a80/3, E_0x5964a80/4, E_0x5964a80/5, E_0x5964a80/6, E_0x5964a80/7, E_0x5964a80/8, E_0x5964a80/9, E_0x5964a80/10, E_0x5964a80/11, E_0x5964a80/12, E_0x5964a80/13, E_0x5964a80/14, E_0x5964a80/15, E_0x5964a80/16, E_0x5964a80/17, E_0x5964a80/18, E_0x5964a80/19, E_0x5964a80/20, E_0x5964a80/21, E_0x5964a80/22, E_0x5964a80/23, E_0x5964a80/24, E_0x5964a80/25, E_0x5964a80/26, E_0x5964a80/27, E_0x5964a80/28, E_0x5964a80/29, E_0x5964a80/30, E_0x5964a80/31, E_0x5964a80/32, E_0x5964a80/33, E_0x5964a80/34, E_0x5964a80/35, E_0x5964a80/36, E_0x5964a80/37, E_0x5964a80/38, E_0x5964a80/39, E_0x5964a80/40, E_0x5964a80/41, E_0x5964a80/42, E_0x5964a80/43, E_0x5964a80/44, E_0x5964a80/45, E_0x5964a80/46, E_0x5964a80/47, E_0x5964a80/48, E_0x5964a80/49, E_0x5964a80/50, E_0x5964a80/51, E_0x5964a80/52, E_0x5964a80/53, E_0x5964a80/54, E_0x5964a80/55, E_0x5964a80/56, E_0x5964a80/57, E_0x5964a80/58, E_0x5964a80/59, E_0x5964a80/60, E_0x5964a80/61, E_0x5964a80/62, E_0x5964a80/63, E_0x5964a80/64;
S_0x59ca140 .scope module, "imem1" "instruction_memory" 3 26, 7 1 0, S_0x59914d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 8 "data";
L_0x59cd710 .functor BUFZ 8, L_0x59cd870, C4<00000000>, C4<00000000>, C4<00000000>;
v0x59ca340_0 .net *"_ivl_0", 7 0, L_0x59cd870;  1 drivers
v0x59ca440_0 .net *"_ivl_2", 9 0, L_0x59cd930;  1 drivers
L_0x7f4fde052060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59ca520_0 .net *"_ivl_5", 1 0, L_0x7f4fde052060;  1 drivers
v0x59ca5e0_0 .net "addr", 7 0, v0x59ccca0_0;  1 drivers
v0x59ca6c0_0 .net "data", 7 0, L_0x59cd710;  alias, 1 drivers
v0x59ca7d0 .array "memory", 255 0, 7 0;
L_0x59cd870 .array/port v0x59ca7d0, L_0x59cd930;
L_0x59cd930 .concat [ 8 2 0 0], v0x59ccca0_0, L_0x7f4fde052060;
S_0x59ca8d0 .scope module, "imem2" "instruction_memory" 3 31, 7 1 0, S_0x59914d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 8 "data";
L_0x59cdcc0 .functor BUFZ 8, L_0x59cdac0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x59cab40_0 .net *"_ivl_0", 7 0, L_0x59cdac0;  1 drivers
v0x59cac40_0 .net *"_ivl_2", 9 0, L_0x59cdb80;  1 drivers
L_0x7f4fde0520a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59cad20_0 .net *"_ivl_5", 1 0, L_0x7f4fde0520a8;  1 drivers
v0x59cade0_0 .net "addr", 7 0, L_0x59cd670;  alias, 1 drivers
v0x59caec0_0 .net "data", 7 0, L_0x59cdcc0;  alias, 1 drivers
v0x59cafd0 .array "memory", 255 0, 7 0;
L_0x59cdac0 .array/port v0x59cafd0, L_0x59cdb80;
L_0x59cdb80 .concat [ 8 2 0 0], L_0x59cd670, L_0x7f4fde0520a8;
S_0x59cb0d0 .scope module, "rf" "register_file" 3 48, 8 1 0, S_0x59914d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "read_reg1";
    .port_info 3 /INPUT 2 "read_reg2";
    .port_info 4 /INPUT 2 "write_reg";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
L_0x59cdff0 .functor BUFZ 8, L_0x59cde20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59ce310 .functor BUFZ 8, L_0x59ce0b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x59cb440_0 .net *"_ivl_0", 7 0, L_0x59cde20;  1 drivers
v0x59cb540_0 .net *"_ivl_10", 3 0, L_0x59ce150;  1 drivers
L_0x7f4fde052138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59cb620_0 .net *"_ivl_13", 1 0, L_0x7f4fde052138;  1 drivers
v0x59cb710_0 .net *"_ivl_2", 3 0, L_0x59cdec0;  1 drivers
L_0x7f4fde0520f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59cb7f0_0 .net *"_ivl_5", 1 0, L_0x7f4fde0520f0;  1 drivers
v0x59cb920_0 .net *"_ivl_8", 7 0, L_0x59ce0b0;  1 drivers
v0x59cba00_0 .net "clk", 0 0, v0x59cd4c0_0;  alias, 1 drivers
v0x59cbaa0_0 .net "read_data1", 7 0, L_0x59cdff0;  alias, 1 drivers
v0x59cbb70_0 .net "read_data2", 7 0, L_0x59ce310;  alias, 1 drivers
v0x59cbc40_0 .net "read_reg1", 1 0, v0x59c63f0_0;  alias, 1 drivers
v0x59cbd10_0 .net "read_reg2", 1 0, v0x59c64d0_0;  alias, 1 drivers
v0x59cbde0 .array "reg_file", 3 0, 7 0;
v0x59cbe80_0 .net "reg_write", 0 0, v0x59c65b0_0;  alias, 1 drivers
v0x59cbf50_0 .net "rst", 0 0, v0x59cd560_0;  alias, 1 drivers
v0x59cbff0_0 .net "write_data", 7 0, L_0x59ce5e0;  alias, 1 drivers
v0x59cc0d0_0 .net "write_reg", 1 0, v0x59c63f0_0;  alias, 1 drivers
E_0x59cb3e0 .event posedge, v0x59cbf50_0, v0x59c73c0_0;
L_0x59cde20 .array/port v0x59cbde0, L_0x59cdec0;
L_0x59cdec0 .concat [ 2 2 0 0], v0x59c63f0_0, L_0x7f4fde0520f0;
L_0x59ce0b0 .array/port v0x59cbde0, L_0x59ce150;
L_0x59ce150 .concat [ 2 2 0 0], v0x59c64d0_0, L_0x7f4fde052138;
    .scope S_0x59ca140;
T_0 ;
    %pushi/vec4 144, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59ca7d0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59ca7d0, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59ca7d0, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59ca7d0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59ca7d0, 4, 0;
    %pushi/vec4 26, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59ca7d0, 4, 0;
    %pushi/vec4 216, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59ca7d0, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59ca7d0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59ca7d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x59ca8d0;
T_1 ;
    %pushi/vec4 144, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59cafd0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59cafd0, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59cafd0, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59cafd0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59cafd0, 4, 0;
    %pushi/vec4 26, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59cafd0, 4, 0;
    %pushi/vec4 216, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59cafd0, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59cafd0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59cafd0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x59c5bd0;
T_2 ;
    %wait E_0x5989660;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c65b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c6200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c6140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c6670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c5f20_0, 0, 1;
    %load/vec4 v0x59c5fe0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x59c63f0_0, 0, 2;
    %load/vec4 v0x59c5fe0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x59c64d0_0, 0, 2;
    %load/vec4 v0x59c6310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c65b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c5f20_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c65b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c5f20_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c65b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c6140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c6670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c60a0_0, 0, 1;
    %load/vec4 v0x59c5fe0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x59c63f0_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c6200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c6670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c60a0_0, 0, 1;
    %load/vec4 v0x59c5fe0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x59c64d0_0, 0, 2;
    %jmp T_2.5;
T_2.4 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x59cb0d0;
T_3 ;
    %wait E_0x59cb3e0;
    %load/vec4 v0x59cbf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59cbde0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59cbde0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59cbde0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59cbde0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x59cbe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x59cbff0_0;
    %load/vec4 v0x59cc0d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59cbde0, 0, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5953dc0;
T_4 ;
    %wait E_0x5988f00;
    %load/vec4 v0x59a94e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59c5a70_0, 0, 8;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x59a9440_0;
    %load/vec4 v0x59c59b0_0;
    %add;
    %store/vec4 v0x59c5a70_0, 0, 8;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x59a9440_0;
    %load/vec4 v0x59c59b0_0;
    %sub;
    %store/vec4 v0x59c5a70_0, 0, 8;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x59c6850;
T_5 ;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c75c0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c75c0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x59c6850;
T_6 ;
    %wait E_0x5964a80;
    %load/vec4 v0x59c7480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x59c72c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x59c75c0, 4;
    %store/vec4 v0x59c9e80_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59c9e80_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x59c6850;
T_7 ;
    %wait E_0x5989a80;
    %load/vec4 v0x59c7520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x59c9f60_0;
    %load/vec4 v0x59c72c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c75c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x59914d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59cc650_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x59914d0;
T_9 ;
    %wait E_0x59cb3e0;
    %load/vec4 v0x59cd2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59ccca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59cc650_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x59ccb90_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_9.2, 6;
    %vpi_call 3 85 "$display", "HLT encountered. Final Register State:" {0 0 0};
    %vpi_call 3 86 "$display", "Reg[0] = %h", &A<v0x59cbde0, 0> {0 0 0};
    %vpi_call 3 87 "$display", "Reg[1] = %h", &A<v0x59cbde0, 1> {0 0 0};
    %vpi_call 3 88 "$display", "Reg[2] = %h", &A<v0x59cbde0, 2> {0 0 0};
    %vpi_call 3 89 "$display", "Reg[3] = %h", &A<v0x59cbde0, 3> {0 0 0};
    %vpi_call 3 90 "$finish" {0 0 0};
T_9.2 ;
    %vpi_call 3 94 "$display", "----- Cycle %0d -----", v0x59cc650_0 {0 0 0};
    %vpi_call 3 95 "$display", "PC       = %0d", v0x59ccca0_0 {0 0 0};
    %vpi_call 3 96 "$display", "Instr    = %b", v0x59ccb90_0 {0 0 0};
    %vpi_call 3 97 "$display", "Reg[%0d] = %h (dest), Reg[%0d] = %h (src)", v0x59cd000_0, v0x59cce00_0, v0x59cd0c0_0, v0x59ccef0_0 {0 0 0};
    %vpi_call 3 98 "$display", "ALU Res  = %h", v0x59cc4c0_0 {0 0 0};
    %load/vec4 v0x59cc880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %vpi_call 3 100 "$display", "LOAD from Mem[%h] = %h", v0x59ccaa0_0, v0x59cc7e0_0 {0 0 0};
T_9.4 ;
    %load/vec4 v0x59cc970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %vpi_call 3 102 "$display", "STORE to Mem[%h] = %h", v0x59ccaa0_0, v0x59ccef0_0 {0 0 0};
T_9.6 ;
    %load/vec4 v0x59cd1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %vpi_call 3 104 "$display", "-> Writing %h to Reg[%0d]", v0x59cd400_0, v0x59cd000_0 {0 0 0};
T_9.8 ;
    %vpi_call 3 105 "$display", "\000" {0 0 0};
    %load/vec4 v0x59ccca0_0;
    %load/vec4 v0x59cc740_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 2, 0, 8;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %add;
    %assign/vec4 v0x59ccca0_0, 0;
    %load/vec4 v0x59cc650_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59cc650_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5991340;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59cd4c0_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0x59cd4c0_0;
    %inv;
    %store/vec4 v0x59cd4c0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x5991340;
T_11 ;
    %vpi_call 2 21 "$display", "Starting CPU simulation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59cd560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59cd560_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 29 "$display", "Ending CPU simulation." {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu_top.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "instruction_memory.v";
    "register_file.v";
