

================================================================
== Vitis HLS Report for 'A_IO_L2_in_1_x1'
================================================================
* Date:           Tue Jun 28 23:06:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    82394|    82394|  0.275 ms|  0.275 ms|  82394|  82394|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_1_x1_loop_1     |    12696|    12696|      1058|          -|          -|    12|        no|
        | + A_IO_L2_in_1_x1_loop_2    |     1056|     1056|        66|          -|          -|    16|        no|
        |  ++ A_IO_L2_in_1_x1_loop_3  |       64|       64|         2|          -|          -|    32|        no|
        |- A_IO_L2_in_1_x1_loop_4     |    69696|    69696|      2178|          -|          -|    32|        no|
        | + A_IO_L2_in_1_x1_loop_5    |     2176|     2176|        34|          -|          -|    64|        no|
        |  ++ A_IO_L2_in_1_x1_loop_6  |       32|       32|         2|          -|          -|    16|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      181|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        8|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      144|     -|
|Register             |        -|      -|       92|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|      0|       92|      325|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_pong_V_U  |A_IO_L2_in_0_x0_local_A_pong_V  |        8|  0|   0|    0|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                |        8|  0|   0|    0|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln6567_fu_246_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln6584_fu_308_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln691_797_fu_262_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_798_fu_206_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_799_fu_278_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln691_800_fu_290_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_801_fu_236_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_230_p2       |         +|   0|  0|  12|           4|           1|
    |cmp_i_i72_fu_200_p2       |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln890_641_fu_272_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_642_fu_224_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_643_fu_284_p2  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_644_fu_256_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_645_fu_318_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_194_p2      |      icmp|   0|  0|   9|           4|           3|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state5           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 181|          90|          64|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  54|         10|    1|         10|
    |ap_done                        |   9|          2|    1|          2|
    |c3_V_reg_127                   |   9|          2|    4|          8|
    |c4_V_reg_139                   |   9|          2|    5|         10|
    |c5_V_23_reg_150                |   9|          2|    6|         12|
    |c5_V_reg_161                   |   9|          2|    6|         12|
    |c6_V_reg_172                   |   9|          2|    7|         14|
    |c7_V_reg_183                   |   9|          2|    5|         10|
    |fifo_A_A_IO_L2_in_1_x12_blk_n  |   9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_2_x13_blk_n  |   9|          2|    1|          2|
    |fifo_A_PE_1_0_x119_blk_n       |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 144|         30|   38|         84|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |add_ln691_797_reg_362        |  6|   0|    6|          0|
    |add_ln691_798_reg_331        |  5|   0|    5|          0|
    |add_ln691_799_reg_375        |  7|   0|    7|          0|
    |add_ln691_800_reg_383        |  5|   0|    5|          0|
    |add_ln691_801_reg_349        |  6|   0|    6|          0|
    |ap_CS_fsm                    |  9|   0|    9|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |c3_V_reg_127                 |  4|   0|    4|          0|
    |c4_V_reg_139                 |  5|   0|    5|          0|
    |c5_V_23_reg_150              |  6|   0|    6|          0|
    |c5_V_reg_161                 |  6|   0|    6|          0|
    |c6_V_reg_172                 |  7|   0|    7|          0|
    |c7_V_reg_183                 |  5|   0|    5|          0|
    |cmp_i_i72_reg_327            |  1|   0|    1|          0|
    |local_A_pong_V_addr_reg_354  |  9|   0|    9|          0|
    |tmp_366_cast_reg_336         |  4|   0|    9|          5|
    |zext_ln890_reg_367           |  6|   0|    9|          3|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 92|   0|  100|          8|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_1_x1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_1_x1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_1_x1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_1_x1|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_1_x1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_1_x1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_1_x1|  return value|
|fifo_A_A_IO_L2_in_1_x12_dout     |   in|  256|     ap_fifo|  fifo_A_A_IO_L2_in_1_x12|       pointer|
|fifo_A_A_IO_L2_in_1_x12_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_1_x12|       pointer|
|fifo_A_A_IO_L2_in_1_x12_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_1_x12|       pointer|
|fifo_A_A_IO_L2_in_2_x13_din      |  out|  256|     ap_fifo|  fifo_A_A_IO_L2_in_2_x13|       pointer|
|fifo_A_A_IO_L2_in_2_x13_full_n   |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_2_x13|       pointer|
|fifo_A_A_IO_L2_in_2_x13_write    |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_2_x13|       pointer|
|fifo_A_PE_1_0_x119_din           |  out|  256|     ap_fifo|       fifo_A_PE_1_0_x119|       pointer|
|fifo_A_PE_1_0_x119_full_n        |   in|    1|     ap_fifo|       fifo_A_PE_1_0_x119|       pointer|
|fifo_A_PE_1_0_x119_write         |  out|    1|     ap_fifo|       fifo_A_PE_1_0_x119|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 7 
7 --> 8 6 
8 --> 9 7 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_0_x119, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_2_x13, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_1_x12, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:6551]   --->   Operation 13 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln6551 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:6551]   --->   Operation 14 'specmemcore' 'specmemcore_ln6551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln6558 = br void" [./dut.cpp:6558]   --->   Operation 15 'br' 'br_ln6558' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691, void, i4 1, void"   --->   Operation 16 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i4 %c3_V, i4 13"   --->   Operation 17 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln6558 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader" [./dut.cpp:6558]   --->   Operation 19 'br' 'br_ln6558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln6558 = specloopname void @_ssdm_op_SpecLoopName, void @empty_694" [./dut.cpp:6558]   --->   Operation 20 'specloopname' 'specloopname_ln6558' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "%cmp_i_i72 = icmp_eq  i4 %c3_V, i4 1"   --->   Operation 21 'icmp' 'cmp_i_i72' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln6561 = br void" [./dut.cpp:6561]   --->   Operation 22 'br' 'br_ln6561' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 23 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %add_ln691_798, void, i5 0, void %.split10"   --->   Operation 24 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln691_798 = add i5 %c4_V, i5 1"   --->   Operation 25 'add' 'add_ln691_798' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln6567 = trunc i5 %c4_V" [./dut.cpp:6567]   --->   Operation 26 'trunc' 'trunc_ln6567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_366_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln6567, i5 0"   --->   Operation 27 'bitconcatenate' 'tmp_366_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.63ns)   --->   "%icmp_ln890_642 = icmp_eq  i5 %c4_V, i5 16"   --->   Operation 28 'icmp' 'icmp_ln890_642' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln6561 = br i1 %icmp_ln890_642, void %.split8, void" [./dut.cpp:6561]   --->   Operation 30 'br' 'br_ln6561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln6561 = specloopname void @_ssdm_op_SpecLoopName, void @empty_693" [./dut.cpp:6561]   --->   Operation 31 'specloopname' 'specloopname_ln6561' <Predicate = (!icmp_ln890_642)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln6563 = br void" [./dut.cpp:6563]   --->   Operation 32 'br' 'br_ln6563' <Predicate = (!icmp_ln890_642)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c3_V, i4 1"   --->   Operation 33 'add' 'add_ln691' <Predicate = (icmp_ln890_642)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (icmp_ln890_642)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%c5_V_23 = phi i6 0, void %.split8, i6 %add_ln691_801, void"   --->   Operation 35 'phi' 'c5_V_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln691_801 = add i6 %c5_V_23, i6 1"   --->   Operation 36 'add' 'add_ln691_801' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln6567 = zext i6 %c5_V_23" [./dut.cpp:6567]   --->   Operation 37 'zext' 'zext_ln6567' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln6567 = add i9 %tmp_366_cast, i9 %zext_ln6567" [./dut.cpp:6567]   --->   Operation 38 'add' 'add_ln6567' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln6567_1 = zext i9 %add_ln6567" [./dut.cpp:6567]   --->   Operation 39 'zext' 'zext_ln6567_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6567_1" [./dut.cpp:6567]   --->   Operation 40 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln890_644 = icmp_eq  i6 %c5_V_23, i6 32"   --->   Operation 41 'icmp' 'icmp_ln890_644' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln6563 = br i1 %icmp_ln890_644, void %.split6, void" [./dut.cpp:6563]   --->   Operation 43 'br' 'br_ln6563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln890_644)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln6563 = specloopname void @_ssdm_op_SpecLoopName, void @empty_703" [./dut.cpp:6563]   --->   Operation 45 'specloopname' 'specloopname_ln6563' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_1_x12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln6566 = br i1 %cmp_i_i72, void, void" [./dut.cpp:6566]   --->   Operation 47 'br' 'br_ln6566' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_2_x13, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (!cmp_i_i72)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln6567 = store i256 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:6567]   --->   Operation 50 'store' 'store_ln6567' <Predicate = (cmp_i_i72)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln6568 = br void" [./dut.cpp:6568]   --->   Operation 51 'br' 'br_ln6568' <Predicate = (cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %add_ln691_797, void, i6 0, void %.preheader.preheader"   --->   Operation 53 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln691_797 = add i6 %c5_V, i6 1"   --->   Operation 54 'add' 'add_ln691_797' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %c5_V"   --->   Operation 55 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.61ns)   --->   "%icmp_ln890_641 = icmp_eq  i6 %c5_V, i6 32"   --->   Operation 56 'icmp' 'icmp_ln890_641' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln6577 = br i1 %icmp_ln890_641, void %.split4, void" [./dut.cpp:6577]   --->   Operation 58 'br' 'br_ln6577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln6577 = specloopname void @_ssdm_op_SpecLoopName, void @empty_702" [./dut.cpp:6577]   --->   Operation 59 'specloopname' 'specloopname_ln6577' <Predicate = (!icmp_ln890_641)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln6579 = br void" [./dut.cpp:6579]   --->   Operation 60 'br' 'br_ln6579' <Predicate = (!icmp_ln890_641)> <Delay = 0.38>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln6589 = ret" [./dut.cpp:6589]   --->   Operation 61 'ret' 'ret_ln6589' <Predicate = (icmp_ln890_641)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.70>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691_799, void, i7 0, void %.split4"   --->   Operation 62 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln691_799 = add i7 %c6_V, i7 1"   --->   Operation 63 'add' 'add_ln691_799' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.59ns)   --->   "%icmp_ln890_643 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 64 'icmp' 'icmp_ln890_643' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln6579 = br i1 %icmp_ln890_643, void %.split2, void" [./dut.cpp:6579]   --->   Operation 66 'br' 'br_ln6579' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln6579 = specloopname void @_ssdm_op_SpecLoopName, void @empty_701" [./dut.cpp:6579]   --->   Operation 67 'specloopname' 'specloopname_ln6579' <Predicate = (!icmp_ln890_643)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln6581 = br void" [./dut.cpp:6581]   --->   Operation 68 'br' 'br_ln6581' <Predicate = (!icmp_ln890_643)> <Delay = 0.38>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 69 'br' 'br_ln0' <Predicate = (icmp_ln890_643)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.91>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_800, void %.split, i5 0, void %.split2"   --->   Operation 70 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln691_800 = add i5 %c7_V, i5 1"   --->   Operation 71 'add' 'add_ln691_800' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln6584 = trunc i5 %c7_V" [./dut.cpp:6584]   --->   Operation 72 'trunc' 'trunc_ln6584' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln6584, i5 0" [./dut.cpp:6584]   --->   Operation 73 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.71ns)   --->   "%add_ln6584 = add i9 %tmp_cast, i9 %zext_ln890" [./dut.cpp:6584]   --->   Operation 74 'add' 'add_ln6584' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln6584 = zext i9 %add_ln6584" [./dut.cpp:6584]   --->   Operation 75 'zext' 'zext_ln6584' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_19 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6584" [./dut.cpp:6584]   --->   Operation 76 'getelementptr' 'local_A_pong_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.63ns)   --->   "%icmp_ln890_645 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 77 'icmp' 'icmp_ln890_645' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln6581 = br i1 %icmp_ln890_645, void %.split, void" [./dut.cpp:6581]   --->   Operation 79 'br' 'br_ln6581' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_19" [./dut.cpp:6584]   --->   Operation 80 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_645)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln890_645)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 2.41>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln6581 = specloopname void @_ssdm_op_SpecLoopName, void @empty_669" [./dut.cpp:6581]   --->   Operation 82 'specloopname' 'specloopname_ln6581' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_19" [./dut.cpp:6584]   --->   Operation 83 'load' 'local_A_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_9 : Operation 84 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_1_0_x119, i256 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_1_x12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_2_x13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_1_0_x119]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
local_A_pong_V         (alloca           ) [ 0011111111]
specmemcore_ln6551     (specmemcore      ) [ 0000000000]
br_ln6558              (br               ) [ 0111110000]
c3_V                   (phi              ) [ 0011110000]
icmp_ln890             (icmp             ) [ 0011110000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln6558              (br               ) [ 0000000000]
specloopname_ln6558    (specloopname     ) [ 0000000000]
cmp_i_i72              (icmp             ) [ 0001110000]
br_ln6561              (br               ) [ 0011110000]
br_ln890               (br               ) [ 0011111111]
c4_V                   (phi              ) [ 0001000000]
add_ln691_798          (add              ) [ 0011110000]
trunc_ln6567           (trunc            ) [ 0000000000]
tmp_366_cast           (bitconcatenate   ) [ 0000110000]
icmp_ln890_642         (icmp             ) [ 0011110000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln6561              (br               ) [ 0000000000]
specloopname_ln6561    (specloopname     ) [ 0000000000]
br_ln6563              (br               ) [ 0011110000]
add_ln691              (add              ) [ 0111110000]
br_ln0                 (br               ) [ 0111110000]
c5_V_23                (phi              ) [ 0000100000]
add_ln691_801          (add              ) [ 0011110000]
zext_ln6567            (zext             ) [ 0000000000]
add_ln6567             (add              ) [ 0000000000]
zext_ln6567_1          (zext             ) [ 0000000000]
local_A_pong_V_addr    (getelementptr    ) [ 0000010000]
icmp_ln890_644         (icmp             ) [ 0011110000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln6563              (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0011110000]
specloopname_ln6563    (specloopname     ) [ 0000000000]
tmp                    (read             ) [ 0000000000]
br_ln6566              (br               ) [ 0000000000]
write_ln174            (write            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
store_ln6567           (store            ) [ 0000000000]
br_ln6568              (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0011110000]
c5_V                   (phi              ) [ 0000001000]
add_ln691_797          (add              ) [ 0010001111]
zext_ln890             (zext             ) [ 0000000111]
icmp_ln890_641         (icmp             ) [ 0000001111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln6577              (br               ) [ 0000000000]
specloopname_ln6577    (specloopname     ) [ 0000000000]
br_ln6579              (br               ) [ 0000001111]
ret_ln6589             (ret              ) [ 0000000000]
c6_V                   (phi              ) [ 0000000100]
add_ln691_799          (add              ) [ 0000001111]
icmp_ln890_643         (icmp             ) [ 0000001111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln6579              (br               ) [ 0000000000]
specloopname_ln6579    (specloopname     ) [ 0000000000]
br_ln6581              (br               ) [ 0000001111]
br_ln0                 (br               ) [ 0010001111]
c7_V                   (phi              ) [ 0000000010]
add_ln691_800          (add              ) [ 0000001111]
trunc_ln6584           (trunc            ) [ 0000000000]
tmp_cast               (bitconcatenate   ) [ 0000000000]
add_ln6584             (add              ) [ 0000000000]
zext_ln6584            (zext             ) [ 0000000000]
local_A_pong_V_addr_19 (getelementptr    ) [ 0000000001]
icmp_ln890_645         (icmp             ) [ 0000001111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln6581              (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0000001111]
specloopname_ln6581    (specloopname     ) [ 0000000000]
local_A_pong_V_load    (load             ) [ 0000000000]
write_ln174            (write            ) [ 0000000000]
br_ln0                 (br               ) [ 0000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_1_x12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_x12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_2_x13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2_x13"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_PE_1_0_x119">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_0_x119"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_694"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_693"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_703"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_702"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_701"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_669"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="local_A_pong_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="256" slack="0"/>
<pin id="84" dir="0" index="1" bw="256" slack="0"/>
<pin id="85" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln174_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="256" slack="0"/>
<pin id="91" dir="0" index="2" bw="256" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln174_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="256" slack="0"/>
<pin id="99" dir="0" index="2" bw="256" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="local_A_pong_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="9" slack="0"/>
<pin id="107" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="0"/>
<pin id="111" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="1"/>
<pin id="114" dir="0" index="4" bw="9" slack="0"/>
<pin id="115" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="256" slack="0"/>
<pin id="117" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln6567/5 local_A_pong_V_load/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="local_A_pong_V_addr_19_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_19/8 "/>
</bind>
</comp>

<comp id="127" class="1005" name="c3_V_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="c3_V_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="c4_V_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="c4_V_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="c5_V_23_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="1"/>
<pin id="152" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_23 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="c5_V_23_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_23/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="c5_V_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="1"/>
<pin id="163" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="c5_V_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/6 "/>
</bind>
</comp>

<comp id="172" class="1005" name="c6_V_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="1"/>
<pin id="174" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="c6_V_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/7 "/>
</bind>
</comp>

<comp id="183" class="1005" name="c7_V_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="c7_V_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln890_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="cmp_i_i72_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i72/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln691_798_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_798/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln6567_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6567/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_366_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_366_cast/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln890_642_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_642/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln691_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln691_801_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_801/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln6567_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6567/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln6567_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="1"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6567/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln6567_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6567_1/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln890_644_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_644/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln691_797_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_797/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln890_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln890_641_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_641/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln691_799_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_799/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln890_643_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="7" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_643/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln691_800_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_800/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln6584_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6584/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln6584_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="2"/>
<pin id="311" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6584/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln6584_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6584/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln890_645_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="5" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_645/8 "/>
</bind>
</comp>

<comp id="327" class="1005" name="cmp_i_i72_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="3"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i72 "/>
</bind>
</comp>

<comp id="331" class="1005" name="add_ln691_798_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_798 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_366_cast_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="1"/>
<pin id="338" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_366_cast "/>
</bind>
</comp>

<comp id="344" class="1005" name="add_ln691_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="349" class="1005" name="add_ln691_801_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_801 "/>
</bind>
</comp>

<comp id="354" class="1005" name="local_A_pong_V_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="1"/>
<pin id="356" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="add_ln691_797_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_797 "/>
</bind>
</comp>

<comp id="367" class="1005" name="zext_ln890_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="2"/>
<pin id="369" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln890 "/>
</bind>
</comp>

<comp id="375" class="1005" name="add_ln691_799_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_799 "/>
</bind>
</comp>

<comp id="383" class="1005" name="add_ln691_800_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_800 "/>
</bind>
</comp>

<comp id="388" class="1005" name="local_A_pong_V_addr_19_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="1"/>
<pin id="390" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="60" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="118"><net_src comp="82" pin="2"/><net_sink comp="109" pin=4"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="109" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="131" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="131" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="143" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="143" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="143" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="127" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="154" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="154" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="260"><net_src comp="154" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="165" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="165" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="165" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="176" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="68" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="176" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="187" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="187" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="322"><net_src comp="187" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="200" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="206" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="339"><net_src comp="216" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="347"><net_src comp="230" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="352"><net_src comp="236" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="357"><net_src comp="103" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="365"><net_src comp="262" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="370"><net_src comp="268" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="378"><net_src comp="278" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="386"><net_src comp="290" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="391"><net_src comp="119" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_2_x13 | {5 }
	Port: fifo_A_PE_1_0_x119 | {9 }
 - Input state : 
	Port: A_IO_L2_in_1_x1 : fifo_A_A_IO_L2_in_1_x12 | {5 }
  - Chain level:
	State 1
		specmemcore_ln6551 : 1
	State 2
		icmp_ln890 : 1
		br_ln6558 : 2
		cmp_i_i72 : 1
	State 3
		add_ln691_798 : 1
		trunc_ln6567 : 1
		tmp_366_cast : 2
		icmp_ln890_642 : 1
		br_ln6561 : 2
	State 4
		add_ln691_801 : 1
		zext_ln6567 : 1
		add_ln6567 : 2
		zext_ln6567_1 : 3
		local_A_pong_V_addr : 4
		icmp_ln890_644 : 1
		br_ln6563 : 2
	State 5
	State 6
		add_ln691_797 : 1
		zext_ln890 : 1
		icmp_ln890_641 : 1
		br_ln6577 : 2
	State 7
		add_ln691_799 : 1
		icmp_ln890_643 : 1
		br_ln6579 : 2
	State 8
		add_ln691_800 : 1
		trunc_ln6584 : 1
		tmp_cast : 2
		add_ln6584 : 3
		zext_ln6584 : 4
		local_A_pong_V_addr_19 : 5
		icmp_ln890_645 : 1
		br_ln6581 : 2
		local_A_pong_V_load : 6
	State 9
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |   add_ln691_798_fu_206  |    0    |    12   |
|          |     add_ln691_fu_230    |    0    |    12   |
|          |   add_ln691_801_fu_236  |    0    |    13   |
|    add   |    add_ln6567_fu_246    |    0    |    16   |
|          |   add_ln691_797_fu_262  |    0    |    13   |
|          |   add_ln691_799_fu_278  |    0    |    14   |
|          |   add_ln691_800_fu_290  |    0    |    12   |
|          |    add_ln6584_fu_308    |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_194    |    0    |    9    |
|          |     cmp_i_i72_fu_200    |    0    |    9    |
|          |  icmp_ln890_642_fu_224  |    0    |    9    |
|   icmp   |  icmp_ln890_644_fu_256  |    0    |    10   |
|          |  icmp_ln890_641_fu_272  |    0    |    10   |
|          |  icmp_ln890_643_fu_284  |    0    |    10   |
|          |  icmp_ln890_645_fu_318  |    0    |    9    |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_82     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_88 |    0    |    0    |
|          | write_ln174_write_fu_96 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |   trunc_ln6567_fu_212   |    0    |    0    |
|          |   trunc_ln6584_fu_296   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|   tmp_366_cast_fu_216   |    0    |    0    |
|          |     tmp_cast_fu_300     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln6567_fu_242   |    0    |    0    |
|   zext   |   zext_ln6567_1_fu_251  |    0    |    0    |
|          |    zext_ln890_fu_268    |    0    |    0    |
|          |    zext_ln6584_fu_313   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   174   |
|----------|-------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_A_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    8   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln691_797_reg_362    |    6   |
|     add_ln691_798_reg_331    |    5   |
|     add_ln691_799_reg_375    |    7   |
|     add_ln691_800_reg_383    |    5   |
|     add_ln691_801_reg_349    |    6   |
|       add_ln691_reg_344      |    4   |
|         c3_V_reg_127         |    4   |
|         c4_V_reg_139         |    5   |
|        c5_V_23_reg_150       |    6   |
|         c5_V_reg_161         |    6   |
|         c6_V_reg_172         |    7   |
|         c7_V_reg_183         |    5   |
|       cmp_i_i72_reg_327      |    1   |
|local_A_pong_V_addr_19_reg_388|    9   |
|  local_A_pong_V_addr_reg_354 |    9   |
|     tmp_366_cast_reg_336     |    9   |
|      zext_ln890_reg_367      |    9   |
+------------------------------+--------+
|             Total            |   103  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   9  |   18   ||    9    |
|    c3_V_reg_127   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   26   ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   174  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   103  |   192  |
+-----------+--------+--------+--------+--------+
