(S (NP (NN Main) (NNS memories)) (VP (VBP play) (NP (NP (DT an) (JJ important) (NN role)) (PP (IN in) (NP (NP (JJ overall) (NN energy) (NN consumption)) (PP (IN of) (NP (JJ embedded) (NNS systems))))))) (. .))
(S (S (VP (VBG Using) (NP (JJ conventional) (NN memory) (NNS technologies)) (PP (IN in) (NP (JJ future) (NNS designs))) (PP (IN in) (NP (JJ nanoscale) (NN era))))) (VP (VBZ causes) (NP (NP (DT a) (JJ drastic) (NN increase)) (PP (IN in) (NP (NP (JJ leakage) (NN power) (NN consumption)) (CC and) (NP (JJ temperature-related) (NNS problems)))))) (. .))
(S (NP (VBG Emerging) (JJ non-volatile) (NN memory) (PRN (-LRB- -LRB-) (NNP NVM) (-RRB- -RRB-)) (NNS technologies)) (VP (VBP offer) (NP (NP (JJ many) (JJ desirable) (NNS characteristics)) (PP (JJ such) (IN as) (NP (NP (JJ near-zero) (NN leakage) (NN power)) (, ,) (NP (JJ high) (NN density)) (CC and) (NP (NN non-volatility)))))) (. .))
(S (NP (PRP They)) (VP (MD can) (VP (ADVP (RB significantly)) (VB mitigate) (NP (NP (DT the) (NN issue)) (PP (IN of) (NP (NN memory) (NN leakage) (NN power))) (PP (IN in) (NP (JJ future) (VBN embedded) (NN chip-multiprocessor) (PRN (-LRB- -LRB-) (NN eCMP) (-RRB- -RRB-)) (NNS systems)))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (PRP they)) (VP (VBP suffer) (PP (IN from) (NP (NP (NNS challenges)) (PP (JJ such) (IN as) (NP (NP (JJ limited) (JJ write) (NN endurance)) (CC and) (NP (JJ high) (NN write) (NN energy) (NN consumption)))) (SBAR (WHNP (WDT which)) (S (VP (VBP restrict) (NP (PRP them)) (PP (IN for) (NP (NP (NN adoption)) (PP (IN in) (NP (JJ modern) (NN memory) (NNS systems))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN article))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT a) (NN convex) (NN optimization) (NN model)) (SBAR (S (VP (TO to) (VP (VB design) (NP (DT a) (CD 3D) (JJ stacked) (JJ hybrid) (NN memory) (NN architecture)) (SBAR (IN in) (NN order) (S (VP (TO to) (VP (VB minimize) (NP (DT the) (NN future) (VBD embedded) (NNS systems) (NN energy) (NN consumption)) (PP (IN in) (NP (DT the) (JJ dark) (NN silicon) (NN era))))))))))))) (. .))
(S (NP (DT This) (VBN proposed) (NN approach)) (VP (VBZ satisfies) (NP (NN endurance) (NN constraint)) (SBAR (IN in) (NN order) (S (VP (TO to) (VP (VB design) (NP (DT a) (JJ reliable) (NN memory) (NN system))))))) (. .))
(S (NP (PRP$ Our) (NN convex) (NN model)) (VP (VBZ optimizes) (NP (NP (NNS numbers) (CC and) (NP (NN placement))) (PP (IN of) (NP (NN eDRAM) (CC and) (JJ STT-RAM) (NN memory) (NNS banks))) (PP (IN on) (NP (DT the) (NN memory) (NN layer)))) (S (VP (TO to) (VP (VB exploit) (NP (NP (DT the) (NNS advantages)) (PP (IN of) (NP (DT both) (NNS technologies)))) (PP (IN in) (NP (JJ future) (NN eCMPs))))))) (. .))
(S (S (NP (NP (NNP Energy) (NN consumption)) (, ,) (NP (NP (DT the) (JJ main) (NN challenge)) (PP (IN in) (NP (DT the) (JJ dark) (NN silicon) (NN era)))) (, ,)) (VP (VBZ is) (VP (VBN represented) (PP (IN as) (NP (DT a) (JJ major) (NN target))) (PP (IN in) (NP (DT this) (NN work)))))) (CC and) (S (NP (PRP it)) (VP (VBZ is) (VP (VBN minimized) (PP (IN by) (NP (DT the) (JJ detailed) (NN optimization) (NN model))) (SBAR (IN in) (NN order) (S (VP (TO to) (VP (VB design) (NP (DT a) (ADJP (JJ dark) (NN silicon) (JJ aware)) (CD 3D) (NN Chip-Multiprocessor))))))))) (. .))
(S (NP (JJ Experimental) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (PP (IN in) (NP (NP (NN comparison)) (PP (IN with) (NP (DT the) (NNP Baseline) (NN memory) (NN design))))) (, ,) (NP (DT the) (VBN proposed) (NN architecture)) (VP (VBZ improves) (NP (NP (DT the) (NN energy) (NN consumption) (CC and) (NN performance)) (PP (IN of) (NP (DT the) (CD 3D) (NNP CMP)))) (PP (IN on) (NP (NN average))) (NP (NP (IN about) (CD 61.33) (CC and) (CD 9) (NN percent)) (ADVP (RB respectively))))))) (. .))
