#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Aug  2 15:05:09 2018
# Process ID: 2227
# Current directory: /home/iavendano/pynq-copter/pynqcopter/iicComm3
# Command line: vivado iicComm3/iicComm3.xpr
# Log file: /home/iavendano/pynq-copter/pynqcopter/iicComm3/vivado.log
# Journal file: /home/iavendano/pynq-copter/pynqcopter/iicComm3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project iicComm3/iicComm3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'UCSD:hlsip:ctrlloop:1.0'. The one found in IP location '/home/iavendano/pynq-copter/pynqcopter/ip/ctrlloop/ctrlloop/ctrlloop/impl/ip' will take precedence over the same IP in location /home/iavendano/pynq-copter/pynqcopter/ip/pid/ctrlloop/ctrlloop/impl/ip
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 6255.809 ; gain = 106.469 ; free physical = 130141 ; free virtual = 504754
update_compile_order -fileset sources_1
open_bd_design {/home/iavendano/pynq-copter/pynqcopter/iicComm3/iicComm3/iicComm3.srcs/sources_1/bd/iicComm3/iicComm3.bd}
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- UCSD:hlsip:iiccomm3:1.0 - iiccomm3_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Excluding </axi_iic_0/S_AXI/Reg> from </iiccomm3_0/Data_m_axi_iic>
Excluding </iiccomm3_0/s_axi_AXILiteS/Reg> from </iiccomm3_0/Data_m_axi_iic>
Successfully read diagram <iicComm3> from BD file </home/iavendano/pynq-copter/pynqcopter/iicComm3/iicComm3/iicComm3.srcs/sources_1/bd/iicComm3/iicComm3.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6309.023 ; gain = 23.020 ; free physical = 130153 ; free virtual = 504767
validate_bd_design -force
CRITICAL WARNING: [BD 41-1630] All addressable segments in </iiccomm3_0/Data_m_axi_iic> are excluded.
WARNING: [BD 41-927] Following properties on pin /iiccomm3_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=iicComm3_processing_system7_0_0_FCLK_CLK0 
include_bd_addr_seg [get_bd_addr_segs -excluded iiccomm3_0/Data_m_axi_iic/SEG_axi_iic_0_Reg]
Including </axi_iic_0/S_AXI/Reg> into </iiccomm3_0/Data_m_axi_iic>
include_bd_addr_seg [get_bd_addr_segs -excluded iiccomm3_0/Data_m_axi_iic/SEG_iiccomm3_0_Reg]
Including </iiccomm3_0/s_axi_AXILiteS/Reg> into </iiccomm3_0/Data_m_axi_iic>
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /iiccomm3_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=iicComm3_processing_system7_0_0_FCLK_CLK0 
save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm3/iicComm3/iicComm3.srcs/sources_1/bd/iicComm3/iicComm3.bd> 
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm3/iicComm3/iicComm3.srcs/sources_1/bd/iicComm3/ui/bd_e0ce6464.ui> 
write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicComm3/iicComm3.tcl
INFO: [BD 5-148] Tcl file written out </home/iavendano/pynq-copter/pynqcopter/iicComm3/iicComm3.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 15:08:12 2018...
