
---------- Begin Simulation Statistics ----------
host_inst_rate                                 398880                       # Simulator instruction rate (inst/s)
host_mem_usage                                 385020                       # Number of bytes of host memory used
host_seconds                                    50.14                       # Real time elapsed on the host
host_tick_rate                              467202355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000007                       # Number of instructions simulated
sim_seconds                                  0.023427                       # Number of seconds simulated
sim_ticks                                 23426531500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2948269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 65429.189215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 66647.361869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2779926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11014546000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.057099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               168343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            116128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3479992000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52215                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 70922.862109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65577.177649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1055401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13955562500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.157144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              196771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           118510                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5132135500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78261                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57674.126847                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  50.993244                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           54601                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3149065000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4200441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 68389.896032                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 66005.453110                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3835327                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     24970108500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.086923                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                365114                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             234638                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   8612127500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.991623                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1015.421842                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4200441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 68389.896032                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 66005.453110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3835327                       # number of overall hits
system.cpu.dcache.overall_miss_latency    24970108500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.086923                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               365114                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            234638                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   8612127500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77277                       # number of replacements
system.cpu.dcache.sampled_refs                  78301                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1015.421842                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3992822                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500411455000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77244                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13603550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        60060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 58622.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13603500                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3003000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               295728.260870                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13603550                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        60060                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 58622.222222                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13603500                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3003000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.079438                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.672485                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13603550                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        60060                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 58622.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13603500                       # number of overall hits
system.cpu.icache.overall_miss_latency        3003000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2638000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.672485                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13603500                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 34725.536116                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2726336566                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 78511                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     56139.011031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40004.898557                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          161                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1455460000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.993828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      25926                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1037167000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.993828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 25926                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52260                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       65959.300645                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  50267.050709                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                            355                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3423617500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.993207                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        51905                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency        2609061000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.993188                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   51904                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    68832.981945                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 53327.164871                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3591292000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52174                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2782291500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52174                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77244                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.985367                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78347                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        62688.099857                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   46848.618785                       # average overall mshr miss latency
system.l2.demand_hits                             516                       # number of demand (read+write) hits
system.l2.demand_miss_latency              4879077500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.993414                       # miss rate for demand accesses
system.l2.demand_misses                         77831                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         3646228000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.993401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    77830                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.463356                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.001381                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7591.620490                       # Average occupied blocks per context
system.l2.occ_blocks::1                     22.621738                       # Average occupied blocks per context
system.l2.overall_accesses                      78347                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       62688.099857                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40760.674206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                            516                       # number of overall hits
system.l2.overall_miss_latency             4879077500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.993414                       # miss rate for overall accesses
system.l2.overall_misses                        77831                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        6372564566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.995494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  156341                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.984958                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         77330                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         8589                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        87100                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            78511                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          70122                       # number of replacements
system.l2.sampled_refs                          78316                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7614.242228                       # Cycle average of tags in use
system.l2.total_refs                            77170                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            70062                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 32034510                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1414403                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2969956                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       164495                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2660601                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3589251                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         419883                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       545495                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     13337109                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.764270                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.883926                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10338497     77.52%     77.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       940920      7.05%     84.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       715446      5.36%     89.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       272574      2.04%     91.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       249830      1.87%     93.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        79690      0.60%     94.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       120707      0.91%     95.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        73950      0.55%     95.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       545495      4.09%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     13337109                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193156                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212346                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       164484                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193156                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6357719                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.481875                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.481875                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1418072                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       498651                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25357250                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7423815                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4474493                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1297421                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        20728                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3574524                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3572884                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1640                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2888154                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2886934                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1220                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        686370                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            685950                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             420                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3589251                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3603222                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8246269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        65583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26183649                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        784524                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.242210                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3603222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1834286                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.766927                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     14634530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.789169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.927232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9991491     68.27%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         158845      1.09%     69.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         333990      2.28%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         620102      4.24%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         632377      4.32%     80.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         255826      1.75%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         642205      4.39%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         162902      1.11%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1836792     12.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     14634530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                184222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1874851                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              309937                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.906432                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3649810                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           686370                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9441795                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12299530                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.676794                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6390149                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.829998                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12311694                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       186524                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        614285                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      3131747                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2886372                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       810634                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16556852                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2963440                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       371739                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13432195                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       142572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1297421                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       150317                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1097936                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       330835                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1551480                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       178528                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        43049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       143475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.674821                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.674821                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      5473572     39.65%     39.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35143      0.25%     39.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2336661     16.93%     56.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       262234      1.90%     58.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106545      0.77%     59.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1456434     10.55%     70.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       352790      2.56%     72.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35119      0.25%     72.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3056139     22.14%     95.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       689299      4.99%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     13803936                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       443227                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.032109                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        15549      3.51%      3.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         9673      2.18%      5.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            6      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       248180     55.99%     61.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       111449     25.14%     86.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     86.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        57570     12.99%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          800      0.18%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     14634530                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.943244                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.513418                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9044352     61.80%     61.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1807638     12.35%     74.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1602231     10.95%     85.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       915375      6.25%     91.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       663336      4.53%     95.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       306433      2.09%     97.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       218491      1.49%     99.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        64136      0.44%     99.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        12538      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     14634530                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.931518                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16246915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        13803936                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6246721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        60279                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5586934                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3603230                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3603222                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       590623                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       217911                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      3131747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       810634                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14818752                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1068847                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       163935                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7615805                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       231187                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         3767                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37219626                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24593457                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20211497                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4324816                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1297421                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       327640                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12198527                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       910969                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 13616                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
