[connectivity]
sp=resnet_output_stationary_accel_1.op_hcompute_hw_output_stencil_write_pipe0:DDR[0]
sp=resnet_output_stationary_accel_1.op_hcompute_input_glb_stencil_read_pipe0:DDR[1]
sp=resnet_output_stationary_accel_1.op_hcompute_kernel_glb_stencil_read_pipe0:DDR[2]
