// Seed: 42032745
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2
);
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    output wor id_2,
    output tri1 id_3,
    input wand id_4,
    input wand id_5,
    input tri id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri0 id_9,
    input uwire id_10,
    input wand id_11,
    output tri1 id_12
);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8
  );
  assign modCall_1.id_1 = 0;
  bit id_14;
  assign id_7 = 1;
  wire id_15;
  always @(1 or posedge -1) id_14 = 1;
endmodule
