UART + Traffic Light Controller on FPGA (Structural VHDL) Key Features

Structural VHDL only (RTL):

UART TX/RX with 8Ã— oversampling
-Programmable baud rate generator
-Polling-based UART FSM
-Memory-mapped registers
-Hardware tested on DE-2 board

Architecture:
-High-level block diagram
-FSM descriptions (Traffic FSM + UART FSM)

Verification:
-Simulation results (screenshots)
-Notes on metastability handling
-Discussion of hardware vs simulation discrepancy

Tools:
-VHDL, Quartus II, ModelSim, DE-2 FPGA
