from cheby.hdltree import (HDLPackage,
                           HDLInterface, HDLInterfaceSelect,
                           HDLAssign, HDLSync, HDLComb, HDLComment,
                           HDLIfElse,
                           bit_1, bit_0,
                           HDLAnd, HDLOr, HDLNot, HDLEq, HDLConcat,
                           HDLSlice, HDLReplicate,
                           HDLParen)
from cheby.hdl.busgen import BusGen
import cheby.tree as tree
from cheby.hdl.globals import gconfig, dirname


class WBBus(BusGen):
    # Package wishbone_pkg that contains the wishbone interface
    wb_pkg = None
    wb_itf = None
    wb_ports = None

    def __init__(self, name):
        assert name.startswith('wb-')

    def add_in_progress_reg(self, root, module, stb, ack, pfx):
        # The ack is not combinational, thus the strobe may stay longer
        # than one cycle.
        # Add an in progress 'wb_Xip' signal that is set on a strobe
        # and cleared on the ack.
        wb_xip = module.new_HDLSignal('wb_{}ip'.format(pfx))
        proc = HDLSync(root.h_bus['clk'], root.h_bus['brst'],
                       rst_sync=gconfig.rst_sync)
        proc.rst_stmts.append(HDLAssign(wb_xip, bit_0))
        proc.sync_stmts.append(HDLAssign(
            wb_xip, HDLAnd(HDLOr(wb_xip, HDLParen(stb)), HDLNot(ack))))
        module.stmts.append(proc)
        return HDLAnd(stb, HDLNot(wb_xip))

    def add_decode_wb(self, root, module, ibus, busgroup, bus_error):
        "Generate internal signals used by decoder/processes from WB bus."
        ibus.addr_size = root.c_addr_bits
        ibus.addr_low = root.c_addr_word_bits
        ibus.data_size = root.c_word_bits
        ibus.clk = root.h_bus['clk']
        ibus.rst = root.h_bus['brst']
        ibus.rd_dat = root.h_bus['dato']
        ibus.wr_dat = root.h_bus['dati']
        ibus.wr_sel = root.h_bus['sel']
        if ibus.addr_size > 0:
            if busgroup:
                addr = module.new_HDLSignal('adr_int', ibus.addr_size, lo_idx=ibus.addr_low)
                module.stmts.append(
                    HDLAssign(addr, HDLSlice(root.h_bus['adr'], ibus.addr_low, ibus.addr_size)))
            else:
                addr = root.h_bus['adr']
            ibus.rd_adr = addr
            ibus.wr_adr = addr
        ibus.rd_req = module.new_HDLSignal('rd_req_int')    # Read access
        ibus.wr_req = module.new_HDLSignal('wr_req_int')    # Write access
        ibus.rd_ack = module.new_HDLSignal('rd_ack_int')    # Ack for read
        ibus.rd_err = module.new_HDLSignal('rd_err_int')    # Error for read
        ibus.wr_ack = module.new_HDLSignal('wr_ack_int')    # Ack for write
        ibus.wr_err = module.new_HDLSignal('wr_err_int')    # Error for write
        # Internal signals for wb.
        wb_en = module.new_HDLSignal('wb_en')
        ack_int = module.new_HDLSignal('ack_int')  # Ack
        err_int = module.new_HDLSignal('err_int')  # Err
        module.stmts.append(
            HDLAssign(wb_en, HDLAnd(root.h_bus['cyc'], root.h_bus['stb'])))
        module.stmts.append(HDLComment(None))

        # Read access
        rd_req = HDLAnd(wb_en, HDLNot(root.h_bus['we']))
        rd_req = self.add_in_progress_reg(root, module, rd_req,
                                          ibus.rd_ack, 'r')
        module.stmts.append(HDLAssign(ibus.rd_req, rd_req))
        module.stmts.append(HDLComment(None))

        # Write access
        wr_req = HDLAnd(wb_en, root.h_bus['we'])
        wr_req = self.add_in_progress_reg(root, module, wr_req,
                                          ibus.wr_ack, 'w')
        module.stmts.append(HDLAssign(ibus.wr_req, wr_req))
        module.stmts.append(HDLComment(None))

        if bus_error:
            # Acknowledge or Error
            proc = HDLComb()
            proc.sensitivity.extend([ibus.rd_ack, ibus.wr_ack, ack_int, ibus.rd_err, ibus.wr_err, err_int])

            proc.stmts.append(HDLAssign(ack_int, HDLOr(ibus.rd_ack, ibus.wr_ack)))
            proc.stmts.append(HDLAssign(err_int, HDLOr(ibus.rd_err, ibus.wr_err)))
            ack_err = HDLIfElse(HDLEq(err_int, bit_0))
            ack_err.then_stmts.append(HDLAssign(root.h_bus['ack'], ack_int))
            ack_err.then_stmts.append(HDLAssign(root.h_bus['err'], bit_0))
            ack_err.else_stmts.append(HDLAssign(root.h_bus['ack'], bit_0))
            ack_err.else_stmts.append(HDLAssign(root.h_bus['err'], ack_int))
            proc.stmts.append(ack_err)

            module.stmts.append(proc)
        else:
            # Acknowledge
            module.stmts.append(HDLAssign(ack_int, HDLOr(ibus.rd_ack, ibus.wr_ack)))
            module.stmts.append(HDLAssign(root.h_bus['ack'], ack_int))

        # Stall
        module.stmts.append(
            HDLAssign(root.h_bus['stall'], HDLAnd(HDLNot(ack_int), wb_en)))

        # No retry
        module.stmts.append(HDLAssign(root.h_bus['rty'], bit_0))

        if not bus_error:
            # No error
            # (maintain assignment order of original implementation (before
            #  adding the bus error feature)
            module.stmts.append(HDLAssign(root.h_bus['err'], bit_0))


    def gen_wishbone_bus(self, build_port, addr_bits, lo_addr,
                         data_bits, is_master):
        # FIXME: 'dat' is used both as an input and as an output.
        #  This is not a problem in general as a suffix is appended,
        #  except for system verilog interfaces...
        res = {}
        inp, out = ('IN', 'OUT') if not is_master else ('OUT', 'IN')

        res['brst'] = build_port('rst_n', None, dir='EXT')
        res['clk'] = build_port('clk', None, dir='EXT')

        res['cyc'] = build_port('cyc', None, dir=inp)
        res['stb'] = build_port('stb', None, dir=inp)
        if addr_bits > 0:
            res['adr'] = build_port('adr', addr_bits, lo_idx=lo_addr, dir=inp)
        else:
            res['adr'] = None
        res['sel'] = build_port('sel', data_bits // tree.BYTE_SIZE, dir=inp)
        res['we'] = build_port('we', None, dir=inp)
        res['dati'] = build_port('dat', data_bits, dir=inp)

        res['ack'] = build_port('ack', None, dir=out)
        res['err'] = build_port('err', None, dir=out)
        res['rty'] = build_port('rty', None, dir=out)
        res['stall'] = build_port('stall', None, dir=out)
        res['dato'] = build_port('dat', data_bits, dir=out)
        return res

    def gen_wishbone(self, module, ports, name, addr_bits, lo_addr,
                     data_bits, comment, is_master, is_group):
        if is_group:
            if WBBus.wb_pkg is None:
                self.gen_wishbone_pkg()
                module.deps.append(('work', 'wishbone_pkg'))
            # Add the interface modport to the ports
            port = ports.add_modport(name, WBBus.wb_itf, is_master)
            port.comment = comment
            res = {}
            # Fill res
            for pname, sig in WBBus.wb_ports.items():
                res[pname] = HDLInterfaceSelect(port, sig)
            if data_bits < 32:
                res['dato'] = HDLSlice(res['dato'], 0, data_bits)
                res['dati'] = HDLSlice(res['dati'], 0, data_bits)
                res['sel'] = HDLSlice(res['sel'], 0, data_bits // tree.BYTE_SIZE)
            return res
        else:
            # Not an interface (ie not a group)
            # For 'EXT' ports (external ports), do not append prefix and use 'IN' direction.
            # For masters, do not add 'EXT' ports.
            res = self.gen_wishbone_bus(
                lambda n, sz, lo_idx=0, dir='IN': ports.add_port(
                    '{}_{}_{}'.format(name, n, dirname[dir]) if dir != 'EXT' else '{}_i'.format(n),
                    size=sz, lo_idx=lo_idx,
                    dir=dir if dir != 'EXT' else 'IN') if not (dir == 'EXT' and is_master) else None,
                addr_bits, lo_addr, data_bits, is_master)
            res['cyc'].comment = comment
            return res

    def gen_wishbone_pkg(self):
        """Create the wishbone_pkg package, so that interface can be
        referenced"""
        assert WBBus.wb_pkg is None
        WBBus.wb_pkg = HDLPackage('wishbone_pkg')
        WBBus.wb_itf = HDLInterface('t_wishbone')
        WBBus.wb_pkg.decls.append(WBBus.wb_itf)
        WBBus.wb_ports = self.gen_wishbone_bus(
            lambda n, sz, lo_idx=0, dir='IN':
            WBBus.wb_itf.add_port(n, size=sz, lo_idx=lo_idx, dir=dir),
            32, 0, 32, True)
        return

    def expand_bus(self, root, module, ibus):
        """Create wishbone interface for the design."""
        root.h_bus = {}

        busgroup = root.get_extension('x_hdl', 'busgroup')
        bus_error = root.get_extension('x_hdl', 'bus-error')

        root.h_bus.update(self.gen_wishbone(
            module, module, 'wb', root.c_addr_bits, root.c_addr_word_bits,
            root.c_word_bits, None, False, busgroup is True))
        root.h_bussplit = False

        # Bus access
        module.stmts.append(HDLComment('WB decode signals'))
        self.add_decode_wb(
            root, module, ibus, busgroup is True, bus_error is True)

    def gen_bus_slave(self, root, module, prefix, n, opts):
        # Create the bus for a submap or a memory
        comment = '\n' + (n.comment or n.description or 'WB bus {}'.format(n.name))
        n.h_busgroup = opts.busgroup
        n.h_bus = self.gen_wishbone(
            module, module, n.c_name,
            n.c_addr_bits, root.c_addr_word_bits, root.c_word_bits,
            comment, True, opts.busgroup)
        # Internal signals
        # Enable (set by decoding logic)
        n.h_re = module.new_HDLSignal(prefix + 're')
        n.h_we = module.new_HDLSignal(prefix + 'we')
        # Transaction in progress (write, read, any)
        n.h_wt = module.new_HDLSignal(prefix + 'wt')
        n.h_rt = module.new_HDLSignal(prefix + 'rt')
        n.h_tr = module.new_HDLSignal(prefix + 'tr')
        # Ack
        n.h_wack = module.new_HDLSignal(prefix + 'wack')
        n.h_rack = module.new_HDLSignal(prefix + 'rack')
        if root.h_bussplit:
            # Request signals
            n.h_wr = module.new_HDLSignal(prefix + 'wr')
            n.h_rr = module.new_HDLSignal(prefix + 'rr')

    def slice_addr(self, addr, root, n):
        """Slice the input :param addr: (from the root bus) so that is can be
        assigned to the slave.  Take care of various sizes."""
        res = HDLSlice(addr, root.c_addr_word_bits, n.c_addr_bits)
        if not n.h_busgroup:
            return res
        if n.c_addr_bits < 32:
            res = HDLConcat(HDLReplicate(
                bit_0, 32 - root.c_addr_word_bits - n.c_addr_bits, False), res)
        if root.c_addr_word_bits > 0:
            res = HDLConcat(res,
                            HDLReplicate(bit_0, root.c_addr_word_bits, False))
        return res

    def wire_bus_slave(self, root, module, n, ibus):
        stmts = module.stmts
        stmts.append(HDLAssign(n.h_tr, HDLOr(n.h_wt, n.h_rt)))
        proc = HDLSync(root.h_bus['clk'], root.h_bus['brst'], rst_sync=gconfig.rst_sync)
        proc.rst_stmts.append(HDLAssign(n.h_rt, bit_0))
        proc.rst_stmts.append(HDLAssign(n.h_wt, bit_0))
        if root.h_bussplit:
            # WR is set on WE and cleared by ACK.
            proc.sync_stmts.append(
                HDLAssign(n.h_wr,
                          HDLAnd(HDLOr(n.h_wr, n.h_we), HDLNot(n.h_wack))))
            proc.rst_stmts.append(HDLAssign(n.h_wr, bit_0))
            # WT is set on WR & ~TR and cleared by ACK
            proc.sync_stmts.append(
                HDLAssign(n.h_wt,
                          HDLAnd(HDLOr(n.h_wt, HDLParen(HDLAnd(n.h_wr, HDLNot(n.h_tr)))),
                                 HDLNot(n.h_wack))))
            proc.rst_stmts.append(HDLAssign(n.h_rr, bit_0))
            # RR is set by RE and cleared by ACK.
            proc.sync_stmts.append(
                HDLAssign(n.h_rr,
                          HDLAnd(HDLOr(n.h_rr, n.h_re), HDLNot(n.h_rack))))
            # RT is set by RR and cleared by ACK
            proc.sync_stmts.append(
                HDLAssign(n.h_rt,
                          HDLAnd(HDLOr(n.h_rt, HDLParen(HDLAnd(n.h_rr,
                                                               HDLNot(HDLOr(n.h_wr, n.h_tr))))),
                                 HDLNot(n.h_rack))))
        else:
            # RT is set by RE and cleared by ACK.
            proc.sync_stmts.append(
                HDLAssign(n.h_rt,
                          HDLAnd(HDLOr(n.h_rt, n.h_re), HDLNot(n.h_rack))))
            # WT is set by WE and cleared by ACK.
            proc.sync_stmts.append(
                HDLAssign(n.h_wt,
                          HDLAnd(HDLOr(n.h_wt, n.h_we), HDLNot(n.h_wack))))
        stmts.append(proc)
        stmts.append(HDLAssign(n.h_bus['cyc'], n.h_tr))
        stmts.append(HDLAssign(n.h_bus['stb'], n.h_tr))
        stmts.append(HDLAssign(n.h_wack, HDLAnd(n.h_bus['ack'], n.h_wt)))
        stmts.append(HDLAssign(n.h_rack, HDLAnd(n.h_bus['ack'], n.h_rt)))
        if n.h_bus['adr'] is not None:
            if root.h_bussplit:
                # WB adr mux
                proc = HDLComb()
                proc.sensitivity.extend([ibus.rd_adr, ibus.wr_adr, n.h_wt])
                if_stmt = HDLIfElse(HDLEq(n.h_wt, bit_1))
                if_stmt.then_stmts.append(HDLAssign(n.h_bus['adr'],
                                                    self.slice_addr(ibus.wr_adr, root, n)))
                if_stmt.else_stmts.append(HDLAssign(n.h_bus['adr'],
                                                    self.slice_addr(ibus.rd_adr, root, n)))
                proc.stmts.append(if_stmt)
                stmts.append(proc)
            else:
                stmts.append(HDLAssign(n.h_bus['adr'],
                                    self.slice_addr(ibus.rd_adr, root, n)))
        stmts.append(HDLAssign(n.h_bus['sel'], ibus.wr_sel or HDLReplicate(bit_1, 4)))
        stmts.append(HDLAssign(n.h_bus['we'], n.h_wt))
        stmts.append(HDLAssign(n.h_bus['dati'], ibus.wr_dat))

    def write_bus_slave(self, root, stmts, n, proc, ibus):
        proc.stmts.append(HDLAssign(n.h_we, bit_0))
        stmts.append(HDLAssign(n.h_we, ibus.wr_req))
        stmts.append(HDLAssign(ibus.wr_ack, n.h_wack))

    def read_bus_slave(self, root, stmts, n, proc, ibus, rd_data):
        proc.stmts.append(HDLAssign(n.h_re, bit_0))
        stmts.append(HDLAssign(n.h_re, ibus.rd_req))
        stmts.append(HDLAssign(rd_data, n.h_bus['dato']))
        # Propagate ack provided it is a write transaction and only for one cycle.
        stmts.append(HDLAssign(ibus.rd_ack, n.h_rack))
