;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/10/2018 11:27:36 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x2D7D0000  	11645
0x0008	0x2D350000  	11573
0x000C	0x2D350000  	11573
0x0010	0x2D350000  	11573
0x0014	0x2D350000  	11573
0x0018	0x2D350000  	11573
0x001C	0x2D350000  	11573
0x0020	0x2D350000  	11573
0x0024	0x2D350000  	11573
0x0028	0x2D350000  	11573
0x002C	0x2D350000  	11573
0x0030	0x2D350000  	11573
0x0034	0x2D350000  	11573
0x0038	0x2D350000  	11573
0x003C	0x2D350000  	11573
0x0040	0x2D350000  	11573
0x0044	0x2D350000  	11573
0x0048	0x2D350000  	11573
0x004C	0x2D350000  	11573
0x0050	0x2D350000  	11573
0x0054	0x2D350000  	11573
0x0058	0x2D350000  	11573
0x005C	0x2D350000  	11573
0x0060	0x2D350000  	11573
0x0064	0x2D350000  	11573
0x0068	0x2D350000  	11573
0x006C	0x2D350000  	11573
0x0070	0x2D350000  	11573
0x0074	0x2D350000  	11573
0x0078	0x2D350000  	11573
0x007C	0x2D350000  	11573
0x0080	0x2D350000  	11573
0x0084	0x2D350000  	11573
0x0088	0x2D350000  	11573
0x008C	0x2D350000  	11573
0x0090	0x2D350000  	11573
0x0094	0x2D350000  	11573
0x0098	0x2D350000  	11573
0x009C	0x2D350000  	11573
0x00A0	0x2D350000  	11573
0x00A4	0x2D350000  	11573
0x00A8	0x2D350000  	11573
0x00AC	0x2D350000  	11573
0x00B0	0x2D350000  	11573
0x00B4	0x2D350000  	11573
0x00B8	0x2D350000  	11573
0x00BC	0x2D350000  	11573
0x00C0	0x2D350000  	11573
0x00C4	0x2D350000  	11573
0x00C8	0x2D350000  	11573
0x00CC	0x2D350000  	11573
0x00D0	0x2D350000  	11573
0x00D4	0x2D350000  	11573
0x00D8	0x2D350000  	11573
0x00DC	0x2D350000  	11573
0x00E0	0x2D350000  	11573
0x00E4	0x2D350000  	11573
0x00E8	0x2D350000  	11573
0x00EC	0x2D350000  	11573
0x00F0	0x2D350000  	11573
0x00F4	0x2D350000  	11573
0x00F8	0x2D350000  	11573
0x00FC	0x2D350000  	11573
0x0100	0x2D350000  	11573
0x0104	0x2D350000  	11573
0x0108	0x2D350000  	11573
0x010C	0x2D350000  	11573
0x0110	0x2D350000  	11573
0x0114	0x2D350000  	11573
0x0118	0x2D350000  	11573
0x011C	0x2D350000  	11573
0x0120	0x2D350000  	11573
0x0124	0x2D350000  	11573
0x0128	0x2D350000  	11573
0x012C	0x2D350000  	11573
0x0130	0x2D350000  	11573
0x0134	0x2D350000  	11573
0x0138	0x2D350000  	11573
0x013C	0x2D350000  	11573
0x0140	0x2D350000  	11573
0x0144	0x2D350000  	11573
0x0148	0x2D350000  	11573
0x014C	0x2D350000  	11573
0x0150	0x2D350000  	11573
0x0154	0x2D350000  	11573
0x0158	0x2D350000  	11573
0x015C	0x2D350000  	11573
0x0160	0x2D350000  	11573
0x0164	0x2D350000  	11573
0x0168	0x2D350000  	11573
0x016C	0x2D350000  	11573
0x0170	0x2D350000  	11573
0x0174	0x2D350000  	11573
0x0178	0x2D350000  	11573
0x017C	0x2D350000  	11573
0x0180	0x2D350000  	11573
0x0184	0x2D350000  	11573
0x0188	0x2D350000  	11573
0x018C	0x2D350000  	11573
0x0190	0x2D350000  	11573
0x0194	0x2D350000  	11573
; end of ____SysVT
_main:
;Click_IrThermo_3_KINETIS.c, 73 :: 		void main()
0x2D7C	0xF000F810  BL	11680
0x2D80	0xF7FFFFDC  BL	11580
0x2D84	0xF000FD1C  BL	14272
0x2D88	0xF7FFFFEE  BL	11624
0x2D8C	0xF000FCCA  BL	14116
;Click_IrThermo_3_KINETIS.c, 75 :: 		systemInit();
0x2D90	0xF7FFFF32  BL	_systemInit+0
;Click_IrThermo_3_KINETIS.c, 76 :: 		applicationInit();
0x2D94	0xF7FFFF4E  BL	_applicationInit+0
;Click_IrThermo_3_KINETIS.c, 78 :: 		while (1)
L_main6:
;Click_IrThermo_3_KINETIS.c, 80 :: 		applicationTask();
0x2D98	0xF7FFFF6C  BL	_applicationTask+0
;Click_IrThermo_3_KINETIS.c, 81 :: 		}
0x2D9C	0xE7FC    B	L_main6
;Click_IrThermo_3_KINETIS.c, 82 :: 		}
L_end_main:
L__main_end_loop:
0x2D9E	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System.c, 273 :: 		
0x2D20	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 275 :: 		
L_loopDW:
;__Lib_System.c, 276 :: 		
0x2D22	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 277 :: 		
0x2D26	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 278 :: 		
0x2D2A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 279 :: 		
0x2D2E	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 281 :: 		
L_end___CC2DW:
0x2D30	0xB001    ADD	SP, SP, #4
0x2D32	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 315 :: 		
0x2BBC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 317 :: 		
0x2BBE	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 318 :: 		
0x2BC2	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 319 :: 		
0x2BC6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 320 :: 		
0x2BCA	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 321 :: 		
0x2BCC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 322 :: 		
0x2BD0	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 323 :: 		
0x2BD2	0x46D4    MOV	R12, R10
;__Lib_System.c, 324 :: 		
0x2BD4	0x46EA    MOV	R10, SP
;__Lib_System.c, 325 :: 		
L_loopFZs:
;__Lib_System.c, 326 :: 		
0x2BD6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 327 :: 		
0x2BDA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 328 :: 		
0x2BDE	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 329 :: 		
0x2BE0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 330 :: 		
0x2BE4	0xDD05    BLE	L_norep
;__Lib_System.c, 331 :: 		
0x2BE6	0x46E2    MOV	R10, R12
;__Lib_System.c, 332 :: 		
0x2BE8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 333 :: 		
0x2BEC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 334 :: 		
0x2BF0	0xE7F1    B	L_loopFZs
;__Lib_System.c, 335 :: 		
L_norep:
;__Lib_System.c, 337 :: 		
L_end___FillZeros:
0x2BF2	0xB001    ADD	SP, SP, #4
0x2BF4	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_IrThermo_3_KINETIS.c, 36 :: 		void systemInit()
0x2BF8	0xB081    SUB	SP, SP, #4
0x2BFA	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_KINETIS.c, 39 :: 		mikrobus_i2cInit( _MIKROBUS1, &_IRTHERMO3_I2C_CFG[0] );
0x2BFE	0x480C    LDR	R0, [PC, #48]
0x2C00	0x4601    MOV	R1, R0
0x2C02	0x2000    MOVS	R0, #0
0x2C04	0xF7FFFD82  BL	_mikrobus_i2cInit+0
;Click_IrThermo_3_KINETIS.c, 40 :: 		mikrobus_logInit( _MIKROBUS2, 56000 );
0x2C08	0xF64D21C0  MOVW	R1, #56000
0x2C0C	0x2001    MOVS	R0, #1
0x2C0E	0xF7FFFC1D  BL	_mikrobus_logInit+0
;Click_IrThermo_3_KINETIS.c, 42 :: 		Delay_ms( 100 );
0x2C12	0xF64007FE  MOVW	R7, #2302
0x2C16	0xF2C0073D  MOVT	R7, #61
0x2C1A	0xBF00    NOP
0x2C1C	0xBF00    NOP
L_systemInit0:
0x2C1E	0x1E7F    SUBS	R7, R7, #1
0x2C20	0xD1FD    BNE	L_systemInit0
0x2C22	0xBF00    NOP
0x2C24	0xBF00    NOP
0x2C26	0xBF00    NOP
;Click_IrThermo_3_KINETIS.c, 43 :: 		}
L_end_systemInit:
0x2C28	0xF8DDE000  LDR	LR, [SP, #0]
0x2C2C	0xB001    ADD	SP, SP, #4
0x2C2E	0x4770    BX	LR
0x2C30	0x37200000  	__IRTHERMO3_I2C_CFG+0
; end of _systemInit
_mikrobus_i2cInit:
;clicker_2_KINETIS.c, 221 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x270C	0xB081    SUB	SP, SP, #4
0x270E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;clicker_2_KINETIS.c, 223 :: 		switch( bus )
0x2712	0xE009    B	L_mikrobus_i2cInit83
; bus end address is: 0 (R0)
;clicker_2_KINETIS.c, 226 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
0x2714	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2716	0xF7FFFB31  BL	clicker_2_KINETIS__i2cInit_1+0
0x271A	0xE00A    B	L_end_mikrobus_i2cInit
;clicker_2_KINETIS.c, 229 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 4 (R1)
0x271C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x271E	0xF7FFFCF5  BL	clicker_2_KINETIS__i2cInit_2+0
0x2722	0xE006    B	L_end_mikrobus_i2cInit
;clicker_2_KINETIS.c, 243 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x2724	0x2001    MOVS	R0, #1
0x2726	0xE004    B	L_end_mikrobus_i2cInit
;clicker_2_KINETIS.c, 244 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2728	0x2800    CMP	R0, #0
0x272A	0xD0F3    BEQ	L_mikrobus_i2cInit85
0x272C	0x2801    CMP	R0, #1
0x272E	0xD0F5    BEQ	L_mikrobus_i2cInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x2730	0xE7F8    B	L_mikrobus_i2cInit87
;clicker_2_KINETIS.c, 247 :: 		}
L_end_mikrobus_i2cInit:
0x2732	0xF8DDE000  LDR	LR, [SP, #0]
0x2736	0xB001    ADD	SP, SP, #4
0x2738	0x4770    BX	LR
; end of _mikrobus_i2cInit
clicker_2_KINETIS__i2cInit_1:
;__c2_kinetis_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1D7C	0xB081    SUB	SP, SP, #4
0x1D7E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_kinetis_i2c.c, 31 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_Module_I2C0_PD8_9 );
0x1D82	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1D84	0x4608    MOV	R0, R1
0x1D86	0x4904    LDR	R1, [PC, #16]
0x1D88	0xF7FFFF28  BL	_I2C0_Init_Advanced+0
;__c2_kinetis_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x1D8C	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_kinetis_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x1D8E	0xF8DDE000  LDR	LR, [SP, #0]
0x1D92	0xB001    ADD	SP, SP, #4
0x1D94	0x4770    BX	LR
0x1D96	0xBF00    NOP
0x1D98	0x35340000  	__GPIO_Module_I2C0_PD8_9+0
; end of clicker_2_KINETIS__i2cInit_1
_I2C0_Init_Advanced:
;__Lib_I2C_012.c, 591 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1BDC	0xB081    SUB	SP, SP, #4
0x1BDE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_012.c, 592 :: 		
0x1BE2	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1BE4	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x1BE6	0x4803    LDR	R0, [PC, #12]
0x1BE8	0xF7FFFC86  BL	__Lib_I2C_012_I2Cx_Init_Advanced+0
;__Lib_I2C_012.c, 593 :: 		
L_end_I2C0_Init_Advanced:
0x1BEC	0xF8DDE000  LDR	LR, [SP, #0]
0x1BF0	0xB001    ADD	SP, SP, #4
0x1BF2	0x4770    BX	LR
0x1BF4	0x60004006  	I2C0_A1+0
; end of _I2C0_Init_Advanced
__Lib_I2C_012_I2Cx_Init_Advanced:
;__Lib_I2C_012.c, 788 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x14F8	0xB08A    SUB	SP, SP, #40
0x14FA	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_I2C_012.c, 796 :: 		
0x14FE	0x4B50    LDR	R3, [PC, #320]
0x1500	0x4298    CMP	R0, R3
0x1502	0xD110    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced102
;__Lib_I2C_012.c, 797 :: 		
0x1504	0x2400    MOVS	R4, #0
0x1506	0x4B4F    LDR	R3, [PC, #316]
0x1508	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 798 :: 		
0x150A	0x2401    MOVS	R4, #1
0x150C	0xB264    SXTB	R4, R4
0x150E	0x4B4E    LDR	R3, [PC, #312]
0x1510	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 799 :: 		
0x1512	0x4C4E    LDR	R4, [PC, #312]
0x1514	0x4B4E    LDR	R3, [PC, #312]
0x1516	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 800 :: 		
0x1518	0x4C4E    LDR	R4, [PC, #312]
0x151A	0x4B4F    LDR	R3, [PC, #316]
0x151C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 801 :: 		
0x151E	0x4C4F    LDR	R4, [PC, #316]
0x1520	0x4B4F    LDR	R3, [PC, #316]
0x1522	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 802 :: 		
0x1524	0xE026    B	L___Lib_I2C_012_I2Cx_Init_Advanced103
L___Lib_I2C_012_I2Cx_Init_Advanced102:
;__Lib_I2C_012.c, 803 :: 		
0x1526	0x4B4F    LDR	R3, [PC, #316]
0x1528	0x4298    CMP	R0, R3
0x152A	0xD110    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced104
;__Lib_I2C_012.c, 804 :: 		
0x152C	0x2400    MOVS	R4, #0
0x152E	0x4B4E    LDR	R3, [PC, #312]
0x1530	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 805 :: 		
0x1532	0x2401    MOVS	R4, #1
0x1534	0xB264    SXTB	R4, R4
0x1536	0x4B4D    LDR	R3, [PC, #308]
0x1538	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 806 :: 		
0x153A	0x4C4D    LDR	R4, [PC, #308]
0x153C	0x4B44    LDR	R3, [PC, #272]
0x153E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 807 :: 		
0x1540	0x4C4C    LDR	R4, [PC, #304]
0x1542	0x4B45    LDR	R3, [PC, #276]
0x1544	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 808 :: 		
0x1546	0x4C4C    LDR	R4, [PC, #304]
0x1548	0x4B45    LDR	R3, [PC, #276]
0x154A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 809 :: 		
0x154C	0xE012    B	L___Lib_I2C_012_I2Cx_Init_Advanced105
L___Lib_I2C_012_I2Cx_Init_Advanced104:
;__Lib_I2C_012.c, 810 :: 		
0x154E	0x4B4B    LDR	R3, [PC, #300]
0x1550	0x4298    CMP	R0, R3
0x1552	0xD10F    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced106
;__Lib_I2C_012.c, 811 :: 		
0x1554	0x2400    MOVS	R4, #0
0x1556	0x4B4A    LDR	R3, [PC, #296]
0x1558	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 812 :: 		
0x155A	0x2401    MOVS	R4, #1
0x155C	0xB264    SXTB	R4, R4
0x155E	0x4B49    LDR	R3, [PC, #292]
0x1560	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 813 :: 		
0x1562	0x4C49    LDR	R4, [PC, #292]
0x1564	0x4B3A    LDR	R3, [PC, #232]
0x1566	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 814 :: 		
0x1568	0x4C48    LDR	R4, [PC, #288]
0x156A	0x4B3B    LDR	R3, [PC, #236]
0x156C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 815 :: 		
0x156E	0x4C48    LDR	R4, [PC, #288]
0x1570	0x4B3B    LDR	R3, [PC, #236]
0x1572	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 816 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced106:
L___Lib_I2C_012_I2Cx_Init_Advanced105:
L___Lib_I2C_012_I2Cx_Init_Advanced103:
;__Lib_I2C_012.c, 818 :: 		
0x1574	0x9101    STR	R1, [SP, #4]
; module end address is: 8 (R2)
0x1576	0x9002    STR	R0, [SP, #8]
0x1578	0x4610    MOV	R0, R2
0x157A	0xF7FFFE53  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_012.c, 820 :: 		
0x157E	0xAB06    ADD	R3, SP, #24
0x1580	0x4618    MOV	R0, R3
0x1582	0xF7FFFE75  BL	_SIM_GetClocksFrequency+0
0x1586	0x9802    LDR	R0, [SP, #8]
0x1588	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 821 :: 		
; bestError start address is: 36 (R9)
0x158A	0xF04F39FF  MOV	R9, #-1
;__Lib_I2C_012.c, 822 :: 		
; bestMult start address is: 28 (R7)
0x158E	0x2700    MOVS	R7, #0
;__Lib_I2C_012.c, 823 :: 		
; bestIcr start address is: 32 (R8)
0x1590	0xF2400800  MOVW	R8, #0
;__Lib_I2C_012.c, 825 :: 		
; mult start address is: 8 (R2)
0x1594	0x2200    MOVS	R2, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced107:
; mult start address is: 8 (R2)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
; bestError start address is: 36 (R9)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1596	0x2A02    CMP	R2, #2
0x1598	0xD837    BHI	L___Lib_I2C_012_I2Cx_Init_Advanced138
0x159A	0xF1B90F00  CMP	R9, #0
0x159E	0xD034    BEQ	L___Lib_I2C_012_I2Cx_Init_Advanced137
L___Lib_I2C_012_I2Cx_Init_Advanced136:
;__Lib_I2C_012.c, 827 :: 		
0x15A0	0x2301    MOVS	R3, #1
0x15A2	0xB21B    SXTH	R3, R3
0x15A4	0xFA03F502  LSL	R5, R3, R2
; multiplier start address is: 20 (R5)
0x15A8	0xB22D    SXTH	R5, R5
;__Lib_I2C_012.c, 829 :: 		
; i start address is: 24 (R6)
0x15AA	0x2600    MOVS	R6, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; i end address is: 24 (R6)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced112:
; i start address is: 24 (R6)
; multiplier start address is: 20 (R5)
; multiplier end address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; bestError start address is: 36 (R9)
; bestMult start address is: 28 (R7)
; bestIcr start address is: 32 (R8)
; mult start address is: 8 (R2)
0x15AC	0x2E32    CMP	R6, #50
0x15AE	0xD228    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced140
; multiplier end address is: 20 (R5)
;__Lib_I2C_012.c, 831 :: 		
; multiplier start address is: 20 (R5)
0x15B0	0x00F4    LSLS	R4, R6, #3
0x15B2	0x4B38    LDR	R3, [PC, #224]
0x15B4	0x191B    ADDS	R3, R3, R4
0x15B6	0x1D1B    ADDS	R3, R3, #4
0x15B8	0x681B    LDR	R3, [R3, #0]
0x15BA	0xFB05F403  MUL	R4, R5, R3
0x15BE	0x9B07    LDR	R3, [SP, #28]
0x15C0	0xFBB3F3F4  UDIV	R3, R3, R4
0x15C4	0x9304    STR	R3, [SP, #16]
;__Lib_I2C_012.c, 832 :: 		
0x15C6	0x4299    CMP	R1, R3
0x15C8	0xD903    BLS	L___Lib_I2C_012_I2Cx_Init_Advanced115
0x15CA	0x9B04    LDR	R3, [SP, #16]
0x15CC	0x1ACB    SUB	R3, R1, R3
0x15CE	0x9303    STR	R3, [SP, #12]
0x15D0	0xE002    B	L___Lib_I2C_012_I2Cx_Init_Advanced116
L___Lib_I2C_012_I2Cx_Init_Advanced115:
0x15D2	0x9B04    LDR	R3, [SP, #16]
0x15D4	0x1A5B    SUB	R3, R3, R1
0x15D6	0x9303    STR	R3, [SP, #12]
L___Lib_I2C_012_I2Cx_Init_Advanced116:
0x15D8	0x9B03    LDR	R3, [SP, #12]
0x15DA	0x9305    STR	R3, [SP, #20]
;__Lib_I2C_012.c, 834 :: 		
0x15DC	0x9B03    LDR	R3, [SP, #12]
0x15DE	0x454B    CMP	R3, R9
0x15E0	0xD20B    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced139
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
;__Lib_I2C_012.c, 836 :: 		
0x15E2	0x4617    MOV	R7, R2
;__Lib_I2C_012.c, 837 :: 		
0x15E4	0x00F4    LSLS	R4, R6, #3
0x15E6	0x4B2B    LDR	R3, [PC, #172]
0x15E8	0x191B    ADDS	R3, R3, R4
0x15EA	0xF8D38000  LDR	R8, [R3, #0]
; bestIcr start address is: 32 (R8)
;__Lib_I2C_012.c, 838 :: 		
; bestError start address is: 16 (R4)
0x15EE	0x9C05    LDR	R4, [SP, #20]
;__Lib_I2C_012.c, 840 :: 		
0x15F0	0x9B05    LDR	R3, [SP, #20]
0x15F2	0x2B00    CMP	R3, #0
0x15F4	0xD100    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced118
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
0x15F6	0xE005    B	L___Lib_I2C_012_I2Cx_Init_Advanced113
L___Lib_I2C_012_I2Cx_Init_Advanced118:
;__Lib_I2C_012.c, 841 :: 		
; i start address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; multiplier start address is: 20 (R5)
0x15F8	0xE000    B	L___Lib_I2C_012_I2Cx_Init_Advanced117
L___Lib_I2C_012_I2Cx_Init_Advanced139:
;__Lib_I2C_012.c, 834 :: 		
0x15FA	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 841 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced117:
;__Lib_I2C_012.c, 829 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x15FC	0x1C76    ADDS	R6, R6, #1
;__Lib_I2C_012.c, 842 :: 		
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
0x15FE	0x46A1    MOV	R9, R4
0x1600	0xE7D4    B	L___Lib_I2C_012_I2Cx_Init_Advanced112
L___Lib_I2C_012_I2Cx_Init_Advanced140:
;__Lib_I2C_012.c, 829 :: 		
0x1602	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 842 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced113:
;__Lib_I2C_012.c, 825 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x1604	0x1C52    ADDS	R2, R2, #1
;__Lib_I2C_012.c, 843 :: 		
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 16 (R4)
; mult end address is: 8 (R2)
0x1606	0x46A1    MOV	R9, R4
0x1608	0xE7C5    B	L___Lib_I2C_012_I2Cx_Init_Advanced107
;__Lib_I2C_012.c, 825 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced138:
L___Lib_I2C_012_I2Cx_Init_Advanced137:
;__Lib_I2C_012.c, 844 :: 		
0x160A	0x1C44    ADDS	R4, R0, #1
0x160C	0x01BB    LSLS	R3, R7, #6
; bestMult end address is: 28 (R7)
0x160E	0xEA430308  ORR	R3, R3, R8, LSL #0
; bestIcr end address is: 32 (R8)
0x1612	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_012.c, 846 :: 		
0x1614	0x1C85    ADDS	R5, R0, #2
0x1616	0x2401    MOVS	R4, #1
0x1618	0x782B    LDRB	R3, [R5, #0]
0x161A	0xF36413C7  BFI	R3, R4, #7, #1
0x161E	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 847 :: 		
0x1620	0x1C85    ADDS	R5, R0, #2
0x1622	0x2401    MOVS	R4, #1
0x1624	0x782B    LDRB	R3, [R5, #0]
0x1626	0xF3641386  BFI	R3, R4, #6, #1
0x162A	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 849 :: 		
0x162C	0x1D85    ADDS	R5, R0, #6
; I2C_BASE end address is: 0 (R0)
0x162E	0x2401    MOVS	R4, #1
0x1630	0x782B    LDRB	R3, [R5, #0]
0x1632	0xF3641345  BFI	R3, R4, #5, #1
0x1636	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 850 :: 		
L_end_I2Cx_Init_Advanced:
0x1638	0xF8DDE000  LDR	LR, [SP, #0]
0x163C	0xB00A    ADD	SP, SP, #40
0x163E	0x4770    BX	LR
0x1640	0x60004006  	I2C0_A1+0
0x1644	0x001C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x1648	0x06984290  	SIM_SCGC4+0
0x164C	0x10590000  	_I2C0_Start+0
0x1650	0x007C1FFF  	_I2C_Start_Ptr+0
0x1654	0x0E350000  	_I2C0_Read+0
0x1658	0x00801FFF  	_I2C_Read_Ptr+0
0x165C	0x0EA10000  	_I2C0_Write+0
0x1660	0x00841FFF  	_I2C_Write_Ptr+0
0x1664	0x70004006  	I2C1_A1+0
0x1668	0x00201FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x166C	0x069C4290  	SIM_SCGC4+0
0x1670	0x0F550000  	_I2C1_Start+0
0x1674	0x0E590000  	_I2C1_Read+0
0x1678	0x0EC50000  	_I2C1_Write+0
0x167C	0x6000400E  	I2C2_A1+0
0x1680	0x00241FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x1684	0x05184290  	SIM_SCGC1+0
0x1688	0x0F6D0000  	_I2C2_Start+0
0x168C	0x0E7D0000  	_I2C2_Read+0
0x1690	0x0EE90000  	_I2C2_Write+0
0x1694	0x32CC0000  	_divTable+0
; end of __Lib_I2C_012_I2Cx_Init_Advanced
_SIM_GetClocksFrequency:
;__Lib_System.c, 977 :: 		
; SIM_Clocks start address is: 0 (R0)
0x1270	0xB081    SUB	SP, SP, #4
0x1272	0xF8CDE000  STR	LR, [SP, #0]
0x1276	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 984 :: 		
0x1278	0xF7FFFF3A  BL	_Get_Fosc_kHz+0
0x127C	0xF24031E8  MOVW	R1, #1000
0x1280	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 986 :: 		
0x1284	0x4919    LDR	R1, [PC, #100]
0x1286	0x6809    LDR	R1, [R1, #0]
0x1288	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 987 :: 		
0x128A	0x4918    LDR	R1, [PC, #96]
0x128C	0x6809    LDR	R1, [R1, #0]
0x128E	0xF0016170  AND	R1, R1, #251658240
0x1292	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x1294	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 988 :: 		
0x1296	0x4915    LDR	R1, [PC, #84]
0x1298	0x6809    LDR	R1, [R1, #0]
0x129A	0xF4010170  AND	R1, R1, #15728640
0x129E	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x12A0	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 989 :: 		
0x12A2	0x4912    LDR	R1, [PC, #72]
0x12A4	0x6809    LDR	R1, [R1, #0]
0x12A6	0xF4012170  AND	R1, R1, #983040
0x12AA	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x12AC	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 991 :: 		
0x12AE	0xB2D1    UXTB	R1, R2
0x12B0	0x1C49    ADDS	R1, R1, #1
0x12B2	0xB209    SXTH	R1, R1
0x12B4	0x4359    MULS	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x12B6	0x460F    MOV	R7, R1
;__Lib_System.c, 993 :: 		
0x12B8	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 994 :: 		
0x12BA	0x1D22    ADDS	R2, R4, #4
0x12BC	0x1C41    ADDS	R1, R0, #1
0x12BE	0xB209    SXTH	R1, R1
; clockDiv2 end address is: 0 (R0)
0x12C0	0xFBB7F1F1  UDIV	R1, R7, R1
0x12C4	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 995 :: 		
0x12C6	0xF2040208  ADDW	R2, R4, #8
0x12CA	0x1C69    ADDS	R1, R5, #1
0x12CC	0xB209    SXTH	R1, R1
; clockDiv3 end address is: 20 (R5)
0x12CE	0xFBB7F1F1  UDIV	R1, R7, R1
0x12D2	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 996 :: 		
0x12D4	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x12D8	0x1C71    ADDS	R1, R6, #1
0x12DA	0xB209    SXTH	R1, R1
; clockDiv4 end address is: 24 (R6)
0x12DC	0xFBB7F1F1  UDIV	R1, R7, R1
; mcgOutClockFrequency end address is: 28 (R7)
0x12E0	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 997 :: 		
L_end_SIM_GetClocksFrequency:
0x12E2	0xF8DDE000  LDR	LR, [SP, #0]
0x12E6	0xB001    ADD	SP, SP, #4
0x12E8	0x4770    BX	LR
0x12EA	0xBF00    NOP
0x12EC	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x10F0	0x4801    LDR	R0, [PC, #4]
0x10F2	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x10F4	0x4770    BX	LR
0x10F6	0xBF00    NOP
0x10F8	0x006C1FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x1224	0xB081    SUB	SP, SP, #4
0x1226	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x122A	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x122E	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x1230	0xEA4F018C  LSL	R1, R12, #2
0x1234	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x1238	0x6809    LDR	R1, [R1, #0]
0x123A	0xF1B13FFF  CMP	R1, #-1
0x123E	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x1240	0xF10B0134  ADD	R1, R11, #52
0x1244	0xEA4F038C  LSL	R3, R12, #2
0x1248	0x18C9    ADDS	R1, R1, R3
0x124A	0x6809    LDR	R1, [R1, #0]
0x124C	0x460A    MOV	R2, R1
0x124E	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x1252	0x6809    LDR	R1, [R1, #0]
0x1254	0x4608    MOV	R0, R1
0x1256	0x4611    MOV	R1, R2
0x1258	0xF7FFFF1E  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x125C	0xF10C0C01  ADD	R12, R12, #1
0x1260	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x1264	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x1266	0xF8DDE000  LDR	LR, [SP, #0]
0x126A	0xB001    ADD	SP, SP, #4
0x126C	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x1098	0xB082    SUB	SP, SP, #8
0x109A	0xF8CDE000  STR	LR, [SP, #0]
0x109E	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x10A0	0xEA4F1258  LSR	R2, R8, #5
0x10A4	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x10A8	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x10AA	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x10AE	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x10B0	0x0193    LSLS	R3, R2, #6
0x10B2	0x4A0D    LDR	R2, [PC, #52]
0x10B4	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x10B6	0xF04F0201  MOV	R2, #1
0x10BA	0x40A2    LSLS	R2, R4
0x10BC	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x10BE	0x4618    MOV	R0, R3
0x10C0	0x460A    MOV	R2, R1
0x10C2	0x9901    LDR	R1, [SP, #4]
0x10C4	0xF7FFFFBE  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x10C8	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x10CC	0x4A07    LDR	R2, [PC, #28]
0x10CE	0x18D3    ADDS	R3, R2, R3
0x10D0	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x10D4	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x10D6	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x10DA	0x6822    LDR	R2, [R4, #0]
0x10DC	0x431A    ORRS	R2, R3
0x10DE	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x10E0	0xF8DDE000  LDR	LR, [SP, #0]
0x10E4	0xB002    ADD	SP, SP, #8
0x10E6	0x4770    BX	LR
0x10E8	0xF000400F  	#1074786304
0x10EC	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1044	0xB081    SUB	SP, SP, #4
0x1046	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x104A	0xF7FFFC95  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x104E	0xF8DDE000  LDR	LR, [SP, #0]
0x1052	0xB001    ADD	SP, SP, #4
0x1054	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0978	0xB083    SUB	SP, SP, #12
0x097A	0xF8CDE000  STR	LR, [SP, #0]
0x097E	0x4606    MOV	R6, R0
0x0980	0x460C    MOV	R4, R1
0x0982	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x0984	0x4630    MOV	R0, R6
0x0986	0xF7FFFF5B  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x098A	0xF24013FF  MOVW	R3, #511
0x098E	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x0992	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x0994	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x0996	0x4622    MOV	R2, R4
0x0998	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x099A	0x2E20    CMP	R6, #32
0x099C	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x099E	0xF04F0301  MOV	R3, #1
0x09A2	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x09A6	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x09AA	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x09AC	0x42A3    CMP	R3, R4
0x09AE	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x09B0	0x0304    LSLS	R4, R0, #12
0x09B2	0x4B1A    LDR	R3, [PC, #104]
0x09B4	0x191C    ADDS	R4, R3, R4
0x09B6	0x00B3    LSLS	R3, R6, #2
0x09B8	0x18E5    ADDS	R5, R4, R3
0x09BA	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x09BC	0x682C    LDR	R4, [R5, #0]
0x09BE	0x4B18    LDR	R3, [PC, #96]
0x09C0	0xEA040303  AND	R3, R4, R3, LSL #0
0x09C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x09C6	0x4B17    LDR	R3, [PC, #92]
0x09C8	0xEA010403  AND	R4, R1, R3, LSL #0
0x09CC	0x9B01    LDR	R3, [SP, #4]
0x09CE	0x681B    LDR	R3, [R3, #0]
0x09D0	0xEA430404  ORR	R4, R3, R4, LSL #0
0x09D4	0x9B01    LDR	R3, [SP, #4]
0x09D6	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x09D8	0xF4013380  AND	R3, R1, #65536
0x09DC	0xF5B33F80  CMP	R3, #65536
0x09E0	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x09E2	0x0184    LSLS	R4, R0, #6
0x09E4	0x4B10    LDR	R3, [PC, #64]
0x09E6	0x191B    ADDS	R3, R3, R4
0x09E8	0x3314    ADDS	R3, #20
0x09EA	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x09EC	0xF4013300  AND	R3, R1, #131072
0x09F0	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x09F2	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x09F4	0x9B02    LDR	R3, [SP, #8]
0x09F6	0x681B    LDR	R3, [R3, #0]
0x09F8	0xEA030404  AND	R4, R3, R4, LSL #0
0x09FC	0x9B02    LDR	R3, [SP, #8]
0x09FE	0x601C    STR	R4, [R3, #0]
0x0A00	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x0A02	0x9B02    LDR	R3, [SP, #8]
0x0A04	0x681B    LDR	R3, [R3, #0]
0x0A06	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x0A0A	0x9B02    LDR	R3, [SP, #8]
0x0A0C	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x0A0E	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x0A10	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x0A12	0xF8DDE000  LDR	LR, [SP, #0]
0x0A16	0xB003    ADD	SP, SP, #12
0x0A18	0x4770    BX	LR
0x0A1A	0xBF00    NOP
0x0A1C	0x90004004  	#1074040832
0x0A20	0x0000FFFF  	#-65536
0x0A24	0xFFFF0000  	#65535
0x0A28	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x0840	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x0842	0xF24011FF  MOVW	R1, #511
0x0846	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x084A	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x084C	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x084E	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x0852	0xF04F0101  MOV	R1, #1
0x0856	0xFA01F202  LSL	R2, R1, R2
0x085A	0x4904    LDR	R1, [PC, #16]
0x085C	0x6809    LDR	R1, [R1, #0]
0x085E	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0862	0x4902    LDR	R1, [PC, #8]
0x0864	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x0866	0xB001    ADD	SP, SP, #4
0x0868	0x4770    BX	LR
0x086A	0xBF00    NOP
0x086C	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
clicker_2_KINETIS__i2cInit_2:
;__c2_kinetis_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x210C	0xB081    SUB	SP, SP, #4
0x210E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_kinetis_i2c.c, 37 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_Module_I2C1_PC10_11 );
0x2112	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x2114	0x4608    MOV	R0, R1
0x2116	0x4904    LDR	R1, [PC, #16]
0x2118	0xF7FFFD34  BL	_I2C1_Init_Advanced+0
;__c2_kinetis_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x211C	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_kinetis_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x211E	0xF8DDE000  LDR	LR, [SP, #0]
0x2122	0xB001    ADD	SP, SP, #4
0x2124	0x4770    BX	LR
0x2126	0xBF00    NOP
0x2128	0x35A00000  	__GPIO_Module_I2C1_PC10_11+0
; end of clicker_2_KINETIS__i2cInit_2
_I2C1_Init_Advanced:
;__Lib_I2C_012.c, 668 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1B84	0xB081    SUB	SP, SP, #4
0x1B86	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_012.c, 669 :: 		
0x1B8A	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1B8C	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x1B8E	0x4803    LDR	R0, [PC, #12]
0x1B90	0xF7FFFCB2  BL	__Lib_I2C_012_I2Cx_Init_Advanced+0
;__Lib_I2C_012.c, 670 :: 		
L_end_I2C1_Init_Advanced:
0x1B94	0xF8DDE000  LDR	LR, [SP, #0]
0x1B98	0xB001    ADD	SP, SP, #4
0x1B9A	0x4770    BX	LR
0x1B9C	0x70004006  	I2C1_A1+0
; end of _I2C1_Init_Advanced
_mikrobus_logInit:
;clicker_2_KINETIS.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x244C	0xB081    SUB	SP, SP, #4
0x244E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;clicker_2_KINETIS.c, 284 :: 		switch( port )
0x2452	0xE009    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;clicker_2_KINETIS.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x2454	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2456	0xF7FFFDD5  BL	clicker_2_KINETIS__log_init1+0
0x245A	0xE00A    B	L_end_mikrobus_logInit
;clicker_2_KINETIS.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x245C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x245E	0xF7FFFC05  BL	clicker_2_KINETIS__log_init2+0
0x2462	0xE006    B	L_end_mikrobus_logInit
;clicker_2_KINETIS.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit92:
0x2464	0x2001    MOVS	R0, #1
0x2466	0xE004    B	L_end_mikrobus_logInit
;clicker_2_KINETIS.c, 314 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2468	0x2800    CMP	R0, #0
0x246A	0xD0F3    BEQ	L_mikrobus_logInit90
0x246C	0x2801    CMP	R0, #1
0x246E	0xD0F5    BEQ	L_mikrobus_logInit91
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x2470	0xE7F8    B	L_mikrobus_logInit92
;clicker_2_KINETIS.c, 316 :: 		}
L_end_mikrobus_logInit:
0x2472	0xF8DDE000  LDR	LR, [SP, #0]
0x2476	0xB001    ADD	SP, SP, #4
0x2478	0x4770    BX	LR
; end of _mikrobus_logInit
clicker_2_KINETIS__log_init1:
;__c2_kinetis_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x2004	0xB081    SUB	SP, SP, #4
0x2006	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_kinetis_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x200A	0xF7FFFE01  BL	_UART2_Init+0
;__c2_kinetis_log.c, 26 :: 		logger = UART2_Write;
0x200E	0x4A04    LDR	R2, [PC, #16]
0x2010	0x4904    LDR	R1, [PC, #16]
0x2012	0x600A    STR	R2, [R1, #0]
;__c2_kinetis_log.c, 27 :: 		return 0;
0x2014	0x2000    MOVS	R0, #0
;__c2_kinetis_log.c, 28 :: 		}
L_end__log_init1:
0x2016	0xF8DDE000  LDR	LR, [SP, #0]
0x201A	0xB001    ADD	SP, SP, #4
0x201C	0x4770    BX	LR
0x201E	0xBF00    NOP
0x2020	0x1B690000  	_UART2_Write+0
0x2024	0x00281FFF  	_logger+0
; end of clicker_2_KINETIS__log_init1
_UART2_Init:
;__Lib_UART_012345.c, 228 :: 		
; baudRate start address is: 0 (R0)
0x1C10	0xB081    SUB	SP, SP, #4
0x1C12	0xF8CDE000  STR	LR, [SP, #0]
0x1C16	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 229 :: 		
0x1C18	0x480A    LDR	R0, [PC, #40]
0x1C1A	0xF7FFFD89  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 230 :: 		
0x1C1E	0x4A0A    LDR	R2, [PC, #40]
0x1C20	0xF2400100  MOVW	R1, #0
0x1C24	0xB404    PUSH	(R2)
0x1C26	0xB402    PUSH	(R1)
0x1C28	0xF2400200  MOVW	R2, #0
0x1C2C	0x4619    MOV	R1, R3
0x1C2E	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x1C32	0x4804    LDR	R0, [PC, #16]
0x1C34	0xF7FFFD3C  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x1C38	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 231 :: 		
L_end_UART2_Init:
0x1C3A	0xF8DDE000  LDR	LR, [SP, #0]
0x1C3E	0xB001    ADD	SP, SP, #4
0x1C40	0x4770    BX	LR
0x1C42	0xBF00    NOP
0x1C44	0xC0004006  	UART2_BDH+0
0x1C48	0x345C0000  	__GPIO_Module_UART2_PD3_2+0
; end of _UART2_Init
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x1730	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x1732	0x4930    LDR	R1, [PC, #192]
0x1734	0x4288    CMP	R0, R1
0x1736	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x1738	0x4A2F    LDR	R2, [PC, #188]
0x173A	0x4930    LDR	R1, [PC, #192]
0x173C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x173E	0x4A30    LDR	R2, [PC, #192]
0x1740	0x4930    LDR	R1, [PC, #192]
0x1742	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x1744	0x4A30    LDR	R2, [PC, #192]
0x1746	0x4931    LDR	R1, [PC, #196]
0x1748	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x174A	0x4A31    LDR	R2, [PC, #196]
0x174C	0x4931    LDR	R1, [PC, #196]
0x174E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x1750	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x1752	0x4931    LDR	R1, [PC, #196]
0x1754	0x4288    CMP	R0, R1
0x1756	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x1758	0x4A30    LDR	R2, [PC, #192]
0x175A	0x4928    LDR	R1, [PC, #160]
0x175C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x175E	0x4A30    LDR	R2, [PC, #192]
0x1760	0x4928    LDR	R1, [PC, #160]
0x1762	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x1764	0x4A2F    LDR	R2, [PC, #188]
0x1766	0x4929    LDR	R1, [PC, #164]
0x1768	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x176A	0x4A2F    LDR	R2, [PC, #188]
0x176C	0x4929    LDR	R1, [PC, #164]
0x176E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x1770	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x1772	0x492E    LDR	R1, [PC, #184]
0x1774	0x4288    CMP	R0, R1
0x1776	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x1778	0x4A2D    LDR	R2, [PC, #180]
0x177A	0x4920    LDR	R1, [PC, #128]
0x177C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x177E	0x4A2D    LDR	R2, [PC, #180]
0x1780	0x4920    LDR	R1, [PC, #128]
0x1782	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x1784	0x4A2C    LDR	R2, [PC, #176]
0x1786	0x4921    LDR	R1, [PC, #132]
0x1788	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x178A	0x4A2C    LDR	R2, [PC, #176]
0x178C	0x4921    LDR	R1, [PC, #132]
0x178E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x1790	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x1792	0x492B    LDR	R1, [PC, #172]
0x1794	0x4288    CMP	R0, R1
0x1796	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x1798	0x4A2A    LDR	R2, [PC, #168]
0x179A	0x4918    LDR	R1, [PC, #96]
0x179C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x179E	0x4A2A    LDR	R2, [PC, #168]
0x17A0	0x4918    LDR	R1, [PC, #96]
0x17A2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x17A4	0x4A29    LDR	R2, [PC, #164]
0x17A6	0x4919    LDR	R1, [PC, #100]
0x17A8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x17AA	0x4A29    LDR	R2, [PC, #164]
0x17AC	0x4919    LDR	R1, [PC, #100]
0x17AE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x17B0	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x17B2	0x4928    LDR	R1, [PC, #160]
0x17B4	0x4288    CMP	R0, R1
0x17B6	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x17B8	0x4A27    LDR	R2, [PC, #156]
0x17BA	0x4910    LDR	R1, [PC, #64]
0x17BC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x17BE	0x4A27    LDR	R2, [PC, #156]
0x17C0	0x4910    LDR	R1, [PC, #64]
0x17C2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x17C4	0x4A26    LDR	R2, [PC, #152]
0x17C6	0x4911    LDR	R1, [PC, #68]
0x17C8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x17CA	0x4A26    LDR	R2, [PC, #152]
0x17CC	0x4911    LDR	R1, [PC, #68]
0x17CE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x17D0	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x17D2	0x4925    LDR	R1, [PC, #148]
0x17D4	0x4288    CMP	R0, R1
0x17D6	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x17D8	0x4A24    LDR	R2, [PC, #144]
0x17DA	0x4908    LDR	R1, [PC, #32]
0x17DC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x17DE	0x4A24    LDR	R2, [PC, #144]
0x17E0	0x4908    LDR	R1, [PC, #32]
0x17E2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x17E4	0x4A23    LDR	R2, [PC, #140]
0x17E6	0x4909    LDR	R1, [PC, #36]
0x17E8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x17EA	0x4A23    LDR	R2, [PC, #140]
0x17EC	0x4909    LDR	R1, [PC, #36]
0x17EE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x17F0	0xB001    ADD	SP, SP, #4
0x17F2	0x4770    BX	LR
0x17F4	0xA0004006  	UART0_BDH+0
0x17F8	0x18DD0000  	_UART0_Write+0
0x17FC	0x00881FFF  	_UART_Wr_Ptr+0
0x1800	0x0F850000  	_UART0_Read+0
0x1804	0x008C1FFF  	_UART_Rd_Ptr+0
0x1808	0x0F0D0000  	_UART0_Data_Ready+0
0x180C	0x00901FFF  	_UART_Rdy_Ptr+0
0x1810	0x0F250000  	_UART0_Tx_Idle+0
0x1814	0x00941FFF  	_UART_Tx_Idle_Ptr+0
0x1818	0xB0004006  	UART1_BDH+0
0x181C	0x19AD0000  	_UART1_Write+0
0x1820	0x0F3D0000  	_UART1_Read+0
0x1824	0x0F9D0000  	_UART1_Data_Ready+0
0x1828	0x0FFD0000  	_UART1_Tx_Idle+0
0x182C	0xC0004006  	UART2_BDH+0
0x1830	0x1B690000  	_UART2_Write+0
0x1834	0x10150000  	_UART2_Read+0
0x1838	0x102D0000  	_UART2_Data_Ready+0
0x183C	0x0FB50000  	_UART2_Tx_Idle+0
0x1840	0xD0004006  	UART3_BDH+0
0x1844	0x1B4D0000  	_UART3_Write+0
0x1848	0x0FCD0000  	_UART3_Read+0
0x184C	0x0FE50000  	_UART3_Data_Ready+0
0x1850	0x0DD50000  	_UART3_Tx_Idle+0
0x1854	0xA000400E  	UART4_BDH+0
0x1858	0x1B310000  	_UART4_Write+0
0x185C	0x0DED0000  	_UART4_Read+0
0x1860	0x0E050000  	_UART4_Data_Ready+0
0x1864	0x0D8D0000  	_UART4_Tx_Idle+0
0x1868	0xB000400E  	UART5_BDH+0
0x186C	0x18F90000  	_UART5_Write+0
0x1870	0x0DA50000  	_UART5_Read+0
0x1874	0x0DBD0000  	_UART5_Data_Ready+0
0x1878	0x0E1D0000  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x16B0	0xB085    SUB	SP, SP, #20
0x16B2	0xF8CDE000  STR	LR, [SP, #0]
0x16B6	0x9001    STR	R0, [SP, #4]
0x16B8	0x9102    STR	R1, [SP, #8]
0x16BA	0xF8AD200C  STRH	R2, [SP, #12]
0x16BE	0xF8AD3010  STRH	R3, [SP, #16]
0x16C2	0xF8BD4014  LDRH	R4, [SP, #20]
0x16C6	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x16CA	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x16CC	0xF7FFFDAA  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x16D0	0x9801    LDR	R0, [SP, #4]
0x16D2	0xF7FFFE0D  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x16D6	0x9902    LDR	R1, [SP, #8]
0x16D8	0x9801    LDR	R0, [SP, #4]
0x16DA	0xF7FFFD69  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x16DE	0xF8BD100C  LDRH	R1, [SP, #12]
0x16E2	0x9801    LDR	R0, [SP, #4]
0x16E4	0xF7FFFD32  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x16E8	0xF8BD1010  LDRH	R1, [SP, #16]
0x16EC	0x9801    LDR	R0, [SP, #4]
0x16EE	0xF7FFFD43  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x16F2	0xF8BD1014  LDRH	R1, [SP, #20]
0x16F6	0x9801    LDR	R0, [SP, #4]
0x16F8	0xF7FFFD38  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x16FC	0x9801    LDR	R0, [SP, #4]
0x16FE	0xF7FFFE41  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x1702	0x9801    LDR	R0, [SP, #4]
0x1704	0xF7FFFE7A  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x1708	0xF8DDE000  LDR	LR, [SP, #0]
0x170C	0xB005    ADD	SP, SP, #20
0x170E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x12F0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x12F2	0x4918    LDR	R1, [PC, #96]
0x12F4	0x4288    CMP	R0, R1
0x12F6	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x12F8	0x2201    MOVS	R2, #1
0x12FA	0xB252    SXTB	R2, R2
0x12FC	0x4916    LDR	R1, [PC, #88]
0x12FE	0x600A    STR	R2, [R1, #0]
0x1300	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x1302	0x4916    LDR	R1, [PC, #88]
0x1304	0x4288    CMP	R0, R1
0x1306	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x1308	0x2201    MOVS	R2, #1
0x130A	0xB252    SXTB	R2, R2
0x130C	0x4914    LDR	R1, [PC, #80]
0x130E	0x600A    STR	R2, [R1, #0]
0x1310	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x1312	0x4914    LDR	R1, [PC, #80]
0x1314	0x4288    CMP	R0, R1
0x1316	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x1318	0x2201    MOVS	R2, #1
0x131A	0xB252    SXTB	R2, R2
0x131C	0x4912    LDR	R1, [PC, #72]
0x131E	0x600A    STR	R2, [R1, #0]
0x1320	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x1322	0x4912    LDR	R1, [PC, #72]
0x1324	0x4288    CMP	R0, R1
0x1326	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x1328	0x2201    MOVS	R2, #1
0x132A	0xB252    SXTB	R2, R2
0x132C	0x4910    LDR	R1, [PC, #64]
0x132E	0x600A    STR	R2, [R1, #0]
0x1330	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x1332	0x4910    LDR	R1, [PC, #64]
0x1334	0x4288    CMP	R0, R1
0x1336	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x1338	0x2201    MOVS	R2, #1
0x133A	0xB252    SXTB	R2, R2
0x133C	0x490E    LDR	R1, [PC, #56]
0x133E	0x600A    STR	R2, [R1, #0]
0x1340	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x1342	0x490E    LDR	R1, [PC, #56]
0x1344	0x4288    CMP	R0, R1
0x1346	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x1348	0x2201    MOVS	R2, #1
0x134A	0xB252    SXTB	R2, R2
0x134C	0x490C    LDR	R1, [PC, #48]
0x134E	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x1350	0xB001    ADD	SP, SP, #4
0x1352	0x4770    BX	LR
0x1354	0xA0004006  	UART0_BDH+0
0x1358	0x06A84290  	SIM_SCGC4+0
0x135C	0xB0004006  	UART1_BDH+0
0x1360	0x06AC4290  	SIM_SCGC4+0
0x1364	0xC0004006  	UART2_BDH+0
0x1368	0x06B04290  	SIM_SCGC4+0
0x136C	0xD0004006  	UART3_BDH+0
0x1370	0x06B44290  	SIM_SCGC4+0
0x1374	0xA000400E  	UART4_BDH+0
0x1378	0x05284290  	SIM_SCGC1+0
0x137C	0xB000400E  	UART5_BDH+0
0x1380	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x11B0	0xB085    SUB	SP, SP, #20
0x11B2	0xF8CDE000  STR	LR, [SP, #0]
0x11B6	0x4680    MOV	R8, R0
0x11B8	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x11BA	0xAA01    ADD	R2, SP, #4
0x11BC	0x4610    MOV	R0, R2
0x11BE	0xF000F857  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x11C2	0x4A16    LDR	R2, [PC, #88]
0x11C4	0x4590    CMP	R8, R2
0x11C6	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x11C8	0x4A15    LDR	R2, [PC, #84]
0x11CA	0x4590    CMP	R8, R2
0x11CC	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x11CE	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x11D0	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x11D2	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x11D4	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x11D6	0xEA4F1209  LSL	R2, R9, #4
0x11DA	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x11DE	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x11E0	0xB292    UXTH	R2, R2
0x11E2	0x0A13    LSRS	R3, R2, #8
0x11E4	0xB29B    UXTH	R3, R3
0x11E6	0xF8982000  LDRB	R2, [R8, #0]
0x11EA	0x431A    ORRS	R2, R3
0x11EC	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x11F0	0xF1080301  ADD	R3, R8, #1
0x11F4	0xB2CA    UXTB	R2, R1
0x11F6	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x11F8	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x11FA	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x11FE	0xFBB3F3F2  UDIV	R3, R3, R2
0x1202	0x014A    LSLS	R2, R1, #5
0x1204	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x1206	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x1208	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x120A	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x120E	0x781A    LDRB	R2, [R3, #0]
0x1210	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x1212	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x1214	0xF8DDE000  LDR	LR, [SP, #0]
0x1218	0xB005    ADD	SP, SP, #20
0x121A	0x4770    BX	LR
0x121C	0xA0004006  	UART0_BDH+0
0x1220	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x114C	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x114E	0x1C84    ADDS	R4, R0, #2
0x1150	0x7823    LDRB	R3, [R4, #0]
0x1152	0xF64F72EF  MOVW	R2, #65519
0x1156	0xB212    SXTH	R2, R2
0x1158	0xEA030202  AND	R2, R3, R2, LSL #0
0x115C	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x115E	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x1160	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x1162	0x7822    LDRB	R2, [R4, #0]
0x1164	0x431A    ORRS	R2, R3
0x1166	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x1168	0xB001    ADD	SP, SP, #4
0x116A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1178	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x117A	0xF0010202  AND	R2, R1, #2
0x117E	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x1180	0x1C84    ADDS	R4, R0, #2
0x1182	0xF0010302  AND	R3, R1, #2
0x1186	0x7822    LDRB	R2, [R4, #0]
0x1188	0x431A    ORRS	R2, R3
0x118A	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x118C	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x118E	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x1192	0x7822    LDRB	R2, [R4, #0]
0x1194	0x431A    ORRS	R2, R3
0x1196	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x1198	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x119A	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x119C	0x7823    LDRB	R3, [R4, #0]
0x119E	0xF64F72FD  MOVW	R2, #65533
0x11A2	0xB212    SXTH	R2, R2
0x11A4	0xEA030202  AND	R2, R3, R2, LSL #0
0x11A8	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x11AA	0xB001    ADD	SP, SP, #4
0x11AC	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x116C	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x116E	0x7802    LDRB	R2, [R0, #0]
0x1170	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x1172	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x1174	0xB001    ADD	SP, SP, #4
0x1176	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x1384	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x1386	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x1388	0x7811    LDRB	R1, [R2, #0]
0x138A	0xF0410104  ORR	R1, R1, #4
0x138E	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x1390	0xB001    ADD	SP, SP, #4
0x1392	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x13FC	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x13FE	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x1400	0x7811    LDRB	R1, [R2, #0]
0x1402	0xF0410108  ORR	R1, R1, #8
0x1406	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x1408	0xB001    ADD	SP, SP, #4
0x140A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
clicker_2_KINETIS__log_init2:
;__c2_kinetis_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x1C6C	0xB081    SUB	SP, SP, #4
0x1C6E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_kinetis_log.c, 32 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x1C72	0xF7FFFF95  BL	_UART3_Init+0
;__c2_kinetis_log.c, 33 :: 		logger = UART3_Write;
0x1C76	0x4A04    LDR	R2, [PC, #16]
0x1C78	0x4904    LDR	R1, [PC, #16]
0x1C7A	0x600A    STR	R2, [R1, #0]
;__c2_kinetis_log.c, 34 :: 		return 0;
0x1C7C	0x2000    MOVS	R0, #0
;__c2_kinetis_log.c, 35 :: 		}
L_end__log_init2:
0x1C7E	0xF8DDE000  LDR	LR, [SP, #0]
0x1C82	0xB001    ADD	SP, SP, #4
0x1C84	0x4770    BX	LR
0x1C86	0xBF00    NOP
0x1C88	0x1B4D0000  	_UART3_Write+0
0x1C8C	0x00281FFF  	_logger+0
; end of clicker_2_KINETIS__log_init2
_UART3_Init:
;__Lib_UART_012345.c, 238 :: 		
; baudRate start address is: 0 (R0)
0x1BA0	0xB081    SUB	SP, SP, #4
0x1BA2	0xF8CDE000  STR	LR, [SP, #0]
0x1BA6	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 239 :: 		
0x1BA8	0x480A    LDR	R0, [PC, #40]
0x1BAA	0xF7FFFDC1  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 240 :: 		
0x1BAE	0x4A0A    LDR	R2, [PC, #40]
0x1BB0	0xF2400100  MOVW	R1, #0
0x1BB4	0xB404    PUSH	(R2)
0x1BB6	0xB402    PUSH	(R1)
0x1BB8	0xF2400200  MOVW	R2, #0
0x1BBC	0x4619    MOV	R1, R3
0x1BBE	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x1BC2	0x4804    LDR	R0, [PC, #16]
0x1BC4	0xF7FFFD74  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x1BC8	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 241 :: 		
L_end_UART3_Init:
0x1BCA	0xF8DDE000  LDR	LR, [SP, #0]
0x1BCE	0xB001    ADD	SP, SP, #4
0x1BD0	0x4770    BX	LR
0x1BD2	0xBF00    NOP
0x1BD4	0xD0004006  	UART3_BDH+0
0x1BD8	0x34C80000  	__GPIO_Module_UART3_PC16_17+0
; end of _UART3_Init
_applicationInit:
;Click_IrThermo_3_KINETIS.c, 45 :: 		void applicationInit()
0x2C34	0xB081    SUB	SP, SP, #4
0x2C36	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_KINETIS.c, 47 :: 		irthermo3_i2cDriverInit( (T_IRTHERMO3_P)&_MIKROBUS1_GPIO, (T_IRTHERMO3_P)&_MIKROBUS1_I2C, 0x3A );
0x2C3A	0x223A    MOVS	R2, #58
0x2C3C	0x490B    LDR	R1, [PC, #44]
0x2C3E	0x480C    LDR	R0, [PC, #48]
0x2C40	0xF7FFFBF2  BL	_irthermo3_i2cDriverInit+0
;Click_IrThermo_3_KINETIS.c, 48 :: 		Delay_ms( 500 );
0x2C44	0xF64247FE  MOVW	R7, #11518
0x2C48	0xF2C01731  MOVT	R7, #305
0x2C4C	0xBF00    NOP
0x2C4E	0xBF00    NOP
L_applicationInit2:
0x2C50	0x1E7F    SUBS	R7, R7, #1
0x2C52	0xD1FD    BNE	L_applicationInit2
0x2C54	0xBF00    NOP
0x2C56	0xBF00    NOP
0x2C58	0xBF00    NOP
;Click_IrThermo_3_KINETIS.c, 49 :: 		irthermo3_init(); //irthermo initialization
0x2C5A	0xF7FFFA87  BL	_irthermo3_init+0
;Click_IrThermo_3_KINETIS.c, 50 :: 		irthermo3_setMode(_MODE_CONTINUOUS);
0x2C5E	0x2003    MOVS	R0, __MODE_CONTINUOUS
0x2C60	0xF7FFF89C  BL	_irthermo3_setMode+0
;Click_IrThermo_3_KINETIS.c, 52 :: 		}
L_end_applicationInit:
0x2C64	0xF8DDE000  LDR	LR, [SP, #0]
0x2C68	0xB001    ADD	SP, SP, #4
0x2C6A	0x4770    BX	LR
0x2C6C	0x37140000  	__MIKROBUS1_I2C+0
0x2C70	0x360C0000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_irthermo3_i2cDriverInit:
;__irthermo3_driver.c, 278 :: 		void irthermo3_i2cDriverInit(T_IRTHERMO3_P gpioObj, T_IRTHERMO3_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2428	0xB081    SUB	SP, SP, #4
0x242A	0xF8CDE000  STR	LR, [SP, #0]
0x242E	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__irthermo3_driver.c, 280 :: 		_slaveAddress = slave;
0x2430	0x4B05    LDR	R3, [PC, #20]
0x2432	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__irthermo3_driver.c, 281 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x2434	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x2436	0xF7FFFC5D  BL	__irthermo3_driver_hal_i2cMap+0
;__irthermo3_driver.c, 282 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x243A	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x243C	0xF7FFFC28  BL	__irthermo3_driver_hal_gpioMap+0
;__irthermo3_driver.c, 286 :: 		}
L_end_irthermo3_i2cDriverInit:
0x2440	0xF8DDE000  LDR	LR, [SP, #0]
0x2444	0xB001    ADD	SP, SP, #4
0x2446	0x4770    BX	LR
0x2448	0x001A1FFF  	__irthermo3_driver__slaveAddress+0
; end of _irthermo3_i2cDriverInit
__irthermo3_driver_hal_i2cMap:
;__hal_kinetis.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_kinetis.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0x1CF4	0x6802    LDR	R2, [R0, #0]
0x1CF6	0x4906    LDR	R1, [PC, #24]
0x1CF8	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x1CFA	0x1D01    ADDS	R1, R0, #4
0x1CFC	0x680A    LDR	R2, [R1, #0]
0x1CFE	0x4905    LDR	R1, [PC, #20]
0x1D00	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0x1D02	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x1D06	0x680A    LDR	R2, [R1, #0]
0x1D08	0x4903    LDR	R1, [PC, #12]
0x1D0A	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 89 :: 		}
L_end_hal_i2cMap:
0x1D0C	0x4770    BX	LR
0x1D0E	0xBF00    NOP
0x1D10	0x00681FFF  	__irthermo3_driver_fp_i2cStart+0
0x1D14	0x002C1FFF  	__irthermo3_driver_fp_i2cWrite+0
0x1D18	0x00301FFF  	__irthermo3_driver_fp_i2cRead+0
; end of __irthermo3_driver_hal_i2cMap
__irthermo3_driver_hal_gpioMap:
;__irthermo3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__irthermo3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1C90	0x4770    BX	LR
; end of __irthermo3_driver_hal_gpioMap
_irthermo3_init:
;__irthermo3_driver.c, 305 :: 		void irthermo3_init(){
0x216C	0xB082    SUB	SP, SP, #8
0x216E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 306 :: 		waitForEEPROM(750);
0x2172	0xF24020EE  MOVW	R0, #750
0x2176	0xF7FFFF57  BL	_waitForEEPROM+0
;__irthermo3_driver.c, 307 :: 		irthermo3_setMode(_MODE_SLEEP);  //MUST BE IN SLEEP MODE BEFORE READINGS
0x217A	0x2001    MOVS	R0, #1
0x217C	0xF7FFFE0E  BL	_irthermo3_setMode+0
;__irthermo3_driver.c, 309 :: 		P_R = (float)readEEPROM32(EE_P_R) * pow(2.0,-8.0);
0x2180	0xF242400C  MOVW	R0, #9228
0x2184	0xF7FFFF02  BL	_readEEPROM32+0
0x2188	0xEE000A10  VMOV	S0, R0
0x218C	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2190	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2194	0xEEFA0A00  VMOV.F32	S1, #-8
0x2198	0xEEB00A00  VMOV.F32	S0, #2
0x219C	0xF7FFFF62  BL	_pow+0
0x21A0	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x21A4	0xEE200A80  VMUL.F32	S0, S1, S0
0x21A8	0x488F    LDR	R0, [PC, #572]
0x21AA	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 310 :: 		P_G = (float)readEEPROM32(EE_P_G) * pow(2.0,-20.0);
0x21AE	0xF242400E  MOVW	R0, #9230
0x21B2	0xF7FFFEEB  BL	_readEEPROM32+0
0x21B6	0xEE000A10  VMOV	S0, R0
0x21BA	0xEEB80A40  VCVT.F32.U32	S0, S0
0x21BE	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x21C2	0xEEFB0A04  VMOV.F32	S1, #-20
0x21C6	0xEEB00A00  VMOV.F32	S0, #2
0x21CA	0xF7FFFF4B  BL	_pow+0
0x21CE	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x21D2	0xEE200A80  VMUL.F32	S0, S1, S0
0x21D6	0x4885    LDR	R0, [PC, #532]
0x21D8	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 311 :: 		P_T = (float)readEEPROM32(EE_P_T) * pow(2.0,-44.0);
0x21DC	0xF2424010  MOVW	R0, #9232
0x21E0	0xF7FFFED4  BL	_readEEPROM32+0
0x21E4	0xEE000A10  VMOV	S0, R0
0x21E8	0xEEB80A40  VCVT.F32.U32	S0, S0
0x21EC	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x21F0	0x487F    LDR	R0, [PC, #508]
0x21F2	0xEE000A90  VMOV	S1, R0
0x21F6	0xEEB00A00  VMOV.F32	S0, #2
0x21FA	0xF7FFFF33  BL	_pow+0
0x21FE	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2202	0xEE200A80  VMUL.F32	S0, S1, S0
0x2206	0x487B    LDR	R0, [PC, #492]
0x2208	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 312 :: 		P_O = (float)readEEPROM32(EE_P_O) * pow(2.0,-8.0);
0x220C	0xF2424012  MOVW	R0, #9234
0x2210	0xF7FFFEBC  BL	_readEEPROM32+0
0x2214	0xEE000A10  VMOV	S0, R0
0x2218	0xEEB80A40  VCVT.F32.U32	S0, S0
0x221C	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2220	0xEEFA0A00  VMOV.F32	S1, #-8
0x2224	0xEEB00A00  VMOV.F32	S0, #2
0x2228	0xF7FFFF1C  BL	_pow+0
0x222C	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2230	0xEE200A80  VMUL.F32	S0, S1, S0
0x2234	0x4870    LDR	R0, [PC, #448]
0x2236	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 313 :: 		Ea = (float)readEEPROM32(EE_Ea) * pow(2.0,-16.0);
0x223A	0xF2424024  MOVW	R0, #9252
0x223E	0xF7FFFEA5  BL	_readEEPROM32+0
0x2242	0xEE000A10  VMOV	S0, R0
0x2246	0xEEB80A40  VCVT.F32.U32	S0, S0
0x224A	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x224E	0xEEFB0A00  VMOV.F32	S1, #-16
0x2252	0xEEB00A00  VMOV.F32	S0, #2
0x2256	0xF7FFFF05  BL	_pow+0
0x225A	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x225E	0xEE200A80  VMUL.F32	S0, S1, S0
0x2262	0x4866    LDR	R0, [PC, #408]
0x2264	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 314 :: 		Eb = (float)readEEPROM32(EE_Eb) * pow(2.0,-8.0);
0x2268	0xF2424026  MOVW	R0, #9254
0x226C	0xF7FFFE8E  BL	_readEEPROM32+0
0x2270	0xEE000A10  VMOV	S0, R0
0x2274	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2278	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x227C	0xEEFA0A00  VMOV.F32	S1, #-8
0x2280	0xEEB00A00  VMOV.F32	S0, #2
0x2284	0xF7FFFEEE  BL	_pow+0
0x2288	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x228C	0xEE200A80  VMUL.F32	S0, S1, S0
0x2290	0x485B    LDR	R0, [PC, #364]
0x2292	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 315 :: 		Fa = (float)readEEPROM32(EE_Fa) * pow(2.0,-46.0);
0x2296	0xF2424028  MOVW	R0, #9256
0x229A	0xF7FFFE77  BL	_readEEPROM32+0
0x229E	0xEE000A10  VMOV	S0, R0
0x22A2	0xEEB80A40  VCVT.F32.U32	S0, S0
0x22A6	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x22AA	0x4856    LDR	R0, [PC, #344]
0x22AC	0xEE000A90  VMOV	S1, R0
0x22B0	0xEEB00A00  VMOV.F32	S0, #2
0x22B4	0xF7FFFED6  BL	_pow+0
0x22B8	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x22BC	0xEE200A80  VMUL.F32	S0, S1, S0
0x22C0	0x4851    LDR	R0, [PC, #324]
0x22C2	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 316 :: 		_Fb = (float)readEEPROM32(EE_Fb) * pow(2.0,-36.0);
0x22C6	0xF242402A  MOVW	R0, #9258
0x22CA	0xF7FFFE5F  BL	_readEEPROM32+0
0x22CE	0xEE000A10  VMOV	S0, R0
0x22D2	0xEEB80A40  VCVT.F32.U32	S0, S0
0x22D6	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x22DA	0x484C    LDR	R0, [PC, #304]
0x22DC	0xEE000A90  VMOV	S1, R0
0x22E0	0xEEB00A00  VMOV.F32	S0, #2
0x22E4	0xF7FFFEBE  BL	_pow+0
0x22E8	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x22EC	0xEE200A80  VMUL.F32	S0, S1, S0
0x22F0	0x4847    LDR	R0, [PC, #284]
0x22F2	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 317 :: 		Ga = (float)readEEPROM32(EE_Ga) * pow(2.0,-36.0);
0x22F6	0xF242402C  MOVW	R0, #9260
0x22FA	0xF7FFFE47  BL	_readEEPROM32+0
0x22FE	0xEE000A10  VMOV	S0, R0
0x2302	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2306	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x230A	0x4840    LDR	R0, [PC, #256]
0x230C	0xEE000A90  VMOV	S1, R0
0x2310	0xEEB00A00  VMOV.F32	S0, #2
0x2314	0xF7FFFEA6  BL	_pow+0
0x2318	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x231C	0xEE200A80  VMUL.F32	S0, S1, S0
0x2320	0x483C    LDR	R0, [PC, #240]
0x2322	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 318 :: 		Gb = (float)readEEPROM16(EE_Gb) * pow(2.0,-10.0);
0x2326	0xF242402E  MOVW	R0, #9262
0x232A	0xF7FFF833  BL	_readEEPROM16+0
0x232E	0xEE000A10  VMOV	S0, R0
0x2332	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2336	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x233A	0xEEFA0A04  VMOV.F32	S1, #-10
0x233E	0xEEB00A00  VMOV.F32	S0, #2
0x2342	0xF7FFFE8F  BL	_pow+0
0x2346	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x234A	0xEE200A80  VMUL.F32	S0, S1, S0
0x234E	0x4832    LDR	R0, [PC, #200]
0x2350	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 319 :: 		Ka = (float)readEEPROM16(EE_Ka) * pow(2.0,-10.0);
0x2354	0xF242402F  MOVW	R0, #9263
0x2358	0xF7FFF81C  BL	_readEEPROM16+0
0x235C	0xEE000A10  VMOV	S0, R0
0x2360	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2364	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2368	0xEEFA0A04  VMOV.F32	S1, #-10
0x236C	0xEEB00A00  VMOV.F32	S0, #2
0x2370	0xF7FFFE78  BL	_pow+0
0x2374	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2378	0xEE200A80  VMUL.F32	S0, S1, S0
0x237C	0x4827    LDR	R0, [PC, #156]
0x237E	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 320 :: 		_Ha = (float)readEEPROM16(EE_Ha) * pow(2.0,-14.0);
0x2382	0xF2424081  MOVW	R0, #9345
0x2386	0xF7FFF805  BL	_readEEPROM16+0
0x238A	0xEE000A10  VMOV	S0, R0
0x238E	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2392	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2396	0xEEFA0A0C  VMOV.F32	S1, #-14
0x239A	0xEEB00A00  VMOV.F32	S0, #2
0x239E	0xF7FFFE61  BL	_pow+0
0x23A2	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x23A6	0xEE200A80  VMUL.F32	S0, S1, S0
0x23AA	0x481D    LDR	R0, [PC, #116]
0x23AC	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 321 :: 		Hb = (float)readEEPROM16(EE_Hb) * pow(2.0,-14.0);
0x23B0	0xF2424082  MOVW	R0, #9346
0x23B4	0xF7FEFFEE  BL	_readEEPROM16+0
0x23B8	0xEE000A10  VMOV	S0, R0
0x23BC	0xEEB80A40  VCVT.F32.U32	S0, S0
0x23C0	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x23C4	0xEEFA0A0C  VMOV.F32	S1, #-14
0x23C8	0xEEB00A00  VMOV.F32	S0, #2
0x23CC	0xF7FFFE4A  BL	_pow+0
0x23D0	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x23D4	0xEE200A80  VMUL.F32	S0, S1, S0
0x23D8	0x4812    LDR	R0, [PC, #72]
0x23DA	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 322 :: 		}
L_end_irthermo3_init:
0x23DE	0xF8DDE000  LDR	LR, [SP, #0]
0x23E2	0xB002    ADD	SP, SP, #8
0x23E4	0x4770    BX	LR
0x23E6	0xBF00    NOP
0x23E8	0x003C1FFF  	_P_R+0
0x23EC	0x00401FFF  	_P_G+0
0x23F0	0x0000C230  	#-1037041664
0x23F4	0x00441FFF  	_P_T+0
0x23F8	0x00381FFF  	_P_O+0
0x23FC	0x00481FFF  	_Ea+0
0x2400	0x004C1FFF  	_Eb+0
0x2404	0x0000C238  	#-1036517376
0x2408	0x00501FFF  	_Fa+0
0x240C	0x0000C210  	#-1039138816
0x2410	0x00541FFF  	__Fb+0
0x2414	0x00581FFF  	_Ga+0
0x2418	0x00341FFF  	_Gb+0
0x241C	0x005C1FFF  	_Ka+0
0x2420	0x00601FFF  	__Ha+0
0x2424	0x00641FFF  	_Hb+0
; end of _irthermo3_init
_waitForEEPROM:
;__irthermo3_driver.c, 188 :: 		void waitForEEPROM(uint16_t timeout_ms){
0x2028	0xB083    SUB	SP, SP, #12
0x202A	0xF8CDE000  STR	LR, [SP, #0]
0x202E	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 189 :: 		uint16_t counter = 0;
0x2032	0xF2400100  MOVW	R1, #0
0x2036	0xF8AD1004  STRH	R1, [SP, #4]
;__irthermo3_driver.c, 190 :: 		while(eepromBusy()){
L_waitForEEPROM3:
0x203A	0xF7FFFDDD  BL	_eepromBusy+0
0x203E	0xB168    CBZ	R0, L_waitForEEPROM4
;__irthermo3_driver.c, 191 :: 		Delay_1ms();
0x2040	0xF7FFFC74  BL	_Delay_1ms+0
;__irthermo3_driver.c, 192 :: 		counter++;
0x2044	0xF8BD1004  LDRH	R1, [SP, #4]
0x2048	0x1C4A    ADDS	R2, R1, #1
0x204A	0xB292    UXTH	R2, R2
0x204C	0xF8AD2004  STRH	R2, [SP, #4]
;__irthermo3_driver.c, 193 :: 		if(counter > timeout_ms){
0x2050	0xF8BD1008  LDRH	R1, [SP, #8]
0x2054	0x428A    CMP	R2, R1
0x2056	0xD900    BLS	L_waitForEEPROM5
;__irthermo3_driver.c, 194 :: 		return;
0x2058	0xE000    B	L_end_waitForEEPROM
;__irthermo3_driver.c, 195 :: 		}
L_waitForEEPROM5:
;__irthermo3_driver.c, 196 :: 		}
0x205A	0xE7EE    B	L_waitForEEPROM3
L_waitForEEPROM4:
;__irthermo3_driver.c, 197 :: 		}
L_end_waitForEEPROM:
0x205C	0xF8DDE000  LDR	LR, [SP, #0]
0x2060	0xB003    ADD	SP, SP, #12
0x2062	0x4770    BX	LR
; end of _waitForEEPROM
_eepromBusy:
;__irthermo3_driver.c, 183 :: 		uint8_t eepromBusy(){
0x1BF8	0xB081    SUB	SP, SP, #4
0x1BFA	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 184 :: 		uint8_t retValue = (getStatus() & (uint16_t)(0x0001 << BIT_EEPROM_BUSY));
0x1BFE	0xF7FFFD4B  BL	_getStatus+0
0x1C02	0xF4007000  AND	R0, R0, #512
;__irthermo3_driver.c, 185 :: 		return retValue;
0x1C06	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 186 :: 		}
L_end_eepromBusy:
0x1C08	0xF8DDE000  LDR	LR, [SP, #0]
0x1C0C	0xB001    ADD	SP, SP, #4
0x1C0E	0x4770    BX	LR
; end of _eepromBusy
_getStatus:
;__irthermo3_driver.c, 128 :: 		uint16_t getStatus(){
0x1698	0xB081    SUB	SP, SP, #4
0x169A	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 129 :: 		return readEEPROM16(REG_STATUS);
0x169E	0xF64370FF  MOVW	R0, #16383
0x16A2	0xF7FFFE77  BL	_readEEPROM16+0
;__irthermo3_driver.c, 130 :: 		}
L_end_getStatus:
0x16A6	0xF8DDE000  LDR	LR, [SP, #0]
0x16AA	0xB001    ADD	SP, SP, #4
0x16AC	0x4770    BX	LR
; end of _getStatus
_readEEPROM16:
;__irthermo3_driver.c, 200 :: 		uint16_t readEEPROM16(uint16_t adr){
; adr start address is: 0 (R0)
0x1394	0xB082    SUB	SP, SP, #8
0x1396	0xF8CDE000  STR	LR, [SP, #0]
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
;__irthermo3_driver.c, 203 :: 		uint16_t retVal = 0;
;__irthermo3_driver.c, 204 :: 		adress[0] = (adr & 0xFF00) >> 8;
0x139A	0xAA01    ADD	R2, SP, #4
0x139C	0xF400417F  AND	R1, R0, #65280
0x13A0	0xB289    UXTH	R1, R1
0x13A2	0x0A09    LSRS	R1, R1, #8
0x13A4	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 205 :: 		adress[1] = (adr & 0x00FF);
0x13A6	0x1C52    ADDS	R2, R2, #1
0x13A8	0xF00001FF  AND	R1, R0, #255
; adr end address is: 0 (R0)
0x13AC	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 206 :: 		hal_i2cStart();
0x13AE	0xF7FFFEB7  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 207 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0x13B2	0xAA01    ADD	R2, SP, #4
0x13B4	0x4910    LDR	R1, [PC, #64]
0x13B6	0x7809    LDRB	R1, [R1, #0]
0x13B8	0x2300    MOVS	R3, #0
0x13BA	0xB2C8    UXTB	R0, R1
0x13BC	0x4611    MOV	R1, R2
0x13BE	0x2202    MOVS	R2, #2
0x13C0	0xF7FFFE56  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 208 :: 		hal_i2cRead(_slaveAddress,tmp,2,END_MODE_STOP);
0x13C4	0xF10D0206  ADD	R2, SP, #6
0x13C8	0x490B    LDR	R1, [PC, #44]
0x13CA	0x7809    LDRB	R1, [R1, #0]
0x13CC	0x2301    MOVS	R3, #1
0x13CE	0xB2C8    UXTB	R0, R1
0x13D0	0x4611    MOV	R1, R2
0x13D2	0x2202    MOVS	R2, #2
0x13D4	0xF7FFFE92  BL	__irthermo3_driver_hal_i2cRead+0
;__irthermo3_driver.c, 209 :: 		retVal = tmp[0];
0x13D8	0xF10D0306  ADD	R3, SP, #6
0x13DC	0x7819    LDRB	R1, [R3, #0]
; retVal start address is: 0 (R0)
0x13DE	0xB2C8    UXTB	R0, R1
;__irthermo3_driver.c, 210 :: 		retVal <<= 8;
0x13E0	0x0202    LSLS	R2, R0, #8
0x13E2	0xB292    UXTH	R2, R2
; retVal end address is: 0 (R0)
;__irthermo3_driver.c, 211 :: 		retVal |= tmp[1];
0x13E4	0x1C59    ADDS	R1, R3, #1
0x13E6	0x7809    LDRB	R1, [R1, #0]
0x13E8	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 212 :: 		return retVal;
0x13EC	0xB288    UXTH	R0, R1
;__irthermo3_driver.c, 213 :: 		}
L_end_readEEPROM16:
0x13EE	0xF8DDE000  LDR	LR, [SP, #0]
0x13F2	0xB002    ADD	SP, SP, #8
0x13F4	0x4770    BX	LR
0x13F6	0xBF00    NOP
0x13F8	0x001A1FFF  	__irthermo3_driver__slaveAddress+0
; end of _readEEPROM16
__irthermo3_driver_hal_i2cStart:
;__hal_kinetis.c, 91 :: 		static int hal_i2cStart()
0x1120	0xB082    SUB	SP, SP, #8
0x1122	0xF8CDE000  STR	LR, [SP, #0]
;__hal_kinetis.c, 93 :: 		int res = 0;
0x1126	0xF2400400  MOVW	R4, #0
0x112A	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_kinetis.c, 94 :: 		res |= fp_i2cStart();
0x112E	0x4C06    LDR	R4, [PC, #24]
0x1130	0x6824    LDR	R4, [R4, #0]
0x1132	0x47A0    BLX	R4
0x1134	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1138	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_kinetis.c, 95 :: 		return res;
0x113C	0xB200    SXTH	R0, R0
;__hal_kinetis.c, 96 :: 		}
L_end_hal_i2cStart:
0x113E	0xF8DDE000  LDR	LR, [SP, #0]
0x1142	0xB002    ADD	SP, SP, #8
0x1144	0x4770    BX	LR
0x1146	0xBF00    NOP
0x1148	0x00681FFF  	__irthermo3_driver_fp_i2cStart+0
; end of __irthermo3_driver_hal_i2cStart
_I2C0_Start:
;__Lib_I2C_012.c, 572 :: 		
0x1058	0xB081    SUB	SP, SP, #4
0x105A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 573 :: 		
0x105E	0x4803    LDR	R0, [PC, #12]
0x1060	0xF7FFFCF0  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 574 :: 		
L_end_I2C0_Start:
0x1064	0xF8DDE000  LDR	LR, [SP, #0]
0x1068	0xB001    ADD	SP, SP, #4
0x106A	0x4770    BX	LR
0x106C	0x60004006  	I2C0_A1+0
; end of _I2C0_Start
__Lib_I2C_012_I2Cx_Start:
;__Lib_I2C_012.c, 194 :: 		
; I2C_BASE start address is: 0 (R0)
0x0A44	0xB084    SUB	SP, SP, #16
0x0A46	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 195 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0A4A	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 196 :: 		
;__Lib_I2C_012.c, 199 :: 		
0x0A4E	0x4943    LDR	R1, [PC, #268]
0x0A50	0x4288    CMP	R0, R1
0x0A52	0xD105    BNE	L___Lib_I2C_012_I2Cx_Start9
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 200 :: 		
0x0A54	0x4942    LDR	R1, [PC, #264]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0A56	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_012.c, 201 :: 		
0x0A58	0x4942    LDR	R1, [PC, #264]
0x0A5A	0x6809    LDR	R1, [R1, #0]
0x0A5C	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 202 :: 		
; I2Cx_TIMEOUT end address is: 16 (R4)
0x0A5E	0xE015    B	L___Lib_I2C_012_I2Cx_Start10
L___Lib_I2C_012_I2Cx_Start9:
;__Lib_I2C_012.c, 203 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0A60	0x4941    LDR	R1, [PC, #260]
0x0A62	0x4288    CMP	R0, R1
0x0A64	0xD106    BNE	L___Lib_I2C_012_I2Cx_Start11
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 204 :: 		
0x0A66	0x4941    LDR	R1, [PC, #260]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0A68	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 205 :: 		
0x0A6A	0x4941    LDR	R1, [PC, #260]
0x0A6C	0x6809    LDR	R1, [R1, #0]
0x0A6E	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 206 :: 		
0x0A70	0x4614    MOV	R4, R2
0x0A72	0xE00B    B	L___Lib_I2C_012_I2Cx_Start12
L___Lib_I2C_012_I2Cx_Start11:
;__Lib_I2C_012.c, 207 :: 		
0x0A74	0x493F    LDR	R1, [PC, #252]
0x0A76	0x4288    CMP	R0, R1
0x0A78	0xD106    BNE	L___Lib_I2C_012_I2Cx_Start121
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 208 :: 		
0x0A7A	0x493F    LDR	R1, [PC, #252]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0A7C	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 209 :: 		
0x0A7E	0x493F    LDR	R1, [PC, #252]
0x0A80	0x6809    LDR	R1, [R1, #0]
0x0A82	0x9103    STR	R1, [SP, #12]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x0A84	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 210 :: 		
0x0A86	0xE000    B	L___Lib_I2C_012_I2Cx_Start13
L___Lib_I2C_012_I2Cx_Start121:
;__Lib_I2C_012.c, 207 :: 		
0x0A88	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 210 :: 		
L___Lib_I2C_012_I2Cx_Start13:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0A8A	0x460C    MOV	R4, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Start12:
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
L___Lib_I2C_012_I2Cx_Start10:
;__Lib_I2C_012.c, 212 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0A8C	0x9401    STR	R4, [SP, #4]
0x0A8E	0x9002    STR	R0, [SP, #8]
0x0A90	0xF7FFFD06  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
0x0A94	0x9802    LDR	R0, [SP, #8]
0x0A96	0x9C01    LDR	R4, [SP, #4]
;__Lib_I2C_012.c, 215 :: 		
0x0A98	0x1C83    ADDS	R3, R0, #2
0x0A9A	0x2201    MOVS	R2, #1
0x0A9C	0x7819    LDRB	R1, [R3, #0]
0x0A9E	0xF3621145  BFI	R1, R2, #5, #1
0x0AA2	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 218 :: 		
0x0AA4	0x1CC1    ADDS	R1, R0, #3
0x0AA6	0x780A    LDRB	R2, [R1, #0]
0x0AA8	0xF3C21100  UBFX	R1, R2, #4, #1
0x0AAC	0xB1C9    CBZ	R1, L___Lib_I2C_012_I2Cx_Start14
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_012.c, 219 :: 		
0x0AAE	0x1CC3    ADDS	R3, R0, #3
0x0AB0	0x2201    MOVS	R2, #1
0x0AB2	0x7819    LDRB	R1, [R3, #0]
0x0AB4	0xF3621104  BFI	R1, R2, #4, #1
0x0AB8	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 221 :: 		
0x0ABA	0x1D81    ADDS	R1, R0, #6
0x0ABC	0x780A    LDRB	R2, [R1, #0]
0x0ABE	0xF3C21100  UBFX	R1, R2, #4, #1
0x0AC2	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start15
;__Lib_I2C_012.c, 222 :: 		
0x0AC4	0x1D83    ADDS	R3, R0, #6
0x0AC6	0x2201    MOVS	R2, #1
0x0AC8	0x7819    LDRB	R1, [R3, #0]
0x0ACA	0xF3621104  BFI	R1, R2, #4, #1
0x0ACE	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start15:
;__Lib_I2C_012.c, 224 :: 		
0x0AD0	0x1CC3    ADDS	R3, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0AD2	0x2201    MOVS	R2, #1
0x0AD4	0x7819    LDRB	R1, [R3, #0]
0x0AD6	0xF3620141  BFI	R1, R2, #1, #1
0x0ADA	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 226 :: 		
0x0ADC	0xF64F70FF  MOVW	R0, #65535
0x0AE0	0xE038    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 227 :: 		
L___Lib_I2C_012_I2Cx_Start14:
;__Lib_I2C_012.c, 229 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x0AE2	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
0x0AE4	0x9401    STR	R4, [SP, #4]
0x0AE6	0x4604    MOV	R4, R0
0x0AE8	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_012.c, 230 :: 		
L___Lib_I2C_012_I2Cx_Start16:
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
0x0AEA	0x1CE1    ADDS	R1, R4, #3
0x0AEC	0x780A    LDRB	R2, [R1, #0]
0x0AEE	0xF3C20140  UBFX	R1, R2, #1, #1
0x0AF2	0xB951    CBNZ	R1, L___Lib_I2C_012_I2Cx_Start17
;__Lib_I2C_012.c, 232 :: 		
0x0AF4	0xB140    CBZ	R0, L___Lib_I2C_012_I2Cx_Start122
;__Lib_I2C_012.c, 233 :: 		
0x0AF6	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Start19
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_012.c, 234 :: 		
0x0AF8	0x2005    MOVS	R0, #5
0x0AFA	0x9C03    LDR	R4, [SP, #12]
0x0AFC	0x47A0    BLX	R4
;__Lib_I2C_012.c, 235 :: 		
0x0AFE	0x2001    MOVS	R0, #1
0x0B00	0xE028    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 236 :: 		
L___Lib_I2C_012_I2Cx_Start19:
;__Lib_I2C_012.c, 237 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 16 (R4)
0x0B02	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0B04	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 238 :: 		
0x0B06	0xE7FF    B	L___Lib_I2C_012_I2Cx_Start18
L___Lib_I2C_012_I2Cx_Start122:
;__Lib_I2C_012.c, 232 :: 		
;__Lib_I2C_012.c, 238 :: 		
L___Lib_I2C_012_I2Cx_Start18:
;__Lib_I2C_012.c, 239 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0B08	0xE7EF    B	L___Lib_I2C_012_I2Cx_Start16
L___Lib_I2C_012_I2Cx_Start17:
;__Lib_I2C_012.c, 241 :: 		
0x0B0A	0x1DA1    ADDS	R1, R4, #6
0x0B0C	0x780A    LDRB	R2, [R1, #0]
0x0B0E	0xF3C21100  UBFX	R1, R2, #4, #1
0x0B12	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start20
;__Lib_I2C_012.c, 242 :: 		
0x0B14	0x1DA3    ADDS	R3, R4, #6
0x0B16	0x2201    MOVS	R2, #1
0x0B18	0x7819    LDRB	R1, [R3, #0]
0x0B1A	0xF3621104  BFI	R1, R2, #4, #1
0x0B1E	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start20:
;__Lib_I2C_012.c, 244 :: 		
0x0B20	0x1CE3    ADDS	R3, R4, #3
0x0B22	0x2201    MOVS	R2, #1
0x0B24	0x7819    LDRB	R1, [R3, #0]
0x0B26	0xF3620141  BFI	R1, R2, #1, #1
0x0B2A	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 246 :: 		
; timeout start address is: 20 (R5)
0x0B2C	0x4605    MOV	R5, R0
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0B2E	0x4623    MOV	R3, R4
;__Lib_I2C_012.c, 247 :: 		
L___Lib_I2C_012_I2Cx_Start21:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 0 (R0)
0x0B30	0x1CD9    ADDS	R1, R3, #3
0x0B32	0x780A    LDRB	R2, [R1, #0]
0x0B34	0xF3C20140  UBFX	R1, R2, #1, #1
0x0B38	0xB159    CBZ	R1, L___Lib_I2C_012_I2Cx_Start22
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_012.c, 249 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
0x0B3A	0xB148    CBZ	R0, L___Lib_I2C_012_I2Cx_Start123
;__Lib_I2C_012.c, 250 :: 		
0x0B3C	0xB925    CBNZ	R5, L___Lib_I2C_012_I2Cx_Start24
; I2C_BASE end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 251 :: 		
0x0B3E	0x2005    MOVS	R0, #5
0x0B40	0x9C03    LDR	R4, [SP, #12]
0x0B42	0x47A0    BLX	R4
;__Lib_I2C_012.c, 252 :: 		
0x0B44	0x2001    MOVS	R0, #1
0x0B46	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 253 :: 		
L___Lib_I2C_012_I2Cx_Start24:
;__Lib_I2C_012.c, 254 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
0x0B48	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 8 (R2)
0x0B4A	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x0B4C	0x4615    MOV	R5, R2
;__Lib_I2C_012.c, 255 :: 		
0x0B4E	0xE7FF    B	L___Lib_I2C_012_I2Cx_Start23
L___Lib_I2C_012_I2Cx_Start123:
;__Lib_I2C_012.c, 249 :: 		
;__Lib_I2C_012.c, 255 :: 		
L___Lib_I2C_012_I2Cx_Start23:
;__Lib_I2C_012.c, 256 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 20 (R5)
0x0B50	0xE7EE    B	L___Lib_I2C_012_I2Cx_Start21
L___Lib_I2C_012_I2Cx_Start22:
;__Lib_I2C_012.c, 258 :: 		
0x0B52	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 259 :: 		
L_end_I2Cx_Start:
0x0B54	0xF8DDE000  LDR	LR, [SP, #0]
0x0B58	0xB004    ADD	SP, SP, #16
0x0B5A	0x4770    BX	LR
0x0B5C	0x60004006  	I2C0_A1+0
0x0B60	0x001C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0B64	0x00701FFF  	_I2C0_Timeout_Ptr+0
0x0B68	0x70004006  	I2C1_A1+0
0x0B6C	0x00201FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0B70	0x00741FFF  	_I2C1_Timeout_Ptr+0
0x0B74	0x6000400E  	I2C2_A1+0
0x0B78	0x00241FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0B7C	0x00781FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Start
clicker_2_KINETIS__setAN_1:
;__c2_kinetis_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ PTB_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0550	0x4901    LDR	R1, [PC, #4]
0x0552	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x0554	0x4770    BX	LR
0x0556	0xBF00    NOP
0x0558	0x080843FE  	PTB_PDOR+0
; end of clicker_2_KINETIS__setAN_1
clicker_2_KINETIS__setRST_1:
;__c2_kinetis_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ PTB_PDOR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0544	0x4901    LDR	R1, [PC, #4]
0x0546	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x0548	0x4770    BX	LR
0x054A	0xBF00    NOP
0x054C	0x082C43FE  	PTB_PDOR+0
; end of clicker_2_KINETIS__setRST_1
clicker_2_KINETIS__setCS_1:
;__c2_kinetis_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ PTC_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x047C	0x4901    LDR	R1, [PC, #4]
0x047E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0480	0x4770    BX	LR
0x0482	0xBF00    NOP
0x0484	0x101043FE  	PTC_PDOR+0
; end of clicker_2_KINETIS__setCS_1
clicker_2_KINETIS__setSCK_1:
;__c2_kinetis_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0440	0x4901    LDR	R1, [PC, #4]
0x0442	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x0444	0x4770    BX	LR
0x0446	0xBF00    NOP
0x0448	0x101443FE  	PTC_PDOR+0
; end of clicker_2_KINETIS__setSCK_1
clicker_2_KINETIS__setMISO_1:
;__c2_kinetis_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0434	0x4901    LDR	R1, [PC, #4]
0x0436	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0x101C43FE  	PTC_PDOR+0
; end of clicker_2_KINETIS__setMISO_1
clicker_2_KINETIS__setMOSI_1:
;__c2_kinetis_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0428	0x4901    LDR	R1, [PC, #4]
0x042A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x042C	0x4770    BX	LR
0x042E	0xBF00    NOP
0x0430	0x101843FE  	PTC_PDOR+0
; end of clicker_2_KINETIS__setMOSI_1
clicker_2_KINETIS__setPWM_1:
;__c2_kinetis_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ PTA_PDOR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x044C	0x4901    LDR	R1, [PC, #4]
0x044E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x0450	0x4770    BX	LR
0x0452	0xBF00    NOP
0x0454	0x002843FE  	PTA_PDOR+0
; end of clicker_2_KINETIS__setPWM_1
clicker_2_KINETIS__setINT_1:
;__c2_kinetis_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ PTB_PDOR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0470	0x4901    LDR	R1, [PC, #4]
0x0472	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x0474	0x4770    BX	LR
0x0476	0xBF00    NOP
0x0478	0x083443FE  	PTB_PDOR+0
; end of clicker_2_KINETIS__setINT_1
clicker_2_KINETIS__setRX_1:
;__c2_kinetis_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ PTD_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0464	0x4901    LDR	R1, [PC, #4]
0x0466	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x0468	0x4770    BX	LR
0x046A	0xBF00    NOP
0x046C	0x180843FE  	PTD_PDOR+0
; end of clicker_2_KINETIS__setRX_1
clicker_2_KINETIS__setTX_1:
;__c2_kinetis_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ PTD_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0458	0x4901    LDR	R1, [PC, #4]
0x045A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x045C	0x4770    BX	LR
0x045E	0xBF00    NOP
0x0460	0x180C43FE  	PTD_PDOR+0
; end of clicker_2_KINETIS__setTX_1
clicker_2_KINETIS__setSCL_1:
;__c2_kinetis_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0568	0x4901    LDR	R1, [PC, #4]
0x056A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x056C	0x4770    BX	LR
0x056E	0xBF00    NOP
0x0570	0x182043FE  	PTD_PDOR+0
; end of clicker_2_KINETIS__setSCL_1
clicker_2_KINETIS__setSDA_1:
;__c2_kinetis_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0870	0x4901    LDR	R1, [PC, #4]
0x0872	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x0874	0x4770    BX	LR
0x0876	0xBF00    NOP
0x0878	0x182443FE  	PTD_PDOR+0
; end of clicker_2_KINETIS__setSDA_1
clicker_2_KINETIS__setAN_2:
;__c2_kinetis_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value) 	{ PTB_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0828	0x4901    LDR	R1, [PC, #4]
0x082A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x082C	0x4770    BX	LR
0x082E	0xBF00    NOP
0x0830	0x080C43FE  	PTB_PDOR+0
; end of clicker_2_KINETIS__setAN_2
clicker_2_KINETIS__setRST_2:
;__c2_kinetis_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value) 	{ PTB_PDOR.B19 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0834	0x4901    LDR	R1, [PC, #4]
0x0836	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x0838	0x4770    BX	LR
0x083A	0xBF00    NOP
0x083C	0x084C43FE  	PTB_PDOR+0
; end of clicker_2_KINETIS__setRST_2
clicker_2_KINETIS__setCS_2:
;__c2_kinetis_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value) 	{ PTD_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x087C	0x4901    LDR	R1, [PC, #4]
0x087E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x0880	0x4770    BX	LR
0x0882	0xBF00    NOP
0x0884	0x181043FE  	PTD_PDOR+0
; end of clicker_2_KINETIS__setCS_2
clicker_2_KINETIS__setSCK_2:
;__c2_kinetis_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value) 	{ PTD_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0580	0x4901    LDR	R1, [PC, #4]
0x0582	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x0584	0x4770    BX	LR
0x0586	0xBF00    NOP
0x0588	0x181443FE  	PTD_PDOR+0
; end of clicker_2_KINETIS__setSCK_2
clicker_2_KINETIS__setMISO_2:
;__c2_kinetis_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value) 	{ PTD_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0574	0x4901    LDR	R1, [PC, #4]
0x0576	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x0578	0x4770    BX	LR
0x057A	0xBF00    NOP
0x057C	0x181C43FE  	PTD_PDOR+0
; end of clicker_2_KINETIS__setMISO_2
clicker_2_KINETIS__setMOSI_2:
;__c2_kinetis_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value) 	{ PTD_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0690	0x4901    LDR	R1, [PC, #4]
0x0692	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x0694	0x4770    BX	LR
0x0696	0xBF00    NOP
0x0698	0x181843FE  	PTD_PDOR+0
; end of clicker_2_KINETIS__setMOSI_2
clicker_2_KINETIS__setPWM_2:
;__c2_kinetis_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value) 	{ PTA_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x06A8	0x4901    LDR	R1, [PC, #4]
0x06AA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x06AC	0x4770    BX	LR
0x06AE	0xBF00    NOP
0x06B0	0x001043FE  	PTA_PDOR+0
; end of clicker_2_KINETIS__setPWM_2
clicker_2_KINETIS__setINT_2:
;__c2_kinetis_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value) 	{ PTB_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x069C	0x4901    LDR	R1, [PC, #4]
0x069E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x06A0	0x4770    BX	LR
0x06A2	0xBF00    NOP
0x06A4	0x082043FE  	PTB_PDOR+0
; end of clicker_2_KINETIS__setINT_2
clicker_2_KINETIS__setRX_2:
;__c2_kinetis_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value) 	{ PTC_PDOR.B16 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x055C	0x4901    LDR	R1, [PC, #4]
0x055E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x0560	0x4770    BX	LR
0x0562	0xBF00    NOP
0x0564	0x104043FE  	PTC_PDOR+0
; end of clicker_2_KINETIS__setRX_2
clicker_2_KINETIS__setTX_2:
;__c2_kinetis_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value) 	{ PTC_PDOR.B17 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0538	0x4901    LDR	R1, [PC, #4]
0x053A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x053C	0x4770    BX	LR
0x053E	0xBF00    NOP
0x0540	0x104443FE  	PTC_PDOR+0
; end of clicker_2_KINETIS__setTX_2
clicker_2_KINETIS__setSCL_2:
;__c2_kinetis_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value) 	{ PTC_PDOR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0488	0x4901    LDR	R1, [PC, #4]
0x048A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x048C	0x4770    BX	LR
0x048E	0xBF00    NOP
0x0490	0x102843FE  	PTC_PDOR+0
; end of clicker_2_KINETIS__setSCL_2
clicker_2_KINETIS__setSDA_2:
;__c2_kinetis_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value) 	{ PTC_PDOR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0494	0x4901    LDR	R1, [PC, #4]
0x0496	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x0498	0x4770    BX	LR
0x049A	0xBF00    NOP
0x049C	0x102C43FE  	PTC_PDOR+0
; end of clicker_2_KINETIS__setSDA_2
__Lib_I2C_012_I2Cx_Wait_For_Idle:
;__Lib_I2C_012.c, 162 :: 		
; I2C_BASE start address is: 0 (R0)
0x04A0	0xB082    SUB	SP, SP, #8
0x04A2	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 163 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x04A6	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 164 :: 		
;__Lib_I2C_012.c, 167 :: 		
0x04AA	0x491A    LDR	R1, [PC, #104]
0x04AC	0x4288    CMP	R0, R1
0x04AE	0xD105    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle0
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 168 :: 		
0x04B0	0x4919    LDR	R1, [PC, #100]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x04B2	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_012.c, 169 :: 		
0x04B4	0x4919    LDR	R1, [PC, #100]
0x04B6	0x6809    LDR	R1, [R1, #0]
0x04B8	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 170 :: 		
; I2Cx_TIMEOUT end address is: 12 (R3)
0x04BA	0xE015    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle1
L___Lib_I2C_012_I2Cx_Wait_For_Idle0:
;__Lib_I2C_012.c, 171 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x04BC	0x4918    LDR	R1, [PC, #96]
0x04BE	0x4288    CMP	R0, R1
0x04C0	0xD106    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle2
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 172 :: 		
0x04C2	0x4918    LDR	R1, [PC, #96]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x04C4	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 173 :: 		
0x04C6	0x4918    LDR	R1, [PC, #96]
0x04C8	0x6809    LDR	R1, [R1, #0]
0x04CA	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 174 :: 		
0x04CC	0x4613    MOV	R3, R2
0x04CE	0xE00B    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle3
L___Lib_I2C_012_I2Cx_Wait_For_Idle2:
;__Lib_I2C_012.c, 175 :: 		
0x04D0	0x4916    LDR	R1, [PC, #88]
0x04D2	0x4288    CMP	R0, R1
0x04D4	0xD106    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle119
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 176 :: 		
0x04D6	0x4916    LDR	R1, [PC, #88]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x04D8	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 177 :: 		
0x04DA	0x4916    LDR	R1, [PC, #88]
0x04DC	0x6809    LDR	R1, [R1, #0]
0x04DE	0x9101    STR	R1, [SP, #4]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x04E0	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 178 :: 		
0x04E2	0xE000    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle4
L___Lib_I2C_012_I2Cx_Wait_For_Idle119:
;__Lib_I2C_012.c, 175 :: 		
0x04E4	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 178 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle4:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x04E6	0x460B    MOV	R3, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Wait_For_Idle3:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_012_I2Cx_Wait_For_Idle1:
;__Lib_I2C_012.c, 180 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
; timeout start address is: 20 (R5)
0x04E8	0x461D    MOV	R5, R3
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 20 (R5)
0x04EA	0x4604    MOV	R4, R0
;__Lib_I2C_012.c, 181 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle5:
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE start address is: 16 (R4)
0x04EC	0x4620    MOV	R0, R4
0x04EE	0xF7FFFF8F  BL	__Lib_I2C_012_I2Cx_Is_Idle+0
0x04F2	0xB950    CBNZ	R0, L___Lib_I2C_012_I2Cx_Wait_For_Idle6
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 183 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x04F4	0xB143    CBZ	R3, L___Lib_I2C_012_I2Cx_Wait_For_Idle120
;__Lib_I2C_012.c, 184 :: 		
0x04F6	0xB91D    CBNZ	R5, L___Lib_I2C_012_I2Cx_Wait_For_Idle8
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 185 :: 		
0x04F8	0x2007    MOVS	R0, #7
0x04FA	0x9C01    LDR	R4, [SP, #4]
0x04FC	0x47A0    BLX	R4
;__Lib_I2C_012.c, 186 :: 		
0x04FE	0xE004    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_012.c, 187 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle8:
;__Lib_I2C_012.c, 188 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0500	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x0502	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0504	0x4605    MOV	R5, R0
;__Lib_I2C_012.c, 189 :: 		
0x0506	0xE7FF    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle7
L___Lib_I2C_012_I2Cx_Wait_For_Idle120:
;__Lib_I2C_012.c, 183 :: 		
;__Lib_I2C_012.c, 189 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle7:
;__Lib_I2C_012.c, 190 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0508	0xE7F0    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle5
L___Lib_I2C_012_I2Cx_Wait_For_Idle6:
;__Lib_I2C_012.c, 191 :: 		
L_end_I2Cx_Wait_For_Idle:
0x050A	0xF8DDE000  LDR	LR, [SP, #0]
0x050E	0xB002    ADD	SP, SP, #8
0x0510	0x4770    BX	LR
0x0512	0xBF00    NOP
0x0514	0x60004006  	I2C0_A1+0
0x0518	0x001C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x051C	0x00701FFF  	_I2C0_Timeout_Ptr+0
0x0520	0x70004006  	I2C1_A1+0
0x0524	0x00201FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0528	0x00741FFF  	_I2C1_Timeout_Ptr+0
0x052C	0x6000400E  	I2C2_A1+0
0x0530	0x00241FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0534	0x00781FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Wait_For_Idle
__Lib_I2C_012_I2Cx_Is_Idle:
;__Lib_I2C_012.c, 158 :: 		
; I2C_BASE start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 159 :: 		
0x0412	0x1CC1    ADDS	R1, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0414	0x780A    LDRB	R2, [R1, #0]
0x0416	0xF3C21140  UBFX	R1, R2, #5, #1
0x041A	0xF0810101  EOR	R1, R1, #1
0x041E	0xB2C9    UXTB	R1, R1
0x0420	0xB2C8    UXTB	R0, R1
;__Lib_I2C_012.c, 160 :: 		
L_end_I2Cx_Is_Idle:
0x0422	0xB001    ADD	SP, SP, #4
0x0424	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Is_Idle
_I2C1_Start:
;__Lib_I2C_012.c, 649 :: 		
0x0F54	0xB081    SUB	SP, SP, #4
0x0F56	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 650 :: 		
0x0F5A	0x4803    LDR	R0, [PC, #12]
0x0F5C	0xF7FFFD72  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 651 :: 		
L_end_I2C1_Start:
0x0F60	0xF8DDE000  LDR	LR, [SP, #0]
0x0F64	0xB001    ADD	SP, SP, #4
0x0F66	0x4770    BX	LR
0x0F68	0x70004006  	I2C1_A1+0
; end of _I2C1_Start
_I2C2_Start:
;__Lib_I2C_012.c, 726 :: 		
0x0F6C	0xB081    SUB	SP, SP, #4
0x0F6E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 727 :: 		
0x0F72	0x4803    LDR	R0, [PC, #12]
0x0F74	0xF7FFFD66  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 728 :: 		
L_end_I2C2_Start:
0x0F78	0xF8DDE000  LDR	LR, [SP, #0]
0x0F7C	0xB001    ADD	SP, SP, #4
0x0F7E	0x4770    BX	LR
0x0F80	0x6000400E  	I2C2_A1+0
; end of _I2C2_Start
_UART0_Read:
;__Lib_UART_012345.c, 603 :: 		
0x0F84	0xB081    SUB	SP, SP, #4
0x0F86	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 604 :: 		
0x0F8A	0x4803    LDR	R0, [PC, #12]
0x0F8C	0xF7FFFD4E  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 605 :: 		
L_end_UART0_Read:
0x0F90	0xF8DDE000  LDR	LR, [SP, #0]
0x0F94	0xB001    ADD	SP, SP, #4
0x0F96	0x4770    BX	LR
0x0F98	0xA0004006  	UART0_BDH+0
; end of _UART0_Read
__Lib_UART_012345_UART_Hal_Read:
;__Lib_UART_012345.c, 575 :: 		
; uartBase start address is: 0 (R0)
0x0A2C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 587 :: 		
L___Lib_UART_012345_UART_Hal_Read23:
; uartBase start address is: 0 (R0)
0x0A2E	0x1D01    ADDS	R1, R0, #4
0x0A30	0x780A    LDRB	R2, [R1, #0]
0x0A32	0xF3C21140  UBFX	R1, R2, #5, #1
0x0A36	0xB901    CBNZ	R1, L___Lib_UART_012345_UART_Hal_Read24
;__Lib_UART_012345.c, 589 :: 		
0x0A38	0xE7F9    B	L___Lib_UART_012345_UART_Hal_Read23
L___Lib_UART_012345_UART_Hal_Read24:
;__Lib_UART_012345.c, 593 :: 		
0x0A3A	0x1DC1    ADDS	R1, R0, #7
; uartBase end address is: 0 (R0)
0x0A3C	0x7809    LDRB	R1, [R1, #0]
0x0A3E	0xB2C8    UXTB	R0, R1
;__Lib_UART_012345.c, 594 :: 		
L_end_UART_Hal_Read:
0x0A40	0xB001    ADD	SP, SP, #4
0x0A42	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Read
_UART0_Data_Ready:
;__Lib_UART_012345.c, 526 :: 		
0x0F0C	0xB081    SUB	SP, SP, #4
0x0F0E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 527 :: 		
0x0F12	0x4803    LDR	R0, [PC, #12]
0x0F14	0xF7FFFF2A  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 528 :: 		
L_end_UART0_Data_Ready:
0x0F18	0xF8DDE000  LDR	LR, [SP, #0]
0x0F1C	0xB001    ADD	SP, SP, #4
0x0F1E	0x4770    BX	LR
0x0F20	0xA0004006  	UART0_BDH+0
; end of _UART0_Data_Ready
__Lib_UART_012345_UART_Hal_DataReady:
;__Lib_UART_012345.c, 515 :: 		
; uartBase start address is: 0 (R0)
0x0D6C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 516 :: 		
0x0D6E	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x0D70	0x7809    LDRB	R1, [R1, #0]
0x0D72	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_012345.c, 517 :: 		
L_end_UART_Hal_DataReady:
0x0D76	0xB001    ADD	SP, SP, #4
0x0D78	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_DataReady
_UART0_Tx_Idle:
;__Lib_UART_012345.c, 772 :: 		
0x0F24	0xB081    SUB	SP, SP, #4
0x0F26	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 773 :: 		
0x0F2A	0x4803    LDR	R0, [PC, #12]
0x0F2C	0xF7FFFF26  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 774 :: 		
L_end_UART0_Tx_Idle:
0x0F30	0xF8DDE000  LDR	LR, [SP, #0]
0x0F34	0xB001    ADD	SP, SP, #4
0x0F36	0x4770    BX	LR
0x0F38	0xA0004006  	UART0_BDH+0
; end of _UART0_Tx_Idle
__Lib_UART_012345_UART_Hal_Tx_Idle:
;__Lib_UART_012345.c, 761 :: 		
; uartBase start address is: 0 (R0)
0x0D7C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 762 :: 		
0x0D7E	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x0D80	0x7809    LDRB	R1, [R1, #0]
0x0D82	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_012345.c, 763 :: 		
L_end_UART_Hal_Tx_Idle:
0x0D86	0xB001    ADD	SP, SP, #4
0x0D88	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Tx_Idle
_UART1_Read:
;__Lib_UART_012345.c, 611 :: 		
0x0F3C	0xB081    SUB	SP, SP, #4
0x0F3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 612 :: 		
0x0F42	0x4803    LDR	R0, [PC, #12]
0x0F44	0xF7FFFD72  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 613 :: 		
L_end_UART1_Read:
0x0F48	0xF8DDE000  LDR	LR, [SP, #0]
0x0F4C	0xB001    ADD	SP, SP, #4
0x0F4E	0x4770    BX	LR
0x0F50	0xB0004006  	UART1_BDH+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_012345.c, 534 :: 		
0x0F9C	0xB081    SUB	SP, SP, #4
0x0F9E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 535 :: 		
0x0FA2	0x4803    LDR	R0, [PC, #12]
0x0FA4	0xF7FFFEE2  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 536 :: 		
L_end_UART1_Data_Ready:
0x0FA8	0xF8DDE000  LDR	LR, [SP, #0]
0x0FAC	0xB001    ADD	SP, SP, #4
0x0FAE	0x4770    BX	LR
0x0FB0	0xB0004006  	UART1_BDH+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_012345.c, 780 :: 		
0x0FFC	0xB081    SUB	SP, SP, #4
0x0FFE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 781 :: 		
0x1002	0x4803    LDR	R0, [PC, #12]
0x1004	0xF7FFFEBA  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 782 :: 		
L_end_UART1_Tx_Idle:
0x1008	0xF8DDE000  LDR	LR, [SP, #0]
0x100C	0xB001    ADD	SP, SP, #4
0x100E	0x4770    BX	LR
0x1010	0xB0004006  	UART1_BDH+0
; end of _UART1_Tx_Idle
_UART2_Read:
;__Lib_UART_012345.c, 619 :: 		
0x1014	0xB081    SUB	SP, SP, #4
0x1016	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 620 :: 		
0x101A	0x4803    LDR	R0, [PC, #12]
0x101C	0xF7FFFD06  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 621 :: 		
L_end_UART2_Read:
0x1020	0xF8DDE000  LDR	LR, [SP, #0]
0x1024	0xB001    ADD	SP, SP, #4
0x1026	0x4770    BX	LR
0x1028	0xC0004006  	UART2_BDH+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_012345.c, 542 :: 		
0x102C	0xB081    SUB	SP, SP, #4
0x102E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 543 :: 		
0x1032	0x4803    LDR	R0, [PC, #12]
0x1034	0xF7FFFE9A  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 544 :: 		
L_end_UART2_Data_Ready:
0x1038	0xF8DDE000  LDR	LR, [SP, #0]
0x103C	0xB001    ADD	SP, SP, #4
0x103E	0x4770    BX	LR
0x1040	0xC0004006  	UART2_BDH+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_012345.c, 788 :: 		
0x0FB4	0xB081    SUB	SP, SP, #4
0x0FB6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 789 :: 		
0x0FBA	0x4803    LDR	R0, [PC, #12]
0x0FBC	0xF7FFFEDE  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 790 :: 		
L_end_UART2_Tx_Idle:
0x0FC0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FC4	0xB001    ADD	SP, SP, #4
0x0FC6	0x4770    BX	LR
0x0FC8	0xC0004006  	UART2_BDH+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_012345.c, 627 :: 		
0x0FCC	0xB081    SUB	SP, SP, #4
0x0FCE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 628 :: 		
0x0FD2	0x4803    LDR	R0, [PC, #12]
0x0FD4	0xF7FFFD2A  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 629 :: 		
L_end_UART3_Read:
0x0FD8	0xF8DDE000  LDR	LR, [SP, #0]
0x0FDC	0xB001    ADD	SP, SP, #4
0x0FDE	0x4770    BX	LR
0x0FE0	0xD0004006  	UART3_BDH+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_012345.c, 550 :: 		
0x0FE4	0xB081    SUB	SP, SP, #4
0x0FE6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 551 :: 		
0x0FEA	0x4803    LDR	R0, [PC, #12]
0x0FEC	0xF7FFFEBE  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 552 :: 		
L_end_UART3_Data_Ready:
0x0FF0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FF4	0xB001    ADD	SP, SP, #4
0x0FF6	0x4770    BX	LR
0x0FF8	0xD0004006  	UART3_BDH+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_012345.c, 796 :: 		
0x0DD4	0xB081    SUB	SP, SP, #4
0x0DD6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 797 :: 		
0x0DDA	0x4803    LDR	R0, [PC, #12]
0x0DDC	0xF7FFFFCE  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 798 :: 		
L_end_UART3_Tx_Idle:
0x0DE0	0xF8DDE000  LDR	LR, [SP, #0]
0x0DE4	0xB001    ADD	SP, SP, #4
0x0DE6	0x4770    BX	LR
0x0DE8	0xD0004006  	UART3_BDH+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_012345.c, 635 :: 		
0x0DEC	0xB081    SUB	SP, SP, #4
0x0DEE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 636 :: 		
0x0DF2	0x4803    LDR	R0, [PC, #12]
0x0DF4	0xF7FFFE1A  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 637 :: 		
L_end_UART4_Read:
0x0DF8	0xF8DDE000  LDR	LR, [SP, #0]
0x0DFC	0xB001    ADD	SP, SP, #4
0x0DFE	0x4770    BX	LR
0x0E00	0xA000400E  	UART4_BDH+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_012345.c, 558 :: 		
0x0E04	0xB081    SUB	SP, SP, #4
0x0E06	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 559 :: 		
0x0E0A	0x4803    LDR	R0, [PC, #12]
0x0E0C	0xF7FFFFAE  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 560 :: 		
L_end_UART4_Data_Ready:
0x0E10	0xF8DDE000  LDR	LR, [SP, #0]
0x0E14	0xB001    ADD	SP, SP, #4
0x0E16	0x4770    BX	LR
0x0E18	0xA000400E  	UART4_BDH+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_012345.c, 804 :: 		
0x0D8C	0xB081    SUB	SP, SP, #4
0x0D8E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 805 :: 		
0x0D92	0x4803    LDR	R0, [PC, #12]
0x0D94	0xF7FFFFF2  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 806 :: 		
L_end_UART4_Tx_Idle:
0x0D98	0xF8DDE000  LDR	LR, [SP, #0]
0x0D9C	0xB001    ADD	SP, SP, #4
0x0D9E	0x4770    BX	LR
0x0DA0	0xA000400E  	UART4_BDH+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_012345.c, 643 :: 		
0x0DA4	0xB081    SUB	SP, SP, #4
0x0DA6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 644 :: 		
0x0DAA	0x4803    LDR	R0, [PC, #12]
0x0DAC	0xF7FFFE3E  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 645 :: 		
L_end_UART5_Read:
0x0DB0	0xF8DDE000  LDR	LR, [SP, #0]
0x0DB4	0xB001    ADD	SP, SP, #4
0x0DB6	0x4770    BX	LR
0x0DB8	0xB000400E  	UART5_BDH+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_012345.c, 566 :: 		
0x0DBC	0xB081    SUB	SP, SP, #4
0x0DBE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 567 :: 		
0x0DC2	0x4803    LDR	R0, [PC, #12]
0x0DC4	0xF7FFFFD2  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 568 :: 		
L_end_UART5_Data_Ready:
0x0DC8	0xF8DDE000  LDR	LR, [SP, #0]
0x0DCC	0xB001    ADD	SP, SP, #4
0x0DCE	0x4770    BX	LR
0x0DD0	0xB000400E  	UART5_BDH+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_012345.c, 812 :: 		
0x0E1C	0xB081    SUB	SP, SP, #4
0x0E1E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 813 :: 		
0x0E22	0x4803    LDR	R0, [PC, #12]
0x0E24	0xF7FFFFAA  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 814 :: 		
L_end_UART5_Tx_Idle:
0x0E28	0xF8DDE000  LDR	LR, [SP, #0]
0x0E2C	0xB001    ADD	SP, SP, #4
0x0E2E	0x4770    BX	LR
0x0E30	0xB000400E  	UART5_BDH+0
; end of _UART5_Tx_Idle
__irthermo3_driver_hal_i2cWrite:
;__hal_kinetis.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1070	0xB082    SUB	SP, SP, #8
0x1072	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_kinetis.c, 100 :: 		int res = 0;
0x1076	0xF2400400  MOVW	R4, #0
0x107A	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_kinetis.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x107E	0x4C05    LDR	R4, [PC, #20]
0x1080	0x6824    LDR	R4, [R4, #0]
0x1082	0x47A0    BLX	R4
0x1084	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1088	0x4304    ORRS	R4, R0
;__hal_kinetis.c, 103 :: 		return res;
0x108A	0xB220    SXTH	R0, R4
;__hal_kinetis.c, 104 :: 		}
L_end_hal_i2cWrite:
0x108C	0xF8DDE000  LDR	LR, [SP, #0]
0x1090	0xB002    ADD	SP, SP, #8
0x1092	0x4770    BX	LR
0x1094	0x002C1FFF  	__irthermo3_driver_fp_i2cWrite+0
; end of __irthermo3_driver_hal_i2cWrite
_I2C0_Write:
;__Lib_I2C_012.c, 628 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0EA0	0xB081    SUB	SP, SP, #4
0x0EA2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 629 :: 		
0x0EA6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0EA8	0x4613    MOV	R3, R2
0x0EAA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0EAC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0EAE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0EB0	0xF7FFFE66  BL	__Lib_I2C_012_I2Cx_Write+0
0x0EB4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 630 :: 		
L_end_I2C0_Write:
0x0EB6	0xF8DDE000  LDR	LR, [SP, #0]
0x0EBA	0xB001    ADD	SP, SP, #4
0x0EBC	0x4770    BX	LR
0x0EBE	0xBF00    NOP
0x0EC0	0x60004006  	I2C0_A1+0
; end of _I2C0_Write
__Lib_I2C_012_I2Cx_Write:
;__Lib_I2C_012.c, 396 :: 		
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0B80	0xB087    SUB	SP, SP, #28
0x0B82	0xF8CDE000  STR	LR, [SP, #0]
0x0B86	0x9205    STR	R2, [SP, #20]
0x0B88	0x4602    MOV	R2, R0
0x0B8A	0xB2C8    UXTB	R0, R1
0x0B8C	0x9306    STR	R3, [SP, #24]
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; slave_address start address is: 0 (R0)
0x0B8E	0x9C07    LDR	R4, [SP, #28]
0x0B90	0x9407    STR	R4, [SP, #28]
;__Lib_I2C_012.c, 398 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0B92	0xF04F0100  MOV	R1, #0
;__Lib_I2C_012.c, 399 :: 		
;__Lib_I2C_012.c, 402 :: 		
0x0B96	0x4C6C    LDR	R4, [PC, #432]
0x0B98	0x42A2    CMP	R2, R4
0x0B9A	0xD106    BNE	L___Lib_I2C_012_I2Cx_Write57
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 403 :: 		
0x0B9C	0x4C6B    LDR	R4, [PC, #428]
; I2Cx_TIMEOUT start address is: 24 (R6)
0x0B9E	0x6826    LDR	R6, [R4, #0]
;__Lib_I2C_012.c, 404 :: 		
0x0BA0	0x4C6B    LDR	R4, [PC, #428]
0x0BA2	0x6824    LDR	R4, [R4, #0]
0x0BA4	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_012.c, 405 :: 		
0x0BA6	0x4631    MOV	R1, R6
; I2Cx_TIMEOUT end address is: 24 (R6)
0x0BA8	0xE014    B	L___Lib_I2C_012_I2Cx_Write58
L___Lib_I2C_012_I2Cx_Write57:
;__Lib_I2C_012.c, 406 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0BAA	0x4C6A    LDR	R4, [PC, #424]
0x0BAC	0x42A2    CMP	R2, R4
0x0BAE	0xD105    BNE	L___Lib_I2C_012_I2Cx_Write59
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 407 :: 		
0x0BB0	0x4C69    LDR	R4, [PC, #420]
; I2Cx_TIMEOUT start address is: 24 (R6)
0x0BB2	0x6826    LDR	R6, [R4, #0]
;__Lib_I2C_012.c, 408 :: 		
0x0BB4	0x4C69    LDR	R4, [PC, #420]
0x0BB6	0x6824    LDR	R4, [R4, #0]
0x0BB8	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_012.c, 409 :: 		
; I2Cx_TIMEOUT end address is: 24 (R6)
0x0BBA	0xE00A    B	L___Lib_I2C_012_I2Cx_Write60
L___Lib_I2C_012_I2Cx_Write59:
;__Lib_I2C_012.c, 410 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0BBC	0x4C68    LDR	R4, [PC, #416]
0x0BBE	0x42A2    CMP	R2, R4
0x0BC0	0xD106    BNE	L___Lib_I2C_012_I2Cx_Write131
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 411 :: 		
0x0BC2	0x4C68    LDR	R4, [PC, #416]
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0BC4	0x6821    LDR	R1, [R4, #0]
;__Lib_I2C_012.c, 412 :: 		
0x0BC6	0x4C68    LDR	R4, [PC, #416]
0x0BC8	0x6824    LDR	R4, [R4, #0]
0x0BCA	0x9404    STR	R4, [SP, #16]
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0BCC	0x460E    MOV	R6, R1
;__Lib_I2C_012.c, 413 :: 		
0x0BCE	0xE000    B	L___Lib_I2C_012_I2Cx_Write61
L___Lib_I2C_012_I2Cx_Write131:
;__Lib_I2C_012.c, 410 :: 		
0x0BD0	0x460E    MOV	R6, R1
;__Lib_I2C_012.c, 413 :: 		
L___Lib_I2C_012_I2Cx_Write61:
; I2Cx_TIMEOUT start address is: 24 (R6)
; I2Cx_TIMEOUT end address is: 24 (R6)
L___Lib_I2C_012_I2Cx_Write60:
; I2Cx_TIMEOUT start address is: 24 (R6)
0x0BD2	0x4631    MOV	R1, R6
; I2Cx_TIMEOUT end address is: 24 (R6)
L___Lib_I2C_012_I2Cx_Write58:
;__Lib_I2C_012.c, 415 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0BD4	0x0044    LSLS	R4, R0, #1
; slave_address end address is: 0 (R0)
0x0BD6	0x9101    STR	R1, [SP, #4]
0x0BD8	0x9202    STR	R2, [SP, #8]
0x0BDA	0xB2E1    UXTB	R1, R4
0x0BDC	0x4610    MOV	R0, R2
0x0BDE	0xF7FFFDBF  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0BE2	0x9A02    LDR	R2, [SP, #8]
0x0BE4	0x9901    LDR	R1, [SP, #4]
0x0BE6	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write62
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 417 :: 		
0x0BE8	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x0BEA	0xF7FFFCCF  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 418 :: 		
0x0BEE	0x2000    MOVS	R0, #0
0x0BF0	0xE0A5    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 419 :: 		
L___Lib_I2C_012_I2Cx_Write62:
;__Lib_I2C_012.c, 421 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; i start address is: 28 (R7)
; I2C_BASE start address is: 8 (R2)
0x0BF2	0x2700    MOVS	R7, #0
; I2C_BASE end address is: 8 (R2)
; i end address is: 28 (R7)
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0BF4	0x463B    MOV	R3, R7
L___Lib_I2C_012_I2Cx_Write63:
; i start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0x0BF6	0x9C06    LDR	R4, [SP, #24]
0x0BF8	0x42A3    CMP	R3, R4
0x0BFA	0xD216    BCS	L___Lib_I2C_012_I2Cx_Write64
;__Lib_I2C_012.c, 422 :: 		
0x0BFC	0x9C05    LDR	R4, [SP, #20]
0x0BFE	0x18E4    ADDS	R4, R4, R3
0x0C00	0x7824    LDRB	R4, [R4, #0]
0x0C02	0x9201    STR	R2, [SP, #4]
0x0C04	0x9102    STR	R1, [SP, #8]
0x0C06	0x9303    STR	R3, [SP, #12]
0x0C08	0xB2E1    UXTB	R1, R4
0x0C0A	0x4610    MOV	R0, R2
0x0C0C	0xF7FFFDA8  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0C10	0x9B03    LDR	R3, [SP, #12]
0x0C12	0x9902    LDR	R1, [SP, #8]
0x0C14	0x9A01    LDR	R2, [SP, #4]
0x0C16	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write66
; i end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 424 :: 		
0x0C18	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x0C1A	0xF7FFFCB7  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 425 :: 		
0x0C1E	0x2000    MOVS	R0, #0
0x0C20	0xE08D    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 426 :: 		
L___Lib_I2C_012_I2Cx_Write66:
;__Lib_I2C_012.c, 421 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; i start address is: 12 (R3)
0x0C22	0x1C5C    ADDS	R4, R3, #1
; i end address is: 12 (R3)
; i start address is: 28 (R7)
0x0C24	0x4627    MOV	R7, R4
;__Lib_I2C_012.c, 427 :: 		
; i end address is: 28 (R7)
0x0C26	0x463B    MOV	R3, R7
0x0C28	0xE7E5    B	L___Lib_I2C_012_I2Cx_Write63
L___Lib_I2C_012_I2Cx_Write64:
;__Lib_I2C_012.c, 429 :: 		
0x0C2A	0x9C07    LDR	R4, [SP, #28]
0x0C2C	0x2C01    CMP	R4, #1
0x0C2E	0xD148    BNE	L___Lib_I2C_012_I2Cx_Write67
;__Lib_I2C_012.c, 431 :: 		
; timeout start address is: 12 (R3)
0x0C30	0x460B    MOV	R3, R1
; I2C_BASE end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0C32	0x4610    MOV	R0, R2
;__Lib_I2C_012.c, 432 :: 		
L___Lib_I2C_012_I2Cx_Write68:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0C34	0x1CC4    ADDS	R4, R0, #3
0x0C36	0x7825    LDRB	R5, [R4, #0]
0x0C38	0xF3C50440  UBFX	R4, R5, #1, #1
0x0C3C	0xB164    CBZ	R4, L___Lib_I2C_012_I2Cx_Write69
;__Lib_I2C_012.c, 434 :: 		
0x0C3E	0xB141    CBZ	R1, L___Lib_I2C_012_I2Cx_Write132
;__Lib_I2C_012.c, 435 :: 		
0x0C40	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Write71
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 436 :: 		
0x0C42	0x2004    MOVS	R0, #4
0x0C44	0x9C04    LDR	R4, [SP, #16]
0x0C46	0x47A0    BLX	R4
;__Lib_I2C_012.c, 437 :: 		
0x0C48	0x2001    MOVS	R0, #1
0x0C4A	0xE078    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 438 :: 		
L___Lib_I2C_012_I2Cx_Write71:
;__Lib_I2C_012.c, 439 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0C4C	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0C4E	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 440 :: 		
0x0C50	0xE000    B	L___Lib_I2C_012_I2Cx_Write70
L___Lib_I2C_012_I2Cx_Write132:
;__Lib_I2C_012.c, 434 :: 		
0x0C52	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 440 :: 		
L___Lib_I2C_012_I2Cx_Write70:
;__Lib_I2C_012.c, 441 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x0C54	0x4623    MOV	R3, R4
0x0C56	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write68
L___Lib_I2C_012_I2Cx_Write69:
;__Lib_I2C_012.c, 443 :: 		
0x0C58	0x1C86    ADDS	R6, R0, #2
0x0C5A	0x2500    MOVS	R5, #0
0x0C5C	0x7834    LDRB	R4, [R6, #0]
0x0C5E	0xF3651445  BFI	R4, R5, #5, #1
0x0C62	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 445 :: 		
; timeout start address is: 8 (R2)
0x0C64	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 446 :: 		
L___Lib_I2C_012_I2Cx_Write72:
; timeout start address is: 8 (R2)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0C66	0x1CC4    ADDS	R4, R0, #3
0x0C68	0x7825    LDRB	R5, [R4, #0]
0x0C6A	0xF3C50440  UBFX	R4, R5, #1, #1
0x0C6E	0xB95C    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write73
;__Lib_I2C_012.c, 448 :: 		
0x0C70	0xB139    CBZ	R1, L___Lib_I2C_012_I2Cx_Write133
;__Lib_I2C_012.c, 449 :: 		
0x0C72	0xB922    CBNZ	R2, L___Lib_I2C_012_I2Cx_Write75
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 450 :: 		
0x0C74	0x2004    MOVS	R0, #4
0x0C76	0x9C04    LDR	R4, [SP, #16]
0x0C78	0x47A0    BLX	R4
;__Lib_I2C_012.c, 451 :: 		
0x0C7A	0x2001    MOVS	R0, #1
0x0C7C	0xE05F    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 452 :: 		
L___Lib_I2C_012_I2Cx_Write75:
;__Lib_I2C_012.c, 453 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0C7E	0x1E53    SUBS	R3, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 454 :: 		
0x0C80	0xE000    B	L___Lib_I2C_012_I2Cx_Write74
L___Lib_I2C_012_I2Cx_Write133:
;__Lib_I2C_012.c, 448 :: 		
0x0C82	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 454 :: 		
L___Lib_I2C_012_I2Cx_Write74:
;__Lib_I2C_012.c, 455 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0C84	0x461A    MOV	R2, R3
0x0C86	0xE7EE    B	L___Lib_I2C_012_I2Cx_Write72
L___Lib_I2C_012_I2Cx_Write73:
;__Lib_I2C_012.c, 457 :: 		
0x0C88	0x1D84    ADDS	R4, R0, #6
0x0C8A	0x7825    LDRB	R5, [R4, #0]
0x0C8C	0xF3C51400  UBFX	R4, R5, #4, #1
0x0C90	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write76
;__Lib_I2C_012.c, 458 :: 		
0x0C92	0x1D86    ADDS	R6, R0, #6
0x0C94	0x2501    MOVS	R5, #1
0x0C96	0x7834    LDRB	R4, [R6, #0]
0x0C98	0xF3651404  BFI	R4, R5, #4, #1
0x0C9C	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 459 :: 		
L___Lib_I2C_012_I2Cx_Write76:
;__Lib_I2C_012.c, 460 :: 		
0x0C9E	0x1D84    ADDS	R4, R0, #6
0x0CA0	0x7825    LDRB	R5, [R4, #0]
0x0CA2	0xF3C51480  UBFX	R4, R5, #6, #1
0x0CA6	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write77
;__Lib_I2C_012.c, 461 :: 		
0x0CA8	0x1D86    ADDS	R6, R0, #6
0x0CAA	0x2501    MOVS	R5, #1
0x0CAC	0x7834    LDRB	R4, [R6, #0]
0x0CAE	0xF3651486  BFI	R4, R5, #6, #1
0x0CB2	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 462 :: 		
L___Lib_I2C_012_I2Cx_Write77:
;__Lib_I2C_012.c, 464 :: 		
0x0CB4	0x1CC6    ADDS	R6, R0, #3
0x0CB6	0x2501    MOVS	R5, #1
0x0CB8	0x7834    LDRB	R4, [R6, #0]
0x0CBA	0xF3650441  BFI	R4, R5, #1, #1
0x0CBE	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 465 :: 		
; I2C_BASE end address is: 0 (R0)
0x0CC0	0xE02A    B	L___Lib_I2C_012_I2Cx_Write78
L___Lib_I2C_012_I2Cx_Write67:
;__Lib_I2C_012.c, 468 :: 		
; I2C_BASE start address is: 8 (R2)
0x0CC2	0x1C96    ADDS	R6, R2, #2
0x0CC4	0x2501    MOVS	R5, #1
0x0CC6	0x7834    LDRB	R4, [R6, #0]
0x0CC8	0xF3650482  BFI	R4, R5, #2, #1
0x0CCC	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 470 :: 		
; timeout start address is: 12 (R3)
0x0CCE	0x460B    MOV	R3, R1
; I2C_BASE end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0CD0	0x4610    MOV	R0, R2
;__Lib_I2C_012.c, 471 :: 		
L___Lib_I2C_012_I2Cx_Write79:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0CD2	0x1CC4    ADDS	R4, R0, #3
0x0CD4	0x7825    LDRB	R5, [R4, #0]
0x0CD6	0xF3C50440  UBFX	R4, R5, #1, #1
0x0CDA	0xB964    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write80
;__Lib_I2C_012.c, 473 :: 		
0x0CDC	0xB141    CBZ	R1, L___Lib_I2C_012_I2Cx_Write134
;__Lib_I2C_012.c, 474 :: 		
0x0CDE	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Write82
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 475 :: 		
0x0CE0	0x2004    MOVS	R0, #4
0x0CE2	0x9C04    LDR	R4, [SP, #16]
0x0CE4	0x47A0    BLX	R4
;__Lib_I2C_012.c, 476 :: 		
0x0CE6	0x2001    MOVS	R0, #1
0x0CE8	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 477 :: 		
L___Lib_I2C_012_I2Cx_Write82:
;__Lib_I2C_012.c, 478 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0CEA	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0CEC	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 479 :: 		
0x0CEE	0xE000    B	L___Lib_I2C_012_I2Cx_Write81
L___Lib_I2C_012_I2Cx_Write134:
;__Lib_I2C_012.c, 473 :: 		
0x0CF0	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 479 :: 		
L___Lib_I2C_012_I2Cx_Write81:
;__Lib_I2C_012.c, 480 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x0CF2	0x4623    MOV	R3, R4
0x0CF4	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write79
L___Lib_I2C_012_I2Cx_Write80:
;__Lib_I2C_012.c, 482 :: 		
0x0CF6	0x1D84    ADDS	R4, R0, #6
0x0CF8	0x7825    LDRB	R5, [R4, #0]
0x0CFA	0xF3C51400  UBFX	R4, R5, #4, #1
0x0CFE	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write83
;__Lib_I2C_012.c, 483 :: 		
0x0D00	0x1D86    ADDS	R6, R0, #6
0x0D02	0x2501    MOVS	R5, #1
0x0D04	0x7834    LDRB	R4, [R6, #0]
0x0D06	0xF3651404  BFI	R4, R5, #4, #1
0x0D0A	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 484 :: 		
L___Lib_I2C_012_I2Cx_Write83:
;__Lib_I2C_012.c, 486 :: 		
0x0D0C	0x1CC6    ADDS	R6, R0, #3
0x0D0E	0x2501    MOVS	R5, #1
0x0D10	0x7834    LDRB	R4, [R6, #0]
0x0D12	0xF3650441  BFI	R4, R5, #1, #1
0x0D16	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 487 :: 		
L___Lib_I2C_012_I2Cx_Write78:
;__Lib_I2C_012.c, 489 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0D18	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 490 :: 		
L___Lib_I2C_012_I2Cx_Write84:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0D1A	0x1CC4    ADDS	R4, R0, #3
0x0D1C	0x7825    LDRB	R5, [R4, #0]
0x0D1E	0xF3C50440  UBFX	R4, R5, #1, #1
0x0D22	0xB15C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write85
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 492 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0D24	0xB139    CBZ	R1, L___Lib_I2C_012_I2Cx_Write135
;__Lib_I2C_012.c, 493 :: 		
0x0D26	0xB922    CBNZ	R2, L___Lib_I2C_012_I2Cx_Write87
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 494 :: 		
0x0D28	0x2004    MOVS	R0, #4
0x0D2A	0x9C04    LDR	R4, [SP, #16]
0x0D2C	0x47A0    BLX	R4
;__Lib_I2C_012.c, 495 :: 		
0x0D2E	0x2001    MOVS	R0, #1
0x0D30	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 496 :: 		
L___Lib_I2C_012_I2Cx_Write87:
;__Lib_I2C_012.c, 497 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0D32	0x1E53    SUBS	R3, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 498 :: 		
0x0D34	0xE000    B	L___Lib_I2C_012_I2Cx_Write86
L___Lib_I2C_012_I2Cx_Write135:
;__Lib_I2C_012.c, 492 :: 		
0x0D36	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 498 :: 		
L___Lib_I2C_012_I2Cx_Write86:
;__Lib_I2C_012.c, 499 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0D38	0x461A    MOV	R2, R3
0x0D3A	0xE7EE    B	L___Lib_I2C_012_I2Cx_Write84
L___Lib_I2C_012_I2Cx_Write85:
;__Lib_I2C_012.c, 501 :: 		
0x0D3C	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 502 :: 		
L_end_I2Cx_Write:
0x0D3E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D42	0xB007    ADD	SP, SP, #28
0x0D44	0x4770    BX	LR
0x0D46	0xBF00    NOP
0x0D48	0x60004006  	I2C0_A1+0
0x0D4C	0x001C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0D50	0x00701FFF  	_I2C0_Timeout_Ptr+0
0x0D54	0x70004006  	I2C1_A1+0
0x0D58	0x00201FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0D5C	0x00741FFF  	_I2C1_Timeout_Ptr+0
0x0D60	0x6000400E  	I2C2_A1+0
0x0D64	0x00241FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0D68	0x00781FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Write
__Lib_I2C_012_I2Cx_WriteByte:
;__Lib_I2C_012.c, 319 :: 		
; dataByte start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0760	0xB082    SUB	SP, SP, #8
0x0762	0xF8CDE000  STR	LR, [SP, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; dataByte start address is: 4 (R1)
;__Lib_I2C_012.c, 320 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0766	0xF04F0300  MOV	R3, #0
;__Lib_I2C_012.c, 321 :: 		
;__Lib_I2C_012.c, 324 :: 		
0x076A	0x4A26    LDR	R2, [PC, #152]
0x076C	0x4290    CMP	R0, R2
0x076E	0xD105    BNE	L___Lib_I2C_012_I2Cx_WriteByte39
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 325 :: 		
0x0770	0x4A25    LDR	R2, [PC, #148]
; I2Cx_TIMEOUT start address is: 20 (R5)
0x0772	0x6815    LDR	R5, [R2, #0]
;__Lib_I2C_012.c, 326 :: 		
0x0774	0x4A25    LDR	R2, [PC, #148]
0x0776	0x6812    LDR	R2, [R2, #0]
0x0778	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_012.c, 327 :: 		
; I2Cx_TIMEOUT end address is: 20 (R5)
0x077A	0xE015    B	L___Lib_I2C_012_I2Cx_WriteByte40
L___Lib_I2C_012_I2Cx_WriteByte39:
;__Lib_I2C_012.c, 328 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x077C	0x4A24    LDR	R2, [PC, #144]
0x077E	0x4290    CMP	R0, R2
0x0780	0xD106    BNE	L___Lib_I2C_012_I2Cx_WriteByte41
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 329 :: 		
0x0782	0x4A24    LDR	R2, [PC, #144]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0784	0x6813    LDR	R3, [R2, #0]
;__Lib_I2C_012.c, 330 :: 		
0x0786	0x4A24    LDR	R2, [PC, #144]
0x0788	0x6812    LDR	R2, [R2, #0]
0x078A	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_012.c, 331 :: 		
0x078C	0x461D    MOV	R5, R3
0x078E	0xE00B    B	L___Lib_I2C_012_I2Cx_WriteByte42
L___Lib_I2C_012_I2Cx_WriteByte41:
;__Lib_I2C_012.c, 332 :: 		
0x0790	0x4A22    LDR	R2, [PC, #136]
0x0792	0x4290    CMP	R0, R2
0x0794	0xD106    BNE	L___Lib_I2C_012_I2Cx_WriteByte127
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 333 :: 		
0x0796	0x4A22    LDR	R2, [PC, #136]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0798	0x6813    LDR	R3, [R2, #0]
;__Lib_I2C_012.c, 334 :: 		
0x079A	0x4A22    LDR	R2, [PC, #136]
0x079C	0x6812    LDR	R2, [R2, #0]
0x079E	0x9201    STR	R2, [SP, #4]
; I2Cx_TIMEOUT end address is: 12 (R3)
0x07A0	0x461A    MOV	R2, R3
;__Lib_I2C_012.c, 335 :: 		
0x07A2	0xE000    B	L___Lib_I2C_012_I2Cx_WriteByte43
L___Lib_I2C_012_I2Cx_WriteByte127:
;__Lib_I2C_012.c, 332 :: 		
0x07A4	0x461A    MOV	R2, R3
;__Lib_I2C_012.c, 335 :: 		
L___Lib_I2C_012_I2Cx_WriteByte43:
; I2Cx_TIMEOUT start address is: 8 (R2)
0x07A6	0x4615    MOV	R5, R2
; I2Cx_TIMEOUT end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_WriteByte42:
; I2Cx_TIMEOUT start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 20 (R5)
L___Lib_I2C_012_I2Cx_WriteByte40:
;__Lib_I2C_012.c, 337 :: 		
; I2Cx_TIMEOUT start address is: 20 (R5)
0x07A8	0x1C84    ADDS	R4, R0, #2
0x07AA	0x2301    MOVS	R3, #1
0x07AC	0x7822    LDRB	R2, [R4, #0]
0x07AE	0xF3631204  BFI	R2, R3, #4, #1
0x07B2	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 339 :: 		
0x07B4	0x1D02    ADDS	R2, R0, #4
0x07B6	0x7011    STRB	R1, [R2, #0]
; dataByte end address is: 4 (R1)
;__Lib_I2C_012.c, 341 :: 		
; timeout start address is: 16 (R4)
0x07B8	0x462C    MOV	R4, R5
; I2Cx_TIMEOUT end address is: 20 (R5)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x07BA	0x4629    MOV	R1, R5
;__Lib_I2C_012.c, 342 :: 		
L___Lib_I2C_012_I2Cx_WriteByte44:
; timeout start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT end address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x07BC	0x1CC2    ADDS	R2, R0, #3
0x07BE	0x7813    LDRB	R3, [R2, #0]
0x07C0	0xF3C30240  UBFX	R2, R3, #1, #1
0x07C4	0xB95A    CBNZ	R2, L___Lib_I2C_012_I2Cx_WriteByte45
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 344 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x07C6	0xB149    CBZ	R1, L___Lib_I2C_012_I2Cx_WriteByte128
;__Lib_I2C_012.c, 345 :: 		
0x07C8	0xB924    CBNZ	R4, L___Lib_I2C_012_I2Cx_WriteByte47
; I2Cx_TIMEOUT end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
;__Lib_I2C_012.c, 346 :: 		
0x07CA	0x2004    MOVS	R0, #4
0x07CC	0x9C01    LDR	R4, [SP, #4]
0x07CE	0x47A0    BLX	R4
;__Lib_I2C_012.c, 347 :: 		
0x07D0	0x2001    MOVS	R0, #1
0x07D2	0xE012    B	L_end_I2Cx_WriteByte
;__Lib_I2C_012.c, 348 :: 		
L___Lib_I2C_012_I2Cx_WriteByte47:
;__Lib_I2C_012.c, 349 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x07D4	0x1E62    SUBS	R2, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x07D6	0x4613    MOV	R3, R2
; timeout end address is: 12 (R3)
0x07D8	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 350 :: 		
0x07DA	0xE7FF    B	L___Lib_I2C_012_I2Cx_WriteByte46
L___Lib_I2C_012_I2Cx_WriteByte128:
;__Lib_I2C_012.c, 344 :: 		
;__Lib_I2C_012.c, 350 :: 		
L___Lib_I2C_012_I2Cx_WriteByte46:
;__Lib_I2C_012.c, 351 :: 		
; timeout start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 16 (R4)
0x07DC	0xE7EE    B	L___Lib_I2C_012_I2Cx_WriteByte44
L___Lib_I2C_012_I2Cx_WriteByte45:
;__Lib_I2C_012.c, 353 :: 		
0x07DE	0x1CC4    ADDS	R4, R0, #3
0x07E0	0x2301    MOVS	R3, #1
0x07E2	0x7822    LDRB	R2, [R4, #0]
0x07E4	0xF3630241  BFI	R2, R3, #1, #1
0x07E8	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 355 :: 		
0x07EA	0x1CC2    ADDS	R2, R0, #3
; I2C_BASE end address is: 0 (R0)
0x07EC	0x7813    LDRB	R3, [R2, #0]
0x07EE	0xF3C30200  UBFX	R2, R3, #0, #1
0x07F2	0xF0820201  EOR	R2, R2, #1
0x07F6	0xB2D2    UXTB	R2, R2
0x07F8	0xB2D0    UXTB	R0, R2
;__Lib_I2C_012.c, 356 :: 		
L_end_I2Cx_WriteByte:
0x07FA	0xF8DDE000  LDR	LR, [SP, #0]
0x07FE	0xB002    ADD	SP, SP, #8
0x0800	0x4770    BX	LR
0x0802	0xBF00    NOP
0x0804	0x60004006  	I2C0_A1+0
0x0808	0x001C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x080C	0x00701FFF  	_I2C0_Timeout_Ptr+0
0x0810	0x70004006  	I2C1_A1+0
0x0814	0x00201FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0818	0x00741FFF  	_I2C1_Timeout_Ptr+0
0x081C	0x6000400E  	I2C2_A1+0
0x0820	0x00241FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0824	0x00781FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_WriteByte
__Lib_I2C_012_I2Cx_Stop:
;__Lib_I2C_012.c, 261 :: 		
; I2C_BASE start address is: 0 (R0)
0x058C	0xB084    SUB	SP, SP, #16
0x058E	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 262 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0592	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 263 :: 		
;__Lib_I2C_012.c, 266 :: 		
0x0596	0x4935    LDR	R1, [PC, #212]
0x0598	0x4288    CMP	R0, R1
0x059A	0xD105    BNE	L___Lib_I2C_012_I2Cx_Stop25
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 267 :: 		
0x059C	0x4934    LDR	R1, [PC, #208]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x059E	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_012.c, 268 :: 		
0x05A0	0x4934    LDR	R1, [PC, #208]
0x05A2	0x6809    LDR	R1, [R1, #0]
0x05A4	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 269 :: 		
; I2Cx_TIMEOUT end address is: 16 (R4)
0x05A6	0xE015    B	L___Lib_I2C_012_I2Cx_Stop26
L___Lib_I2C_012_I2Cx_Stop25:
;__Lib_I2C_012.c, 270 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x05A8	0x4933    LDR	R1, [PC, #204]
0x05AA	0x4288    CMP	R0, R1
0x05AC	0xD106    BNE	L___Lib_I2C_012_I2Cx_Stop27
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 271 :: 		
0x05AE	0x4933    LDR	R1, [PC, #204]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x05B0	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 272 :: 		
0x05B2	0x4933    LDR	R1, [PC, #204]
0x05B4	0x6809    LDR	R1, [R1, #0]
0x05B6	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 273 :: 		
0x05B8	0x4614    MOV	R4, R2
0x05BA	0xE00B    B	L___Lib_I2C_012_I2Cx_Stop28
L___Lib_I2C_012_I2Cx_Stop27:
;__Lib_I2C_012.c, 274 :: 		
0x05BC	0x4931    LDR	R1, [PC, #196]
0x05BE	0x4288    CMP	R0, R1
0x05C0	0xD106    BNE	L___Lib_I2C_012_I2Cx_Stop124
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 275 :: 		
0x05C2	0x4931    LDR	R1, [PC, #196]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x05C4	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 276 :: 		
0x05C6	0x4931    LDR	R1, [PC, #196]
0x05C8	0x6809    LDR	R1, [R1, #0]
0x05CA	0x9103    STR	R1, [SP, #12]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x05CC	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 277 :: 		
0x05CE	0xE000    B	L___Lib_I2C_012_I2Cx_Stop29
L___Lib_I2C_012_I2Cx_Stop124:
;__Lib_I2C_012.c, 274 :: 		
0x05D0	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 277 :: 		
L___Lib_I2C_012_I2Cx_Stop29:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x05D2	0x460C    MOV	R4, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Stop28:
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
L___Lib_I2C_012_I2Cx_Stop26:
;__Lib_I2C_012.c, 279 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x05D4	0x1C83    ADDS	R3, R0, #2
0x05D6	0x2200    MOVS	R2, #0
0x05D8	0x7819    LDRB	R1, [R3, #0]
0x05DA	0xF3621145  BFI	R1, R2, #5, #1
0x05DE	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 280 :: 		
0x05E0	0x1C83    ADDS	R3, R0, #2
0x05E2	0x2200    MOVS	R2, #0
0x05E4	0x7819    LDRB	R1, [R3, #0]
0x05E6	0xF3621104  BFI	R1, R2, #4, #1
0x05EA	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 282 :: 		
0x05EC	0x9401    STR	R4, [SP, #4]
0x05EE	0x9002    STR	R0, [SP, #8]
0x05F0	0xF7FFFF56  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
0x05F4	0x9802    LDR	R0, [SP, #8]
0x05F6	0x9C01    LDR	R4, [SP, #4]
;__Lib_I2C_012.c, 284 :: 		
; timeout start address is: 12 (R3)
0x05F8	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 285 :: 		
L___Lib_I2C_012_I2Cx_Stop30:
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x05FA	0x1CC1    ADDS	R1, R0, #3
0x05FC	0x780A    LDRB	R2, [R1, #0]
0x05FE	0xF3C20140  UBFX	R1, R2, #1, #1
0x0602	0xB951    CBNZ	R1, L___Lib_I2C_012_I2Cx_Stop31
;__Lib_I2C_012.c, 287 :: 		
0x0604	0xB144    CBZ	R4, L___Lib_I2C_012_I2Cx_Stop125
;__Lib_I2C_012.c, 288 :: 		
0x0606	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Stop33
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 289 :: 		
0x0608	0x2006    MOVS	R0, #6
0x060A	0x9C03    LDR	R4, [SP, #12]
0x060C	0x47A0    BLX	R4
;__Lib_I2C_012.c, 290 :: 		
0x060E	0x2001    MOVS	R0, #1
0x0610	0xE027    B	L_end_I2Cx_Stop
;__Lib_I2C_012.c, 291 :: 		
L___Lib_I2C_012_I2Cx_Stop33:
;__Lib_I2C_012.c, 292 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x0612	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0614	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 293 :: 		
0x0616	0xE7FF    B	L___Lib_I2C_012_I2Cx_Stop32
L___Lib_I2C_012_I2Cx_Stop125:
;__Lib_I2C_012.c, 287 :: 		
;__Lib_I2C_012.c, 293 :: 		
L___Lib_I2C_012_I2Cx_Stop32:
;__Lib_I2C_012.c, 294 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0618	0xE7EF    B	L___Lib_I2C_012_I2Cx_Stop30
L___Lib_I2C_012_I2Cx_Stop31:
;__Lib_I2C_012.c, 296 :: 		
0x061A	0x1D81    ADDS	R1, R0, #6
0x061C	0x780A    LDRB	R2, [R1, #0]
0x061E	0xF3C21180  UBFX	R1, R2, #6, #1
0x0622	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop34
;__Lib_I2C_012.c, 297 :: 		
0x0624	0x1D83    ADDS	R3, R0, #6
0x0626	0x2201    MOVS	R2, #1
0x0628	0x7819    LDRB	R1, [R3, #0]
0x062A	0xF3621186  BFI	R1, R2, #6, #1
0x062E	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Stop34:
;__Lib_I2C_012.c, 299 :: 		
0x0630	0x1CC3    ADDS	R3, R0, #3
0x0632	0x2201    MOVS	R2, #1
0x0634	0x7819    LDRB	R1, [R3, #0]
0x0636	0xF3620141  BFI	R1, R2, #1, #1
0x063A	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 301 :: 		
; timeout start address is: 12 (R3)
0x063C	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 302 :: 		
L___Lib_I2C_012_I2Cx_Stop35:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
0x063E	0x1CC1    ADDS	R1, R0, #3
0x0640	0x780A    LDRB	R2, [R1, #0]
0x0642	0xF3C20140  UBFX	R1, R2, #1, #1
0x0646	0xB159    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop36
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_012.c, 304 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0648	0xB14C    CBZ	R4, L___Lib_I2C_012_I2Cx_Stop126
;__Lib_I2C_012.c, 305 :: 		
0x064A	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Stop38
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 306 :: 		
0x064C	0x2006    MOVS	R0, #6
0x064E	0x9C03    LDR	R4, [SP, #12]
0x0650	0x47A0    BLX	R4
;__Lib_I2C_012.c, 307 :: 		
0x0652	0x2001    MOVS	R0, #1
0x0654	0xE005    B	L_end_I2Cx_Stop
;__Lib_I2C_012.c, 308 :: 		
L___Lib_I2C_012_I2Cx_Stop38:
;__Lib_I2C_012.c, 309 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x0656	0x1E59    SUBS	R1, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
0x0658	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x065A	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 310 :: 		
0x065C	0xE7FF    B	L___Lib_I2C_012_I2Cx_Stop37
L___Lib_I2C_012_I2Cx_Stop126:
;__Lib_I2C_012.c, 304 :: 		
;__Lib_I2C_012.c, 310 :: 		
L___Lib_I2C_012_I2Cx_Stop37:
;__Lib_I2C_012.c, 311 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
0x065E	0xE7EE    B	L___Lib_I2C_012_I2Cx_Stop35
L___Lib_I2C_012_I2Cx_Stop36:
;__Lib_I2C_012.c, 313 :: 		
0x0660	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 314 :: 		
L_end_I2Cx_Stop:
0x0662	0xF8DDE000  LDR	LR, [SP, #0]
0x0666	0xB004    ADD	SP, SP, #16
0x0668	0x4770    BX	LR
0x066A	0xBF00    NOP
0x066C	0x60004006  	I2C0_A1+0
0x0670	0x001C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0674	0x00701FFF  	_I2C0_Timeout_Ptr+0
0x0678	0x70004006  	I2C1_A1+0
0x067C	0x00201FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0680	0x00741FFF  	_I2C1_Timeout_Ptr+0
0x0684	0x6000400E  	I2C2_A1+0
0x0688	0x00241FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x068C	0x00781FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Stop
_I2C1_Write:
;__Lib_I2C_012.c, 705 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0EC4	0xB081    SUB	SP, SP, #4
0x0EC6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 706 :: 		
0x0ECA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0ECC	0x4613    MOV	R3, R2
0x0ECE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0ED0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0ED2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0ED4	0xF7FFFE54  BL	__Lib_I2C_012_I2Cx_Write+0
0x0ED8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 707 :: 		
L_end_I2C1_Write:
0x0EDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EDE	0xB001    ADD	SP, SP, #4
0x0EE0	0x4770    BX	LR
0x0EE2	0xBF00    NOP
0x0EE4	0x70004006  	I2C1_A1+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_012.c, 782 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0EE8	0xB081    SUB	SP, SP, #4
0x0EEA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 783 :: 		
0x0EEE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0EF0	0x4613    MOV	R3, R2
0x0EF2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0EF4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0EF6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0EF8	0xF7FFFE42  BL	__Lib_I2C_012_I2Cx_Write+0
0x0EFC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 784 :: 		
L_end_I2C2_Write:
0x0EFE	0xF8DDE000  LDR	LR, [SP, #0]
0x0F02	0xB001    ADD	SP, SP, #4
0x0F04	0x4770    BX	LR
0x0F06	0xBF00    NOP
0x0F08	0x6000400E  	I2C2_A1+0
; end of _I2C2_Write
__irthermo3_driver_hal_i2cRead:
;__hal_kinetis.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x10FC	0xB082    SUB	SP, SP, #8
0x10FE	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_kinetis.c, 108 :: 		int res = 0;
0x1102	0xF2400400  MOVW	R4, #0
0x1106	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_kinetis.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x110A	0x4C04    LDR	R4, [PC, #16]
0x110C	0x6824    LDR	R4, [R4, #0]
0x110E	0x47A0    BLX	R4
;__hal_kinetis.c, 111 :: 		return res;
0x1110	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_kinetis.c, 112 :: 		}
L_end_hal_i2cRead:
0x1114	0xF8DDE000  LDR	LR, [SP, #0]
0x1118	0xB002    ADD	SP, SP, #8
0x111A	0x4770    BX	LR
0x111C	0x00301FFF  	__irthermo3_driver_fp_i2cRead+0
; end of __irthermo3_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_012.c, 615 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0E34	0xB081    SUB	SP, SP, #4
0x0E36	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 616 :: 		
0x0E3A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0E3C	0x4613    MOV	R3, R2
0x0E3E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0E40	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0E42	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0E44	0xF7FFFD20  BL	__Lib_I2C_012_I2Cx_Read+0
0x0E48	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 617 :: 		
L_end_I2C0_Read:
0x0E4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E4E	0xB001    ADD	SP, SP, #4
0x0E50	0x4770    BX	LR
0x0E52	0xBF00    NOP
0x0E54	0x60004006  	I2C0_A1+0
; end of _I2C0_Read
__Lib_I2C_012_I2Cx_Read:
;__Lib_I2C_012.c, 506 :: 		
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0888	0xB085    SUB	SP, SP, #20
0x088A	0xF8CDE000  STR	LR, [SP, #0]
0x088E	0xF88D1004  STRB	R1, [SP, #4]
0x0892	0x4601    MOV	R1, R0
0x0894	0xF89D0004  LDRB	R0, [SP, #4]
0x0898	0x9203    STR	R2, [SP, #12]
0x089A	0x9304    STR	R3, [SP, #16]
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x089C	0x9C05    LDR	R4, [SP, #20]
0x089E	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_012.c, 507 :: 		
;__Lib_I2C_012.c, 509 :: 		
0x08A0	0x0044    LSLS	R4, R0, #1
0x08A2	0xB2A4    UXTH	R4, R4
; slave_address end address is: 0 (R0)
0x08A4	0xF0440401  ORR	R4, R4, #1
0x08A8	0x9101    STR	R1, [SP, #4]
0x08AA	0x4608    MOV	R0, R1
0x08AC	0xB2E1    UXTB	R1, R4
0x08AE	0xF7FFFF57  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x08B2	0x9901    LDR	R1, [SP, #4]
0x08B4	0xB918    CBNZ	R0, L___Lib_I2C_012_I2Cx_Read88
;__Lib_I2C_012.c, 511 :: 		
0x08B6	0x4608    MOV	R0, R1
; I2C_BASE end address is: 4 (R1)
0x08B8	0xF7FFFE68  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 512 :: 		
0x08BC	0xE058    B	L_end_I2Cx_Read
;__Lib_I2C_012.c, 513 :: 		
L___Lib_I2C_012_I2Cx_Read88:
;__Lib_I2C_012.c, 515 :: 		
; I2C_BASE start address is: 4 (R1)
0x08BE	0x1C8E    ADDS	R6, R1, #2
0x08C0	0x2500    MOVS	R5, #0
0x08C2	0x7834    LDRB	R4, [R6, #0]
0x08C4	0xF3651404  BFI	R4, R5, #4, #1
0x08C8	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 517 :: 		
0x08CA	0x9C04    LDR	R4, [SP, #16]
0x08CC	0x2C01    CMP	R4, #1
0x08CE	0xD106    BNE	L___Lib_I2C_012_I2Cx_Read89
;__Lib_I2C_012.c, 518 :: 		
0x08D0	0x1C8E    ADDS	R6, R1, #2
0x08D2	0x2501    MOVS	R5, #1
0x08D4	0x7834    LDRB	R4, [R6, #0]
0x08D6	0xF36504C3  BFI	R4, R5, #3, #1
0x08DA	0x7034    STRB	R4, [R6, #0]
0x08DC	0xE005    B	L___Lib_I2C_012_I2Cx_Read90
L___Lib_I2C_012_I2Cx_Read89:
;__Lib_I2C_012.c, 520 :: 		
0x08DE	0x1C8E    ADDS	R6, R1, #2
0x08E0	0x2500    MOVS	R5, #0
0x08E2	0x7834    LDRB	R4, [R6, #0]
0x08E4	0xF36504C3  BFI	R4, R5, #3, #1
0x08E8	0x7034    STRB	R4, [R6, #0]
L___Lib_I2C_012_I2Cx_Read90:
;__Lib_I2C_012.c, 522 :: 		
0x08EA	0x9101    STR	R1, [SP, #4]
0x08EC	0x4608    MOV	R0, R1
0x08EE	0xF7FFFEE1  BL	__Lib_I2C_012_I2Cx_ReadByte+0
0x08F2	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 524 :: 		
0x08F4	0x9C04    LDR	R4, [SP, #16]
0x08F6	0x1E62    SUBS	R2, R4, #1
; i start address is: 8 (R2)
; i end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Read91:
; i start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x08F8	0x2A00    CMP	R2, #0
0x08FA	0xDB34    BLT	L___Lib_I2C_012_I2Cx_Read92
;__Lib_I2C_012.c, 525 :: 		
0x08FC	0xE015    B	L___Lib_I2C_012_I2Cx_Read94
;__Lib_I2C_012.c, 526 :: 		
L___Lib_I2C_012_I2Cx_Read96:
;__Lib_I2C_012.c, 528 :: 		
0x08FE	0x9101    STR	R1, [SP, #4]
0x0900	0x9202    STR	R2, [SP, #8]
0x0902	0x4608    MOV	R0, R1
0x0904	0xF7FFFE42  BL	__Lib_I2C_012_I2Cx_Stop+0
0x0908	0x9A02    LDR	R2, [SP, #8]
0x090A	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 529 :: 		
0x090C	0xE012    B	L___Lib_I2C_012_I2Cx_Read95
;__Lib_I2C_012.c, 530 :: 		
L___Lib_I2C_012_I2Cx_Read97:
;__Lib_I2C_012.c, 532 :: 		
0x090E	0x1C8E    ADDS	R6, R1, #2
0x0910	0x2501    MOVS	R5, #1
0x0912	0x7834    LDRB	R4, [R6, #0]
0x0914	0xF36504C3  BFI	R4, R5, #3, #1
0x0918	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 533 :: 		
0x091A	0xE00B    B	L___Lib_I2C_012_I2Cx_Read95
;__Lib_I2C_012.c, 534 :: 		
L___Lib_I2C_012_I2Cx_Read98:
;__Lib_I2C_012.c, 535 :: 		
0x091C	0x1C8E    ADDS	R6, R1, #2
0x091E	0x2500    MOVS	R5, #0
0x0920	0x7834    LDRB	R4, [R6, #0]
0x0922	0xF36504C3  BFI	R4, R5, #3, #1
0x0926	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 536 :: 		
0x0928	0xE004    B	L___Lib_I2C_012_I2Cx_Read95
;__Lib_I2C_012.c, 537 :: 		
L___Lib_I2C_012_I2Cx_Read94:
0x092A	0x2A00    CMP	R2, #0
0x092C	0xD0E7    BEQ	L___Lib_I2C_012_I2Cx_Read96
0x092E	0x2A01    CMP	R2, #1
0x0930	0xD0ED    BEQ	L___Lib_I2C_012_I2Cx_Read97
0x0932	0xE7F3    B	L___Lib_I2C_012_I2Cx_Read98
L___Lib_I2C_012_I2Cx_Read95:
;__Lib_I2C_012.c, 540 :: 		
0x0934	0xB93A    CBNZ	R2, L___Lib_I2C_012_I2Cx_Read99
;__Lib_I2C_012.c, 541 :: 		
0x0936	0x1D0C    ADDS	R4, R1, #4
0x0938	0x7825    LDRB	R5, [R4, #0]
0x093A	0x9C03    LDR	R4, [SP, #12]
0x093C	0x7025    STRB	R5, [R4, #0]
0x093E	0x9C03    LDR	R4, [SP, #12]
0x0940	0x1C64    ADDS	R4, R4, #1
0x0942	0x9403    STR	R4, [SP, #12]
;__Lib_I2C_012.c, 543 :: 		
0x0944	0xE00B    B	L___Lib_I2C_012_I2Cx_Read100
L___Lib_I2C_012_I2Cx_Read99:
;__Lib_I2C_012.c, 545 :: 		
0x0946	0x9101    STR	R1, [SP, #4]
0x0948	0x9202    STR	R2, [SP, #8]
0x094A	0x4608    MOV	R0, R1
0x094C	0xF7FFFEB2  BL	__Lib_I2C_012_I2Cx_ReadByte+0
0x0950	0x9A02    LDR	R2, [SP, #8]
0x0952	0x9901    LDR	R1, [SP, #4]
0x0954	0x9C03    LDR	R4, [SP, #12]
0x0956	0x7020    STRB	R0, [R4, #0]
0x0958	0x9C03    LDR	R4, [SP, #12]
0x095A	0x1C64    ADDS	R4, R4, #1
0x095C	0x9403    STR	R4, [SP, #12]
;__Lib_I2C_012.c, 546 :: 		
L___Lib_I2C_012_I2Cx_Read100:
;__Lib_I2C_012.c, 524 :: 		
0x095E	0x1E54    SUBS	R4, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x0960	0x4623    MOV	R3, R4
;__Lib_I2C_012.c, 547 :: 		
; i end address is: 12 (R3)
0x0962	0x461A    MOV	R2, R3
0x0964	0xE7C8    B	L___Lib_I2C_012_I2Cx_Read91
L___Lib_I2C_012_I2Cx_Read92:
;__Lib_I2C_012.c, 550 :: 		
0x0966	0x9C05    LDR	R4, [SP, #20]
0x0968	0xB914    CBNZ	R4, L___Lib_I2C_012_I2Cx_Read101
;__Lib_I2C_012.c, 551 :: 		
0x096A	0x4608    MOV	R0, R1
; I2C_BASE end address is: 4 (R1)
0x096C	0xF000F86A  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 552 :: 		
L___Lib_I2C_012_I2Cx_Read101:
;__Lib_I2C_012.c, 553 :: 		
L_end_I2Cx_Read:
0x0970	0xF8DDE000  LDR	LR, [SP, #0]
0x0974	0xB005    ADD	SP, SP, #20
0x0976	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Read
__Lib_I2C_012_I2Cx_ReadByte:
;__Lib_I2C_012.c, 358 :: 		
; I2C_BASE start address is: 0 (R0)
0x06B4	0xB082    SUB	SP, SP, #8
0x06B6	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 360 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x06BA	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 361 :: 		
;__Lib_I2C_012.c, 364 :: 		
0x06BE	0x491F    LDR	R1, [PC, #124]
0x06C0	0x4288    CMP	R0, R1
0x06C2	0xD105    BNE	L___Lib_I2C_012_I2Cx_ReadByte48
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 365 :: 		
0x06C4	0x491E    LDR	R1, [PC, #120]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x06C6	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_012.c, 366 :: 		
0x06C8	0x491E    LDR	R1, [PC, #120]
0x06CA	0x6809    LDR	R1, [R1, #0]
0x06CC	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 367 :: 		
; I2Cx_TIMEOUT end address is: 12 (R3)
0x06CE	0xE015    B	L___Lib_I2C_012_I2Cx_ReadByte49
L___Lib_I2C_012_I2Cx_ReadByte48:
;__Lib_I2C_012.c, 368 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x06D0	0x491D    LDR	R1, [PC, #116]
0x06D2	0x4288    CMP	R0, R1
0x06D4	0xD106    BNE	L___Lib_I2C_012_I2Cx_ReadByte50
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 369 :: 		
0x06D6	0x491D    LDR	R1, [PC, #116]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x06D8	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 370 :: 		
0x06DA	0x491D    LDR	R1, [PC, #116]
0x06DC	0x6809    LDR	R1, [R1, #0]
0x06DE	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 371 :: 		
0x06E0	0x4613    MOV	R3, R2
0x06E2	0xE00B    B	L___Lib_I2C_012_I2Cx_ReadByte51
L___Lib_I2C_012_I2Cx_ReadByte50:
;__Lib_I2C_012.c, 372 :: 		
0x06E4	0x491B    LDR	R1, [PC, #108]
0x06E6	0x4288    CMP	R0, R1
0x06E8	0xD106    BNE	L___Lib_I2C_012_I2Cx_ReadByte129
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 373 :: 		
0x06EA	0x491B    LDR	R1, [PC, #108]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x06EC	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 374 :: 		
0x06EE	0x491B    LDR	R1, [PC, #108]
0x06F0	0x6809    LDR	R1, [R1, #0]
0x06F2	0x9101    STR	R1, [SP, #4]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x06F4	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 375 :: 		
0x06F6	0xE000    B	L___Lib_I2C_012_I2Cx_ReadByte52
L___Lib_I2C_012_I2Cx_ReadByte129:
;__Lib_I2C_012.c, 372 :: 		
0x06F8	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 375 :: 		
L___Lib_I2C_012_I2Cx_ReadByte52:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x06FA	0x460B    MOV	R3, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_ReadByte51:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_012_I2Cx_ReadByte49:
;__Lib_I2C_012.c, 377 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x06FC	0x1D01    ADDS	R1, R0, #4
0x06FE	0x780C    LDRB	R4, [R1, #0]
; dataByte start address is: 16 (R4)
;__Lib_I2C_012.c, 379 :: 		
; timeout start address is: 20 (R5)
0x0700	0x461D    MOV	R5, R3
; dataByte end address is: 16 (R4)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 380 :: 		
L___Lib_I2C_012_I2Cx_ReadByte53:
; timeout start address is: 20 (R5)
; dataByte start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
0x0702	0x1CC1    ADDS	R1, R0, #3
0x0704	0x780A    LDRB	R2, [R1, #0]
0x0706	0xF3C20140  UBFX	R1, R2, #1, #1
0x070A	0xB959    CBNZ	R1, L___Lib_I2C_012_I2Cx_ReadByte54
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 382 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x070C	0xB14B    CBZ	R3, L___Lib_I2C_012_I2Cx_ReadByte130
;__Lib_I2C_012.c, 383 :: 		
0x070E	0xB925    CBNZ	R5, L___Lib_I2C_012_I2Cx_ReadByte56
; dataByte end address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 384 :: 		
0x0710	0x2003    MOVS	R0, #3
0x0712	0x9C01    LDR	R4, [SP, #4]
0x0714	0x47A0    BLX	R4
;__Lib_I2C_012.c, 385 :: 		
0x0716	0x2001    MOVS	R0, #1
0x0718	0xE00B    B	L_end_I2Cx_ReadByte
;__Lib_I2C_012.c, 386 :: 		
L___Lib_I2C_012_I2Cx_ReadByte56:
;__Lib_I2C_012.c, 387 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 12 (R3)
; dataByte start address is: 16 (R4)
0x071A	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 8 (R2)
0x071C	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x071E	0x4615    MOV	R5, R2
;__Lib_I2C_012.c, 388 :: 		
0x0720	0xE7FF    B	L___Lib_I2C_012_I2Cx_ReadByte55
L___Lib_I2C_012_I2Cx_ReadByte130:
;__Lib_I2C_012.c, 382 :: 		
;__Lib_I2C_012.c, 388 :: 		
L___Lib_I2C_012_I2Cx_ReadByte55:
;__Lib_I2C_012.c, 389 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 12 (R3)
; timeout end address is: 20 (R5)
0x0722	0xE7EE    B	L___Lib_I2C_012_I2Cx_ReadByte53
L___Lib_I2C_012_I2Cx_ReadByte54:
;__Lib_I2C_012.c, 391 :: 		
0x0724	0x1CC3    ADDS	R3, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0726	0x2201    MOVS	R2, #1
0x0728	0x7819    LDRB	R1, [R3, #0]
0x072A	0xF3620141  BFI	R1, R2, #1, #1
0x072E	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 393 :: 		
0x0730	0xB2E0    UXTB	R0, R4
; dataByte end address is: 16 (R4)
;__Lib_I2C_012.c, 394 :: 		
L_end_I2Cx_ReadByte:
0x0732	0xF8DDE000  LDR	LR, [SP, #0]
0x0736	0xB002    ADD	SP, SP, #8
0x0738	0x4770    BX	LR
0x073A	0xBF00    NOP
0x073C	0x60004006  	I2C0_A1+0
0x0740	0x001C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0744	0x00701FFF  	_I2C0_Timeout_Ptr+0
0x0748	0x70004006  	I2C1_A1+0
0x074C	0x00201FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0750	0x00741FFF  	_I2C1_Timeout_Ptr+0
0x0754	0x6000400E  	I2C2_A1+0
0x0758	0x00241FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x075C	0x00781FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_ReadByte
_I2C1_Read:
;__Lib_I2C_012.c, 692 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0E58	0xB081    SUB	SP, SP, #4
0x0E5A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 693 :: 		
0x0E5E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0E60	0x4613    MOV	R3, R2
0x0E62	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0E64	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0E66	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0E68	0xF7FFFD0E  BL	__Lib_I2C_012_I2Cx_Read+0
0x0E6C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 694 :: 		
L_end_I2C1_Read:
0x0E6E	0xF8DDE000  LDR	LR, [SP, #0]
0x0E72	0xB001    ADD	SP, SP, #4
0x0E74	0x4770    BX	LR
0x0E76	0xBF00    NOP
0x0E78	0x70004006  	I2C1_A1+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_012.c, 769 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0E7C	0xB081    SUB	SP, SP, #4
0x0E7E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 770 :: 		
0x0E82	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0E84	0x4613    MOV	R3, R2
0x0E86	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0E88	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0E8A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0E8C	0xF7FFFCFC  BL	__Lib_I2C_012_I2Cx_Read+0
0x0E90	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 771 :: 		
L_end_I2C2_Read:
0x0E92	0xF8DDE000  LDR	LR, [SP, #0]
0x0E96	0xB001    ADD	SP, SP, #4
0x0E98	0x4770    BX	LR
0x0E9A	0xBF00    NOP
0x0E9C	0x6000400E  	I2C2_A1+0
; end of _I2C2_Read
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x192C	0xF649473E  MOVW	R7, #39998
0x1930	0xF2C00700  MOVT	R7, #0
0x1934	0xBF00    NOP
0x1936	0xBF00    NOP
L_Delay_1ms14:
0x1938	0x1E7F    SUBS	R7, R7, #1
0x193A	0xD1FD    BNE	L_Delay_1ms14
0x193C	0xBF00    NOP
0x193E	0xBF00    NOP
0x1940	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x1942	0x4770    BX	LR
; end of _Delay_1ms
_irthermo3_setMode:
;__irthermo3_driver.c, 324 :: 		void irthermo3_setMode(uint8_t mode){
0x1D9C	0xB082    SUB	SP, SP, #8
0x1D9E	0xF8CDE000  STR	LR, [SP, #0]
0x1DA2	0xF88D0004  STRB	R0, [SP, #4]
;__irthermo3_driver.c, 325 :: 		uint16_t reg  = readEEPROM16(REG_CONTROL);
0x1DA6	0xF2430001  MOVW	R0, #12289
0x1DAA	0xF7FFFAF3  BL	_readEEPROM16+0
;__irthermo3_driver.c, 326 :: 		reg &= ~(0x0003 << 1); //Clear the mode bits
0x1DAE	0xF64F71F9  MOVW	R1, #65529
0x1DB2	0xEA000201  AND	R2, R0, R1, LSL #0
0x1DB6	0xB292    UXTH	R2, R2
;__irthermo3_driver.c, 327 :: 		reg |= (mode << 1);
0x1DB8	0xF89D1004  LDRB	R1, [SP, #4]
0x1DBC	0x0049    LSLS	R1, R1, #1
0x1DBE	0xB289    UXTH	R1, R1
0x1DC0	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 328 :: 		writeEEPROM16(REG_CONTROL, reg);
0x1DC4	0xF2430001  MOVW	R0, #12289
0x1DC8	0xF7FFFDBC  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 329 :: 		}
L_end_irthermo3_setMode:
0x1DCC	0xF8DDE000  LDR	LR, [SP, #0]
0x1DD0	0xB002    ADD	SP, SP, #8
0x1DD2	0x4770    BX	LR
; end of _irthermo3_setMode
_writeEEPROM16:
;__irthermo3_driver.c, 234 :: 		void writeEEPROM16(uint16_t adr, uint16_t wData){
; wData start address is: 4 (R1)
; adr start address is: 0 (R0)
0x1944	0xB082    SUB	SP, SP, #8
0x1946	0xF8CDE000  STR	LR, [SP, #0]
; wData end address is: 4 (R1)
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
; wData start address is: 4 (R1)
;__irthermo3_driver.c, 237 :: 		wrData[0] = (wData & 0xFF00) >> 8;
0x194A	0xF10D0306  ADD	R3, SP, #6
0x194E	0xF401427F  AND	R2, R1, #65280
0x1952	0xB292    UXTH	R2, R2
0x1954	0x0A12    LSRS	R2, R2, #8
0x1956	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 238 :: 		wrData[1] = (wData & 0x00FF);
0x1958	0x1C5B    ADDS	R3, R3, #1
0x195A	0xF00102FF  AND	R2, R1, #255
; wData end address is: 4 (R1)
0x195E	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 239 :: 		adress[0] = (adr & 0xFF00) >> 8;
0x1960	0xAB01    ADD	R3, SP, #4
0x1962	0xF400427F  AND	R2, R0, #65280
0x1966	0xB292    UXTH	R2, R2
0x1968	0x0A12    LSRS	R2, R2, #8
0x196A	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 240 :: 		adress[1] = (adr & 0x00FF);
0x196C	0x1C5B    ADDS	R3, R3, #1
0x196E	0xF00002FF  AND	R2, R0, #255
; adr end address is: 0 (R0)
0x1972	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 241 :: 		hal_i2cStart();
0x1974	0xF7FFFBD4  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 242 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0x1978	0xAB01    ADD	R3, SP, #4
0x197A	0x4A0B    LDR	R2, [PC, #44]
0x197C	0x7812    LDRB	R2, [R2, #0]
0x197E	0x4619    MOV	R1, R3
0x1980	0x2300    MOVS	R3, #0
0x1982	0xB2D0    UXTB	R0, R2
0x1984	0x2202    MOVS	R2, #2
0x1986	0xF7FFFB73  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 243 :: 		hal_i2cWrite(_slaveAddress,wrData,2,END_MODE_STOP);
0x198A	0xF10D0306  ADD	R3, SP, #6
0x198E	0x4A06    LDR	R2, [PC, #24]
0x1990	0x7812    LDRB	R2, [R2, #0]
0x1992	0x4619    MOV	R1, R3
0x1994	0x2301    MOVS	R3, #1
0x1996	0xB2D0    UXTB	R0, R2
0x1998	0x2202    MOVS	R2, #2
0x199A	0xF7FFFB69  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 244 :: 		}
L_end_writeEEPROM16:
0x199E	0xF8DDE000  LDR	LR, [SP, #0]
0x19A2	0xB002    ADD	SP, SP, #8
0x19A4	0x4770    BX	LR
0x19A6	0xBF00    NOP
0x19A8	0x001A1FFF  	__irthermo3_driver__slaveAddress+0
; end of _writeEEPROM16
_readEEPROM32:
;__irthermo3_driver.c, 215 :: 		uint32_t readEEPROM32(uint16_t adr){
; adr start address is: 0 (R0)
0x1F8C	0xB083    SUB	SP, SP, #12
0x1F8E	0xF8CDE000  STR	LR, [SP, #0]
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
;__irthermo3_driver.c, 218 :: 		uint32_t retVal = 0;
;__irthermo3_driver.c, 219 :: 		adress[0] = (adr & 0xFF00) >> 8;
0x1F92	0xAA01    ADD	R2, SP, #4
0x1F94	0xF400417F  AND	R1, R0, #65280
0x1F98	0xB289    UXTH	R1, R1
0x1F9A	0x0A09    LSRS	R1, R1, #8
0x1F9C	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 220 :: 		adress[1] = (adr & 0x00FF);
0x1F9E	0x1C52    ADDS	R2, R2, #1
0x1FA0	0xF00001FF  AND	R1, R0, #255
; adr end address is: 0 (R0)
0x1FA4	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 221 :: 		hal_i2cStart();
0x1FA6	0xF7FFF8BB  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 222 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0x1FAA	0xAA01    ADD	R2, SP, #4
0x1FAC	0x4914    LDR	R1, [PC, #80]
0x1FAE	0x7809    LDRB	R1, [R1, #0]
0x1FB0	0x2300    MOVS	R3, #0
0x1FB2	0xB2C8    UXTB	R0, R1
0x1FB4	0x4611    MOV	R1, R2
0x1FB6	0x2202    MOVS	R2, #2
0x1FB8	0xF7FFF85A  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 223 :: 		hal_i2cRead(_slaveAddress,tmp,4,END_MODE_STOP);
0x1FBC	0xF10D0206  ADD	R2, SP, #6
0x1FC0	0x490F    LDR	R1, [PC, #60]
0x1FC2	0x7809    LDRB	R1, [R1, #0]
0x1FC4	0x2301    MOVS	R3, #1
0x1FC6	0xB2C8    UXTB	R0, R1
0x1FC8	0x4611    MOV	R1, R2
0x1FCA	0x2204    MOVS	R2, #4
0x1FCC	0xF7FFF896  BL	__irthermo3_driver_hal_i2cRead+0
;__irthermo3_driver.c, 224 :: 		retVal = tmp[2];   //lsw and msw are inverted
0x1FD0	0xF10D0306  ADD	R3, SP, #6
0x1FD4	0x1C99    ADDS	R1, R3, #2
0x1FD6	0x7809    LDRB	R1, [R1, #0]
; retVal start address is: 0 (R0)
0x1FD8	0xB2C8    UXTB	R0, R1
;__irthermo3_driver.c, 225 :: 		retVal <<= 8;
0x1FDA	0x0202    LSLS	R2, R0, #8
; retVal end address is: 0 (R0)
;__irthermo3_driver.c, 226 :: 		retVal |= tmp[3];
0x1FDC	0x1CD9    ADDS	R1, R3, #3
0x1FDE	0x7809    LDRB	R1, [R1, #0]
0x1FE0	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 227 :: 		retVal <<= 8;
0x1FE4	0x020A    LSLS	R2, R1, #8
;__irthermo3_driver.c, 228 :: 		retVal |= tmp[0];
0x1FE6	0x7819    LDRB	R1, [R3, #0]
0x1FE8	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 229 :: 		retVal <<= 8;
0x1FEC	0x020A    LSLS	R2, R1, #8
;__irthermo3_driver.c, 230 :: 		retVal |= tmp[1];
0x1FEE	0x1C59    ADDS	R1, R3, #1
0x1FF0	0x7809    LDRB	R1, [R1, #0]
0x1FF2	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 231 :: 		return retVal;
0x1FF6	0x4608    MOV	R0, R1
;__irthermo3_driver.c, 232 :: 		}
L_end_readEEPROM32:
0x1FF8	0xF8DDE000  LDR	LR, [SP, #0]
0x1FFC	0xB003    ADD	SP, SP, #12
0x1FFE	0x4770    BX	LR
0x2000	0x001A1FFF  	__irthermo3_driver__slaveAddress+0
; end of _readEEPROM32
_pow:
;__Lib_CMath.c, 397 :: 		
0x2064	0xB082    SUB	SP, SP, #8
0x2066	0xF8CDE000  STR	LR, [SP, #0]
; y start address is: 4 (S1)
; x start address is: 0 (S0)
0x206A	0xEEF02A40  VMOV.F32	S5, S0
0x206E	0xEEB02A60  VMOV.F32	S4, S1
; y end address is: 4 (S1)
; x end address is: 0 (S0)
; x start address is: 20 (S5)
; y start address is: 16 (S4)
;__Lib_CMath.c, 398 :: 		
; sign start address is: 0 (R0)
0x2072	0x2000    MOVS	R0, #0
;__Lib_CMath.c, 402 :: 		
0x2074	0xEEB52AC0  VCMPE.F32	S4, #0.0
0x2078	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x207C	0xD102    BNE	L_pow60
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 403 :: 		
0x207E	0xEEB70A00  VMOV.F32	S0, #1
0x2082	0xE03E    B	L_end_pow
L_pow60:
;__Lib_CMath.c, 404 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x2084	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x2088	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x208C	0xD104    BNE	L_pow61
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 405 :: 		
0x208E	0xF04F0200  MOV	R2, #0
0x2092	0xEE002A10  VMOV	S0, R2
0x2096	0xE034    B	L_end_pow
L_pow61:
;__Lib_CMath.c, 406 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x2098	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x209C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x20A0	0xDA1B    BGE	L__pow80
; sign end address is: 0 (R0)
;__Lib_CMath.c, 407 :: 		
0x20A2	0xEEBD0A42  VCVT.S32.F32	S0, S4
0x20A6	0xEE102A10  VMOV	R2, S0
; yi start address is: 0 (R0)
0x20AA	0x4610    MOV	R0, R2
;__Lib_CMath.c, 408 :: 		
0x20AC	0xEE002A10  VMOV	S0, R2
0x20B0	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x20B4	0xEEB40AC2  VCMPE.F32	S0, S4
0x20B8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x20BC	0xD004    BEQ	L_pow63
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; yi end address is: 0 (R0)
;__Lib_CMath.c, 409 :: 		
0x20BE	0xF04F0200  MOV	R2, #0
0x20C2	0xEE002A10  VMOV	S0, R2
0x20C6	0xE01C    B	L_end_pow
L_pow63:
;__Lib_CMath.c, 410 :: 		
; yi start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x20C8	0xF0000201  AND	R2, R0, #1
; yi end address is: 0 (R0)
; sign start address is: 0 (R0)
0x20CC	0xB2D0    UXTB	R0, R2
;__Lib_CMath.c, 411 :: 		
0x20CE	0xEEF10A62  VNEG.F32	S1, S5
; x end address is: 20 (S5)
; x start address is: 4 (S1)
; sign end address is: 0 (R0)
; x end address is: 4 (S1)
0x20D2	0xB2C5    UXTB	R5, R0
0x20D4	0xEEB00A60  VMOV.F32	S0, S1
;__Lib_CMath.c, 412 :: 		
0x20D8	0xE005    B	L_pow62
L__pow80:
;__Lib_CMath.c, 406 :: 		
0x20DA	0xF88D0004  STRB	R0, [SP, #4]
0x20DE	0xEEB00A62  VMOV.F32	S0, S5
0x20E2	0xF89D5004  LDRB	R5, [SP, #4]
;__Lib_CMath.c, 412 :: 		
L_pow62:
;__Lib_CMath.c, 413 :: 		
; x start address is: 0 (S0)
; sign start address is: 20 (R5)
; x end address is: 0 (S0)
0x20E6	0xF7FFFC6F  BL	_log+0
;__Lib_CMath.c, 414 :: 		
0x20EA	0xEE200A02  VMUL.F32	S0, S0, S4
; y end address is: 16 (S4)
;__Lib_CMath.c, 415 :: 		
0x20EE	0xF7FFFCA5  BL	_exp+0
; x start address is: 4 (S1)
0x20F2	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 417 :: 		
0x20F6	0xB115    CBZ	R5, L_pow64
; sign end address is: 20 (R5)
;__Lib_CMath.c, 418 :: 		
0x20F8	0xEEB10A60  VNEG.F32	S0, S1
; x end address is: 4 (S1)
0x20FC	0xE001    B	L_end_pow
L_pow64:
;__Lib_CMath.c, 419 :: 		
; x start address is: 4 (S1)
0x20FE	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 420 :: 		
L_end_pow:
0x2102	0xF8DDE000  LDR	LR, [SP, #0]
0x2106	0xB002    ADD	SP, SP, #8
0x2108	0x4770    BX	LR
; end of _pow
_log:
;__Lib_CMath.c, 365 :: 		
0x19C8	0xB082    SUB	SP, SP, #8
0x19CA	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;__Lib_CMath.c, 381 :: 		
0x19CE	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x19D2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x19D6	0xDC04    BGT	L_log59
; x end address is: 0 (S0)
;__Lib_CMath.c, 382 :: 		
0x19D8	0xF04F0100  MOV	R1, #0
0x19DC	0xEE001A10  VMOV	S0, R1
0x19E0	0xE023    B	L_end_log
L_log59:
;__Lib_CMath.c, 383 :: 		
; x start address is: 0 (S0)
0x19E2	0xA901    ADD	R1, SP, #4
0x19E4	0x4608    MOV	R0, R1
; x end address is: 0 (S0)
0x19E6	0xF7FFFD71  BL	_frexp+0
0x19EA	0xEEF00A00  VMOV.F32	S1, #2
0x19EE	0xEE600A20  VMUL.F32	S1, S0, S1
0x19F2	0xEEB70A00  VMOV.F32	S0, #1
0x19F6	0xEE300AC0  VSUB.F32	S0, S1, S0
;__Lib_CMath.c, 384 :: 		
0x19FA	0xF9BD1004  LDRSH	R1, [SP, #4]
0x19FE	0x1E49    SUBS	R1, R1, #1
0x1A00	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_CMath.c, 385 :: 		
0x1A04	0xF2400108  MOVW	R1, #8
0x1A08	0xB209    SXTH	R1, R1
0x1A0A	0x480A    LDR	R0, [PC, #40]
0x1A0C	0xF7FFFCFE  BL	__Lib_CMath_eval_poly+0
;__Lib_CMath.c, 386 :: 		
0x1A10	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1A14	0xEE011A10  VMOV	S2, R1
0x1A18	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x1A1C	0x4906    LDR	R1, [PC, #24]
0x1A1E	0xEE001A90  VMOV	S1, R1
0x1A22	0xEE600A81  VMUL.F32	S1, S1, S2
0x1A26	0xEE300A20  VADD.F32	S0, S0, S1
;__Lib_CMath.c, 388 :: 		
L_end_log:
0x1A2A	0xF8DDE000  LDR	LR, [SP, #0]
0x1A2E	0xB002    ADD	SP, SP, #8
0x1A30	0x4770    BX	LR
0x1A32	0xBF00    NOP
0x1A34	0x36C80000  	log_coeff_L0+0
0x1A38	0x72183F31  	#1060205080
; end of _log
_frexp:
;__Lib_CMath.c, 79 :: 		
; eptr start address is: 0 (R0)
0x14CC	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;__Lib_CMath.c, 83 :: 		
0x14CE	0xED8D0A01  VSTR.32	S0, [SP, #4]
; value end address is: 0 (S0)
;__Lib_CMath.c, 84 :: 		
0x14D2	0xF8BD1006  LDRH	R1, [SP, #6]
0x14D6	0xF3C111C7  UBFX	R1, R1, #7, #8
0x14DA	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0x14DC	0xB209    SXTH	R1, R1
;__Lib_CMath.c, 85 :: 		
0x14DE	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;__Lib_CMath.c, 86 :: 		
0x14E0	0x227E    MOVS	R2, #126
0x14E2	0xF8BD1006  LDRH	R1, [SP, #6]
0x14E6	0xF36211CE  BFI	R1, R2, #7, #8
0x14EA	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 87 :: 		
0x14EE	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 94 :: 		
L_end_frexp:
0x14F2	0xB002    ADD	SP, SP, #8
0x14F4	0x4770    BX	LR
; end of _frexp
__Lib_CMath_eval_poly:
;__Lib_CMath.c, 117 :: 		
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0x140C	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0x140E	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;__Lib_CMath.c, 120 :: 		
0x1412	0x008A    LSLS	R2, R1, #2
0x1414	0x1882    ADDS	R2, R0, R2
0x1416	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0x141A	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0x141E	0xEEB00A41  VMOV.F32	S0, S2
0x1422	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 121 :: 		
L___Lib_CMath_eval_poly17:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0x1426	0xB179    CBZ	R1, L___Lib_CMath_eval_poly18
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;__Lib_CMath.c, 122 :: 		
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0x1428	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0x142C	0x1E4A    SUBS	R2, R1, #1
0x142E	0xB212    SXTH	R2, R2
0x1430	0xB211    SXTH	R1, R2
0x1432	0x0092    LSLS	R2, R2, #2
0x1434	0x1882    ADDS	R2, R0, R2
0x1436	0xED120A00  VLDR.32	S0, [R2, #0]
0x143A	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
0x143E	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0x1442	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x1446	0xE7EE    B	L___Lib_CMath_eval_poly17
L___Lib_CMath_eval_poly18:
;__Lib_CMath.c, 124 :: 		
; res end address is: 0 (S0)
;__Lib_CMath.c, 125 :: 		
L_end_eval_poly:
0x1448	0xB001    ADD	SP, SP, #4
0x144A	0x4770    BX	LR
; end of __Lib_CMath_eval_poly
_exp:
;__Lib_CMath.c, 324 :: 		
0x1A3C	0xB081    SUB	SP, SP, #4
0x1A3E	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x1A42	0xEEF01A40  VMOV.F32	S3, S0
; x end address is: 0 (S0)
; x start address is: 12 (S3)
;__Lib_CMath.c, 342 :: 		
0x1A46	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x1A4A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1A4E	0xD102    BNE	L_exp53
; x end address is: 12 (S3)
;__Lib_CMath.c, 343 :: 		
0x1A50	0xEEB70A00  VMOV.F32	S0, #1
0x1A54	0xE05D    B	L_end_exp
L_exp53:
;__Lib_CMath.c, 344 :: 		
; x start address is: 12 (S3)
0x1A56	0x4931    LDR	R1, [PC, #196]
0x1A58	0xEE001A10  VMOV	S0, R1
0x1A5C	0xEEF41AC0  VCMPE.F32	S3, S0
0x1A60	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1A64	0xDD03    BLE	L_exp54
; x end address is: 12 (S3)
;__Lib_CMath.c, 345 :: 		
0x1A66	0x492E    LDR	R1, [PC, #184]
0x1A68	0xEE001A10  VMOV	S0, R1
0x1A6C	0xE051    B	L_end_exp
L_exp54:
;__Lib_CMath.c, 346 :: 		
; x start address is: 12 (S3)
0x1A6E	0x492D    LDR	R1, [PC, #180]
0x1A70	0xEE001A10  VMOV	S0, R1
0x1A74	0xEEF41AC0  VCMPE.F32	S3, S0
0x1A78	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1A7C	0xDA04    BGE	L_exp55
; x end address is: 12 (S3)
;__Lib_CMath.c, 347 :: 		
0x1A7E	0xF04F0100  MOV	R1, #0
0x1A82	0xEE001A10  VMOV	S0, R1
0x1A86	0xE044    B	L_end_exp
L_exp55:
;__Lib_CMath.c, 348 :: 		
; x start address is: 12 (S3)
0x1A88	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x1A8C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1A90	0xF2400100  MOVW	R1, #0
0x1A94	0xDA00    BGE	L__exp99
0x1A96	0x2101    MOVS	R1, #1
L__exp99:
; sign start address is: 12 (R3)
0x1A98	0xB2CB    UXTB	R3, R1
;__Lib_CMath.c, 349 :: 		
0x1A9A	0xB2C9    UXTB	R1, R1
0x1A9C	0xB111    CBZ	R1, L__exp79
;__Lib_CMath.c, 350 :: 		
0x1A9E	0xEEF10A61  VNEG.F32	S1, S3
; x end address is: 12 (S3)
; x start address is: 4 (S1)
; x end address is: 4 (S1)
0x1AA2	0xE001    B	L_exp56
L__exp79:
;__Lib_CMath.c, 349 :: 		
0x1AA4	0xEEF00A61  VMOV.F32	S1, S3
;__Lib_CMath.c, 350 :: 		
L_exp56:
;__Lib_CMath.c, 351 :: 		
; x start address is: 4 (S1)
0x1AA8	0x491F    LDR	R1, [PC, #124]
0x1AAA	0xEE001A10  VMOV	S0, R1
0x1AAE	0xEE200A80  VMUL.F32	S0, S1, S0
; x end address is: 4 (S1)
; x start address is: 12 (S3)
0x1AB2	0xEEF01A40  VMOV.F32	S3, S0
;__Lib_CMath.c, 352 :: 		
0x1AB6	0xF7FFFCC9  BL	_floor+0
0x1ABA	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1ABE	0xEE101A10  VMOV	R1, S0
0x1AC2	0xB209    SXTH	R1, R1
; exp start address is: 16 (R4)
0x1AC4	0xB20C    SXTH	R4, R1
;__Lib_CMath.c, 353 :: 		
0x1AC6	0xEE001A10  VMOV	S0, R1
0x1ACA	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x1ACE	0xEE310AC0  VSUB.F32	S0, S3, S0
; x end address is: 12 (S3)
;__Lib_CMath.c, 354 :: 		
0x1AD2	0xF2400109  MOVW	R1, #9
0x1AD6	0xB209    SXTH	R1, R1
0x1AD8	0x4814    LDR	R0, [PC, #80]
0x1ADA	0xF7FFFC97  BL	__Lib_CMath_eval_poly+0
0x1ADE	0xB220    SXTH	R0, R4
; exp end address is: 16 (R4)
0x1AE0	0xF7FFFECC  BL	_ldexp+0
; x start address is: 4 (S1)
0x1AE4	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 355 :: 		
0x1AE8	0xB18B    CBZ	R3, L_exp57
; sign end address is: 12 (R3)
;__Lib_CMath.c, 356 :: 		
0x1AEA	0x490D    LDR	R1, [PC, #52]
0x1AEC	0xEE001A10  VMOV	S0, R1
0x1AF0	0xEEF40AC0  VCMPE.F32	S1, S0
0x1AF4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1AF8	0xD104    BNE	L_exp58
; x end address is: 4 (S1)
;__Lib_CMath.c, 357 :: 		
0x1AFA	0xF04F0100  MOV	R1, #0
0x1AFE	0xEE001A10  VMOV	S0, R1
0x1B02	0xE006    B	L_end_exp
L_exp58:
;__Lib_CMath.c, 358 :: 		
; x start address is: 4 (S1)
0x1B04	0xEEB70A00  VMOV.F32	S0, #1
0x1B08	0xEE800A20  VDIV.F32	S0, S0, S1
; x end address is: 4 (S1)
0x1B0C	0xE001    B	L_end_exp
;__Lib_CMath.c, 359 :: 		
L_exp57:
;__Lib_CMath.c, 360 :: 		
; x start address is: 4 (S1)
0x1B0E	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 361 :: 		
L_end_exp:
0x1B12	0xF8DDE000  LDR	LR, [SP, #0]
0x1B16	0xB001    ADD	SP, SP, #4
0x1B18	0x4770    BX	LR
0x1B1A	0xBF00    NOP
0x1B1C	0xD4FE42B2  	#1119016190
0x1B20	0xFFFF7F7F  	#2139095039
0x1B24	0xAC50C2AE  	#-1028740016
0x1B28	0xAA3B3FB8  	#1069066811
0x1B2C	0x36A00000  	exp_coeff_L0+0
; end of _exp
_floor:
;__Lib_CMath.c, 38 :: 		
0x144C	0xB082    SUB	SP, SP, #8
0x144E	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 42 :: 		
0x1452	0xA901    ADD	R1, SP, #4
0x1454	0x6809    LDR	R1, [R1, #0]
0x1456	0x0DC9    LSRS	R1, R1, #23
0x1458	0xF00101FF  AND	R1, R1, #255
;__Lib_CMath.c, 43 :: 		
0x145C	0xB209    SXTH	R1, R1
0x145E	0x397F    SUBS	R1, #127
0x1460	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0x1462	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 44 :: 		
0x1464	0x2900    CMP	R1, #0
0x1466	0xDA0E    BGE	L_floor1
; expon end address is: 0 (R0)
;__Lib_CMath.c, 45 :: 		
0x1468	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x146C	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1470	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1474	0xDA02    BGE	L_floor2
;__Lib_CMath.c, 46 :: 		
0x1476	0xEEBF0A00  VMOV.F32	S0, #-1
0x147A	0xE024    B	L_end_floor
L_floor2:
;__Lib_CMath.c, 48 :: 		
0x147C	0xF04F0100  MOV	R1, #0
0x1480	0xEE001A10  VMOV	S0, R1
0x1484	0xE01F    B	L_end_floor
L_floor1:
;__Lib_CMath.c, 49 :: 		
; expon start address is: 0 (R0)
0x1486	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x1488	0x2918    CMP	R1, #24
0x148A	0xD902    BLS	L_floor4
;__Lib_CMath.c, 50 :: 		
0x148C	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1490	0xE019    B	L_end_floor
L_floor4:
;__Lib_CMath.c, 51 :: 		
0x1492	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1496	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x149A	0xEE101A10  VMOV	R1, S0
0x149E	0xEE001A90  VMOV	S1, R1
0x14A2	0xEEF80AE0  VCVT.F32.S32	S1, S1
; i start address is: 8 (S2)
0x14A6	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 53 :: 		
0x14AA	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x14AE	0xEEF40AC0  VCMPE.F32	S1, S0
0x14B2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x14B6	0xDD04    BLE	L_floor5
;__Lib_CMath.c, 54 :: 		
0x14B8	0xEEB70A00  VMOV.F32	S0, #1
0x14BC	0xEE310A40  VSUB.F32	S0, S2, S0
; i end address is: 8 (S2)
0x14C0	0xE001    B	L_end_floor
L_floor5:
;__Lib_CMath.c, 55 :: 		
; i start address is: 8 (S2)
0x14C2	0xEEB00A41  VMOV.F32	S0, S2
; i end address is: 8 (S2)
;__Lib_CMath.c, 56 :: 		
L_end_floor:
0x14C6	0xB002    ADD	SP, SP, #8
0x14C8	0x4770    BX	LR
; end of _floor
_ldexp:
;__Lib_CMath.c, 97 :: 		
; newexp start address is: 0 (R0)
0x187C	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;__Lib_CMath.c, 100 :: 		
0x187E	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 101 :: 		
0x1882	0xF8BD1006  LDRH	R1, [SP, #6]
0x1886	0xF3C111C7  UBFX	R1, R1, #7, #8
0x188A	0x1841    ADDS	R1, R0, R1
0x188C	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 102 :: 		
0x188E	0xB209    SXTH	R1, R1
0x1890	0x2900    CMP	R1, #0
0x1892	0xDA04    BGE	L_ldexp11
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 103 :: 		
0x1894	0xF04F0100  MOV	R1, #0
0x1898	0xEE001A10  VMOV	S0, R1
0x189C	0xE019    B	L_end_ldexp
L_ldexp11:
;__Lib_CMath.c, 105 :: 		
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0x189E	0xF1B00FFF  CMP	R0, #255
0x18A2	0xDD0D    BLE	L_ldexp13
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 106 :: 		
0x18A4	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x18A8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x18AC	0xDA04    BGE	L_ldexp14
; value end address is: 0 (S0)
;__Lib_CMath.c, 107 :: 		
0x18AE	0xF46F0100  MVN	R1, #8388608
0x18B2	0xEE001A10  VMOV	S0, R1
0x18B6	0xE00C    B	L_end_ldexp
L_ldexp14:
;__Lib_CMath.c, 109 :: 		
0x18B8	0x4907    LDR	R1, [PC, #28]
0x18BA	0xEE001A10  VMOV	S0, R1
0x18BE	0xE008    B	L_end_ldexp
L_ldexp13:
;__Lib_CMath.c, 111 :: 		
; newexp start address is: 0 (R0)
0x18C0	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0x18C2	0xF8BD1006  LDRH	R1, [SP, #6]
0x18C6	0xF36211CE  BFI	R1, R2, #7, #8
0x18CA	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 112 :: 		
0x18CE	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 114 :: 		
L_end_ldexp:
0x18D2	0xB002    ADD	SP, SP, #8
0x18D4	0x4770    BX	LR
0x18D6	0xBF00    NOP
0x18D8	0xFFFF7F7F  	#2139095039
; end of _ldexp
_applicationTask:
;Click_IrThermo_3_KINETIS.c, 54 :: 		void applicationTask()
0x2C74	0xB095    SUB	SP, SP, #84
0x2C76	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_KINETIS.c, 56 :: 		char tempA[] = "AMBIENT TEMPERATURE IS: ";
0x2C7A	0xF10D0B1F  ADD	R11, SP, #31
0x2C7E	0xF10B0A31  ADD	R10, R11, #49
0x2C82	0xF8DFC098  LDR	R12, [PC, #152]
0x2C86	0xF000F84B  BL	___CC2DW+0
;Click_IrThermo_3_KINETIS.c, 57 :: 		char tempO[] = "OBJECT TEMPERATURE IS: ";
;Click_IrThermo_3_KINETIS.c, 61 :: 		ambijentalna = irthermo3_getAmbientTemperature();
0x2C8A	0xF7FFFD8F  BL	_irthermo3_getAmbientTemperature+0
; ambijentalna start address is: 0 (S0)
;Click_IrThermo_3_KINETIS.c, 62 :: 		mikrobus_logWrite(tempA,_LOG_TEXT);
0x2C8E	0xF10D001F  ADD	R0, SP, #31
0x2C92	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2C96	0x2101    MOVS	R1, #1
0x2C98	0xF7FFFD50  BL	_mikrobus_logWrite+0
0x2C9C	0xED9D0A01  VLDR.32	S0, [SP, #4]
;Click_IrThermo_3_KINETIS.c, 63 :: 		LongDoubleToStr(ambijentalna,txtDouble);
0x2CA0	0xA802    ADD	R0, SP, #8
0x2CA2	0x9014    STR	R0, [SP, #80]
0x2CA4	0xEE100A10  VMOV	R0, S0
0x2CA8	0xF7FFFA40  BL	__FloatToLongDouble+0
; ambijentalna end address is: 0 (S0)
0x2CAC	0x9A14    LDR	R2, [SP, #80]
0x2CAE	0xEE000A10  VMOV	S0, R0
0x2CB2	0xEE001A90  VMOV	S1, R1
0x2CB6	0x4610    MOV	R0, R2
0x2CB8	0xF7FFFDEA  BL	_LongDoubleToStr+0
;Click_IrThermo_3_KINETIS.c, 64 :: 		mikrobus_logWrite(txtDouble,_LOG_LINE);
0x2CBC	0xA802    ADD	R0, SP, #8
0x2CBE	0x2102    MOVS	R1, #2
0x2CC0	0xF7FFFD3C  BL	_mikrobus_logWrite+0
;Click_IrThermo_3_KINETIS.c, 66 :: 		objekta = irthermo3_getObjectTemperature();
0x2CC4	0xF7FFFBDA  BL	_irthermo3_getObjectTemperature+0
; objekta start address is: 0 (S0)
;Click_IrThermo_3_KINETIS.c, 67 :: 		mikrobus_logWrite(tempO,_LOG_TEXT);
0x2CC8	0xA80E    ADD	R0, SP, #56
0x2CCA	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2CCE	0x2101    MOVS	R1, #1
0x2CD0	0xF7FFFD34  BL	_mikrobus_logWrite+0
0x2CD4	0xED9D0A01  VLDR.32	S0, [SP, #4]
;Click_IrThermo_3_KINETIS.c, 68 :: 		LongDoubleToStr(objekta,txtDouble);
0x2CD8	0xA802    ADD	R0, SP, #8
0x2CDA	0x9014    STR	R0, [SP, #80]
0x2CDC	0xEE100A10  VMOV	R0, S0
0x2CE0	0xF7FFFA24  BL	__FloatToLongDouble+0
; objekta end address is: 0 (S0)
0x2CE4	0x9A14    LDR	R2, [SP, #80]
0x2CE6	0xEE000A10  VMOV	S0, R0
0x2CEA	0xEE001A90  VMOV	S1, R1
0x2CEE	0x4610    MOV	R0, R2
0x2CF0	0xF7FFFDCE  BL	_LongDoubleToStr+0
;Click_IrThermo_3_KINETIS.c, 69 :: 		mikrobus_logWrite(txtDouble,_LOG_LINE);
0x2CF4	0xA802    ADD	R0, SP, #8
0x2CF6	0x2102    MOVS	R1, #2
0x2CF8	0xF7FFFD20  BL	_mikrobus_logWrite+0
;Click_IrThermo_3_KINETIS.c, 70 :: 		Delay_ms(2000);
0x2CFC	0xF24B37FE  MOVW	R7, #46078
0x2D00	0xF2C047C4  MOVT	R7, #1220
0x2D04	0xBF00    NOP
0x2D06	0xBF00    NOP
L_applicationTask4:
0x2D08	0x1E7F    SUBS	R7, R7, #1
0x2D0A	0xD1FD    BNE	L_applicationTask4
0x2D0C	0xBF00    NOP
0x2D0E	0xBF00    NOP
0x2D10	0xBF00    NOP
;Click_IrThermo_3_KINETIS.c, 71 :: 		}
L_end_applicationTask:
0x2D12	0xF8DDE000  LDR	LR, [SP, #0]
0x2D16	0xB015    ADD	SP, SP, #84
0x2D18	0x4770    BX	LR
0x2D1A	0xBF00    NOP
0x2D1C	0x366C0000  	?ICSapplicationTask_tempA_L0+0
; end of _applicationTask
_irthermo3_getAmbientTemperature:
;__irthermo3_driver.c, 331 :: 		float irthermo3_getAmbientTemperature(){
0x27AC	0xB083    SUB	SP, SP, #12
0x27AE	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 335 :: 		if(getMode() != _MODE_CONTINUOUS){
0x27B2	0xF7FFFA4B  BL	_getMode+0
0x27B6	0x2803    CMP	R0, #3
0x27B8	0xD001    BEQ	L_irthermo3_getAmbientTemperature6
;__irthermo3_driver.c, 336 :: 		setSOCbit();
0x27BA	0xF7FFFA6B  BL	_setSOCbit+0
;__irthermo3_driver.c, 337 :: 		}
L_irthermo3_getAmbientTemperature6:
;__irthermo3_driver.c, 338 :: 		clearDataAvailable();
0x27BE	0xF7FFFAAD  BL	_clearDataAvailable+0
;__irthermo3_driver.c, 339 :: 		waitForNewData(750);
0x27C2	0xF24020EE  MOVW	R0, #750
0x27C6	0xF7FFFABB  BL	_waitForNewData+0
;__irthermo3_driver.c, 341 :: 		sixRAM = (uint16_t)readEEPROM16(RAM_6);
0x27CA	0xF2440005  MOVW	R0, #16389
0x27CE	0xF7FEFDE1  BL	_readEEPROM16+0
; sixRAM start address is: 4 (R1)
0x27D2	0xB201    SXTH	R1, R0
;__irthermo3_driver.c, 342 :: 		nineRAM = (uint16_t)readEEPROM16(RAM_9);
0x27D4	0xF8AD1004  STRH	R1, [SP, #4]
0x27D8	0xF2440008  MOVW	R0, #16392
0x27DC	0xF7FEFDDA  BL	_readEEPROM16+0
0x27E0	0xF9BD1004  LDRSH	R1, [SP, #4]
;__irthermo3_driver.c, 344 :: 		VRta = nineRAM + Gb * (sixRAM / 12.0);
0x27E4	0xEE011A10  VMOV	S2, R1
0x27E8	0xEEB81AC1  VCVT.F32.S32	S2, S2
; sixRAM end address is: 4 (R1)
0x27EC	0xEEB20A08  VMOV.F32	S0, #12
0x27F0	0xEEC10A00  VDIV.F32	S1, S2, S0
0x27F4	0x4921    LDR	R1, [PC, #132]
0x27F6	0xED110A00  VLDR.32	S0, [R1, #0]
0x27FA	0xEE600A20  VMUL.F32	S1, S0, S1
0x27FE	0xEE000A10  VMOV	S0, R0
0x2802	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2806	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 345 :: 		AMB = ((sixRAM / 12.0) / VRta) * pow(2, 19);
0x280A	0xEEB20A08  VMOV.F32	S0, #12
0x280E	0xEE810A00  VDIV.F32	S0, S2, S0
0x2812	0xEE800A20  VDIV.F32	S0, S0, S1
0x2816	0xED8D0A02  VSTR.32	S0, [SP, #8]
0x281A	0xEEF30A03  VMOV.F32	S1, #19
0x281E	0xEEB00A00  VMOV.F32	S0, #2
0x2822	0xF7FFFC1F  BL	_pow+0
0x2826	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x282A	0xEE600A80  VMUL.F32	S1, S1, S0
;__irthermo3_driver.c, 346 :: 		ambientTemp = P_O + (AMB - P_R) / P_G + P_T * pow((AMB - P_R), 2);
0x282E	0x4814    LDR	R0, [PC, #80]
0x2830	0xED100A00  VLDR.32	S0, [R0, #0]
0x2834	0xEE301AC0  VSUB.F32	S2, S1, S0
0x2838	0x4812    LDR	R0, [PC, #72]
0x283A	0xED100A00  VLDR.32	S0, [R0, #0]
0x283E	0xEEC10A00  VDIV.F32	S1, S2, S0
0x2842	0x4811    LDR	R0, [PC, #68]
0x2844	0xED100A00  VLDR.32	S0, [R0, #0]
0x2848	0xEE300A20  VADD.F32	S0, S0, S1
0x284C	0xED8D0A02  VSTR.32	S0, [SP, #8]
0x2850	0xEEF00A00  VMOV.F32	S1, #2
0x2854	0xEEB00A41  VMOV.F32	S0, S2
0x2858	0xF7FFFC04  BL	_pow+0
0x285C	0x480B    LDR	R0, [PC, #44]
0x285E	0xED500A00  VLDR.32	S1, [R0, #0]
0x2862	0xEE600A80  VMUL.F32	S1, S1, S0
0x2866	0xED9D0A02  VLDR.32	S0, [SP, #8]
0x286A	0xEE300A20  VADD.F32	S0, S0, S1
;__irthermo3_driver.c, 347 :: 		return ambientTemp;
0x286E	0xEEB00A40  VMOV.F32	S0, S0
;__irthermo3_driver.c, 348 :: 		}
L_end_irthermo3_getAmbientTemperature:
0x2872	0xF8DDE000  LDR	LR, [SP, #0]
0x2876	0xB003    ADD	SP, SP, #12
0x2878	0x4770    BX	LR
0x287A	0xBF00    NOP
0x287C	0x00341FFF  	_Gb+0
0x2880	0x003C1FFF  	_P_R+0
0x2884	0x00401FFF  	_P_G+0
0x2888	0x00381FFF  	_P_O+0
0x288C	0x00441FFF  	_P_T+0
; end of _irthermo3_getAmbientTemperature
_getMode:
;__irthermo3_driver.c, 137 :: 		uint8_t getMode(){
0x1C4C	0xB081    SUB	SP, SP, #4
0x1C4E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 138 :: 		uint16_t mode = readEEPROM16(REG_CONTROL);
0x1C52	0xF2430001  MOVW	R0, #12289
0x1C56	0xF7FFFB9D  BL	_readEEPROM16+0
;__irthermo3_driver.c, 139 :: 		mode = (mode >> 1) & 0x0003; //Clear all other bits
0x1C5A	0x0840    LSRS	R0, R0, #1
0x1C5C	0xB280    UXTH	R0, R0
0x1C5E	0xF0000003  AND	R0, R0, #3
;__irthermo3_driver.c, 140 :: 		return (uint8_t)mode;
0x1C62	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 141 :: 		}
L_end_getMode:
0x1C64	0xF8DDE000  LDR	LR, [SP, #0]
0x1C68	0xB001    ADD	SP, SP, #4
0x1C6A	0x4770    BX	LR
; end of _getMode
_setSOCbit:
;__irthermo3_driver.c, 143 :: 		void setSOCbit(){
0x1C94	0xB081    SUB	SP, SP, #4
0x1C96	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 144 :: 		uint16_t reg = readEEPROM16(REG_CONTROL);
0x1C9A	0xF2430001  MOVW	R0, #12289
0x1C9E	0xF7FFFB79  BL	_readEEPROM16+0
;__irthermo3_driver.c, 145 :: 		reg |= (1 << 3);
0x1CA2	0xF0400008  ORR	R0, R0, #8
;__irthermo3_driver.c, 146 :: 		writeEEPROM16(REG_CONTROL, reg); //Set the bit
0x1CA6	0xB281    UXTH	R1, R0
0x1CA8	0xF2430001  MOVW	R0, #12289
0x1CAC	0xF7FFFE4A  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 147 :: 		}
L_end_setSOCbit:
0x1CB0	0xF8DDE000  LDR	LR, [SP, #0]
0x1CB4	0xB001    ADD	SP, SP, #4
0x1CB6	0x4770    BX	LR
; end of _setSOCbit
_clearDataAvailable:
;__irthermo3_driver.c, 155 :: 		void clearDataAvailable(){
0x1D1C	0xB081    SUB	SP, SP, #4
0x1D1E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 156 :: 		uint16_t reg = getStatus();
0x1D22	0xF7FFFCB9  BL	_getStatus+0
;__irthermo3_driver.c, 157 :: 		reg &= ~(1 << BIT_NEW_DATA); //Clear the bit
0x1D26	0xF64F71FE  MOVW	R1, #65534
0x1D2A	0x4008    ANDS	R0, R1
;__irthermo3_driver.c, 158 :: 		writeEEPROM16(REG_STATUS, reg);
0x1D2C	0xB281    UXTH	R1, R0
0x1D2E	0xF64370FF  MOVW	R0, #16383
0x1D32	0xF7FFFE07  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 159 :: 		}
L_end_clearDataAvailable:
0x1D36	0xF8DDE000  LDR	LR, [SP, #0]
0x1D3A	0xB001    ADD	SP, SP, #4
0x1D3C	0x4770    BX	LR
; end of _clearDataAvailable
_waitForNewData:
;__irthermo3_driver.c, 161 :: 		void waitForNewData(uint16_t timeout_ms){
0x1D40	0xB083    SUB	SP, SP, #12
0x1D42	0xF8CDE000  STR	LR, [SP, #0]
0x1D46	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 162 :: 		uint16_t counter = 0;
0x1D4A	0xF2400100  MOVW	R1, #0
0x1D4E	0xF8AD1004  STRH	R1, [SP, #4]
;__irthermo3_driver.c, 163 :: 		while(!newDataAvailable()){
L_waitForNewData0:
0x1D52	0xF7FFFDDF  BL	_newDataAvailable+0
0x1D56	0xB968    CBNZ	R0, L_waitForNewData1
;__irthermo3_driver.c, 164 :: 		Delay_1ms();
0x1D58	0xF7FFFDE8  BL	_Delay_1ms+0
;__irthermo3_driver.c, 165 :: 		counter++;
0x1D5C	0xF8BD1004  LDRH	R1, [SP, #4]
0x1D60	0x1C4A    ADDS	R2, R1, #1
0x1D62	0xB292    UXTH	R2, R2
0x1D64	0xF8AD2004  STRH	R2, [SP, #4]
;__irthermo3_driver.c, 166 :: 		if(counter > timeout_ms){
0x1D68	0xF8BD1008  LDRH	R1, [SP, #8]
0x1D6C	0x428A    CMP	R2, R1
0x1D6E	0xD900    BLS	L_waitForNewData2
;__irthermo3_driver.c, 167 :: 		return;
0x1D70	0xE000    B	L_end_waitForNewData
;__irthermo3_driver.c, 168 :: 		}
L_waitForNewData2:
;__irthermo3_driver.c, 169 :: 		}
0x1D72	0xE7EE    B	L_waitForNewData0
L_waitForNewData1:
;__irthermo3_driver.c, 170 :: 		}
L_end_waitForNewData:
0x1D74	0xF8DDE000  LDR	LR, [SP, #0]
0x1D78	0xB003    ADD	SP, SP, #12
0x1D7A	0x4770    BX	LR
; end of _waitForNewData
_newDataAvailable:
;__irthermo3_driver.c, 172 :: 		uint8_t newDataAvailable(){
0x1914	0xB081    SUB	SP, SP, #4
0x1916	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 173 :: 		uint8_t retValue = (getStatus() & (uint16_t)(0x0001 << BIT_NEW_DATA));
0x191A	0xF7FFFEBD  BL	_getStatus+0
0x191E	0xF0000001  AND	R0, R0, #1
;__irthermo3_driver.c, 174 :: 		return retValue;
0x1922	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 175 :: 		}
L_end_newDataAvailable:
0x1924	0xF8DDE000  LDR	LR, [SP, #0]
0x1928	0xB001    ADD	SP, SP, #4
0x192A	0x4770    BX	LR
; end of _newDataAvailable
_mikrobus_logWrite:
;clicker_2_KINETIS.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x273C	0xB083    SUB	SP, SP, #12
0x273E	0xF8CDE000  STR	LR, [SP, #0]
0x2742	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;clicker_2_KINETIS.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x2744	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;clicker_2_KINETIS.c, 321 :: 		uint8_t row = 13;
0x2746	0x220D    MOVS	R2, #13
0x2748	0xF88D2008  STRB	R2, [SP, #8]
0x274C	0x220A    MOVS	R2, #10
0x274E	0xF88D2009  STRB	R2, [SP, #9]
;clicker_2_KINETIS.c, 322 :: 		uint8_t line = 10;
;clicker_2_KINETIS.c, 323 :: 		switch( format )
0x2752	0xE01F    B	L_mikrobus_logWrite93
; format end address is: 4 (R1)
;clicker_2_KINETIS.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite95:
;clicker_2_KINETIS.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x2754	0xF7FFFAB0  BL	clicker_2_KINETIS__log_write+0
;clicker_2_KINETIS.c, 327 :: 		break;
0x2758	0xE023    B	L_mikrobus_logWrite94
;clicker_2_KINETIS.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite96:
;clicker_2_KINETIS.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite97:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x275A	0x7802    LDRB	R2, [R0, #0]
0x275C	0xB12A    CBZ	R2, L_mikrobus_logWrite98
;clicker_2_KINETIS.c, 331 :: 		_log_write( ptr );
0x275E	0x9001    STR	R0, [SP, #4]
0x2760	0xF7FFFAAA  BL	clicker_2_KINETIS__log_write+0
0x2764	0x9801    LDR	R0, [SP, #4]
;clicker_2_KINETIS.c, 332 :: 		ptr++;
0x2766	0x1C40    ADDS	R0, R0, #1
;clicker_2_KINETIS.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x2768	0xE7F7    B	L_mikrobus_logWrite97
L_mikrobus_logWrite98:
;clicker_2_KINETIS.c, 334 :: 		break;
0x276A	0xE01A    B	L_mikrobus_logWrite94
;clicker_2_KINETIS.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite99:
;clicker_2_KINETIS.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite100:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x276C	0x7802    LDRB	R2, [R0, #0]
0x276E	0xB12A    CBZ	R2, L_mikrobus_logWrite101
;clicker_2_KINETIS.c, 338 :: 		_log_write( ptr );
0x2770	0x9001    STR	R0, [SP, #4]
0x2772	0xF7FFFAA1  BL	clicker_2_KINETIS__log_write+0
0x2776	0x9801    LDR	R0, [SP, #4]
;clicker_2_KINETIS.c, 339 :: 		ptr++;
0x2778	0x1C40    ADDS	R0, R0, #1
;clicker_2_KINETIS.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x277A	0xE7F7    B	L_mikrobus_logWrite100
L_mikrobus_logWrite101:
;clicker_2_KINETIS.c, 341 :: 		_log_write( &row );
0x277C	0xAA02    ADD	R2, SP, #8
0x277E	0x4610    MOV	R0, R2
0x2780	0xF7FFFA9A  BL	clicker_2_KINETIS__log_write+0
;clicker_2_KINETIS.c, 342 :: 		_log_write( &line );
0x2784	0xF10D0209  ADD	R2, SP, #9
0x2788	0x4610    MOV	R0, R2
0x278A	0xF7FFFA95  BL	clicker_2_KINETIS__log_write+0
;clicker_2_KINETIS.c, 343 :: 		break;
0x278E	0xE008    B	L_mikrobus_logWrite94
;clicker_2_KINETIS.c, 344 :: 		default :
L_mikrobus_logWrite102:
;clicker_2_KINETIS.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x2790	0x2006    MOVS	R0, #6
0x2792	0xE007    B	L_end_mikrobus_logWrite
;clicker_2_KINETIS.c, 346 :: 		}
L_mikrobus_logWrite93:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x2794	0x2900    CMP	R1, #0
0x2796	0xD0DD    BEQ	L_mikrobus_logWrite95
0x2798	0x2901    CMP	R1, #1
0x279A	0xD0DE    BEQ	L_mikrobus_logWrite96
0x279C	0x2902    CMP	R1, #2
0x279E	0xD0E5    BEQ	L_mikrobus_logWrite99
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x27A0	0xE7F6    B	L_mikrobus_logWrite102
L_mikrobus_logWrite94:
;clicker_2_KINETIS.c, 347 :: 		return 0;
0x27A2	0x2000    MOVS	R0, #0
;clicker_2_KINETIS.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x27A4	0xF8DDE000  LDR	LR, [SP, #0]
0x27A8	0xB003    ADD	SP, SP, #12
0x27AA	0x4770    BX	LR
; end of _mikrobus_logWrite
clicker_2_KINETIS__log_write:
;__c2_kinetis_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1CB8	0xB081    SUB	SP, SP, #4
0x1CBA	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__c2_kinetis_log.c, 19 :: 		logger( *data_ );
0x1CBE	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1CC0	0xB2CC    UXTB	R4, R1
0x1CC2	0xB2A0    UXTH	R0, R4
0x1CC4	0x4C03    LDR	R4, [PC, #12]
0x1CC6	0x6824    LDR	R4, [R4, #0]
0x1CC8	0x47A0    BLX	R4
;__c2_kinetis_log.c, 20 :: 		return 0;
0x1CCA	0x2000    MOVS	R0, #0
;__c2_kinetis_log.c, 21 :: 		}
L_end__log_write:
0x1CCC	0xF8DDE000  LDR	LR, [SP, #0]
0x1CD0	0xB001    ADD	SP, SP, #4
0x1CD2	0x4770    BX	LR
0x1CD4	0x00281FFF  	_logger+0
; end of clicker_2_KINETIS__log_write
_UART0_Write:
;__Lib_UART_012345.c, 385 :: 		
; _data start address is: 0 (R0)
0x18DC	0xB081    SUB	SP, SP, #4
0x18DE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 386 :: 		
0x18E2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x18E4	0x4803    LDR	R0, [PC, #12]
0x18E6	0xF7FFFF13  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 387 :: 		
L_end_UART0_Write:
0x18EA	0xF8DDE000  LDR	LR, [SP, #0]
0x18EE	0xB001    ADD	SP, SP, #4
0x18F0	0x4770    BX	LR
0x18F2	0xBF00    NOP
0x18F4	0xA0004006  	UART0_BDH+0
; end of _UART0_Write
__Lib_UART_012345_UART_Hal_WriteChar:
;__Lib_UART_012345.c, 361 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1710	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x1712	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x1716	0x4601    MOV	R1, R0
0x1718	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_012345.c, 368 :: 		
L___Lib_UART_012345_UART_Hal_WriteChar17:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x171C	0x1D0A    ADDS	R2, R1, #4
0x171E	0x7813    LDRB	R3, [R2, #0]
0x1720	0xF3C312C0  UBFX	R2, R3, #7, #1
0x1724	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteChar18
;__Lib_UART_012345.c, 370 :: 		
0x1726	0xE7F9    B	L___Lib_UART_012345_UART_Hal_WriteChar17
L___Lib_UART_012345_UART_Hal_WriteChar18:
;__Lib_UART_012345.c, 374 :: 		
0x1728	0x1DCA    ADDS	R2, R1, #7
; uartBase end address is: 4 (R1)
0x172A	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_012345.c, 375 :: 		
L_end_UART_Hal_WriteChar:
0x172C	0xB001    ADD	SP, SP, #4
0x172E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteChar
_UART1_Write:
;__Lib_UART_012345.c, 394 :: 		
; _data start address is: 0 (R0)
0x19AC	0xB081    SUB	SP, SP, #4
0x19AE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 395 :: 		
0x19B2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x19B4	0x4803    LDR	R0, [PC, #12]
0x19B6	0xF7FFFEAB  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 396 :: 		
L_end_UART1_Write:
0x19BA	0xF8DDE000  LDR	LR, [SP, #0]
0x19BE	0xB001    ADD	SP, SP, #4
0x19C0	0x4770    BX	LR
0x19C2	0xBF00    NOP
0x19C4	0xB0004006  	UART1_BDH+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_012345.c, 403 :: 		
; _data start address is: 0 (R0)
0x1B68	0xB081    SUB	SP, SP, #4
0x1B6A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 404 :: 		
0x1B6E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1B70	0x4803    LDR	R0, [PC, #12]
0x1B72	0xF7FFFDCD  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 405 :: 		
L_end_UART2_Write:
0x1B76	0xF8DDE000  LDR	LR, [SP, #0]
0x1B7A	0xB001    ADD	SP, SP, #4
0x1B7C	0x4770    BX	LR
0x1B7E	0xBF00    NOP
0x1B80	0xC0004006  	UART2_BDH+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_012345.c, 412 :: 		
; _data start address is: 0 (R0)
0x1B4C	0xB081    SUB	SP, SP, #4
0x1B4E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 413 :: 		
0x1B52	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1B54	0x4803    LDR	R0, [PC, #12]
0x1B56	0xF7FFFDDB  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 414 :: 		
L_end_UART3_Write:
0x1B5A	0xF8DDE000  LDR	LR, [SP, #0]
0x1B5E	0xB001    ADD	SP, SP, #4
0x1B60	0x4770    BX	LR
0x1B62	0xBF00    NOP
0x1B64	0xD0004006  	UART3_BDH+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_012345.c, 421 :: 		
; _data start address is: 0 (R0)
0x1B30	0xB081    SUB	SP, SP, #4
0x1B32	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 422 :: 		
0x1B36	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1B38	0x4803    LDR	R0, [PC, #12]
0x1B3A	0xF7FFFDE9  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 423 :: 		
L_end_UART4_Write:
0x1B3E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B42	0xB001    ADD	SP, SP, #4
0x1B44	0x4770    BX	LR
0x1B46	0xBF00    NOP
0x1B48	0xA000400E  	UART4_BDH+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_012345.c, 430 :: 		
; _data start address is: 0 (R0)
0x18F8	0xB081    SUB	SP, SP, #4
0x18FA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 431 :: 		
0x18FE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1900	0x4803    LDR	R0, [PC, #12]
0x1902	0xF7FFFF05  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 432 :: 		
L_end_UART5_Write:
0x1906	0xF8DDE000  LDR	LR, [SP, #0]
0x190A	0xB001    ADD	SP, SP, #4
0x190C	0x4770    BX	LR
0x190E	0xBF00    NOP
0x1910	0xB000400E  	UART5_BDH+0
; end of _UART5_Write
__FloatToLongDouble:
;__Lib_MathDouble.c, 370 :: 		
0x212C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 372 :: 		
0x212E	0xB504    PUSH	(R2, R14)
;__Lib_MathDouble.c, 374 :: 		
0x2130	0x0042    LSLS	R2, R0, #1
;__Lib_MathDouble.c, 375 :: 		
0x2132	0x0E12    LSRS	R2, R2, #24
;__Lib_MathDouble.c, 376 :: 		
0x2134	0xD00D    BEQ	__me_unfl
;__Lib_MathDouble.c, 378 :: 		
0x2136	0x2AFF    CMP	R2, #255
;__Lib_MathDouble.c, 379 :: 		
0x2138	0xD00E    BEQ	__me_ovfl
;__Lib_MathDouble.c, 381 :: 		
0x213A	0xF5027260  ADD	R2, R2, #896
;__Lib_MathDouble.c, 383 :: 		
0x213E	0x0FC1    LSRS	R1, R0, #31
;__Lib_MathDouble.c, 384 :: 		
0x2140	0xEA4222C1  ORR	R2, R2, R1, LSL #11
;__Lib_MathDouble.c, 386 :: 		
0x2144	0x4601    MOV	R1, R0
;__Lib_MathDouble.c, 388 :: 		
0x2146	0x0748    LSLS	R0, R1, #29
;__Lib_MathDouble.c, 389 :: 		
0x2148	0x0249    LSLS	R1, R1, #9
;__Lib_MathDouble.c, 390 :: 		
0x214A	0x0B09    LSRS	R1, R1, #12
;__Lib_MathDouble.c, 391 :: 		
0x214C	0xEA415102  ORR	R1, R1, R2, LSL #20
;__Lib_MathDouble.c, 393 :: 		
0x2150	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 395 :: 		
__me_unfl:
0x2152	0x2100    MOVS	R1, #0
;__Lib_MathDouble.c, 396 :: 		
0x2154	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 398 :: 		
0x2156	0xE005    B	__me_lab_end
;__Lib_MathDouble.c, 400 :: 		
__me_ovfl:
0x2158	0xF04F0000  MOV	R0, #0
;__Lib_MathDouble.c, 401 :: 		
0x215C	0x0DC9    LSRS	R1, R1, #23
;__Lib_MathDouble.c, 402 :: 		
0x215E	0x00C9    LSLS	R1, R1, #3
;__Lib_MathDouble.c, 403 :: 		
0x2160	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 404 :: 		
0x2162	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 405 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 406 :: 		
0x2164	0xE8BD4004  POP	(R2, R14)
;__Lib_MathDouble.c, 408 :: 		
L_end__FloatToLongDouble:
0x2168	0xB001    ADD	SP, SP, #4
0x216A	0x4770    BX	LR
; end of __FloatToLongDouble
_LongDoubleToStr:
;__Lib_Conversions.c, 782 :: 		
; str start address is: 0 (R0)
0x2890	0xB083    SUB	SP, SP, #12
0x2892	0xF8CDE000  STR	LR, [SP, #0]
; dnum start address is: 0 (R0)
0x2896	0xEE102A10  VMOV	R2, S0
0x289A	0xEE103A90  VMOV	R3, S1
0x289E	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; dnum end address is: 0 (R0)
; dnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 784 :: 		
; bpoint start address is: 0 (R0)
0x28A0	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 786 :: 		
; dexpon start address is: 4 (R1)
0x28A2	0xF2400100  MOVW	R1, #0
0x28A6	0xB209    SXTH	R1, R1
;__Lib_Conversions.c, 789 :: 		
0x28A8	0xE9CD2301  STRD	R2, R3, [SP, #4]
; dnum end address is: 8 (R2)
;__Lib_Conversions.c, 790 :: 		
0x28AC	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x28B0	0xF09232FF  EORS	R2, R2, #-1
0x28B4	0xD101    BNE	L__LongDoubleToStr240
0x28B6	0xF09332FF  EORS	R2, R3, #-1
L__LongDoubleToStr240:
0x28BA	0xD106    BNE	L_LongDoubleToStr139
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 791 :: 		
0x28BC	0x4AB7    LDR	R2, [PC, #732]
0x28BE	0x4611    MOV	R1, R2
0x28C0	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x28C2	0xF7FFFA87  BL	_strcpy+0
;__Lib_Conversions.c, 792 :: 		
0x28C6	0x2003    MOVS	R0, #3
0x28C8	0xE164    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 793 :: 		
L_LongDoubleToStr139:
;__Lib_Conversions.c, 794 :: 		
; str start address is: 16 (R4)
; i start address is: 28 (R7)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x28CA	0x2701    MOVS	R7, #1
;__Lib_Conversions.c, 795 :: 		
0x28CC	0xF89D300B  LDRB	R3, [SP, #11]
0x28D0	0xF3C312C0  UBFX	R2, R3, #7, #1
0x28D4	0xB15A    CBZ	R2, L__LongDoubleToStr192
;__Lib_Conversions.c, 796 :: 		
0x28D6	0xF89D200B  LDRB	R2, [SP, #11]
0x28DA	0xF36F12C7  BFC	R2, #7, #1
0x28DE	0xF88D200B  STRB	R2, [SP, #11]
;__Lib_Conversions.c, 797 :: 		
0x28E2	0x1C7F    ADDS	R7, R7, #1
0x28E4	0xB2BF    UXTH	R7, R7
;__Lib_Conversions.c, 798 :: 		
0x28E6	0x222D    MOVS	R2, #45
0x28E8	0x7022    STRB	R2, [R4, #0]
0x28EA	0x1C66    ADDS	R6, R4, #1
; str end address is: 16 (R4)
; str start address is: 24 (R6)
; str end address is: 24 (R6)
; i end address is: 28 (R7)
;__Lib_Conversions.c, 799 :: 		
0x28EC	0xE000    B	L_LongDoubleToStr140
L__LongDoubleToStr192:
;__Lib_Conversions.c, 795 :: 		
0x28EE	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 799 :: 		
L_LongDoubleToStr140:
;__Lib_Conversions.c, 800 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x28F0	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x28F4	0xF0920200  EORS	R2, R2, #0
0x28F8	0xD101    BNE	L__LongDoubleToStr241
0x28FA	0xF0930200  EORS	R2, R3, #0
L__LongDoubleToStr241:
0x28FE	0xD106    BNE	L_LongDoubleToStr141
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 28 (R7)
;__Lib_Conversions.c, 801 :: 		
0x2900	0x4AA7    LDR	R2, [PC, #668]
0x2902	0x4611    MOV	R1, R2
0x2904	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x2906	0xF7FFFA65  BL	_strcpy+0
;__Lib_Conversions.c, 802 :: 		
0x290A	0x2000    MOVS	R0, #0
0x290C	0xE142    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 803 :: 		
L_LongDoubleToStr141:
;__Lib_Conversions.c, 804 :: 		
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x290E	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2912	0xF04F0200  MOV	R2, #0
0x2916	0x4BA3    LDR	R3, [PC, #652]
0x2918	0xEA940202  EORS	R2, R4, R2, LSL #0
0x291C	0xD101    BNE	L__LongDoubleToStr242
0x291E	0xEA950203  EORS	R2, R5, R3, LSL #0
L__LongDoubleToStr242:
0x2922	0xD106    BNE	L_LongDoubleToStr142
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 805 :: 		
0x2924	0x4AA0    LDR	R2, [PC, #640]
0x2926	0x4611    MOV	R1, R2
0x2928	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x292A	0xF7FFFA53  BL	_strcpy+0
;__Lib_Conversions.c, 806 :: 		
0x292E	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x2930	0xE130    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 807 :: 		
L_LongDoubleToStr142:
;__Lib_Conversions.c, 815 :: 		
; str start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x2932	0xFA5FFA80  UXTB	R10, R0
; dexpon end address is: 4 (R1)
; str end address is: 24 (R6)
0x2936	0xFA0FF981  SXTH	R9, R1
0x293A	0x46B3    MOV	R11, R6
L_LongDoubleToStr143:
; bpoint end address is: 0 (R0)
; str start address is: 44 (R11)
; dexpon start address is: 36 (R9)
; bpoint start address is: 40 (R10)
0x293C	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x2940	0xF04F0200  MOV	R2, #0
0x2944	0x4B99    LDR	R3, [PC, #612]
0x2946	0xEE002A10  VMOV	S0, R2
0x294A	0xEE003A90  VMOV	S1, R3
0x294E	0xEE112A10  VMOV	R2, S2
0x2952	0xEE113A90  VMOV	R3, S3
0x2956	0xEE100A10  VMOV	R0, S0
0x295A	0xEE101A90  VMOV	R1, S1
0x295E	0xF7FFFAD1  BL	__Compare_DP+0
0x2962	0xF2400000  MOVW	R0, #0
0x2966	0xDD00    BLE	L__LongDoubleToStr243
0x2968	0x2001    MOVS	R0, #1
L__LongDoubleToStr243:
0x296A	0xB1C8    CBZ	R0, L_LongDoubleToStr144
;__Lib_Conversions.c, 816 :: 		
0x296C	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x2970	0xF04F0200  MOV	R2, #0
0x2974	0x4B8E    LDR	R3, [PC, #568]
0x2976	0xEE002A10  VMOV	S0, R2
0x297A	0xEE003A90  VMOV	S1, R3
0x297E	0xEE110A10  VMOV	R0, S2
0x2982	0xEE111A90  VMOV	R1, S3
0x2986	0xEE102A10  VMOV	R2, S0
0x298A	0xEE103A90  VMOV	R3, S1
0x298E	0xF7FFFA35  BL	__Mul_DP+0
0x2992	0xE9CD0101  STRD	R0, R1, [SP, #4]
;__Lib_Conversions.c, 817 :: 		
0x2996	0xF1A90901  SUB	R9, R9, #1
0x299A	0xFA0FF989  SXTH	R9, R9
;__Lib_Conversions.c, 818 :: 		
0x299E	0xE7CD    B	L_LongDoubleToStr143
L_LongDoubleToStr144:
;__Lib_Conversions.c, 823 :: 		
; str end address is: 44 (R11)
; dexpon end address is: 36 (R9)
L_LongDoubleToStr145:
; bpoint end address is: 40 (R10)
; bpoint start address is: 40 (R10)
; dexpon start address is: 36 (R9)
; str start address is: 44 (R11)
0x29A0	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x29A4	0xF04F0200  MOV	R2, #0
0x29A8	0x4B81    LDR	R3, [PC, #516]
0x29AA	0xEE002A10  VMOV	S0, R2
0x29AE	0xEE003A90  VMOV	S1, R3
0x29B2	0xEE112A10  VMOV	R2, S2
0x29B6	0xEE113A90  VMOV	R3, S3
0x29BA	0xEE100A10  VMOV	R0, S0
0x29BE	0xEE101A90  VMOV	R1, S1
0x29C2	0xF7FFFA9F  BL	__Compare_DP+0
0x29C6	0xF2400000  MOVW	R0, #0
0x29CA	0xDC00    BGT	L__LongDoubleToStr244
0x29CC	0x2001    MOVS	R0, #1
L__LongDoubleToStr244:
0x29CE	0xB1C0    CBZ	R0, L_LongDoubleToStr146
;__Lib_Conversions.c, 824 :: 		
0x29D0	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x29D4	0x4A77    LDR	R2, [PC, #476]
0x29D6	0x4B78    LDR	R3, [PC, #480]
0x29D8	0xEE002A10  VMOV	S0, R2
0x29DC	0xEE003A90  VMOV	S1, R3
0x29E0	0xEE110A10  VMOV	R0, S2
0x29E4	0xEE111A90  VMOV	R1, S3
0x29E8	0xEE102A10  VMOV	R2, S0
0x29EC	0xEE103A90  VMOV	R3, S1
0x29F0	0xF7FFFA04  BL	__Mul_DP+0
0x29F4	0xE9CD0101  STRD	R0, R1, [SP, #4]
;__Lib_Conversions.c, 825 :: 		
0x29F8	0xF1090901  ADD	R9, R9, #1
0x29FC	0xFA0FF989  SXTH	R9, R9
;__Lib_Conversions.c, 826 :: 		
0x2A00	0xE7CE    B	L_LongDoubleToStr145
L_LongDoubleToStr146:
;__Lib_Conversions.c, 839 :: 		
0x2A02	0x9A02    LDR	R2, [SP, #8]
0x2A04	0xF3C2520A  UBFX	R2, R2, #20, #11
0x2A08	0xF2A232FF  SUBW	R2, R2, #1023
; d start address is: 0 (R0)
0x2A0C	0xB290    UXTH	R0, R2
;__Lib_Conversions.c, 843 :: 		
0x2A0E	0xAA01    ADD	R2, SP, #4
0x2A10	0x1DD3    ADDS	R3, R2, #7
0x2A12	0x2201    MOVS	R2, #1
0x2A14	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 844 :: 		
0x2A16	0x2301    MOVS	R3, #1
0x2A18	0x9A02    LDR	R2, [SP, #8]
0x2A1A	0xF363521E  BFI	R2, R3, #20, #11
0x2A1E	0x9202    STR	R2, [SP, #8]
;__Lib_Conversions.c, 846 :: 		
0x2A20	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2A24	0x012B    LSLS	R3, R5, #4
0x2A26	0x0F22    LSRS	R2, R4, #28
0x2A28	0x4313    ORRS	R3, R2
0x2A2A	0x0122    LSLS	R2, R4, #4
0x2A2C	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 848 :: 		
0x2A30	0xB286    UXTH	R6, R0
0x2A32	0x2700    MOVS	R7, #0
; d end address is: 0 (R0)
0x2A34	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2A38	0xF1B60220  SUBS	R2, R6, #32
0x2A3C	0xD509    BPL	L__LongDoubleToStr245
0x2A3E	0xF1C60220  RSB	R2, R6, #32
0x2A42	0xFA24F202  LSR	R2, R4, R2
0x2A46	0xFA05F306  LSL	R3, R5, R6
0x2A4A	0x4313    ORRS	R3, R2
0x2A4C	0xFA04F206  LSL	R2, R4, R6
0x2A50	0xE002    B	L__LongDoubleToStr246
L__LongDoubleToStr245:
0x2A52	0xFA04F302  LSL	R3, R4, R2
0x2A56	0x2200    MOVS	R2, #0
L__LongDoubleToStr246:
0x2A58	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 850 :: 		
0x2A5C	0xAA01    ADD	R2, SP, #4
0x2A5E	0x1DD2    ADDS	R2, R2, #7
0x2A60	0x7812    LDRB	R2, [R2, #0]
0x2A62	0x3230    ADDS	R2, #48
0x2A64	0xF88B2000  STRB	R2, [R11, #0]
0x2A68	0xF10B0001  ADD	R0, R11, #1
; str end address is: 44 (R11)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 851 :: 		
0x2A6C	0xF1B90F01  CMP	R9, #1
0x2A70	0xDB06    BLT	L__LongDoubleToStr189
0x2A72	0xF1B90F06  CMP	R9, #6
0x2A76	0xDC03    BGT	L__LongDoubleToStr188
0x2A78	0x4607    MOV	R7, R0
; bpoint end address is: 40 (R10)
0x2A7A	0xFA5FF18A  UXTB	R1, R10
0x2A7E	0xE003    B	L_LongDoubleToStr149
L__LongDoubleToStr189:
L__LongDoubleToStr188:
;__Lib_Conversions.c, 852 :: 		
0x2A80	0x222E    MOVS	R2, #46
0x2A82	0x7002    STRB	R2, [R0, #0]
0x2A84	0x1C47    ADDS	R7, R0, #1
; str end address is: 0 (R0)
; str start address is: 28 (R7)
;__Lib_Conversions.c, 853 :: 		
; bpoint start address is: 4 (R1)
0x2A86	0x2101    MOVS	R1, #1
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 854 :: 		
L_LongDoubleToStr149:
;__Lib_Conversions.c, 855 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 28 (R7)
; d start address is: 0 (R0)
0x2A88	0xF240000F  MOVW	R0, #15
; dexpon end address is: 36 (R9)
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x2A8C	0xFA0FF689  SXTH	R6, R9
L_LongDoubleToStr150:
; d start address is: 0 (R0)
; str start address is: 28 (R7)
; bpoint start address is: 4 (R1)
; dexpon start address is: 24 (R6)
0x2A90	0xB378    CBZ	R0, L_LongDoubleToStr151
;__Lib_Conversions.c, 856 :: 		
0x2A92	0xAA01    ADD	R2, SP, #4
0x2A94	0x1DD3    ADDS	R3, R2, #7
0x2A96	0x2200    MOVS	R2, #0
0x2A98	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 857 :: 		
0x2A9A	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x2A9E	0x009D    LSLS	R5, R3, #2
0x2AA0	0x0F94    LSRS	R4, R2, #30
0x2AA2	0x4325    ORRS	R5, R4
0x2AA4	0x0094    LSLS	R4, R2, #2
0x2AA6	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x2AAA	0x1912    ADDS	R2, R2, R4
0x2AAC	0x416B    ADCS	R3, R5
0x2AAE	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 858 :: 		
0x2AB2	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2AB6	0x006B    LSLS	R3, R5, #1
0x2AB8	0x0FE2    LSRS	R2, R4, #31
0x2ABA	0x4313    ORRS	R3, R2
0x2ABC	0x0062    LSLS	R2, R4, #1
0x2ABE	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 859 :: 		
0x2AC2	0xAA01    ADD	R2, SP, #4
0x2AC4	0x1DD2    ADDS	R2, R2, #7
0x2AC6	0x7812    LDRB	R2, [R2, #0]
0x2AC8	0x3230    ADDS	R2, #48
0x2ACA	0x703A    STRB	R2, [R7, #0]
0x2ACC	0x1C7A    ADDS	R2, R7, #1
; str end address is: 28 (R7)
; str start address is: 16 (R4)
0x2ACE	0x4614    MOV	R4, R2
;__Lib_Conversions.c, 860 :: 		
0x2AD0	0xB959    CBNZ	R1, L__LongDoubleToStr194
;__Lib_Conversions.c, 861 :: 		
0x2AD2	0x1E72    SUBS	R2, R6, #1
0x2AD4	0xB212    SXTH	R2, R2
; dexpon end address is: 24 (R6)
; dexpon start address is: 12 (R3)
0x2AD6	0xB213    SXTH	R3, R2
0x2AD8	0xB922    CBNZ	R2, L__LongDoubleToStr193
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 862 :: 		
0x2ADA	0x222E    MOVS	R2, #46
0x2ADC	0x7022    STRB	R2, [R4, #0]
0x2ADE	0x1C67    ADDS	R7, R4, #1
; str end address is: 16 (R4)
; str start address is: 28 (R7)
;__Lib_Conversions.c, 863 :: 		
; bpoint start address is: 4 (R1)
0x2AE0	0x2101    MOVS	R1, #1
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 864 :: 		
0x2AE2	0xE000    B	L_LongDoubleToStr154
L__LongDoubleToStr193:
;__Lib_Conversions.c, 861 :: 		
0x2AE4	0x4627    MOV	R7, R4
;__Lib_Conversions.c, 864 :: 		
L_LongDoubleToStr154:
; bpoint start address is: 4 (R1)
; str start address is: 28 (R7)
0x2AE6	0xB21E    SXTH	R6, R3
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x2AE8	0xE000    B	L_LongDoubleToStr153
L__LongDoubleToStr194:
;__Lib_Conversions.c, 860 :: 		
0x2AEA	0x4627    MOV	R7, R4
;__Lib_Conversions.c, 864 :: 		
L_LongDoubleToStr153:
;__Lib_Conversions.c, 855 :: 		
; str start address is: 28 (R7)
; bpoint start address is: 4 (R1)
; dexpon start address is: 24 (R6)
0x2AEC	0x1E40    SUBS	R0, R0, #1
0x2AEE	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 865 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x2AF0	0xE7CE    B	L_LongDoubleToStr150
L_LongDoubleToStr151:
;__Lib_Conversions.c, 866 :: 		
0x2AF2	0x4639    MOV	R1, R7
; dexpon end address is: 24 (R6)
0x2AF4	0xB230    SXTH	R0, R6
L_LongDoubleToStr155:
; str end address is: 28 (R7)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x2AF6	0x1E4A    SUBS	R2, R1, #1
0x2AF8	0x7812    LDRB	R2, [R2, #0]
0x2AFA	0x2A30    CMP	R2, #48
0x2AFC	0xD101    BNE	L_LongDoubleToStr156
;__Lib_Conversions.c, 867 :: 		
0x2AFE	0x1E49    SUBS	R1, R1, #1
0x2B00	0xE7F9    B	L_LongDoubleToStr155
L_LongDoubleToStr156:
;__Lib_Conversions.c, 868 :: 		
0x2B02	0x1E4A    SUBS	R2, R1, #1
0x2B04	0x7812    LDRB	R2, [R2, #0]
0x2B06	0x2A2E    CMP	R2, #46
0x2B08	0xD101    BNE	L__LongDoubleToStr195
;__Lib_Conversions.c, 869 :: 		
0x2B0A	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x2B0C	0xE7FF    B	L_LongDoubleToStr157
L__LongDoubleToStr195:
;__Lib_Conversions.c, 868 :: 		
;__Lib_Conversions.c, 869 :: 		
L_LongDoubleToStr157:
;__Lib_Conversions.c, 870 :: 		
; str start address is: 4 (R1)
0x2B0E	0x2800    CMP	R0, #0
0x2B10	0xD03C    BEQ	L__LongDoubleToStr200
;__Lib_Conversions.c, 871 :: 		
0x2B12	0x2265    MOVS	R2, #101
0x2B14	0x700A    STRB	R2, [R1, #0]
0x2B16	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 872 :: 		
0x2B18	0x2800    CMP	R0, #0
0x2B1A	0xDA05    BGE	L__LongDoubleToStr196
;__Lib_Conversions.c, 873 :: 		
0x2B1C	0x222D    MOVS	R2, #45
0x2B1E	0x700A    STRB	R2, [R1, #0]
0x2B20	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 874 :: 		
0x2B22	0x4243    RSBS	R3, R0, #0
0x2B24	0xB21B    SXTH	R3, R3
; dexpon end address is: 0 (R0)
; dexpon start address is: 12 (R3)
; dexpon end address is: 12 (R3)
; str end address is: 4 (R1)
;__Lib_Conversions.c, 875 :: 		
0x2B26	0xE000    B	L_LongDoubleToStr159
L__LongDoubleToStr196:
;__Lib_Conversions.c, 872 :: 		
0x2B28	0xB203    SXTH	R3, R0
;__Lib_Conversions.c, 875 :: 		
L_LongDoubleToStr159:
;__Lib_Conversions.c, 876 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x2B2A	0xB298    UXTH	R0, R3
;__Lib_Conversions.c, 877 :: 		
0x2B2C	0xB29A    UXTH	R2, R3
; dexpon end address is: 12 (R3)
0x2B2E	0x2A63    CMP	R2, #99
0x2B30	0xD915    BLS	L__LongDoubleToStr197
;__Lib_Conversions.c, 878 :: 		
0x2B32	0x2264    MOVS	R2, #100
0x2B34	0xFBB0F2F2  UDIV	R2, R0, R2
0x2B38	0xB292    UXTH	R2, R2
0x2B3A	0x3230    ADDS	R2, #48
0x2B3C	0x700A    STRB	R2, [R1, #0]
0x2B3E	0x1C4D    ADDS	R5, R1, #1
0x2B40	0x4629    MOV	R1, R5
;__Lib_Conversions.c, 879 :: 		
0x2B42	0x220A    MOVS	R2, #10
0x2B44	0xFBB0F4F2  UDIV	R4, R0, R2
0x2B48	0xB2A4    UXTH	R4, R4
0x2B4A	0x230A    MOVS	R3, #10
0x2B4C	0xFBB4F2F3  UDIV	R2, R4, R3
0x2B50	0xFB034212  MLS	R2, R3, R2, R4
0x2B54	0xB292    UXTH	R2, R2
0x2B56	0x3230    ADDS	R2, #48
0x2B58	0x702A    STRB	R2, [R5, #0]
0x2B5A	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 880 :: 		
0x2B5C	0xE7FF    B	L_LongDoubleToStr160
L__LongDoubleToStr197:
;__Lib_Conversions.c, 877 :: 		
;__Lib_Conversions.c, 880 :: 		
L_LongDoubleToStr160:
;__Lib_Conversions.c, 881 :: 		
; str start address is: 4 (R1)
0x2B5E	0x2809    CMP	R0, #9
0x2B60	0xD909    BLS	L__LongDoubleToStr198
0x2B62	0x2863    CMP	R0, #99
0x2B64	0xD208    BCS	L__LongDoubleToStr199
L__LongDoubleToStr186:
;__Lib_Conversions.c, 882 :: 		
0x2B66	0x220A    MOVS	R2, #10
0x2B68	0xFBB0F2F2  UDIV	R2, R0, R2
0x2B6C	0xB292    UXTH	R2, R2
0x2B6E	0x3230    ADDS	R2, #48
0x2B70	0x700A    STRB	R2, [R1, #0]
0x2B72	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 881 :: 		
0x2B74	0xE7FF    B	L__LongDoubleToStr191
L__LongDoubleToStr198:
L__LongDoubleToStr191:
; str start address is: 4 (R1)
; str end address is: 4 (R1)
0x2B76	0xE7FF    B	L__LongDoubleToStr190
L__LongDoubleToStr199:
L__LongDoubleToStr190:
;__Lib_Conversions.c, 883 :: 		
; str start address is: 4 (R1)
0x2B78	0x230A    MOVS	R3, #10
0x2B7A	0xFBB0F2F3  UDIV	R2, R0, R3
0x2B7E	0xFB030212  MLS	R2, R3, R2, R0
0x2B82	0xB292    UXTH	R2, R2
; d end address is: 0 (R0)
0x2B84	0x3230    ADDS	R2, #48
0x2B86	0x700A    STRB	R2, [R1, #0]
0x2B88	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 884 :: 		
0x2B8A	0xE000    B	L_LongDoubleToStr158
L__LongDoubleToStr200:
;__Lib_Conversions.c, 870 :: 		
0x2B8C	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 884 :: 		
L_LongDoubleToStr158:
;__Lib_Conversions.c, 885 :: 		
; str start address is: 0 (R0)
0x2B8E	0x2200    MOVS	R2, #0
0x2B90	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 886 :: 		
0x2B92	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 887 :: 		
L_end_LongDoubleToStr:
0x2B94	0xF8DDE000  LDR	LR, [SP, #0]
0x2B98	0xB003    ADD	SP, SP, #12
0x2B9A	0x4770    BX	LR
0x2B9C	0x00101FFF  	?lstr4___Lib_Conversions+0
0x2BA0	0x00141FFF  	?lstr5___Lib_Conversions+0
0x2BA4	0x00007FF0  	#2146435072
0x2BA8	0x00161FFF  	?lstr6___Lib_Conversions+0
0x2BAC	0x00003FF0  	#1072693248
0x2BB0	0x00004024  	#1076101120
0x2BB4	0x999A9999  	#-1717986918
0x2BB8	0x99993FB9  	#1069128089
; end of _LongDoubleToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x1DD4	0xB081    SUB	SP, SP, #4
0x1DD6	0x9100    STR	R1, [SP, #0]
0x1DD8	0x4601    MOV	R1, R0
0x1DDA	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x1DDC	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x1DDE	0x461C    MOV	R4, R3
0x1DE0	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x1DE2	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x1DE4	0x4603    MOV	R3, R0
0x1DE6	0x1C42    ADDS	R2, R0, #1
0x1DE8	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x1DEA	0x781A    LDRB	R2, [R3, #0]
0x1DEC	0x7022    STRB	R2, [R4, #0]
0x1DEE	0x7822    LDRB	R2, [R4, #0]
0x1DF0	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x1DF2	0x462B    MOV	R3, R5
0x1DF4	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x1DF6	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x1DF8	0xB001    ADD	SP, SP, #4
0x1DFA	0x4770    BX	LR
; end of _strcpy
__Compare_DP:
;__Lib_MathDouble.c, 1530 :: 		
0x1F04	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1532 :: 		
0x1F06	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 1534 :: 		
0x1F08	0x4299    CMP	R1, R3
;__Lib_MathDouble.c, 1535 :: 		
0x1F0A	0xD101    BNE	__me_label_1
;__Lib_MathDouble.c, 1536 :: 		
0x1F0C	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 1537 :: 		
0x1F0E	0xD02F    BEQ	__me_label_done
;__Lib_MathDouble.c, 1539 :: 		
__me_label_1:
;__Lib_MathDouble.c, 1540 :: 		
0x1F10	0xEA500402  ORRS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1541 :: 		
0x1F14	0xD104    BNE	__me_label_2
;__Lib_MathDouble.c, 1542 :: 		
0x1F16	0xEA410403  ORR	R4, R1, R3, LSL #0
;__Lib_MathDouble.c, 1543 :: 		
0x1F1A	0x0064    LSLS	R4, R4, #1
;__Lib_MathDouble.c, 1544 :: 		
0x1F1C	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 1545 :: 		
0x1F1E	0xD027    BEQ	__me_label_done
;__Lib_MathDouble.c, 1547 :: 		
__me_label_2:
;__Lib_MathDouble.c, 1548 :: 		
0x1F20	0xEA500441  ORRS	R4, R0, R1, LSL #1
;__Lib_MathDouble.c, 1549 :: 		
0x1F24	0xD101    BNE	__me_label_3
;__Lib_MathDouble.c, 1551 :: 		
0x1F26	0x429C    CMP	R4, R3
;__Lib_MathDouble.c, 1552 :: 		
0x1F28	0xE022    B	__me_label_done
;__Lib_MathDouble.c, 1554 :: 		
__me_label_3:
;__Lib_MathDouble.c, 1555 :: 		
0x1F2A	0x004C    LSLS	R4, R1, #1
;__Lib_MathDouble.c, 1556 :: 		
0x1F2C	0x1564    ASRS	R4, R4, #21
;__Lib_MathDouble.c, 1557 :: 		
0x1F2E	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1558 :: 		
0x1F30	0xD107    BNE	__me_label_4
;__Lib_MathDouble.c, 1559 :: 		
0x1F32	0x005C    LSLS	R4, R3, #1
;__Lib_MathDouble.c, 1560 :: 		
0x1F34	0x1564    ASRS	R4, R4, #21
;__Lib_MathDouble.c, 1561 :: 		
0x1F36	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1562 :: 		
0x1F38	0xD103    BNE	__me_label_4
;__Lib_MathDouble.c, 1564 :: 		
0x1F3A	0x0FDC    LSRS	R4, R3, #31
;__Lib_MathDouble.c, 1565 :: 		
0x1F3C	0xEBB434D1  SUBS	R4, R4, R1, LSR #31
;__Lib_MathDouble.c, 1566 :: 		
0x1F40	0xE016    B	__me_label_done
;__Lib_MathDouble.c, 1568 :: 		
__me_label_4:
;__Lib_MathDouble.c, 1569 :: 		
0x1F42	0x2B00    CMP	R3, #0
;__Lib_MathDouble.c, 1570 :: 		
0x1F44	0xD40A    BMI	__me_label_6
;__Lib_MathDouble.c, 1572 :: 		
0x1F46	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1573 :: 		
0x1F48	0xD412    BMI	__me_label_done
;__Lib_MathDouble.c, 1575 :: 		
__me_label_op1_pos:
;__Lib_MathDouble.c, 1576 :: 		
0x1F4A	0x4299    CMP	R1, R3
;__Lib_MathDouble.c, 1577 :: 		
0x1F4C	0xD110    BNE	__me_label_done
;__Lib_MathDouble.c, 1578 :: 		
0x1F4E	0xEA900402  EORS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1579 :: 		
0x1F52	0xD401    BMI	__me_label_5
;__Lib_MathDouble.c, 1580 :: 		
0x1F54	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 1581 :: 		
0x1F56	0xE00B    B	__me_label_done
;__Lib_MathDouble.c, 1583 :: 		
__me_label_5:
;__Lib_MathDouble.c, 1584 :: 		
0x1F58	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 1585 :: 		
0x1F5A	0xE009    B	__me_label_done
;__Lib_MathDouble.c, 1587 :: 		
__me_label_6:
;__Lib_MathDouble.c, 1588 :: 		
0x1F5C	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1589 :: 		
0x1F5E	0xDC07    BGT	__me_label_done
;__Lib_MathDouble.c, 1590 :: 		
0x1F60	0x428B    CMP	R3, R1
;__Lib_MathDouble.c, 1591 :: 		
0x1F62	0xD105    BNE	__me_label_done
;__Lib_MathDouble.c, 1592 :: 		
0x1F64	0xEA900402  EORS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1593 :: 		
0x1F68	0xD401    BMI	__me_label_7
;__Lib_MathDouble.c, 1594 :: 		
0x1F6A	0x4282    CMP	R2, R0
;__Lib_MathDouble.c, 1595 :: 		
0x1F6C	0xE000    B	__me_label_done
;__Lib_MathDouble.c, 1597 :: 		
__me_label_7:
;__Lib_MathDouble.c, 1598 :: 		
0x1F6E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1600 :: 		
__me_label_done:
;__Lib_MathDouble.c, 1601 :: 		
0x1F70	0xF3EF8400  MRS	R4, #0
;__Lib_MathDouble.c, 1602 :: 		
0x1F74	0xBF54    ITE	PL
;__Lib_MathDouble.c, 1603 :: 		
0x1F76	0xF0445400  ORRPL	R4, R4, #536870912
;__Lib_MathDouble.c, 1604 :: 		
0x1F7A	0xF0245400  BICMI	R4, R4, #536870912
;__Lib_MathDouble.c, 1606 :: 		
0x1F7E	0xF3848800  MSR	#0, R4
;__Lib_MathDouble.c, 1608 :: 		
0x1F82	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 1610 :: 		
L_end__Compare_DP:
0x1F86	0xB001    ADD	SP, SP, #4
0x1F88	0x4770    BX	LR
; end of __Compare_DP
__Mul_DP:
;__Lib_MathDouble.c, 1275 :: 		
0x1DFC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1277 :: 		
0x1DFE	0xE92D41FC  PUSH	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1279 :: 		
0x1E02	0xEA910803  EORS	R8, R1, R3, LSL #0
;__Lib_MathDouble.c, 1280 :: 		
0x1E06	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1281 :: 		
0x1E08	0xF04F4800  MOVMI	R8, #-2147483648
;__Lib_MathDouble.c, 1282 :: 		
0x1E0C	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 1284 :: 		
0x1E10	0xEA4F25C3  LSL	R5, R3, #11
;__Lib_MathDouble.c, 1285 :: 		
0x1E14	0xEA455552  ORR	R5, R5, R2, LSR #21
;__Lib_MathDouble.c, 1286 :: 		
0x1E18	0xEA4F26C2  LSL	R6, R2, #11
;__Lib_MathDouble.c, 1287 :: 		
0x1E1C	0xEA4F0743  LSL	R7, R3, #1
;__Lib_MathDouble.c, 1288 :: 		
0x1E20	0x0D7F    LSRS	R7, R7, #21
;__Lib_MathDouble.c, 1289 :: 		
0x1E22	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1290 :: 		
0x1E24	0xF0454500  ORRNE	R5, R5, #-2147483648
;__Lib_MathDouble.c, 1291 :: 		
0x1E28	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1292 :: 		
0x1E2C	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1294 :: 		
0x1E30	0xE063    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1296 :: 		
0x1E32	0xF45F6EE0  MOVS	LR, #1792
;__Lib_MathDouble.c, 1297 :: 		
0x1E36	0xF11E0EFF  ADDS	LR, LR, #255
;__Lib_MathDouble.c, 1298 :: 		
0x1E3A	0x4577    CMP	R7, LR
;__Lib_MathDouble.c, 1299 :: 		
0x1E3C	0xD056    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1301 :: 		
0x1E3E	0xEA4F23C1  LSL	R3, R1, #11
;__Lib_MathDouble.c, 1302 :: 		
0x1E42	0xEA435350  ORR	R3, R3, R0, LSR #21
;__Lib_MathDouble.c, 1303 :: 		
0x1E46	0xEA4F22C0  LSL	R2, R0, #11
;__Lib_MathDouble.c, 1304 :: 		
0x1E4A	0xEA4F0441  LSL	R4, R1, #1
;__Lib_MathDouble.c, 1305 :: 		
0x1E4E	0x0D64    LSRS	R4, R4, #21
;__Lib_MathDouble.c, 1306 :: 		
0x1E50	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1307 :: 		
0x1E52	0xF0434300  ORRNE	R3, R3, #-2147483648
;__Lib_MathDouble.c, 1308 :: 		
0x1E56	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1309 :: 		
0x1E5A	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1311 :: 		
0x1E5E	0xE04C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1313 :: 		
0x1E60	0x4574    CMP	R4, LR
;__Lib_MathDouble.c, 1314 :: 		
0x1E62	0xD043    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1316 :: 		
0x1E64	0x19E4    ADDS	R4, R4, R7
;__Lib_MathDouble.c, 1319 :: 		
0x1E66	0xFBA30105  UMULL	R0, R1, R3, R5
;__Lib_MathDouble.c, 1320 :: 		
0x1E6A	0xFBA3E706  UMULL	LR, R7, R3, R6
;__Lib_MathDouble.c, 1321 :: 		
0x1E6E	0xFBA26306  UMULL	R6, R3, R2, R6
;__Lib_MathDouble.c, 1322 :: 		
0x1E72	0xEB1E0E03  ADDS	LR, LR, R3, LSL #0
;__Lib_MathDouble.c, 1323 :: 		
0x1E76	0xF1570700  ADCS	R7, R7, #0
;__Lib_MathDouble.c, 1324 :: 		
0x1E7A	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1325 :: 		
0x1E7E	0xFBA26305  UMULL	R6, R3, R2, R5
;__Lib_MathDouble.c, 1326 :: 		
0x1E82	0xEB1E0E06  ADDS	LR, LR, R6, LSL #0
;__Lib_MathDouble.c, 1327 :: 		
0x1E86	0xF1570700  ADCS	R7, R7, #0
;__Lib_MathDouble.c, 1328 :: 		
0x1E8A	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1329 :: 		
0x1E8E	0x18FF    ADDS	R7, R7, R3
;__Lib_MathDouble.c, 1330 :: 		
0x1E90	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1331 :: 		
0x1E94	0x19C0    ADDS	R0, R0, R7
;__Lib_MathDouble.c, 1332 :: 		
0x1E96	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1334 :: 		
0x1E9A	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1335 :: 		
0x1E9C	0xF44F6E80  MOVMI	LR, #1024
;__Lib_MathDouble.c, 1336 :: 		
0x1EA0	0xF44F7E00  MOVPL	LR, #512
;__Lib_MathDouble.c, 1338 :: 		
0x1EA4	0xEB10000E  ADDS	R0, R0, LR, LSL #0
;__Lib_MathDouble.c, 1339 :: 		
0x1EA8	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1341 :: 		
0x1EAC	0xBF48    IT	MI
;__Lib_MathDouble.c, 1342 :: 		
0x1EAE	0x1C64    ADDMI	R4, R4, #1
;__Lib_MathDouble.c, 1343 :: 		
0x1EB0	0xD401    BMI	__me_lab1
;__Lib_MathDouble.c, 1344 :: 		
0x1EB2	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0x1EB4	0x4149    ADCS	R1, R1
;__Lib_MathDouble.c, 1347 :: 		
__me_lab1:
0x1EB6	0xF45F7740  MOVS	R7, #768
;__Lib_MathDouble.c, 1348 :: 		
0x1EBA	0x37FF    ADDS	R7, #255
;__Lib_MathDouble.c, 1349 :: 		
0x1EBC	0x1BE4    SUBS	R4, R4, R7
;__Lib_MathDouble.c, 1350 :: 		
0x1EBE	0xBFDE    ITTT	LE
;__Lib_MathDouble.c, 1351 :: 		
0x1EC0	0xF04F0100  MOVLE	R1, #0
;__Lib_MathDouble.c, 1352 :: 		
0x1EC4	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 1354 :: 		
0x1EC8	0xE017    BLE	__me_lab_end
;__Lib_MathDouble.c, 1356 :: 		
0x1ECA	0xF5176780  ADDS	R7, R7, #1024
;__Lib_MathDouble.c, 1357 :: 		
0x1ECE	0x42BC    CMP	R4, R7
;__Lib_MathDouble.c, 1358 :: 		
0x1ED0	0xD20C    BCS	__me_ovfl
;__Lib_MathDouble.c, 1360 :: 		
0x1ED2	0xEA4F20D0  LSR	R0, R0, #11
;__Lib_MathDouble.c, 1361 :: 		
0x1ED6	0xEA405041  ORR	R0, R0, R1, LSL #21
;__Lib_MathDouble.c, 1362 :: 		
0x1EDA	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 1363 :: 		
0x1EDE	0xEA4F3111  LSR	R1, R1, #12
;__Lib_MathDouble.c, 1364 :: 		
0x1EE2	0xEA415104  ORR	R1, R1, R4, LSL #20
;__Lib_MathDouble.c, 1365 :: 		
0x1EE6	0xEA410108  ORR	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1368 :: 		
0x1EEA	0xE006    B	__me_lab_end
;__Lib_MathDouble.c, 1371 :: 		
__me_ovfl:
0x1EEC	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 1372 :: 		
0x1EEE	0x21FF    MOVS	R1, #255
;__Lib_MathDouble.c, 1373 :: 		
0x1EF0	0x00C9    LSLS	R1, R1, #3
;__Lib_MathDouble.c, 1374 :: 		
0x1EF2	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 1375 :: 		
0x1EF4	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 1376 :: 		
0x1EF6	0xEA510108  ORRS	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1377 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 1378 :: 		
0x1EFA	0xE8BD41FC  POP	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1380 :: 		
L_end__Mul_DP:
0x1EFE	0xB001    ADD	SP, SP, #4
0x1F00	0x4770    BX	LR
; end of __Mul_DP
_irthermo3_getObjectTemperature:
;__irthermo3_driver.c, 350 :: 		float irthermo3_getObjectTemperature(){
0x247C	0xB085    SUB	SP, SP, #20
0x247E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 356 :: 		if(getMode() != _MODE_CONTINUOUS){
0x2482	0xF7FFFBE3  BL	_getMode+0
0x2486	0x2803    CMP	R0, #3
0x2488	0xD001    BEQ	L_irthermo3_getObjectTemperature7
;__irthermo3_driver.c, 357 :: 		setSOCbit();
0x248A	0xF7FFFC03  BL	_setSOCbit+0
;__irthermo3_driver.c, 358 :: 		}
L_irthermo3_getObjectTemperature7:
;__irthermo3_driver.c, 359 :: 		clearDataAvailable();
0x248E	0xF7FFFC45  BL	_clearDataAvailable+0
;__irthermo3_driver.c, 360 :: 		waitForNewData(750);
0x2492	0xF24020EE  MOVW	R0, #750
0x2496	0xF7FFFC53  BL	_waitForNewData+0
;__irthermo3_driver.c, 361 :: 		irthermo3_getAmbientTemperature();
0x249A	0xF000F987  BL	_irthermo3_getAmbientTemperature+0
;__irthermo3_driver.c, 363 :: 		sixRAM = readEEPROM16(RAM_6);
0x249E	0xF2440005  MOVW	R0, #16389
0x24A2	0xF7FEFF77  BL	_readEEPROM16+0
0x24A6	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 364 :: 		nineRAM = readEEPROM16(RAM_9);
0x24AA	0xF2440008  MOVW	R0, #16392
0x24AE	0xF7FEFF71  BL	_readEEPROM16+0
0x24B2	0xF8AD000A  STRH	R0, [SP, #10]
;__irthermo3_driver.c, 365 :: 		cyclePosition = getCycle();
0x24B6	0xF7FFFC0F  BL	_getCycle+0
; cyclePosition start address is: 4 (R1)
0x24BA	0xB2C1    UXTB	R1, R0
;__irthermo3_driver.c, 366 :: 		if(cyclePosition == 1){
0x24BC	0x2801    CMP	R0, #1
0x24BE	0xD10C    BNE	L_irthermo3_getObjectTemperature8
; cyclePosition end address is: 4 (R1)
;__irthermo3_driver.c, 367 :: 		lowRAM = readEEPROM16(RAM_4);
0x24C0	0xF2440003  MOVW	R0, #16387
0x24C4	0xF7FEFF66  BL	_readEEPROM16+0
0x24C8	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 368 :: 		hiRam = readEEPROM16(RAM_5);
0x24CC	0xF2440004  MOVW	R0, #16388
0x24D0	0xF7FEFF60  BL	_readEEPROM16+0
0x24D4	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 369 :: 		}
0x24D8	0xE01A    B	L_irthermo3_getObjectTemperature9
L_irthermo3_getObjectTemperature8:
;__irthermo3_driver.c, 370 :: 		else if(cyclePosition == 2){
; cyclePosition start address is: 4 (R1)
0x24DA	0x2902    CMP	R1, #2
0x24DC	0xD10C    BNE	L_irthermo3_getObjectTemperature10
; cyclePosition end address is: 4 (R1)
;__irthermo3_driver.c, 371 :: 		lowRAM = readEEPROM16(RAM_7);
0x24DE	0xF2440006  MOVW	R0, #16390
0x24E2	0xF7FEFF57  BL	_readEEPROM16+0
0x24E6	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 372 :: 		hiRam = readEEPROM16(RAM_8);
0x24EA	0xF2440007  MOVW	R0, #16391
0x24EE	0xF7FEFF51  BL	_readEEPROM16+0
0x24F2	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 373 :: 		}
0x24F6	0xE00B    B	L_irthermo3_getObjectTemperature11
L_irthermo3_getObjectTemperature10:
;__irthermo3_driver.c, 375 :: 		lowRAM = readEEPROM16(RAM_4);
0x24F8	0xF2440003  MOVW	R0, #16387
0x24FC	0xF7FEFF4A  BL	_readEEPROM16+0
0x2500	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 376 :: 		hiRam = readEEPROM16(RAM_5);
0x2504	0xF2440004  MOVW	R0, #16388
0x2508	0xF7FEFF44  BL	_readEEPROM16+0
0x250C	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 377 :: 		}
L_irthermo3_getObjectTemperature11:
L_irthermo3_getObjectTemperature9:
;__irthermo3_driver.c, 379 :: 		for (i = 0 ; i < 3 ; i++){
; i start address is: 40 (R10)
0x2510	0xF2400A00  MOVW	R10, #0
; i end address is: 40 (R10)
0x2514	0xFA5FF68A  UXTB	R6, R10
L_irthermo3_getObjectTemperature12:
; i start address is: 24 (R6)
0x2518	0x2E03    CMP	R6, #3
0x251A	0xF08080D1  BCS	L_irthermo3_getObjectTemperature13
;__irthermo3_driver.c, 380 :: 		VRta = nineRAM + Gb * (sixRAM / 12.0);
0x251E	0xF9BD0008  LDRSH	R0, [SP, #8]
0x2522	0xEE010A10  VMOV	S2, R0
0x2526	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x252A	0xEEB20A08  VMOV.F32	S0, #12
0x252E	0xEEC10A00  VDIV.F32	S1, S2, S0
0x2532	0x4867    LDR	R0, [PC, #412]
0x2534	0xED100A00  VLDR.32	S0, [R0, #0]
0x2538	0xEE600A20  VMUL.F32	S1, S0, S1
0x253C	0xF9BD000A  LDRSH	R0, [SP, #10]
0x2540	0xEE000A10  VMOV	S0, R0
0x2544	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2548	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 381 :: 		AMB = (sixRAM / 12.0) / VRta * pow(2, 19);
0x254C	0xEEB20A08  VMOV.F32	S0, #12
0x2550	0xEE810A00  VDIV.F32	S0, S2, S0
0x2554	0xEE800A20  VDIV.F32	S0, S0, S1
0x2558	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x255C	0xEEF30A03  VMOV.F32	S1, #19
0x2560	0xEEB00A00  VMOV.F32	S0, #2
0x2564	0xF7FFFD7E  BL	_pow+0
0x2568	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x256C	0xEE600A80  VMUL.F32	S1, S1, S0
; AMB start address is: 28 (S7)
0x2570	0xEEF03A60  VMOV.F32	S7, S1
;__irthermo3_driver.c, 382 :: 		sensorTemp = P_O + (AMB - P_R) / P_G + P_T * pow((AMB - P_R), 2);
0x2574	0x4857    LDR	R0, [PC, #348]
0x2576	0xED100A00  VLDR.32	S0, [R0, #0]
0x257A	0xEE300AC0  VSUB.F32	S0, S1, S0
0x257E	0xEEF00A00  VMOV.F32	S1, #2
0x2582	0xF7FFFD6F  BL	_pow+0
;__irthermo3_driver.c, 385 :: 		S = (float)(lowRAM + hiRAM) / 2.0;
0x2586	0xF9BD1006  LDRSH	R1, [SP, #6]
0x258A	0xF9BD0004  LDRSH	R0, [SP, #4]
0x258E	0x1840    ADDS	R0, R0, R1
0x2590	0xB200    SXTH	R0, R0
0x2592	0xEE000A90  VMOV	S1, R0
0x2596	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x259A	0xEEB00A00  VMOV.F32	S0, #2
0x259E	0xEE801A80  VDIV.F32	S2, S1, S0
;__irthermo3_driver.c, 386 :: 		VRto = nineRAM + Ka * (sixRAM / 12.0);
0x25A2	0xF9BD0008  LDRSH	R0, [SP, #8]
0x25A6	0xEE000A90  VMOV	S1, R0
0x25AA	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x25AE	0xEEB20A08  VMOV.F32	S0, #12
0x25B2	0xEEC00A80  VDIV.F32	S1, S1, S0
0x25B6	0x4848    LDR	R0, [PC, #288]
0x25B8	0xED100A00  VLDR.32	S0, [R0, #0]
0x25BC	0xEE600A20  VMUL.F32	S1, S0, S1
0x25C0	0xF9BD000A  LDRSH	R0, [SP, #10]
0x25C4	0xEE000A10  VMOV	S0, R0
0x25C8	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x25CC	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 387 :: 		Sto = (S / 12.0) / VRto * (double)pow(2, 19);
0x25D0	0xEEB20A08  VMOV.F32	S0, #12
0x25D4	0xEE810A00  VDIV.F32	S0, S2, S0
0x25D8	0xEE800A20  VDIV.F32	S0, S0, S1
0x25DC	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x25E0	0xEEF30A03  VMOV.F32	S1, #19
0x25E4	0xEEB00A00  VMOV.F32	S0, #2
0x25E8	0xF7FFFD3C  BL	_pow+0
0x25EC	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x25F0	0xEE203A80  VMUL.F32	S6, S1, S0
;__irthermo3_driver.c, 389 :: 		TAdut = (AMB - Eb) / Ea + 25.0;
0x25F4	0x4839    LDR	R0, [PC, #228]
0x25F6	0xED100A00  VLDR.32	S0, [R0, #0]
0x25FA	0xEE730AC0  VSUB.F32	S1, S7, S0
; AMB end address is: 28 (S7)
0x25FE	0x4838    LDR	R0, [PC, #224]
0x2600	0xED100A00  VLDR.32	S0, [R0, #0]
0x2604	0xEEC00A80  VDIV.F32	S1, S1, S0
0x2608	0xEEB30A09  VMOV.F32	S0, #25
0x260C	0xEE702A80  VADD.F32	S5, S1, S0
;__irthermo3_driver.c, 391 :: 		TAdutK = TAdut + 273.15;
0x2610	0x4834    LDR	R0, [PC, #208]
0x2612	0xEE000A10  VMOV	S0, R0
0x2616	0xEE322A80  VADD.F32	S4, S5, S0
;__irthermo3_driver.c, 393 :: 		objectTemp = Sto / (EmissivityFactor * Fa * _Ha * (1 + Ga * (TOdut - TO0) + _Fb * (TAdut - _TA0))) + pow(TAdutK, 4);
0x261A	0x4833    LDR	R0, [PC, #204]
0x261C	0xED500A00  VLDR.32	S1, [R0, #0]
0x2620	0x4832    LDR	R0, [PC, #200]
0x2622	0xED100A00  VLDR.32	S0, [R0, #0]
0x2626	0xEE600A20  VMUL.F32	S1, S0, S1
0x262A	0x4831    LDR	R0, [PC, #196]
0x262C	0xED100A00  VLDR.32	S0, [R0, #0]
0x2630	0xEE601A80  VMUL.F32	S3, S1, S0
0x2634	0x482F    LDR	R0, [PC, #188]
0x2636	0xED500A00  VLDR.32	S1, [R0, #0]
0x263A	0x482F    LDR	R0, [PC, #188]
0x263C	0xED100A00  VLDR.32	S0, [R0, #0]
0x2640	0xEE700A60  VSUB.F32	S1, S0, S1
0x2644	0x482D    LDR	R0, [PC, #180]
0x2646	0xED100A00  VLDR.32	S0, [R0, #0]
0x264A	0xEE600A20  VMUL.F32	S1, S0, S1
0x264E	0xEEB70A00  VMOV.F32	S0, #1
0x2652	0xEE301A20  VADD.F32	S2, S0, S1
0x2656	0x482A    LDR	R0, [PC, #168]
0x2658	0xED100A00  VLDR.32	S0, [R0, #0]
0x265C	0xEE720AC0  VSUB.F32	S1, S5, S0
0x2660	0x4828    LDR	R0, [PC, #160]
0x2662	0xED100A00  VLDR.32	S0, [R0, #0]
0x2666	0xEE200A20  VMUL.F32	S0, S0, S1
0x266A	0xEE310A00  VADD.F32	S0, S2, S0
0x266E	0xEE210A80  VMUL.F32	S0, S3, S0
0x2672	0xEE830A00  VDIV.F32	S0, S6, S0
0x2676	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x267A	0xEEF10A00  VMOV.F32	S1, #4
0x267E	0xEEB00A42  VMOV.F32	S0, S4
0x2682	0xF7FFFCEF  BL	_pow+0
0x2686	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x268A	0xEE300A80  VADD.F32	S0, S1, S0
;__irthermo3_driver.c, 395 :: 		objectTemp = pow(objectTemp, 0.25); //4th root
0x268E	0xEEF50A00  VMOV.F32	S1, #0.25
0x2692	0xEEB00A40  VMOV.F32	S0, S0
0x2696	0xF7FFFCE5  BL	_pow+0
;__irthermo3_driver.c, 396 :: 		objectTemp = objectTemp - 273.15 - Hb;
0x269A	0x4812    LDR	R0, [PC, #72]
0x269C	0xEE000A90  VMOV	S1, R0
0x26A0	0xEE700A60  VSUB.F32	S1, S0, S1
0x26A4	0x4818    LDR	R0, [PC, #96]
0x26A6	0xED100A00  VLDR.32	S0, [R0, #0]
0x26AA	0xEE300AC0  VSUB.F32	S0, S1, S0
;__irthermo3_driver.c, 398 :: 		TO0 = objectTemp;
0x26AE	0x4811    LDR	R0, [PC, #68]
0x26B0	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 379 :: 		for (i = 0 ; i < 3 ; i++){
0x26B4	0x1C70    ADDS	R0, R6, #1
; i end address is: 24 (R6)
; i start address is: 40 (R10)
0x26B6	0xFA5FFA80  UXTB	R10, R0
;__irthermo3_driver.c, 399 :: 		}
0x26BA	0xFA5FF68A  UXTB	R6, R10
; i end address is: 40 (R10)
0x26BE	0xE72B    B	L_irthermo3_getObjectTemperature12
L_irthermo3_getObjectTemperature13:
;__irthermo3_driver.c, 401 :: 		return (TO0);
0x26C0	0x480C    LDR	R0, [PC, #48]
0x26C2	0xED100A00  VLDR.32	S0, [R0, #0]
;__irthermo3_driver.c, 403 :: 		}
L_end_irthermo3_getObjectTemperature:
0x26C6	0xF8DDE000  LDR	LR, [SP, #0]
0x26CA	0xB005    ADD	SP, SP, #20
0x26CC	0x4770    BX	LR
0x26CE	0xBF00    NOP
0x26D0	0x00341FFF  	_Gb+0
0x26D4	0x003C1FFF  	_P_R+0
0x26D8	0x005C1FFF  	_Ka+0
0x26DC	0x004C1FFF  	_Eb+0
0x26E0	0x00481FFF  	_Ea+0
0x26E4	0x93334388  	#1133024051
0x26E8	0x00501FFF  	_Fa+0
0x26EC	0x00001FFF  	_EmissivityFactor+0
0x26F0	0x00601FFF  	__Ha+0
0x26F4	0x00081FFF  	_TO0+0
0x26F8	0x00041FFF  	_TOdut+0
0x26FC	0x00581FFF  	_Ga+0
0x2700	0x000C1FFF  	__TA0+0
0x2704	0x00541FFF  	__Fb+0
0x2708	0x00641FFF  	_Hb+0
; end of _irthermo3_getObjectTemperature
_getCycle:
;__irthermo3_driver.c, 132 :: 		uint8_t getCycle(){
0x1CD8	0xB081    SUB	SP, SP, #4
0x1CDA	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 133 :: 		uint8_t retValue = (getStatus() & 0x007C) >> 2;
0x1CDE	0xF7FFFCDB  BL	_getStatus+0
0x1CE2	0xF000007C  AND	R0, R0, #124
0x1CE6	0xB280    UXTH	R0, R0
0x1CE8	0x0880    LSRS	R0, R0, #2
;__irthermo3_driver.c, 134 :: 		return retValue;
0x1CEA	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 135 :: 		}
L_end_getCycle:
0x1CEC	0xF8DDE000  LDR	LR, [SP, #0]
0x1CF0	0xB001    ADD	SP, SP, #4
0x1CF2	0x4770    BX	LR
; end of _getCycle
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 1013 :: 		
0x2DA0	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1020 :: 		
0x2DA2	0xB672    CPSID	i
;__Lib_System.c, 1022 :: 		
0x2DA4	0x4897    LDR	R0, [PC, #604]
0x2DA6	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1023 :: 		
0x2DA8	0x4897    LDR	R0, [PC, #604]
0x2DAA	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1024 :: 		
0x2DAC	0x4897    LDR	R0, [PC, #604]
0x2DAE	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1025 :: 		
0x2DB0	0x4897    LDR	R0, [PC, #604]
0x2DB2	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1026 :: 		
0x2DB4	0x4897    LDR	R0, [PC, #604]
0x2DB6	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1027 :: 		
0x2DB8	0x4897    LDR	R0, [PC, #604]
0x2DBA	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1028 :: 		
0x2DBC	0x4897    LDR	R0, [PC, #604]
0x2DBE	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1029 :: 		
0x2DC0	0x4897    LDR	R0, [PC, #604]
0x2DC2	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1030 :: 		
0x2DC4	0x4897    LDR	R0, [PC, #604]
0x2DC6	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1031 :: 		
0x2DC8	0x4897    LDR	R0, [PC, #604]
0x2DCA	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1032 :: 		
0x2DCC	0x4897    LDR	R0, [PC, #604]
0x2DCE	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1033 :: 		
0x2DD0	0x4897    LDR	R0, [PC, #604]
0x2DD2	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1034 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x2DD4	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1035 :: 		
0x2DD6	0x4898    LDR	R0, [PC, #608]
0x2DD8	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1037 :: 		
0x2DDA	0x4898    LDR	R0, [PC, #608]
0x2DDC	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1039 :: 		
0x2DDE	0x980D    LDR	R0, [SP, #52]
0x2DE0	0xF0000007  AND	R0, R0, #7
0x2DE4	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1042 :: 		
0x2DE6	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x2DEA	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1045 :: 		
0x2DEC	0xF24C5020  MOVW	R0, #50464
0x2DF0	0x4993    LDR	R1, [PC, #588]
0x2DF2	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1047 :: 		
0x2DF4	0xF64D1028  MOVW	R0, #55592
0x2DF8	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1054 :: 		
0x2DFA	0xF24011D2  MOVW	R1, #466
0x2DFE	0x4891    LDR	R0, [PC, #580]
0x2E00	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1055 :: 		
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1059 :: 		
0x2E02	0x4891    LDR	R0, [PC, #580]
0x2E04	0x7800    LDRB	R0, [R0, #0]
0x2E06	0xF0000001  AND	R0, R0, #1
0x2E0A	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1061 :: 		
0x2E0C	0x488F    LDR	R0, [PC, #572]
0x2E0E	0x7800    LDRB	R0, [R0, #0]
0x2E10	0xF0000008  AND	R0, R0, #8
0x2E14	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC234
;__Lib_System.c, 1063 :: 		
0x2E16	0x498D    LDR	R1, [PC, #564]
0x2E18	0x7808    LDRB	R0, [R1, #0]
0x2E1A	0xF0400008  ORR	R0, R0, #8
0x2E1E	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1064 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1065 :: 		
0x2E20	0xE021    B	L___Lib_System_InitialSetUpRCCRCC235
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1068 :: 		
0x2E22	0x488B    LDR	R0, [PC, #556]
0x2E24	0x6800    LDR	R0, [R0, #0]
0x2E26	0xF0405100  ORR	R1, R0, #536870912
0x2E2A	0x4889    LDR	R0, [PC, #548]
0x2E2C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		
0x2E2E	0x4889    LDR	R0, [PC, #548]
0x2E30	0x6800    LDR	R0, [R0, #0]
0x2E32	0xF4007080  AND	R0, R0, #256
0x2E36	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1071 :: 		
0x2E38	0x4886    LDR	R0, [PC, #536]
0x2E3A	0x6801    LDR	R1, [R0, #0]
0x2E3C	0xF46F5070  MVN	R0, #15360
0x2E40	0xEA010000  AND	R0, R1, R0, LSL #0
0x2E44	0xF4407140  ORR	R1, R0, #768
0x2E48	0x4882    LDR	R0, [PC, #520]
0x2E4A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		
0x2E4C	0x4881    LDR	R0, [PC, #516]
0x2E4E	0x6800    LDR	R0, [R0, #0]
0x2E50	0xF4407180  ORR	R1, R0, #256
0x2E54	0x487F    LDR	R0, [PC, #508]
0x2E56	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1073 :: 		
0x2E58	0x487E    LDR	R0, [PC, #504]
0x2E5A	0x6801    LDR	R1, [R0, #0]
0x2E5C	0xF46F7000  MVN	R0, #512
0x2E60	0x4001    ANDS	R1, R0
0x2E62	0x487C    LDR	R0, [PC, #496]
0x2E64	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1074 :: 		
L___Lib_System_InitialSetUpRCCRCC236:
;__Lib_System.c, 1075 :: 		
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1078 :: 		
0x2E66	0x21AA    MOVS	R1, #170
0x2E68	0x487B    LDR	R0, [PC, #492]
0x2E6A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		
0x2E6C	0x980D    LDR	R0, [SP, #52]
0x2E6E	0xF0000010  AND	R0, R0, #16
0x2E72	0xB960    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC237
;__Lib_System.c, 1082 :: 		
0x2E74	0x4879    LDR	R0, [PC, #484]
0x2E76	0x7801    LDRB	R1, [R0, #0]
0x2E78	0xF06F0060  MVN	R0, #96
0x2E7C	0x4001    ANDS	R1, R0
0x2E7E	0x4877    LDR	R0, [PC, #476]
0x2E80	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1084 :: 		
L___Lib_System_InitialSetUpRCCRCC238:
0x2E82	0x4877    LDR	R0, [PC, #476]
0x2E84	0x7800    LDRB	R0, [R0, #0]
0x2E86	0x2801    CMP	R0, #1
0x2E88	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC239
0x2E8A	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC238
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1085 :: 		
0x2E8C	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC240
L___Lib_System_InitialSetUpRCCRCC237:
0x2E8E	0x980D    LDR	R0, [SP, #52]
0x2E90	0xF0000010  AND	R0, R0, #16
0x2E94	0xB1C0    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1087 :: 		
0x2E96	0x990E    LDR	R1, [SP, #56]
0x2E98	0x4872    LDR	R0, [PC, #456]
0x2E9A	0x4281    CMP	R1, R0
0x2E9C	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC242
;__Lib_System.c, 1089 :: 		
0x2E9E	0x2160    MOVS	R1, #96
0x2EA0	0x486E    LDR	R0, [PC, #440]
0x2EA2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1091 :: 		
L___Lib_System_InitialSetUpRCCRCC243:
0x2EA4	0x486E    LDR	R0, [PC, #440]
0x2EA6	0x7800    LDRB	R0, [R0, #0]
0x2EA8	0x2880    CMP	R0, #128
0x2EAA	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC244
0x2EAC	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC243
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1092 :: 		
0x2EAE	0xE00B    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC242:
;__Lib_System.c, 1093 :: 		
0x2EB0	0x486A    LDR	R0, [PC, #424]
0x2EB2	0x7801    LDRB	R1, [R0, #0]
0x2EB4	0xF06F0060  MVN	R0, #96
0x2EB8	0x4001    ANDS	R1, R0
0x2EBA	0x4868    LDR	R0, [PC, #416]
0x2EBC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1094 :: 		
L___Lib_System_InitialSetUpRCCRCC246:
0x2EBE	0x4868    LDR	R0, [PC, #416]
0x2EC0	0x7800    LDRB	R0, [R0, #0]
0x2EC2	0x2801    CMP	R0, #1
0x2EC4	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC247
0x2EC6	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC246
L___Lib_System_InitialSetUpRCCRCC247:
;__Lib_System.c, 1095 :: 		
L___Lib_System_InitialSetUpRCCRCC245:
;__Lib_System.c, 1096 :: 		
L___Lib_System_InitialSetUpRCCRCC241:
L___Lib_System_InitialSetUpRCCRCC240:
;__Lib_System.c, 1098 :: 		
0x2EC8	0x9904    LDR	R1, [SP, #16]
0x2ECA	0x4867    LDR	R0, [PC, #412]
0x2ECC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1100 :: 		
0x2ECE	0x4867    LDR	R0, [PC, #412]
0x2ED0	0x6801    LDR	R1, [R0, #0]
0x2ED2	0xF46F2040  MVN	R0, #786432
0x2ED6	0x4001    ANDS	R1, R0
0x2ED8	0x9802    LDR	R0, [SP, #8]
0x2EDA	0xF4002040  AND	R0, R0, #786432
0x2EDE	0x4301    ORRS	R1, R0
0x2EE0	0x4862    LDR	R0, [PC, #392]
0x2EE2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1102 :: 		
0x2EE4	0x4862    LDR	R0, [PC, #392]
0x2EE6	0x6801    LDR	R1, [R0, #0]
0x2EE8	0xF46F3040  MVN	R0, #196608
0x2EEC	0x4001    ANDS	R1, R0
0x2EEE	0x9803    LDR	R0, [SP, #12]
0x2EF0	0xF4003040  AND	R0, R0, #196608
0x2EF4	0x4301    ORRS	R1, R0
0x2EF6	0x485E    LDR	R0, [PC, #376]
0x2EF8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1104 :: 		
0x2EFA	0x980F    LDR	R0, [SP, #60]
0x2EFC	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2125
0x2EFE	0x980F    LDR	R0, [SP, #60]
0x2F00	0x2801    CMP	R0, #1
0x2F02	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2124
0x2F04	0x980F    LDR	R0, [SP, #60]
0x2F06	0x2802    CMP	R0, #2
0x2F08	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x2F0A	0xE061    B	L___Lib_System_InitialSetUpRCCRCC250
L___Lib_System_InitialSetUpRCCRCC2125:
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
;__Lib_System.c, 1106 :: 		
0x2F0C	0x9801    LDR	R0, [SP, #4]
0x2F0E	0xF0000080  AND	R0, R0, #128
0x2F12	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x2F14	0x9808    LDR	R0, [SP, #32]
0x2F16	0xF0000040  AND	R0, R0, #64
0x2F1A	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x2F1C	0x980B    LDR	R0, [SP, #44]
0x2F1E	0xF0000003  AND	R0, R0, #3
0x2F22	0x2800    CMP	R0, #0
0x2F24	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2126
0x2F26	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2120
L___Lib_System_InitialSetUpRCCRCC2127:
L___Lib_System_InitialSetUpRCCRCC2126:
0x2F28	0xE015    B	L___Lib_System_InitialSetUpRCCRCC255
L___Lib_System_InitialSetUpRCCRCC2120:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1108 :: 		
0x2F2A	0x4852    LDR	R0, [PC, #328]
0x2F2C	0x6800    LDR	R0, [R0, #0]
0x2F2E	0xF4407100  ORR	R1, R0, #512
0x2F32	0x4850    LDR	R0, [PC, #320]
0x2F34	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1110 :: 		
0x2F36	0x4850    LDR	R0, [PC, #320]
0x2F38	0x6801    LDR	R1, [R0, #0]
0x2F3A	0x4850    LDR	R0, [PC, #320]
0x2F3C	0x4001    ANDS	R1, R0
0x2F3E	0x484E    LDR	R0, [PC, #312]
0x2F40	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		
0x2F42	0x9806    LDR	R0, [SP, #24]
0x2F44	0xF0000004  AND	R0, R0, #4
0x2F48	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1114 :: 		
0x2F4A	0x484D    LDR	R0, [PC, #308]
0x2F4C	0x6801    LDR	R1, [R0, #0]
0x2F4E	0x484B    LDR	R0, [PC, #300]
0x2F50	0x4001    ANDS	R1, R0
0x2F52	0x484B    LDR	R0, [PC, #300]
0x2F54	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1115 :: 		
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1116 :: 		
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1117 :: 		
0x2F56	0x990A    LDR	R1, [SP, #40]
0x2F58	0x484A    LDR	R0, [PC, #296]
0x2F5A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		
0x2F5C	0x9905    LDR	R1, [SP, #20]
0x2F5E	0x484A    LDR	R0, [PC, #296]
0x2F60	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1120 :: 		
0x2F62	0x9805    LDR	R0, [SP, #20]
0x2F64	0xF0000004  AND	R0, R0, #4
0x2F68	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC257
;__Lib_System.c, 1121 :: 		
L___Lib_System_InitialSetUpRCCRCC258:
0x2F6A	0x4848    LDR	R0, [PC, #288]
0x2F6C	0x7800    LDRB	R0, [R0, #0]
0x2F6E	0xF0000010  AND	R0, R0, #16
0x2F72	0x2800    CMP	R0, #0
0x2F74	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC259
;__Lib_System.c, 1122 :: 		
0x2F76	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC258
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1123 :: 		
0x2F78	0xE005    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC257:
;__Lib_System.c, 1124 :: 		
L___Lib_System_InitialSetUpRCCRCC261:
0x2F7A	0x4844    LDR	R0, [PC, #272]
0x2F7C	0x7800    LDRB	R0, [R0, #0]
0x2F7E	0xF0000010  AND	R0, R0, #16
0x2F82	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1125 :: 		
0x2F84	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC261
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1126 :: 		
L___Lib_System_InitialSetUpRCCRCC260:
;__Lib_System.c, 1127 :: 		
0x2F86	0x4842    LDR	R0, [PC, #264]
0x2F88	0x7800    LDRB	R0, [R0, #0]
0x2F8A	0xF00001BF  AND	R1, R0, #191
0x2F8E	0xB2C9    UXTB	R1, R1
0x2F90	0x9806    LDR	R0, [SP, #24]
0x2F92	0xF00000FD  AND	R0, R0, #253
0x2F96	0x4301    ORRS	R1, R0
0x2F98	0x483D    LDR	R0, [PC, #244]
0x2F9A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		
0x2F9C	0x9807    LDR	R0, [SP, #28]
0x2F9E	0xF00001E0  AND	R1, R0, #224
0x2FA2	0x483C    LDR	R0, [PC, #240]
0x2FA4	0x7800    LDRB	R0, [R0, #0]
0x2FA6	0xF000001F  AND	R0, R0, #31
0x2FAA	0x4301    ORRS	R1, R0
0x2FAC	0x4839    LDR	R0, [PC, #228]
0x2FAE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1129 :: 		
0x2FB0	0x9901    LDR	R1, [SP, #4]
0x2FB2	0x4839    LDR	R0, [PC, #228]
0x2FB4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1130 :: 		
0x2FB6	0x990B    LDR	R1, [SP, #44]
0x2FB8	0x4838    LDR	R0, [PC, #224]
0x2FBA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1131 :: 		
0x2FBC	0x980F    LDR	R0, [SP, #60]
0x2FBE	0x2802    CMP	R0, #2
0x2FC0	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC263
;__Lib_System.c, 1133 :: 		
0x2FC2	0x4833    LDR	R0, [PC, #204]
0x2FC4	0x7800    LDRB	R0, [R0, #0]
0x2FC6	0xF0400102  ORR	R1, R0, #2
0x2FCA	0x4831    LDR	R0, [PC, #196]
0x2FCC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1134 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1135 :: 		
0x2FCE	0xE0B8    B	L___Lib_System_InitialSetUpRCCRCC264
L___Lib_System_InitialSetUpRCCRCC250:
;__Lib_System.c, 1137 :: 		
0x2FD0	0x9801    LDR	R0, [SP, #4]
0x2FD2	0xF0000080  AND	R0, R0, #128
0x2FD6	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
0x2FD8	0x980B    LDR	R0, [SP, #44]
0x2FDA	0xF0000003  AND	R0, R0, #3
0x2FDE	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x2FE0	0xE065    B	L___Lib_System_InitialSetUpRCCRCC267
L___Lib_System_InitialSetUpRCCRCC2130:
L___Lib_System_InitialSetUpRCCRCC2129:
;__Lib_System.c, 1139 :: 		
0x2FE2	0x4824    LDR	R0, [PC, #144]
0x2FE4	0x6800    LDR	R0, [R0, #0]
0x2FE6	0xF4407100  ORR	R1, R0, #512
0x2FEA	0x4822    LDR	R0, [PC, #136]
0x2FEC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1141 :: 		
0x2FEE	0x4822    LDR	R0, [PC, #136]
0x2FF0	0x6801    LDR	R1, [R0, #0]
0x2FF2	0x4822    LDR	R0, [PC, #136]
0x2FF4	0x4001    ANDS	R1, R0
0x2FF6	0x4820    LDR	R0, [PC, #128]
0x2FF8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1142 :: 		
0x2FFA	0x9806    LDR	R0, [SP, #24]
0x2FFC	0xF0000004  AND	R0, R0, #4
0x3000	0xF000B84E  B	#156
0x3004	0x00000000  	#0
0x3008	0x0000000C  	#786432
0x300C	0x00000001  	#65536
0x3010	0x00000114  	#18087936
0x3014	0x00220000  	#34
0x3018	0x00240000  	#36
0x301C	0x00000000  	#0
0x3020	0x00020000  	#2
0x3024	0x00460000  	#70
0x3028	0x00000000  	#0
0x302C	0x00000000  	#0
0x3030	0x00000000  	#0
0x3034	0x00000000  	#0
0x3038	0x00070000  	#7
0x303C	0xD4C00001  	#120000
0x3040	0x200E4005  	#1074077710
0x3044	0x20004005  	#1074077696
0x3048	0xF0004007  	#1074262016
0x304C	0xD0024007  	#1074253826
0x3050	0x803C4004  	SIM_SCGC6+0
0x3054	0xD0104003  	RTC_CR+0
0x3058	0xE0004007  	SMC_PMPROT+0
0x305C	0xE0014007  	SMC_PMCTRL+0
0x3060	0xE0034007  	SMC_PMSTAT+0
0x3064	0x38800001  	#80000
0x3068	0x80444004  	SIM_CLKDIV1+0
0x306C	0x70004004  	SIM_SOPT1+0
0x3070	0x80044004  	SIM_SOPT2+0
0x3074	0x80384004  	SIM_SCGC5+0
0x3078	0x90484004  	PORTA_PCR18+0
0x307C	0xF8FFFEFF  	#-16779009
0x3080	0x904C4004  	PORTA_PCR19+0
0x3084	0x40084006  	MCG_SC+0
0x3088	0x40004006  	MCG_C1+0
0x308C	0x40064006  	MCG_S+0
0x3090	0x40014006  	MCG_C2+0
0x3094	0x40034006  	MCG_C4+0
0x3098	0x50004006  	OSC_CR+0
0x309C	0x400C4006  	MCG_C7+0
0x30A0	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1145 :: 		
0x30A2	0x487A    LDR	R0, [PC, #488]
0x30A4	0x6801    LDR	R1, [R0, #0]
0x30A6	0x487A    LDR	R0, [PC, #488]
0x30A8	0x4001    ANDS	R1, R0
0x30AA	0x4878    LDR	R0, [PC, #480]
0x30AC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1147 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1148 :: 		
0x30AE	0x990A    LDR	R1, [SP, #40]
0x30B0	0x4878    LDR	R0, [PC, #480]
0x30B2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1149 :: 		
0x30B4	0x4878    LDR	R0, [PC, #480]
0x30B6	0x7800    LDRB	R0, [R0, #0]
0x30B8	0xF00001BF  AND	R1, R0, #191
0x30BC	0xB2C9    UXTB	R1, R1
0x30BE	0x9806    LDR	R0, [SP, #24]
0x30C0	0xF00000FD  AND	R0, R0, #253
0x30C4	0x4301    ORRS	R1, R0
0x30C6	0x4874    LDR	R0, [PC, #464]
0x30C8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1150 :: 		
0x30CA	0x9901    LDR	R1, [SP, #4]
0x30CC	0x4873    LDR	R0, [PC, #460]
0x30CE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		
0x30D0	0x990B    LDR	R1, [SP, #44]
0x30D2	0x4873    LDR	R0, [PC, #460]
0x30D4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		
0x30D6	0x980F    LDR	R0, [SP, #60]
0x30D8	0x2807    CMP	R0, #7
0x30DA	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC269
;__Lib_System.c, 1153 :: 		
0x30DC	0x9805    LDR	R0, [SP, #20]
0x30DE	0xF0400180  ORR	R1, R0, #128
0x30E2	0x4870    LDR	R0, [PC, #448]
0x30E4	0x7001    STRB	R1, [R0, #0]
0x30E6	0xE002    B	L___Lib_System_InitialSetUpRCCRCC270
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1155 :: 		
0x30E8	0x9905    LDR	R1, [SP, #20]
0x30EA	0x486E    LDR	R0, [PC, #440]
0x30EC	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC270:
;__Lib_System.c, 1157 :: 		
0x30EE	0x9806    LDR	R0, [SP, #24]
0x30F0	0xF0000004  AND	R0, R0, #4
0x30F4	0xB148    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2132
0x30F6	0x980B    LDR	R0, [SP, #44]
0x30F8	0xF0000003  AND	R0, R0, #3
0x30FC	0xB928    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
L___Lib_System_InitialSetUpRCCRCC2118:
;__Lib_System.c, 1158 :: 		
L___Lib_System_InitialSetUpRCCRCC274:
0x30FE	0x486A    LDR	R0, [PC, #424]
0x3100	0x7800    LDRB	R0, [R0, #0]
0x3102	0xF0000002  AND	R0, R0, #2
0x3106	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1159 :: 		
0x3108	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC274
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1157 :: 		
L___Lib_System_InitialSetUpRCCRCC2132:
L___Lib_System_InitialSetUpRCCRCC2131:
;__Lib_System.c, 1162 :: 		
0x310A	0x9805    LDR	R0, [SP, #20]
0x310C	0xF0000004  AND	R0, R0, #4
0x3110	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC276
;__Lib_System.c, 1163 :: 		
L___Lib_System_InitialSetUpRCCRCC277:
0x3112	0x4865    LDR	R0, [PC, #404]
0x3114	0x7800    LDRB	R0, [R0, #0]
0x3116	0xF0000010  AND	R0, R0, #16
0x311A	0x2800    CMP	R0, #0
0x311C	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC278
;__Lib_System.c, 1164 :: 		
0x311E	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC277
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1165 :: 		
0x3120	0xE005    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC276:
;__Lib_System.c, 1166 :: 		
L___Lib_System_InitialSetUpRCCRCC280:
0x3122	0x4861    LDR	R0, [PC, #388]
0x3124	0x7800    LDRB	R0, [R0, #0]
0x3126	0xF0000010  AND	R0, R0, #16
0x312A	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1167 :: 		
0x312C	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC280
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1168 :: 		
L___Lib_System_InitialSetUpRCCRCC279:
;__Lib_System.c, 1169 :: 		
0x312E	0x9807    LDR	R0, [SP, #28]
0x3130	0xF00001E0  AND	R1, R0, #224
0x3134	0x485D    LDR	R0, [PC, #372]
0x3136	0x7800    LDRB	R0, [R0, #0]
0x3138	0xF000001F  AND	R0, R0, #31
0x313C	0x4301    ORRS	R1, R0
0x313E	0x485B    LDR	R0, [PC, #364]
0x3140	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC264:
;__Lib_System.c, 1174 :: 		
0x3142	0x9808    LDR	R0, [SP, #32]
0x3144	0xF00001BF  AND	R1, R0, #191
0x3148	0x4859    LDR	R0, [PC, #356]
0x314A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		
0x314C	0x9809    LDR	R0, [SP, #36]
0x314E	0xF00001BF  AND	R1, R0, #191
0x3152	0x4858    LDR	R0, [PC, #352]
0x3154	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		
0x3156	0x9808    LDR	R0, [SP, #32]
0x3158	0xF0000040  AND	R0, R0, #64
0x315C	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1178 :: 		
0x315E	0x4854    LDR	R0, [PC, #336]
0x3160	0x7800    LDRB	R0, [R0, #0]
0x3162	0xF0400140  ORR	R1, R0, #64
0x3166	0x4852    LDR	R0, [PC, #328]
0x3168	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1179 :: 		
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1182 :: 		
0x316A	0x980F    LDR	R0, [SP, #60]
0x316C	0x2805    CMP	R0, #5
0x316E	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC283
;__Lib_System.c, 1183 :: 		
0x3170	0x4849    LDR	R0, [PC, #292]
0x3172	0x7800    LDRB	R0, [R0, #0]
0x3174	0xF0400102  ORR	R1, R0, #2
0x3178	0x4847    LDR	R0, [PC, #284]
0x317A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1184 :: 		
0x317C	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC284
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1185 :: 		
0x317E	0x980F    LDR	R0, [SP, #60]
0x3180	0x2806    CMP	R0, #6
0x3182	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x3184	0x980F    LDR	R0, [SP, #60]
0x3186	0x2807    CMP	R0, #7
0x3188	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x318A	0xE014    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC2134:
L___Lib_System_InitialSetUpRCCRCC2133:
;__Lib_System.c, 1186 :: 		
0x318C	0x4849    LDR	R0, [PC, #292]
0x318E	0x7800    LDRB	R0, [R0, #0]
0x3190	0xF0400140  ORR	R1, R0, #64
0x3194	0x4847    LDR	R0, [PC, #284]
0x3196	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1187 :: 		
L___Lib_System_InitialSetUpRCCRCC288:
0x3198	0x4843    LDR	R0, [PC, #268]
0x319A	0x7800    LDRB	R0, [R0, #0]
0x319C	0xF0000040  AND	R0, R0, #64
0x31A0	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1188 :: 		
0x31A2	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC288
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1189 :: 		
0x31A4	0x980F    LDR	R0, [SP, #60]
0x31A6	0x2807    CMP	R0, #7
0x31A8	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC290
;__Lib_System.c, 1191 :: 		
0x31AA	0x483E    LDR	R0, [PC, #248]
0x31AC	0x7800    LDRB	R0, [R0, #0]
0x31AE	0xF000013F  AND	R1, R0, #63
0x31B2	0x483C    LDR	R0, [PC, #240]
0x31B4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1192 :: 		
L___Lib_System_InitialSetUpRCCRCC290:
;__Lib_System.c, 1193 :: 		
L___Lib_System_InitialSetUpRCCRCC287:
L___Lib_System_InitialSetUpRCCRCC284:
;__Lib_System.c, 1195 :: 		
0x31B6	0x980F    LDR	R0, [SP, #60]
0x31B8	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2136
0x31BA	0x980F    LDR	R0, [SP, #60]
0x31BC	0x2803    CMP	R0, #3
0x31BE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2135
0x31C0	0xE02C    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC2136:
L___Lib_System_InitialSetUpRCCRCC2135:
;__Lib_System.c, 1197 :: 		
L___Lib_System_InitialSetUpRCCRCC294:
0x31C2	0x4839    LDR	R0, [PC, #228]
0x31C4	0x7800    LDRB	R0, [R0, #0]
0x31C6	0xF000000C  AND	R0, R0, #12
0x31CA	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC295
;__Lib_System.c, 1198 :: 		
0x31CC	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC294
L___Lib_System_InitialSetUpRCCRCC295:
;__Lib_System.c, 1200 :: 		
0x31CE	0x483A    LDR	R0, [PC, #232]
0x31D0	0x6800    LDR	R0, [R0, #0]
0x31D2	0xF0400101  ORR	R1, R0, #1
0x31D6	0x4838    LDR	R0, [PC, #224]
0x31D8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1201 :: 		
0x31DA	0xF04F0100  MOV	R1, #0
0x31DE	0x4837    LDR	R0, [PC, #220]
0x31E0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1202 :: 		
0x31E2	0xF04F0180  MOV	R1, #128
0x31E6	0x4836    LDR	R0, [PC, #216]
0x31E8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1203 :: 		
0x31EA	0xF04F0105  MOV	R1, #5
0x31EE	0x4835    LDR	R0, [PC, #212]
0x31F0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1204 :: 		
0x31F2	0xF04F0101  MOV	R1, #1
0x31F6	0x4832    LDR	R0, [PC, #200]
0x31F8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
L___Lib_System_InitialSetUpRCCRCC296:
0x31FA	0x4831    LDR	R0, [PC, #196]
0x31FC	0x6800    LDR	R0, [R0, #0]
0x31FE	0xF0000080  AND	R0, R0, #128
0x3202	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC297
;__Lib_System.c, 1206 :: 		
0x3204	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC296
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1207 :: 		
0x3206	0x2100    MOVS	R1, #0
0x3208	0x482D    LDR	R0, [PC, #180]
0x320A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1208 :: 		
0x320C	0x482A    LDR	R0, [PC, #168]
0x320E	0x6801    LDR	R1, [R0, #0]
0x3210	0xF06F0001  MVN	R0, #1
0x3214	0x4001    ANDS	R1, R0
0x3216	0x4828    LDR	R0, [PC, #160]
0x3218	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1209 :: 		
0x321A	0xE02A    B	L___Lib_System_InitialSetUpRCCRCC298
L___Lib_System_InitialSetUpRCCRCC293:
;__Lib_System.c, 1210 :: 		
0x321C	0x980F    LDR	R0, [SP, #60]
0x321E	0x2801    CMP	R0, #1
0x3220	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x3222	0x980F    LDR	R0, [SP, #60]
0x3224	0x2802    CMP	R0, #2
0x3226	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x3228	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2138:
L___Lib_System_InitialSetUpRCCRCC2137:
;__Lib_System.c, 1211 :: 		
L___Lib_System_InitialSetUpRCCRCC2102:
0x322A	0x481F    LDR	R0, [PC, #124]
0x322C	0x7800    LDRB	R0, [R0, #0]
0x322E	0xF000000C  AND	R0, R0, #12
0x3232	0x2804    CMP	R0, #4
0x3234	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2103
;__Lib_System.c, 1212 :: 		
0x3236	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2102
L___Lib_System_InitialSetUpRCCRCC2103:
;__Lib_System.c, 1213 :: 		
0x3238	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC2104
L___Lib_System_InitialSetUpRCCRCC2101:
;__Lib_System.c, 1214 :: 		
0x323A	0x980F    LDR	R0, [SP, #60]
0x323C	0x2804    CMP	R0, #4
0x323E	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2141
0x3240	0x980F    LDR	R0, [SP, #60]
0x3242	0x2806    CMP	R0, #6
0x3244	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x3246	0x980F    LDR	R0, [SP, #60]
0x3248	0x2805    CMP	R0, #5
0x324A	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x324C	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2141:
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
;__Lib_System.c, 1215 :: 		
L___Lib_System_InitialSetUpRCCRCC2108:
0x324E	0x4816    LDR	R0, [PC, #88]
0x3250	0x7800    LDRB	R0, [R0, #0]
0x3252	0xF000000C  AND	R0, R0, #12
0x3256	0x2808    CMP	R0, #8
0x3258	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2109
;__Lib_System.c, 1216 :: 		
0x325A	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2108
L___Lib_System_InitialSetUpRCCRCC2109:
;__Lib_System.c, 1217 :: 		
0x325C	0xE009    B	L___Lib_System_InitialSetUpRCCRCC2110
L___Lib_System_InitialSetUpRCCRCC2107:
;__Lib_System.c, 1218 :: 		
0x325E	0x980F    LDR	R0, [SP, #60]
0x3260	0x2807    CMP	R0, #7
0x3262	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC2111
;__Lib_System.c, 1219 :: 		
L___Lib_System_InitialSetUpRCCRCC2112:
0x3264	0x4810    LDR	R0, [PC, #64]
0x3266	0x7800    LDRB	R0, [R0, #0]
0x3268	0xF000000C  AND	R0, R0, #12
0x326C	0x280C    CMP	R0, #12
0x326E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2113
;__Lib_System.c, 1220 :: 		
0x3270	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2112
L___Lib_System_InitialSetUpRCCRCC2113:
;__Lib_System.c, 1221 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2104:
L___Lib_System_InitialSetUpRCCRCC298:
;__Lib_System.c, 1231 :: 		
0x3272	0x4815    LDR	R0, [PC, #84]
0x3274	0x6801    LDR	R1, [R0, #0]
0x3276	0xF06F000F  MVN	R0, #15
0x327A	0x4001    ANDS	R1, R0
0x327C	0x980C    LDR	R0, [SP, #48]
0x327E	0xF000000F  AND	R0, R0, #15
0x3282	0x4301    ORRS	R1, R0
0x3284	0x4810    LDR	R0, [PC, #64]
0x3286	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1232 :: 		
L_end_InitialSetUpRCCRCC2:
0x3288	0xB010    ADD	SP, SP, #64
0x328A	0x4770    BX	LR
0x328C	0x904C4004  	PORTA_PCR19+0
0x3290	0xF8FFFEFF  	#-16779009
0x3294	0x40084006  	MCG_SC+0
0x3298	0x40014006  	MCG_C2+0
0x329C	0x50004006  	OSC_CR+0
0x32A0	0x400C4006  	MCG_C7+0
0x32A4	0x40004006  	MCG_C1+0
0x32A8	0x40064006  	MCG_S+0
0x32AC	0x40034006  	MCG_C4+0
0x32B0	0x40044006  	MCG_C5+0
0x32B4	0x40054006  	MCG_C6+0
0x32B8	0x80384004  	SIM_SCGC5+0
0x32BC	0x00084004  	LPTMR0_CMR+0
0x32C0	0x00004004  	LPTMR0_CSR+0
0x32C4	0x00044004  	LPTMR0_PSR+0
0x32C8	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 973 :: 		
0x2D68	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 974 :: 		
0x2D6A	0x4902    LDR	R1, [PC, #8]
0x2D6C	0x4802    LDR	R0, [PC, #8]
0x2D6E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 975 :: 		
L_end_InitialSetUpFosc:
0x2D70	0xB001    ADD	SP, SP, #4
0x2D72	0x4770    BX	LR
0x2D74	0xD4C00001  	#120000
0x2D78	0x006C1FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 553 :: 		
0x2D34	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 554 :: 		
L___GenExcept28:
0x2D36	0xE7FE    B	L___GenExcept28
;__Lib_System.c, 555 :: 		
L_end___GenExcept:
0x2D38	0xB001    ADD	SP, SP, #4
0x2D3A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 586 :: 		
0x2D3C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 587 :: 		
0x2D3E	0xB672    CPSID	i
;__Lib_System.c, 588 :: 		
0x2D40	0x4908    LDR	R1, [PC, #32]
0x2D42	0x6808    LDR	R0, [R1, #0]
0x2D44	0xF4400070  ORR	R0, R0, #15728640
0x2D48	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 589 :: 		
0x2D4A	0xBF00    NOP
;__Lib_System.c, 590 :: 		
0x2D4C	0xBF00    NOP
;__Lib_System.c, 591 :: 		
0x2D4E	0xBF00    NOP
;__Lib_System.c, 592 :: 		
0x2D50	0xBF00    NOP
;__Lib_System.c, 594 :: 		
0x2D52	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System.c, 595 :: 		
0x2D56	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System.c, 596 :: 		
0x2D5A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System.c, 597 :: 		
0x2D5E	0xB662    CPSIE	i
;__Lib_System.c, 598 :: 		
L_end___EnableFPU:
0x2D60	0xB001    ADD	SP, SP, #4
0x2D62	0x4770    BX	LR
0x2D64	0xED88E000  	#3758157192
; end of ___EnableFPU
0x3724	0xB500    PUSH	(R14)
0x3726	0xF8DFB024  LDR	R11, [PC, #36]
0x372A	0xF8DFA024  LDR	R10, [PC, #36]
0x372E	0xF8DFC024  LDR	R12, [PC, #36]
0x3732	0xF7FFFAF5  BL	11552
0x3736	0xF8DFB020  LDR	R11, [PC, #32]
0x373A	0xF8DFA020  LDR	R10, [PC, #32]
0x373E	0xF8DFC020  LDR	R12, [PC, #32]
0x3742	0xF7FFFAED  BL	11552
0x3746	0xBD00    POP	(R15)
0x3748	0x4770    BX	LR
0x374A	0xBF00    NOP
0x374C	0x00001FFF  	#536805376
0x3750	0x001A1FFF  	#536805402
0x3754	0x36EC0000  	#14060
0x3758	0x001C1FFF  	#536805404
0x375C	0x00281FFF  	#536805416
0x3760	0x37080000  	#14088
0x37C0	0xB500    PUSH	(R14)
0x37C2	0xF8DFB010  LDR	R11, [PC, #16]
0x37C6	0xF8DFA010  LDR	R10, [PC, #16]
0x37CA	0xF7FFF9F7  BL	11196
0x37CE	0xBD00    POP	(R15)
0x37D0	0x4770    BX	LR
0x37D2	0xBF00    NOP
0x37D4	0x00001FFF  	#536805376
0x37D8	0x00981FFF  	#536805528
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;__Lib_I2C_012.c,32 :: _divTable [400]
0x32CC	0x00000000 ;_divTable+0
0x32D0	0x00000014 ;_divTable+4
0x32D4	0x00000001 ;_divTable+8
0x32D8	0x00000016 ;_divTable+12
0x32DC	0x00000002 ;_divTable+16
0x32E0	0x00000018 ;_divTable+20
0x32E4	0x00000003 ;_divTable+24
0x32E8	0x0000001A ;_divTable+28
0x32EC	0x00000004 ;_divTable+32
0x32F0	0x0000001C ;_divTable+36
0x32F4	0x00000005 ;_divTable+40
0x32F8	0x0000001E ;_divTable+44
0x32FC	0x00000009 ;_divTable+48
0x3300	0x00000020 ;_divTable+52
0x3304	0x00000006 ;_divTable+56
0x3308	0x00000022 ;_divTable+60
0x330C	0x0000000A ;_divTable+64
0x3310	0x00000024 ;_divTable+68
0x3314	0x00000007 ;_divTable+72
0x3318	0x00000028 ;_divTable+76
0x331C	0x0000000C ;_divTable+80
0x3320	0x0000002C ;_divTable+84
0x3324	0x00000010 ;_divTable+88
0x3328	0x00000030 ;_divTable+92
0x332C	0x00000011 ;_divTable+96
0x3330	0x00000038 ;_divTable+100
0x3334	0x00000012 ;_divTable+104
0x3338	0x00000040 ;_divTable+108
0x333C	0x0000000F ;_divTable+112
0x3340	0x00000044 ;_divTable+116
0x3344	0x00000013 ;_divTable+120
0x3348	0x00000048 ;_divTable+124
0x334C	0x00000014 ;_divTable+128
0x3350	0x00000050 ;_divTable+132
0x3354	0x00000015 ;_divTable+136
0x3358	0x00000058 ;_divTable+140
0x335C	0x00000019 ;_divTable+144
0x3360	0x00000060 ;_divTable+148
0x3364	0x00000016 ;_divTable+152
0x3368	0x00000068 ;_divTable+156
0x336C	0x0000001A ;_divTable+160
0x3370	0x00000070 ;_divTable+164
0x3374	0x00000017 ;_divTable+168
0x3378	0x00000080 ;_divTable+172
0x337C	0x0000001C ;_divTable+176
0x3380	0x00000090 ;_divTable+180
0x3384	0x0000001D ;_divTable+184
0x3388	0x000000A0 ;_divTable+188
0x338C	0x0000001E ;_divTable+192
0x3390	0x000000C0 ;_divTable+196
0x3394	0x00000022 ;_divTable+200
0x3398	0x000000E0 ;_divTable+204
0x339C	0x0000001F ;_divTable+208
0x33A0	0x000000F0 ;_divTable+212
0x33A4	0x00000023 ;_divTable+216
0x33A8	0x00000100 ;_divTable+220
0x33AC	0x00000024 ;_divTable+224
0x33B0	0x00000120 ;_divTable+228
0x33B4	0x00000025 ;_divTable+232
0x33B8	0x00000140 ;_divTable+236
0x33BC	0x00000026 ;_divTable+240
0x33C0	0x00000180 ;_divTable+244
0x33C4	0x0000002A ;_divTable+248
0x33C8	0x000001C0 ;_divTable+252
0x33CC	0x00000027 ;_divTable+256
0x33D0	0x000001E0 ;_divTable+260
0x33D4	0x0000002B ;_divTable+264
0x33D8	0x00000200 ;_divTable+268
0x33DC	0x0000002C ;_divTable+272
0x33E0	0x00000240 ;_divTable+276
0x33E4	0x0000002D ;_divTable+280
0x33E8	0x00000280 ;_divTable+284
0x33EC	0x0000002E ;_divTable+288
0x33F0	0x00000300 ;_divTable+292
0x33F4	0x00000032 ;_divTable+296
0x33F8	0x00000380 ;_divTable+300
0x33FC	0x0000002F ;_divTable+304
0x3400	0x000003C0 ;_divTable+308
0x3404	0x00000033 ;_divTable+312
0x3408	0x00000400 ;_divTable+316
0x340C	0x00000034 ;_divTable+320
0x3410	0x00000480 ;_divTable+324
0x3414	0x00000035 ;_divTable+328
0x3418	0x00000500 ;_divTable+332
0x341C	0x00000036 ;_divTable+336
0x3420	0x00000600 ;_divTable+340
0x3424	0x0000003A ;_divTable+344
0x3428	0x00000700 ;_divTable+348
0x342C	0x00000037 ;_divTable+352
0x3430	0x00000780 ;_divTable+356
0x3434	0x0000003B ;_divTable+360
0x3438	0x00000800 ;_divTable+364
0x343C	0x0000003C ;_divTable+368
0x3440	0x00000900 ;_divTable+372
0x3444	0x0000003D ;_divTable+376
0x3448	0x00000A00 ;_divTable+380
0x344C	0x0000003E ;_divTable+384
0x3450	0x00000C00 ;_divTable+388
0x3454	0x0000003F ;_divTable+392
0x3458	0x00000F00 ;_divTable+396
; end of _divTable
;__Lib_GPIO_MK64_Defs.c,438 :: __GPIO_Module_UART2_PD3_2 [108]
0x345C	0x00000363 ;__GPIO_Module_UART2_PD3_2+0
0x3460	0x00000362 ;__GPIO_Module_UART2_PD3_2+4
0x3464	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+8
0x3468	0x00000000 ;__GPIO_Module_UART2_PD3_2+12
0x346C	0x00000000 ;__GPIO_Module_UART2_PD3_2+16
0x3470	0x00000000 ;__GPIO_Module_UART2_PD3_2+20
0x3474	0x00000000 ;__GPIO_Module_UART2_PD3_2+24
0x3478	0x00000000 ;__GPIO_Module_UART2_PD3_2+28
0x347C	0x00000000 ;__GPIO_Module_UART2_PD3_2+32
0x3480	0x00000000 ;__GPIO_Module_UART2_PD3_2+36
0x3484	0x00000000 ;__GPIO_Module_UART2_PD3_2+40
0x3488	0x00000000 ;__GPIO_Module_UART2_PD3_2+44
0x348C	0x00000000 ;__GPIO_Module_UART2_PD3_2+48
0x3490	0x00080000 ;__GPIO_Module_UART2_PD3_2+52
0x3494	0x00080000 ;__GPIO_Module_UART2_PD3_2+56
0x3498	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+60
0x349C	0x00000000 ;__GPIO_Module_UART2_PD3_2+64
0x34A0	0x00000000 ;__GPIO_Module_UART2_PD3_2+68
0x34A4	0x00000000 ;__GPIO_Module_UART2_PD3_2+72
0x34A8	0x00000000 ;__GPIO_Module_UART2_PD3_2+76
0x34AC	0x00000000 ;__GPIO_Module_UART2_PD3_2+80
0x34B0	0x00000000 ;__GPIO_Module_UART2_PD3_2+84
0x34B4	0x00000000 ;__GPIO_Module_UART2_PD3_2+88
0x34B8	0x00000000 ;__GPIO_Module_UART2_PD3_2+92
0x34BC	0x00000000 ;__GPIO_Module_UART2_PD3_2+96
0x34C0	0x00000000 ;__GPIO_Module_UART2_PD3_2+100
0x34C4	0x00000000 ;__GPIO_Module_UART2_PD3_2+104
; end of __GPIO_Module_UART2_PD3_2
;__Lib_GPIO_MK64_Defs.c,443 :: __GPIO_Module_UART3_PC16_17 [108]
0x34C8	0x00000351 ;__GPIO_Module_UART3_PC16_17+0
0x34CC	0x00000350 ;__GPIO_Module_UART3_PC16_17+4
0x34D0	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+8
0x34D4	0x00000000 ;__GPIO_Module_UART3_PC16_17+12
0x34D8	0x00000000 ;__GPIO_Module_UART3_PC16_17+16
0x34DC	0x00000000 ;__GPIO_Module_UART3_PC16_17+20
0x34E0	0x00000000 ;__GPIO_Module_UART3_PC16_17+24
0x34E4	0x00000000 ;__GPIO_Module_UART3_PC16_17+28
0x34E8	0x00000000 ;__GPIO_Module_UART3_PC16_17+32
0x34EC	0x00000000 ;__GPIO_Module_UART3_PC16_17+36
0x34F0	0x00000000 ;__GPIO_Module_UART3_PC16_17+40
0x34F4	0x00000000 ;__GPIO_Module_UART3_PC16_17+44
0x34F8	0x00000000 ;__GPIO_Module_UART3_PC16_17+48
0x34FC	0x00080000 ;__GPIO_Module_UART3_PC16_17+52
0x3500	0x00080000 ;__GPIO_Module_UART3_PC16_17+56
0x3504	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+60
0x3508	0x00000000 ;__GPIO_Module_UART3_PC16_17+64
0x350C	0x00000000 ;__GPIO_Module_UART3_PC16_17+68
0x3510	0x00000000 ;__GPIO_Module_UART3_PC16_17+72
0x3514	0x00000000 ;__GPIO_Module_UART3_PC16_17+76
0x3518	0x00000000 ;__GPIO_Module_UART3_PC16_17+80
0x351C	0x00000000 ;__GPIO_Module_UART3_PC16_17+84
0x3520	0x00000000 ;__GPIO_Module_UART3_PC16_17+88
0x3524	0x00000000 ;__GPIO_Module_UART3_PC16_17+92
0x3528	0x00000000 ;__GPIO_Module_UART3_PC16_17+96
0x352C	0x00000000 ;__GPIO_Module_UART3_PC16_17+100
0x3530	0x00000000 ;__GPIO_Module_UART3_PC16_17+104
; end of __GPIO_Module_UART3_PC16_17
;__Lib_GPIO_MK64_Defs.c,746 :: __GPIO_Module_I2C0_PD8_9 [108]
0x3534	0x00000268 ;__GPIO_Module_I2C0_PD8_9+0
0x3538	0x00000269 ;__GPIO_Module_I2C0_PD8_9+4
0x353C	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+8
0x3540	0x00000000 ;__GPIO_Module_I2C0_PD8_9+12
0x3544	0x00000000 ;__GPIO_Module_I2C0_PD8_9+16
0x3548	0x00000000 ;__GPIO_Module_I2C0_PD8_9+20
0x354C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+24
0x3550	0x00000000 ;__GPIO_Module_I2C0_PD8_9+28
0x3554	0x00000000 ;__GPIO_Module_I2C0_PD8_9+32
0x3558	0x00000000 ;__GPIO_Module_I2C0_PD8_9+36
0x355C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+40
0x3560	0x00000000 ;__GPIO_Module_I2C0_PD8_9+44
0x3564	0x00000000 ;__GPIO_Module_I2C0_PD8_9+48
0x3568	0x00080000 ;__GPIO_Module_I2C0_PD8_9+52
0x356C	0x00080000 ;__GPIO_Module_I2C0_PD8_9+56
0x3570	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+60
0x3574	0x00000000 ;__GPIO_Module_I2C0_PD8_9+64
0x3578	0x00000000 ;__GPIO_Module_I2C0_PD8_9+68
0x357C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+72
0x3580	0x00000000 ;__GPIO_Module_I2C0_PD8_9+76
0x3584	0x00000000 ;__GPIO_Module_I2C0_PD8_9+80
0x3588	0x00000000 ;__GPIO_Module_I2C0_PD8_9+84
0x358C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+88
0x3590	0x00000000 ;__GPIO_Module_I2C0_PD8_9+92
0x3594	0x00000000 ;__GPIO_Module_I2C0_PD8_9+96
0x3598	0x00000000 ;__GPIO_Module_I2C0_PD8_9+100
0x359C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+104
; end of __GPIO_Module_I2C0_PD8_9
;__Lib_GPIO_MK64_Defs.c,756 :: __GPIO_Module_I2C1_PC10_11 [108]
0x35A0	0x0000024A ;__GPIO_Module_I2C1_PC10_11+0
0x35A4	0x0000024B ;__GPIO_Module_I2C1_PC10_11+4
0x35A8	0xFFFFFFFF ;__GPIO_Module_I2C1_PC10_11+8
0x35AC	0x00000000 ;__GPIO_Module_I2C1_PC10_11+12
0x35B0	0x00000000 ;__GPIO_Module_I2C1_PC10_11+16
0x35B4	0x00000000 ;__GPIO_Module_I2C1_PC10_11+20
0x35B8	0x00000000 ;__GPIO_Module_I2C1_PC10_11+24
0x35BC	0x00000000 ;__GPIO_Module_I2C1_PC10_11+28
0x35C0	0x00000000 ;__GPIO_Module_I2C1_PC10_11+32
0x35C4	0x00000000 ;__GPIO_Module_I2C1_PC10_11+36
0x35C8	0x00000000 ;__GPIO_Module_I2C1_PC10_11+40
0x35CC	0x00000000 ;__GPIO_Module_I2C1_PC10_11+44
0x35D0	0x00000000 ;__GPIO_Module_I2C1_PC10_11+48
0x35D4	0x00080000 ;__GPIO_Module_I2C1_PC10_11+52
0x35D8	0x00080000 ;__GPIO_Module_I2C1_PC10_11+56
0x35DC	0xFFFFFFFF ;__GPIO_Module_I2C1_PC10_11+60
0x35E0	0x00000000 ;__GPIO_Module_I2C1_PC10_11+64
0x35E4	0x00000000 ;__GPIO_Module_I2C1_PC10_11+68
0x35E8	0x00000000 ;__GPIO_Module_I2C1_PC10_11+72
0x35EC	0x00000000 ;__GPIO_Module_I2C1_PC10_11+76
0x35F0	0x00000000 ;__GPIO_Module_I2C1_PC10_11+80
0x35F4	0x00000000 ;__GPIO_Module_I2C1_PC10_11+84
0x35F8	0x00000000 ;__GPIO_Module_I2C1_PC10_11+88
0x35FC	0x00000000 ;__GPIO_Module_I2C1_PC10_11+92
0x3600	0x00000000 ;__GPIO_Module_I2C1_PC10_11+96
0x3604	0x00000000 ;__GPIO_Module_I2C1_PC10_11+100
0x3608	0x00000000 ;__GPIO_Module_I2C1_PC10_11+104
; end of __GPIO_Module_I2C1_PC10_11
;clicker_2_KINETIS.c,47 :: __MIKROBUS1_GPIO [96]
0x360C	0x00000551 ;__MIKROBUS1_GPIO+0
0x3610	0x00000545 ;__MIKROBUS1_GPIO+4
0x3614	0x0000047D ;__MIKROBUS1_GPIO+8
0x3618	0x00000441 ;__MIKROBUS1_GPIO+12
0x361C	0x00000435 ;__MIKROBUS1_GPIO+16
0x3620	0x00000429 ;__MIKROBUS1_GPIO+20
0x3624	0x0000044D ;__MIKROBUS1_GPIO+24
0x3628	0x00000471 ;__MIKROBUS1_GPIO+28
0x362C	0x00000465 ;__MIKROBUS1_GPIO+32
0x3630	0x00000459 ;__MIKROBUS1_GPIO+36
0x3634	0x00000569 ;__MIKROBUS1_GPIO+40
0x3638	0x00000871 ;__MIKROBUS1_GPIO+44
0x363C	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x3640	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x3644	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x3648	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x364C	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x3650	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x3654	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x3658	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x365C	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x3660	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x3664	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x3668	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;,0 :: _initBlock_7 [49]
; Containing: ?ICSapplicationTask_tempA_L0 [25]
;             ?ICSapplicationTask_tempO_L0 [24]
0x366C	0x49424D41 ;_initBlock_7+0 : ?ICSapplicationTask_tempA_L0 at 0x366C
0x3670	0x20544E45 ;_initBlock_7+4
0x3674	0x504D4554 ;_initBlock_7+8
0x3678	0x54415245 ;_initBlock_7+12
0x367C	0x20455255 ;_initBlock_7+16
0x3680	0x203A5349 ;_initBlock_7+20
0x3684	0x4A424F00 ;_initBlock_7+24 : ?ICSapplicationTask_tempO_L0 at 0x3685
0x3688	0x20544345 ;_initBlock_7+28
0x368C	0x504D4554 ;_initBlock_7+32
0x3690	0x54415245 ;_initBlock_7+36
0x3694	0x20455255 ;_initBlock_7+40
0x3698	0x203A5349 ;_initBlock_7+44
0x369C	0x00 ;_initBlock_7+48
; end of _initBlock_7
;__Lib_CMath.c,329 :: exp_coeff_L0 [40]
0x36A0	0x3F800000 ;exp_coeff_L0+0
0x36A4	0x3F317218 ;exp_coeff_L0+4
0x36A8	0x3E75FDF0 ;exp_coeff_L0+8
0x36AC	0x3D635847 ;exp_coeff_L0+12
0x36B0	0x3C1D9558 ;exp_coeff_L0+16
0x36B4	0x3AAEC482 ;exp_coeff_L0+20
0x36B8	0x392178A8 ;exp_coeff_L0+24
0x36BC	0x378093EF ;exp_coeff_L0+28
0x36C0	0x35A792A0 ;exp_coeff_L0+32
0x36C4	0x34155646 ;exp_coeff_L0+36
; end of exp_coeff_L0
;__Lib_CMath.c,367 :: log_coeff_L0 [36]
0x36C8	0x2EDBE6FF ;log_coeff_L0+0
0x36CC	0x3F7FFFC4 ;log_coeff_L0+4
0x36D0	0xBEFFEF80 ;log_coeff_L0+8
0x36D4	0x3EA9E190 ;log_coeff_L0+12
0x36D8	0xBE7682EC ;log_coeff_L0+16
0x36DC	0x3E2BAD82 ;log_coeff_L0+20
0x36E0	0xBDC33C0E ;log_coeff_L0+24
0x36E4	0x3D13D187 ;log_coeff_L0+28
0x36E8	0xBBD37841 ;log_coeff_L0+32
; end of log_coeff_L0
;__irthermo3_driver.c,0 :: ?ICS_EmissivityFactor [4]
0x36EC	0x3F800000 ;?ICS_EmissivityFactor+0
; end of ?ICS_EmissivityFactor
;__irthermo3_driver.c,0 :: ?ICS_TOdut [4]
0x36F0	0x41C80000 ;?ICS_TOdut+0
; end of ?ICS_TOdut
;__irthermo3_driver.c,0 :: ?ICS_TO0 [4]
0x36F4	0x41C80000 ;?ICS_TO0+0
; end of ?ICS_TO0
;__irthermo3_driver.c,0 :: ?ICS__TA0 [4]
0x36F8	0x41C80000 ;?ICS__TA0+0
; end of ?ICS__TA0
;__Lib_Conversions.c,0 :: ?ICS?lstr4___Lib_Conversions [4]
0x36FC	0x004E614E ;?ICS?lstr4___Lib_Conversions+0
; end of ?ICS?lstr4___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr5___Lib_Conversions [2]
0x3700	0x0030 ;?ICS?lstr5___Lib_Conversions+0
; end of ?ICS?lstr5___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr6___Lib_Conversions [4]
0x3702	0x00464E49 ;?ICS?lstr6___Lib_Conversions+0
; end of ?ICS?lstr6___Lib_Conversions
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C0_TIMEOUT [4]
0x3708	0x00000000 ;?ICS__Lib_I2C_012__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C0_TIMEOUT
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C1_TIMEOUT [4]
0x370C	0x00000000 ;?ICS__Lib_I2C_012__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C1_TIMEOUT
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C2_TIMEOUT [4]
0x3710	0x00000000 ;?ICS__Lib_I2C_012__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C2_TIMEOUT
;clicker_2_KINETIS.c,15 :: __MIKROBUS1_I2C [12]
0x3714	0x00001059 ;__MIKROBUS1_I2C+0
0x3718	0x00000EA1 ;__MIKROBUS1_I2C+4
0x371C	0x00000E35 ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_IrThermo_3_KINETIS.c,3 :: __IRTHERMO3_I2C_CFG [4]
0x3720	0x000186A0 ;__IRTHERMO3_I2C_CFG+0
; end of __IRTHERMO3_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [22]    __Lib_I2C_012_I2Cx_Is_Idle
0x0428      [12]    clicker_2_KINETIS__setMOSI_1
0x0434      [12]    clicker_2_KINETIS__setMISO_1
0x0440      [12]    clicker_2_KINETIS__setSCK_1
0x044C      [12]    clicker_2_KINETIS__setPWM_1
0x0458      [12]    clicker_2_KINETIS__setTX_1
0x0464      [12]    clicker_2_KINETIS__setRX_1
0x0470      [12]    clicker_2_KINETIS__setINT_1
0x047C      [12]    clicker_2_KINETIS__setCS_1
0x0488      [12]    clicker_2_KINETIS__setSCL_2
0x0494      [12]    clicker_2_KINETIS__setSDA_2
0x04A0     [152]    __Lib_I2C_012_I2Cx_Wait_For_Idle
0x0538      [12]    clicker_2_KINETIS__setTX_2
0x0544      [12]    clicker_2_KINETIS__setRST_1
0x0550      [12]    clicker_2_KINETIS__setAN_1
0x055C      [12]    clicker_2_KINETIS__setRX_2
0x0568      [12]    clicker_2_KINETIS__setSCL_1
0x0574      [12]    clicker_2_KINETIS__setMISO_2
0x0580      [12]    clicker_2_KINETIS__setSCK_2
0x058C     [260]    __Lib_I2C_012_I2Cx_Stop
0x0690      [12]    clicker_2_KINETIS__setMOSI_2
0x069C      [12]    clicker_2_KINETIS__setINT_2
0x06A8      [12]    clicker_2_KINETIS__setPWM_2
0x06B4     [172]    __Lib_I2C_012_I2Cx_ReadByte
0x0760     [200]    __Lib_I2C_012_I2Cx_WriteByte
0x0828      [12]    clicker_2_KINETIS__setAN_2
0x0834      [12]    clicker_2_KINETIS__setRST_2
0x0840      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x0870      [12]    clicker_2_KINETIS__setSDA_1
0x087C      [12]    clicker_2_KINETIS__setCS_2
0x0888     [240]    __Lib_I2C_012_I2Cx_Read
0x0978     [180]    __Lib_GPIO_GPIO_HAL_Config
0x0A2C      [24]    __Lib_UART_012345_UART_Hal_Read
0x0A44     [316]    __Lib_I2C_012_I2Cx_Start
0x0B80     [492]    __Lib_I2C_012_I2Cx_Write
0x0D6C      [14]    __Lib_UART_012345_UART_Hal_DataReady
0x0D7C      [14]    __Lib_UART_012345_UART_Hal_Tx_Idle
0x0D8C      [24]    _UART4_Tx_Idle
0x0DA4      [24]    _UART5_Read
0x0DBC      [24]    _UART5_Data_Ready
0x0DD4      [24]    _UART3_Tx_Idle
0x0DEC      [24]    _UART4_Read
0x0E04      [24]    _UART4_Data_Ready
0x0E1C      [24]    _UART5_Tx_Idle
0x0E34      [36]    _I2C0_Read
0x0E58      [36]    _I2C1_Read
0x0E7C      [36]    _I2C2_Read
0x0EA0      [36]    _I2C0_Write
0x0EC4      [36]    _I2C1_Write
0x0EE8      [36]    _I2C2_Write
0x0F0C      [24]    _UART0_Data_Ready
0x0F24      [24]    _UART0_Tx_Idle
0x0F3C      [24]    _UART1_Read
0x0F54      [24]    _I2C1_Start
0x0F6C      [24]    _I2C2_Start
0x0F84      [24]    _UART0_Read
0x0F9C      [24]    _UART1_Data_Ready
0x0FB4      [24]    _UART2_Tx_Idle
0x0FCC      [24]    _UART3_Read
0x0FE4      [24]    _UART3_Data_Ready
0x0FFC      [24]    _UART1_Tx_Idle
0x1014      [24]    _UART2_Read
0x102C      [24]    _UART2_Data_Ready
0x1044      [18]    _GPIO_Config
0x1058      [24]    _I2C0_Start
0x1070      [40]    __irthermo3_driver_hal_i2cWrite
0x1098      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x10F0      [12]    _Get_Fosc_kHz
0x10FC      [36]    __irthermo3_driver_hal_i2cRead
0x1120      [44]    __irthermo3_driver_hal_i2cStart
0x114C      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x116C      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x1178      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x11B0     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x1224      [74]    _GPIO_Alternate_Function_Enable
0x1270     [128]    _SIM_GetClocksFrequency
0x12F0     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x1384      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x1394     [104]    _readEEPROM16
0x13FC      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x140C      [64]    __Lib_CMath_eval_poly
0x144C     [126]    _floor
0x14CC      [42]    _frexp
0x14F8     [416]    __Lib_I2C_012_I2Cx_Init_Advanced
0x1698      [22]    _getStatus
0x16B0      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x1710      [32]    __Lib_UART_012345_UART_Hal_WriteChar
0x1730     [332]    __Lib_UART_012345_UART_AssignPtr
0x187C      [96]    _ldexp
0x18DC      [28]    _UART0_Write
0x18F8      [28]    _UART5_Write
0x1914      [24]    _newDataAvailable
0x192C      [24]    _Delay_1ms
0x1944     [104]    _writeEEPROM16
0x19AC      [28]    _UART1_Write
0x19C8     [116]    _log
0x1A3C     [244]    _exp
0x1B30      [28]    _UART4_Write
0x1B4C      [28]    _UART3_Write
0x1B68      [28]    _UART2_Write
0x1B84      [28]    _I2C1_Init_Advanced
0x1BA0      [60]    _UART3_Init
0x1BDC      [28]    _I2C0_Init_Advanced
0x1BF8      [24]    _eepromBusy
0x1C10      [60]    _UART2_Init
0x1C4C      [32]    _getMode
0x1C6C      [36]    clicker_2_KINETIS__log_init2
0x1C90       [2]    __irthermo3_driver_hal_gpioMap
0x1C94      [36]    _setSOCbit
0x1CB8      [32]    clicker_2_KINETIS__log_write
0x1CD8      [28]    _getCycle
0x1CF4      [40]    __irthermo3_driver_hal_i2cMap
0x1D1C      [34]    _clearDataAvailable
0x1D40      [60]    _waitForNewData
0x1D7C      [32]    clicker_2_KINETIS__i2cInit_1
0x1D9C      [56]    _irthermo3_setMode
0x1DD4      [40]    _strcpy
0x1DFC     [262]    __Mul_DP
0x1F04     [134]    __Compare_DP
0x1F8C     [120]    _readEEPROM32
0x2004      [36]    clicker_2_KINETIS__log_init1
0x2028      [60]    _waitForEEPROM
0x2064     [166]    _pow
0x210C      [32]    clicker_2_KINETIS__i2cInit_2
0x212C      [64]    __FloatToLongDouble
0x216C     [700]    _irthermo3_init
0x2428      [36]    _irthermo3_i2cDriverInit
0x244C      [46]    _mikrobus_logInit
0x247C     [656]    _irthermo3_getObjectTemperature
0x270C      [46]    _mikrobus_i2cInit
0x273C     [112]    _mikrobus_logWrite
0x27AC     [228]    _irthermo3_getAmbientTemperature
0x2890     [812]    _LongDoubleToStr
0x2BBC      [58]    ___FillZeros
0x2BF8      [60]    _systemInit
0x2C34      [64]    _applicationInit
0x2C74     [172]    _applicationTask
0x2D20      [20]    ___CC2DW
0x2D34       [8]    ___GenExcept
0x2D3C      [44]    ___EnableFPU
0x2D68      [20]    __Lib_System_InitialSetUpFosc
0x2D7C      [36]    _main
0x2DA0    [1324]    __Lib_System_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_irthermo3_setEmissivityFactor_newFactor
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_tanh_x
0x0004       [4]    FARG_pow_y
0x0004       [4]    FARG_atan2_x
0x1FFF0000       [4]    _EmissivityFactor
0x1FFF0004       [4]    _TOdut
0x1FFF0008       [4]    _TO0
0x1FFF000C       [4]    __TA0
0x1FFF0010       [4]    ?lstr4___Lib_Conversions
0x1FFF0014       [2]    ?lstr5___Lib_Conversions
0x1FFF0016       [4]    ?lstr6___Lib_Conversions
0x1FFF001A       [1]    __irthermo3_driver__slaveAddress
0x1FFF001C       [4]    __Lib_I2C_012__I2C0_TIMEOUT
0x1FFF0020       [4]    __Lib_I2C_012__I2C1_TIMEOUT
0x1FFF0024       [4]    __Lib_I2C_012__I2C2_TIMEOUT
0x1FFF0028       [4]    _logger
0x1FFF002C       [4]    __irthermo3_driver_fp_i2cWrite
0x1FFF0030       [4]    __irthermo3_driver_fp_i2cRead
0x1FFF0034       [4]    _Gb
0x1FFF0038       [4]    _P_O
0x1FFF003C       [4]    _P_R
0x1FFF0040       [4]    _P_G
0x1FFF0044       [4]    _P_T
0x1FFF0048       [4]    _Ea
0x1FFF004C       [4]    _Eb
0x1FFF0050       [4]    _Fa
0x1FFF0054       [4]    __Fb
0x1FFF0058       [4]    _Ga
0x1FFF005C       [4]    _Ka
0x1FFF0060       [4]    __Ha
0x1FFF0064       [4]    _Hb
0x1FFF0068       [4]    __irthermo3_driver_fp_i2cStart
0x1FFF006C       [4]    ___System_CLOCK_IN_KHZ
0x1FFF0070       [4]    _I2C0_Timeout_Ptr
0x1FFF0074       [4]    _I2C1_Timeout_Ptr
0x1FFF0078       [4]    _I2C2_Timeout_Ptr
0x1FFF007C       [4]    _I2C_Start_Ptr
0x1FFF0080       [4]    _I2C_Read_Ptr
0x1FFF0084       [4]    _I2C_Write_Ptr
0x1FFF0088       [4]    _UART_Wr_Ptr
0x1FFF008C       [4]    _UART_Rd_Ptr
0x1FFF0090       [4]    _UART_Rdy_Ptr
0x1FFF0094       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x32CC     [400]    _divTable
0x345C     [108]    __GPIO_Module_UART2_PD3_2
0x34C8     [108]    __GPIO_Module_UART3_PC16_17
0x3534     [108]    __GPIO_Module_I2C0_PD8_9
0x35A0     [108]    __GPIO_Module_I2C1_PC10_11
0x360C      [96]    __MIKROBUS1_GPIO
0x366C      [25]    ?ICSapplicationTask_tempA_L0
0x3685      [24]    ?ICSapplicationTask_tempO_L0
0x36A0      [40]    exp_coeff_L0
0x36C8      [36]    log_coeff_L0
0x36EC       [4]    ?ICS_EmissivityFactor
0x36F0       [4]    ?ICS_TOdut
0x36F4       [4]    ?ICS_TO0
0x36F8       [4]    ?ICS__TA0
0x36FC       [4]    ?ICS?lstr4___Lib_Conversions
0x3700       [2]    ?ICS?lstr5___Lib_Conversions
0x3702       [4]    ?ICS?lstr6___Lib_Conversions
0x3708       [4]    ?ICS__Lib_I2C_012__I2C0_TIMEOUT
0x370C       [4]    ?ICS__Lib_I2C_012__I2C1_TIMEOUT
0x3710       [4]    ?ICS__Lib_I2C_012__I2C2_TIMEOUT
0x3714      [12]    __MIKROBUS1_I2C
0x3720       [4]    __IRTHERMO3_I2C_CFG
