Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne07.ecn.purdue.edu, pid 6342
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/ns_l_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/ns_l_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf8e668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf976d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf9f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bfaa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bfb26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf3c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf446d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf4d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf576d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf5f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf696d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf716d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3befb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf036d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf0d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf156d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf206d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf286d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bf306d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3beba6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bec26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3becc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bed56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bedf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bee86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bef16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be7a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be836d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be8d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be956d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be9f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bea76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3beb16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be396d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be426d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be4b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be556d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be5e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be676d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be706d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bdf96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be036d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be0b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be146d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be1e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be276d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3be306d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bdb96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bdc26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bdcb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bdd46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bddd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bde76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bdf06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bd796d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bd826d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bd8b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bd946d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bd9d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bda56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bdaf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bdb76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bd406d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5f3bd496d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd543c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd54e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd5d898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd65320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd65d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd6e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd77278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd77cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd00748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd091d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd09c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd116a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd1a128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd1ab70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd235f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd2d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd2dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd36550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bd36f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcbfa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcc74a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcc7ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcd0978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcda400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcdae48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bce28d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bceb358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcebda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcf5828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc7e2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc7ecf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc87780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc90208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc90c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc996d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bca2160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bca2ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcaa630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcb40b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bcb4b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc3d588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc3dfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc47a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc504e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc50f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc589b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc61438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc61e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc6a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc73390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc73dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bbfc860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc042e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc04d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc0e7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc17240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc17c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc1f710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3ccd60b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3ccd6b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bc2f5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bbb9080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bbb9ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5f3bbc2550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbc2e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbc90f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbc9320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbc9550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbc9780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbc99b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbc9be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbc9e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbd6080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbd62b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbd64e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbd6710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbd6940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbd6b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbd6da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5f3bbd6fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f5f3bb88ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f5f3bb91550>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37245401589000 because a thread reached the max instruction count
