---
title: "CS137-lecture-20210413"
# date: 2021-04-13T18:56:54-07:00
draft: false
bookToc: true
tags: ["sequential circuits"]
---

## Sequential circuits, large design cont.

- Data path contains two adder modules and one adder/subtractor module
- The single mode controls the functions of the adder/subtractor modules

![image_2021-04-13-19-04-43](/notes/image_2021-04-13-19-04-43.png)

- Data path that computes either of these:
{{<k display>}}
\begin{aligned}
    &A + B + C + D \\
    &A + B + C - D
\end{aligned}
{{</k>}}

- Equation that estimates the minimum clock period ({{<k>}} \tau {{</k>}}) required to run the data path
- {{<k>}} \text{add}  {{</k>}} stands for adder, {{<k>}} \text{sub}  {{</k>}} stands for subtractor
- {{<k>}} \Delta {{</k>}} is the time delay from input to output

![image_2021-04-13-19-07-19](/notes/image_2021-04-13-19-07-19.png)
![image_2021-04-13-19-14-04](/notes/image_2021-04-13-19-14-04.png)
![image_2021-04-13-19-24-24](/notes/image_2021-04-13-19-24-24.png)

{{<k>}} \tau_p \geq \Delta_{\text{add/sub} } + T_{\text{st} } + T_{\text{cq} } + T_{\text{cs} }\\{{</k>}}
{{<k>}} \tau_{p} = \tau_{ \text{pipeline} } {{</k>}}

![image_2021-04-13-19-26-04](/notes/image_2021-04-13-19-26-04.png)
![image_2021-04-13-19-31-54](/notes/image_2021-04-13-19-31-54.png)
![image_2021-04-13-19-32-17](/notes/image_2021-04-13-19-32-17.png)
![image_2021-04-13-19-33-56](/notes/image_2021-04-13-19-33-56.png)
![image_2021-04-13-19-37-25](/notes/image_2021-04-13-19-37-25.png)
![image_2021-04-13-19-43-33](/notes/image_2021-04-13-19-43-33.png)

Speedup equation defines the **speed up** between a faster system and a slower system.

![image_2021-04-13-19-55-37](/notes/image_2021-04-13-19-55-37.png)


