This project contains the verilog files for synthesizing an asynchronous MIPS processor. It currently uses dual rail logic
and a 2-phase handshake. Many of the functional blocks are currently missing because they exist as
Cadence schematics which will be converted to structural verilog.
