Analysis & Synthesis report for XTEASistem-32Bit
Tue Nov 28 14:35:55 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DummyTopLevel|Controller:controller_inst|controller_nstate
 10. State Machine - |DummyTopLevel|Controller:controller_inst|controller_cstate
 11. State Machine - |DummyTopLevel|XTEA:xteablock_inst|xtea_nstate
 12. State Machine - |DummyTopLevel|XTEA:xteablock_inst|xtea_cstate
 13. State Machine - |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|n_state
 14. State Machine - |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|c_state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram00_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated
 22. Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram10_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated
 23. Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram20_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated
 24. Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram30_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated
 25. Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram01_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated
 26. Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram11_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated
 27. Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram21_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated
 28. Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram31_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated
 29. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst
 30. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialReader:serialreader_inst
 31. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialSender:serialsender_inst
 32. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst
 33. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst
 34. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst
 35. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux
 36. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux|MUX2Data:mux1
 37. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux|MUX2Data:mux2
 38. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux|MUX2Data:mux3
 39. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux
 40. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux1
 41. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux2
 42. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux3
 43. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux
 44. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux|MUX2Data:mux1
 45. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux|MUX2Data:mux2
 46. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux|MUX2Data:mux3
 47. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram00_inst
 48. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram01_inst
 49. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram10_inst
 50. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram11_inst
 51. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram20_inst
 52. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram21_inst
 53. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram30_inst
 54. Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram31_inst
 55. Parameter Settings for User Entity Instance: ClockCounter:clockcounter_inst
 56. Parameter Settings for User Entity Instance: PulseGenerator:senderpulse_inst
 57. Parameter Settings for User Entity Instance: PulseGenerator:xteapulse_inst
 58. Parameter Settings for User Entity Instance: AddressCounter:addresscounter_inst
 59. Parameter Settings for User Entity Instance: ClockDiv:clockdiv_inst
 60. Parameter Settings for User Entity Instance: PulseGenerator:countuppulse_inst
 61. Parameter Settings for User Entity Instance: MUX2Data:datawrite_mux_inst
 62. Parameter Settings for User Entity Instance: MUX2Data:datareset_mux_inst
 63. Parameter Settings for User Entity Instance: DEMUX2Data:dataread_demux_inst
 64. Parameter Settings for User Entity Instance: DEMUX4Data:dataxtea_demux_inst
 65. Parameter Settings for User Entity Instance: DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1
 66. Parameter Settings for User Entity Instance: DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2
 67. Parameter Settings for User Entity Instance: DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3
 68. Parameter Settings for User Entity Instance: Reg:leftkey_reg
 69. Parameter Settings for User Entity Instance: Reg:rightkey_reg
 70. Parameter Settings for User Entity Instance: Reg:fullmode_reg
 71. Parameter Settings for User Entity Instance: Reg:dataxtea_reg
 72. Parameter Settings for User Entity Instance: MUX2Data:mux2data_inst
 73. Parameter Settings for User Entity Instance: MUX2Data:datasend_mux_inst
 74. Parameter Settings for User Entity Instance: MUX4Data:datatext_mux_inst
 75. Parameter Settings for User Entity Instance: MUX4Data:datatext_mux_inst|MUX2Data:mux1
 76. Parameter Settings for User Entity Instance: MUX4Data:datatext_mux_inst|MUX2Data:mux2
 77. Parameter Settings for User Entity Instance: MUX4Data:datatext_mux_inst|MUX2Data:mux3
 78. Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram00_inst|altsyncram:ram_rtl_0
 79. Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram10_inst|altsyncram:ram_rtl_0
 80. Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram20_inst|altsyncram:ram_rtl_0
 81. Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram30_inst|altsyncram:ram_rtl_0
 82. Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram01_inst|altsyncram:ram_rtl_0
 83. Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram11_inst|altsyncram:ram_rtl_0
 84. Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram21_inst|altsyncram:ram_rtl_0
 85. Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram31_inst|altsyncram:ram_rtl_0
 86. altsyncram Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "Controller:controller_inst"
 88. Port Connectivity Checks: "MUX2Data:mux2data_inst"
 89. Port Connectivity Checks: "Reg:fullmode_reg"
 90. Port Connectivity Checks: "MUX2Data:datareset_mux_inst"
 91. Port Connectivity Checks: "PulseGenerator:countuppulse_inst"
 92. Port Connectivity Checks: "MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux"
 93. Port Connectivity Checks: "SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst"
 94. Post-Synthesis Netlist Statistics for Top Partition
 95. Elapsed Time Per Partition
 96. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 28 14:35:54 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; XTEASistem-32Bit                               ;
; Top-level Entity Name              ; DummyTopLevel                                  ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,124                                          ;
;     Total combinational functions  ; 1,852                                          ;
;     Dedicated logic registers      ; 969                                            ;
; Total registers                    ; 969                                            ;
; Total pins                         ; 16                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 65,536                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; DummyTopLevel      ; XTEASistem-32Bit   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Maximum Number of Registers Created from Uninferred RAMs         ; 8192               ; -1 (Unlimited)     ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processors 7-12        ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Register.vhd                     ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd           ;         ;
; XTEA.vhd                         ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/XTEA.vhd               ;         ;
; speed_select.vhd                 ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/speed_select.vhd       ;         ;
; SerialSender.vhd                 ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd       ;         ;
; SerialReader.vhd                 ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd       ;         ;
; SerialBlock.vhd                  ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd        ;         ;
; PulseGenerator.vhd               ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd     ;         ;
; my_uart_tx.vhd                   ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd         ;         ;
; my_uart_top.vhd                  ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd        ;         ;
; my_uart_rx.vhd                   ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_rx.vhd         ;         ;
; MUX1Bit.vhd                      ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX1Bit.vhd            ;         ;
; DummyTopLevel.vhd                ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd      ;         ;
; DEMUX4Data.vhd                   ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX4Data.vhd         ;         ;
; DEMUX2Data.vhd                   ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd         ;         ;
; Controller.vhd                   ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd         ;         ;
; ClockDiv.vhd                     ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd           ;         ;
; ClockCounter.vhd                 ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd       ;         ;
; AddressCounter.vhd               ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd     ;         ;
; MUX4Data.vhd                     ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd           ;         ;
; MUX2Data.vhd                     ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX2Data.vhd           ;         ;
; MemoryBlock.vhd                  ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd        ;         ;
; SRAM.vhd                         ; yes             ; User VHDL File               ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                            ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                              ;         ;
; db/altsyncram_rd81.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/db/altsyncram_rd81.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,124       ;
;                                             ;             ;
; Total combinational functions               ; 1852        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1055        ;
;     -- 3 input functions                    ; 449         ;
;     -- <=2 input functions                  ; 348         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1533        ;
;     -- arithmetic mode                      ; 319         ;
;                                             ;             ;
; Total registers                             ; 969         ;
;     -- Dedicated logic registers            ; 969         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 16          ;
; Total memory bits                           ; 65536       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1121        ;
; Total fan-out                               ; 12190       ;
; Average fan-out                             ; 3.92        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name     ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |DummyTopLevel                                ; 1852 (170)          ; 969 (44)                  ; 65536       ; 0            ; 0       ; 0         ; 16   ; 0            ; |DummyTopLevel                                                                                                   ; DummyTopLevel   ; work         ;
;    |AddressCounter:addresscounter_inst|       ; 23 (23)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|AddressCounter:addresscounter_inst                                                                ; AddressCounter  ; work         ;
;    |ClockCounter:clockcounter_inst|           ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|ClockCounter:clockcounter_inst                                                                    ; ClockCounter    ; work         ;
;    |ClockDiv:clockdiv_inst|                   ; 42 (42)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|ClockDiv:clockdiv_inst                                                                            ; ClockDiv        ; work         ;
;    |Controller:controller_inst|               ; 170 (170)           ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|Controller:controller_inst                                                                        ; Controller      ; work         ;
;    |DEMUX4Data:dataxtea_demux_inst|           ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|DEMUX4Data:dataxtea_demux_inst                                                                    ; DEMUX4Data      ; work         ;
;       |DEMUX2Data:demux2|                     ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2                                                  ; DEMUX2Data      ; work         ;
;       |DEMUX2Data:demux3|                     ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3                                                  ; DEMUX2Data      ; work         ;
;    |MUX2Data:datareset_mux_inst|              ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MUX2Data:datareset_mux_inst                                                                       ; MUX2Data        ; work         ;
;    |MUX2Data:datasend_mux_inst|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MUX2Data:datasend_mux_inst                                                                        ; MUX2Data        ; work         ;
;    |MUX2Data:mux2data_inst|                   ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MUX2Data:mux2data_inst                                                                            ; MUX2Data        ; work         ;
;    |MUX4Data:datatext_mux_inst|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MUX4Data:datatext_mux_inst                                                                        ; MUX4Data        ; work         ;
;       |MUX2Data:mux3|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MUX4Data:datatext_mux_inst|MUX2Data:mux3                                                          ; MUX2Data        ; work         ;
;    |MemoryBlock:memoryblock_inst|             ; 132 (4)             ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst                                                                      ; MemoryBlock     ; work         ;
;       |MUX4Data:lmemory_read_mux|             ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux                                            ; MUX4Data        ; work         ;
;          |MUX2Data:mux3|                      ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux3                              ; MUX2Data        ; work         ;
;       |MUX4Data:rmemory_read_mux|             ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux                                            ; MUX4Data        ; work         ;
;          |MUX2Data:mux3|                      ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux|MUX2Data:mux3                              ; MUX2Data        ; work         ;
;       |SRAM:sram00_inst|                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram00_inst                                                     ; SRAM            ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram00_inst|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_rd81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram00_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ; altsyncram_rd81 ; work         ;
;       |SRAM:sram01_inst|                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram01_inst                                                     ; SRAM            ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram01_inst|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_rd81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram01_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ; altsyncram_rd81 ; work         ;
;       |SRAM:sram10_inst|                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram10_inst                                                     ; SRAM            ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram10_inst|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_rd81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram10_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ; altsyncram_rd81 ; work         ;
;       |SRAM:sram11_inst|                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram11_inst                                                     ; SRAM            ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram11_inst|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_rd81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram11_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ; altsyncram_rd81 ; work         ;
;       |SRAM:sram20_inst|                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram20_inst                                                     ; SRAM            ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram20_inst|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_rd81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram20_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ; altsyncram_rd81 ; work         ;
;       |SRAM:sram21_inst|                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram21_inst                                                     ; SRAM            ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram21_inst|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_rd81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram21_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ; altsyncram_rd81 ; work         ;
;       |SRAM:sram30_inst|                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram30_inst                                                     ; SRAM            ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram30_inst|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_rd81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram30_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ; altsyncram_rd81 ; work         ;
;       |SRAM:sram31_inst|                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram31_inst                                                     ; SRAM            ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram31_inst|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_rd81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram31_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ; altsyncram_rd81 ; work         ;
;    |PulseGenerator:countuppulse_inst|         ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|PulseGenerator:countuppulse_inst                                                                  ; PulseGenerator  ; work         ;
;    |PulseGenerator:senderpulse_inst|          ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|PulseGenerator:senderpulse_inst                                                                   ; PulseGenerator  ; work         ;
;    |PulseGenerator:xteapulse_inst|            ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|PulseGenerator:xteapulse_inst                                                                     ; PulseGenerator  ; work         ;
;    |Reg:dataxtea_reg|                         ; 0 (0)               ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|Reg:dataxtea_reg                                                                                  ; Reg             ; work         ;
;    |Reg:fullmode_reg|                         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|Reg:fullmode_reg                                                                                  ; Reg             ; work         ;
;    |Reg:leftkey_reg|                          ; 0 (0)               ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|Reg:leftkey_reg                                                                                   ; Reg             ; work         ;
;    |Reg:rightkey_reg|                         ; 0 (0)               ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|Reg:rightkey_reg                                                                                  ; Reg             ; work         ;
;    |SerialBlock:serialblock_inst|             ; 407 (4)             ; 302 (74)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst                                                                      ; SerialBlock     ; work         ;
;       |ClockDiv:sclockdiv_inst|               ; 42 (42)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst                                              ; ClockDiv        ; work         ;
;       |PulseGenerator:checkoutpulse_inst|     ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst                                    ; PulseGenerator  ; work         ;
;       |SerialReader:serialreader_inst|        ; 202 (202)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst                                       ; SerialReader    ; work         ;
;       |SerialSender:serialsender_inst|        ; 66 (55)             ; 22 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst                                       ; SerialSender    ; work         ;
;          |PulseGenerator:pulsegenerator_inst| ; 11 (11)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst    ; PulseGenerator  ; work         ;
;       |my_uart_top:my_uart_top_inst|          ; 87 (0)              ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst                                         ; my_uart_top     ; work         ;
;          |my_uart_rx:receiver|                ; 28 (28)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver                     ; my_uart_rx      ; work         ;
;          |my_uart_tx:transmitter|             ; 19 (19)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter                  ; my_uart_tx      ; work         ;
;          |speed_select:speed_rx|              ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|speed_select:speed_rx                   ; speed_select    ; work         ;
;          |speed_select:speed_tx|              ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|speed_select:speed_tx                   ; speed_select    ; work         ;
;    |XTEA:xteablock_inst|                      ; 524 (524)           ; 305 (305)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DummyTopLevel|XTEA:xteablock_inst                                                                               ; XTEA            ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; MemoryBlock:memoryblock_inst|SRAM:sram00_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; MemoryBlock:memoryblock_inst|SRAM:sram01_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; MemoryBlock:memoryblock_inst|SRAM:sram10_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; MemoryBlock:memoryblock_inst|SRAM:sram11_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; MemoryBlock:memoryblock_inst|SRAM:sram20_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; MemoryBlock:memoryblock_inst|SRAM:sram21_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; MemoryBlock:memoryblock_inst|SRAM:sram30_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; MemoryBlock:memoryblock_inst|SRAM:sram31_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DummyTopLevel|Controller:controller_inst|controller_nstate                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+-----------------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+----------------------------------+------------------------+
; Name                              ; controller_nstate.clearing_memory ; controller_nstate.sending_results ; controller_nstate.reading_results ; controller_nstate.storing_xtea ; controller_nstate.processing_xtea ; controller_nstate.starting_xtea ; controller_nstate.setup_xtea3 ; controller_nstate.setup_xtea2 ; controller_nstate.setup_xtea1 ; controller_nstate.sending_message ; controller_nstate.reading_serial ; controller_nstate.idle ;
+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+-----------------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+----------------------------------+------------------------+
; controller_nstate.idle            ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 0                      ;
; controller_nstate.reading_serial  ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 1                                ; 1                      ;
; controller_nstate.sending_message ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 1                                 ; 0                                ; 1                      ;
; controller_nstate.setup_xtea1     ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 1                             ; 0                                 ; 0                                ; 1                      ;
; controller_nstate.setup_xtea2     ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 1                             ; 0                             ; 0                                 ; 0                                ; 1                      ;
; controller_nstate.setup_xtea3     ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 1                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                      ;
; controller_nstate.starting_xtea   ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 1                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                      ;
; controller_nstate.processing_xtea ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 1                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                      ;
; controller_nstate.storing_xtea    ; 0                                 ; 0                                 ; 0                                 ; 1                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                      ;
; controller_nstate.reading_results ; 0                                 ; 0                                 ; 1                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                      ;
; controller_nstate.sending_results ; 0                                 ; 1                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                      ;
; controller_nstate.clearing_memory ; 1                                 ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                      ;
+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+-----------------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+----------------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DummyTopLevel|Controller:controller_inst|controller_cstate                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------+------------------------+-----------------------------------+-----------------------------------+--------------------------------+-----------------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+----------------------------------+-----------------------------------+
; Name                              ; controller_cstate.idle ; controller_cstate.sending_results ; controller_cstate.reading_results ; controller_cstate.storing_xtea ; controller_cstate.processing_xtea ; controller_cstate.starting_xtea ; controller_cstate.setup_xtea3 ; controller_cstate.setup_xtea2 ; controller_cstate.setup_xtea1 ; controller_cstate.sending_message ; controller_cstate.reading_serial ; controller_cstate.clearing_memory ;
+-----------------------------------+------------------------+-----------------------------------+-----------------------------------+--------------------------------+-----------------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+----------------------------------+-----------------------------------+
; controller_cstate.clearing_memory ; 0                      ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 0                                 ;
; controller_cstate.reading_serial  ; 0                      ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 1                                ; 1                                 ;
; controller_cstate.sending_message ; 0                      ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 1                                 ; 0                                ; 1                                 ;
; controller_cstate.setup_xtea1     ; 0                      ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 1                             ; 0                                 ; 0                                ; 1                                 ;
; controller_cstate.setup_xtea2     ; 0                      ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 1                             ; 0                             ; 0                                 ; 0                                ; 1                                 ;
; controller_cstate.setup_xtea3     ; 0                      ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 1                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                                 ;
; controller_cstate.starting_xtea   ; 0                      ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 1                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                                 ;
; controller_cstate.processing_xtea ; 0                      ; 0                                 ; 0                                 ; 0                              ; 1                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                                 ;
; controller_cstate.storing_xtea    ; 0                      ; 0                                 ; 0                                 ; 1                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                                 ;
; controller_cstate.reading_results ; 0                      ; 0                                 ; 1                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                                 ;
; controller_cstate.sending_results ; 0                      ; 1                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                                 ;
; controller_cstate.idle            ; 1                      ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                ; 1                                 ;
+-----------------------------------+------------------------+-----------------------------------+-----------------------------------+--------------------------------+-----------------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+----------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DummyTopLevel|XTEA:xteablock_inst|xtea_nstate                                                                         ;
+------------------------+-----------------------+------------------------+-----------------------+-------------------+------------------+
; Name                   ; xtea_nstate.change_v1 ; xtea_nstate.change_sum ; xtea_nstate.change_v0 ; xtea_nstate.start ; xtea_nstate.idle ;
+------------------------+-----------------------+------------------------+-----------------------+-------------------+------------------+
; xtea_nstate.idle       ; 0                     ; 0                      ; 0                     ; 0                 ; 0                ;
; xtea_nstate.start      ; 0                     ; 0                      ; 0                     ; 1                 ; 1                ;
; xtea_nstate.change_v0  ; 0                     ; 0                      ; 1                     ; 0                 ; 1                ;
; xtea_nstate.change_sum ; 0                     ; 1                      ; 0                     ; 0                 ; 1                ;
; xtea_nstate.change_v1  ; 1                     ; 0                      ; 0                     ; 0                 ; 1                ;
+------------------------+-----------------------+------------------------+-----------------------+-------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DummyTopLevel|XTEA:xteablock_inst|xtea_cstate                                                                         ;
+------------------------+-----------------------+------------------------+-----------------------+-------------------+------------------+
; Name                   ; xtea_cstate.change_v1 ; xtea_cstate.change_sum ; xtea_cstate.change_v0 ; xtea_cstate.start ; xtea_cstate.idle ;
+------------------------+-----------------------+------------------------+-----------------------+-------------------+------------------+
; xtea_cstate.idle       ; 0                     ; 0                      ; 0                     ; 0                 ; 0                ;
; xtea_cstate.start      ; 0                     ; 0                      ; 0                     ; 1                 ; 1                ;
; xtea_cstate.change_v0  ; 0                     ; 0                      ; 1                     ; 0                 ; 1                ;
; xtea_cstate.change_sum ; 0                     ; 1                      ; 0                     ; 0                 ; 1                ;
; xtea_cstate.change_v1  ; 1                     ; 0                      ; 0                     ; 0                 ; 1                ;
+------------------------+-----------------------+------------------------+-----------------------+-------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|n_state                                                                                                                                    ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+
; Name                   ; n_state.read_data ; n_state.read_startdata ; n_state.read_key ; n_state.read_mode ; n_state.read_whitedata ; n_state.read_whitekey ; n_state.read_whitemode ; n_state.read_kw ; n_state.start ; n_state.idle ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+
; n_state.idle           ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 0            ;
; n_state.start          ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 1             ; 1            ;
; n_state.read_kw        ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 1               ; 0             ; 1            ;
; n_state.read_whitemode ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 1                      ; 0               ; 0             ; 1            ;
; n_state.read_whitekey  ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 1                     ; 0                      ; 0               ; 0             ; 1            ;
; n_state.read_whitedata ; 0                 ; 0                      ; 0                ; 0                 ; 1                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; n_state.read_mode      ; 0                 ; 0                      ; 0                ; 1                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; n_state.read_key       ; 0                 ; 0                      ; 1                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; n_state.read_startdata ; 0                 ; 1                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; n_state.read_data      ; 1                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|c_state                                                                                                                                    ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+
; Name                   ; c_state.read_data ; c_state.read_startdata ; c_state.read_key ; c_state.read_mode ; c_state.read_whitedata ; c_state.read_whitekey ; c_state.read_whitemode ; c_state.read_kw ; c_state.start ; c_state.idle ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+
; c_state.idle           ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 0            ;
; c_state.start          ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 1             ; 1            ;
; c_state.read_kw        ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 1               ; 0             ; 1            ;
; c_state.read_whitemode ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 1                      ; 0               ; 0             ; 1            ;
; c_state.read_whitekey  ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 1                     ; 0                      ; 0               ; 0             ; 1            ;
; c_state.read_whitedata ; 0                 ; 0                      ; 0                ; 0                 ; 1                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; c_state.read_mode      ; 0                 ; 0                      ; 0                ; 1                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; c_state.read_key       ; 0                 ; 0                      ; 1                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; c_state.read_startdata ; 0                 ; 1                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; c_state.read_data      ; 1                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                                                   ; Reason for Removal                                          ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; SerialBlock:serialblock_inst|sender_enable                                                      ; Stuck at VCC due to stuck port data_in                      ;
; SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter|bps_start_r~en ; Lost fanout                                                 ;
; SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver|bps_start_r~en    ; Lost fanout                                                 ;
; datatext_error2[8]                                                                              ; Merged with datatext_error2[9]                              ;
; datatext_error3[8,9]                                                                            ; Merged with datatext_error2[9]                              ;
; datatext_results[20,28,42]                                                                      ; Merged with datatext_error2[9]                              ;
; datatext_error3[7,15,17,19,20,23,31,39,43,47,51,55,63]                                          ; Merged with datatext_error2[7]                              ;
; datatext_error2[15,17,19,20,23,31,39,43,47,51,55,63]                                            ; Merged with datatext_error2[7]                              ;
; datatext_results[7,12,15,23,31,39,47,55,59,63]                                                  ; Merged with datatext_error2[7]                              ;
; datatext_error2[5]                                                                              ; Merged with datatext_error2[6]                              ;
; datatext_error3[5,6,12,14]                                                                      ; Merged with datatext_error2[6]                              ;
; datatext_error2[12,14]                                                                          ; Merged with datatext_error2[6]                              ;
; datatext_results[6,22,30,45,53]                                                                 ; Merged with datatext_error2[6]                              ;
; datatext_error3[4,33]                                                                           ; Merged with datatext_error2[4]                              ;
; datatext_error2[33]                                                                             ; Merged with datatext_error2[4]                              ;
; datatext_results[5]                                                                             ; Merged with datatext_error2[4]                              ;
; datatext_error3[3,30,58]                                                                        ; Merged with datatext_error2[3]                              ;
; datatext_error2[30,58]                                                                          ; Merged with datatext_error2[3]                              ;
; datatext_results[60]                                                                            ; Merged with datatext_error2[3]                              ;
; datatext_error3[2,27,36]                                                                        ; Merged with datatext_error2[2]                              ;
; datatext_error2[27,36]                                                                          ; Merged with datatext_error2[2]                              ;
; datatext_results[2]                                                                             ; Merged with datatext_error2[2]                              ;
; datatext_error3[1,42]                                                                           ; Merged with datatext_error2[1]                              ;
; datatext_error2[42]                                                                             ; Merged with datatext_error2[1]                              ;
; datatext_results[3]                                                                             ; Merged with datatext_error2[1]                              ;
; datatext_error3[0,52]                                                                           ; Merged with datatext_error2[0]                              ;
; datatext_error2[52]                                                                             ; Merged with datatext_error2[0]                              ;
; datatext_error3[21,29,37,45,53,54]                                                              ; Merged with datatext_error3[62]                             ;
; datatext_error2[21,29,37,45,53,54,62]                                                           ; Merged with datatext_error3[62]                             ;
; datatext_results[13,21,29,37,40,46,48,54,62]                                                    ; Merged with datatext_error3[62]                             ;
; datatext_error2[61]                                                                             ; Merged with datatext_error3[61]                             ;
; datatext_error2[60]                                                                             ; Merged with datatext_error3[60]                             ;
; datatext_error3[24]                                                                             ; Merged with datatext_error3[59]                             ;
; datatext_error2[24,59]                                                                          ; Merged with datatext_error3[59]                             ;
; datatext_results[0,8..11,14,43]                                                                 ; Merged with datatext_error3[59]                             ;
; datatext_error3[40]                                                                             ; Merged with datatext_error3[57]                             ;
; datatext_error2[40,57]                                                                          ; Merged with datatext_error3[57]                             ;
; datatext_error3[13,32,34,38,46]                                                                 ; Merged with datatext_error3[56]                             ;
; datatext_error2[13,32,34,38,46,56]                                                              ; Merged with datatext_error3[56]                             ;
; datatext_error2[50]                                                                             ; Merged with datatext_error3[50]                             ;
; datatext_results[35,58]                                                                         ; Merged with datatext_error3[50]                             ;
; datatext_error2[49]                                                                             ; Merged with datatext_error3[49]                             ;
; datatext_results[51,57]                                                                         ; Merged with datatext_error3[49]                             ;
; datatext_error2[48]                                                                             ; Merged with datatext_error3[48]                             ;
; datatext_error3[10,41]                                                                          ; Merged with datatext_error3[44]                             ;
; datatext_error2[10,41,44]                                                                       ; Merged with datatext_error3[44]                             ;
; datatext_results[19,24]                                                                         ; Merged with datatext_error3[44]                             ;
; datatext_error2[35]                                                                             ; Merged with datatext_error3[35]                             ;
; datatext_results[4,18,41]                                                                       ; Merged with datatext_error3[35]                             ;
; datatext_error3[25]                                                                             ; Merged with datatext_error3[28]                             ;
; datatext_error2[25,28]                                                                          ; Merged with datatext_error3[28]                             ;
; datatext_results[34]                                                                            ; Merged with datatext_error3[28]                             ;
; datatext_error2[26]                                                                             ; Merged with datatext_error3[26]                             ;
; datatext_results[50]                                                                            ; Merged with datatext_error3[26]                             ;
; datatext_error3[11,16,18]                                                                       ; Merged with datatext_error3[22]                             ;
; datatext_error2[11,16,18,22]                                                                    ; Merged with datatext_error3[22]                             ;
; datatext_results[25,27,32]                                                                      ; Merged with datatext_error3[22]                             ;
; datatext_error1[25]                                                                             ; Merged with datatext_error1[0]                              ;
; datatext_error1[21,29,37,45,53,54,62]                                                           ; Merged with datatext_error1[3]                              ;
; datatext_error1[6,14]                                                                           ; Merged with datatext_error1[5]                              ;
; datatext_error1[15,20,23,31,39,47,55,63]                                                        ; Merged with datatext_error1[7]                              ;
; datatext_error1[48]                                                                             ; Merged with datatext_error1[9]                              ;
; datatext_error1[41]                                                                             ; Merged with datatext_error1[10]                             ;
; datatext_error1[24,43]                                                                          ; Merged with datatext_error1[11]                             ;
; datatext_error1[22,42]                                                                          ; Merged with datatext_error1[16]                             ;
; datatext_error1[38]                                                                             ; Merged with datatext_error1[35]                             ;
; datatext_error1[58]                                                                             ; Merged with datatext_error1[49]                             ;
; datatext_error1[61]                                                                             ; Merged with datatext_error1[50]                             ;
; datatext_results[26,38,44,52,56]                                                                ; Merged with datatext_results[16]                            ;
; datatext_results[49,61]                                                                         ; Merged with datatext_results[17]                            ;
; Controller:controller_inst|max_textrom_index[2]                                                 ; Merged with Controller:controller_inst|max_textrom_index[0] ;
; datatext_error2[7]                                                                              ; Merged with datatext_error1[7]                              ;
; datatext_error3[28]                                                                             ; Merged with datatext_error1[4]                              ;
; datatext_error3[22]                                                                             ; Merged with datatext_error1[59]                             ;
; datatext_error2[3]                                                                              ; Merged with datatext_error1[35]                             ;
; datatext_results[16]                                                                            ; Merged with datatext_error1[28]                             ;
; datatext_error2[4]                                                                              ; Merged with datatext_error1[32]                             ;
; datatext_error3[61]                                                                             ; Merged with datatext_error1[8]                              ;
; datatext_error2[2]                                                                              ; Merged with datatext_error1[27]                             ;
; datatext_error3[48]                                                                             ; Merged with datatext_error1[36]                             ;
; datatext_results[36]                                                                            ; Merged with datatext_error1[33]                             ;
; datatext_error3[44]                                                                             ; Merged with datatext_error1[10]                             ;
; datatext_error2[1]                                                                              ; Merged with datatext_error1[51]                             ;
; datatext_results[33]                                                                            ; Merged with datatext_error1[11]                             ;
; datatext_error3[49]                                                                             ; Merged with datatext_error1[34]                             ;
; datatext_error3[26]                                                                             ; Merged with datatext_error1[40]                             ;
; datatext_error1[7]                                                                              ; Stuck at GND due to stuck port data_in                      ;
; SerialBlock:serialblock_inst|SerialReader:serialreader_inst|error_out[1]                        ; Stuck at GND due to stuck port data_in                      ;
; Controller:controller_inst|selector_datatext[1]                                                 ; Stuck at GND due to stuck port data_in                      ;
; datatext_error2[0]                                                                              ; Lost fanout                                                 ;
; datatext_error3[56,57,60]                                                                       ; Lost fanout                                                 ;
; Total Number of Removed Registers = 218                                                         ;                                                             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                 ;
+--------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register                               ;
+--------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; SerialBlock:serialblock_inst|SerialReader:serialreader_inst|error_out[1] ; Stuck at GND              ; Controller:controller_inst|selector_datatext[1], datatext_error2[0], ;
;                                                                          ; due to stuck port data_in ; datatext_error3[60], datatext_error3[57], datatext_error3[56]        ;
+--------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 969   ;
; Number of registers using Synchronous Clear  ; 109   ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 208   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 721   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter|rs232_tx_r ; 2       ;
; Total number of inverted registers = 1                                                      ;         ;
+---------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                    ;
+----------------------------------------------------------------+---------------------------------------------------------+------+
; Register Name                                                  ; Megafunction                                            ; Type ;
+----------------------------------------------------------------+---------------------------------------------------------+------+
; MemoryBlock:memoryblock_inst|SRAM:sram00_inst|temp_data[0..31] ; MemoryBlock:memoryblock_inst|SRAM:sram00_inst|ram_rtl_0 ; RAM  ;
; MemoryBlock:memoryblock_inst|SRAM:sram10_inst|temp_data[0..31] ; MemoryBlock:memoryblock_inst|SRAM:sram10_inst|ram_rtl_0 ; RAM  ;
; MemoryBlock:memoryblock_inst|SRAM:sram20_inst|temp_data[0..31] ; MemoryBlock:memoryblock_inst|SRAM:sram20_inst|ram_rtl_0 ; RAM  ;
; MemoryBlock:memoryblock_inst|SRAM:sram30_inst|temp_data[0..31] ; MemoryBlock:memoryblock_inst|SRAM:sram30_inst|ram_rtl_0 ; RAM  ;
; MemoryBlock:memoryblock_inst|SRAM:sram01_inst|temp_data[0..31] ; MemoryBlock:memoryblock_inst|SRAM:sram01_inst|ram_rtl_0 ; RAM  ;
; MemoryBlock:memoryblock_inst|SRAM:sram11_inst|temp_data[0..31] ; MemoryBlock:memoryblock_inst|SRAM:sram11_inst|ram_rtl_0 ; RAM  ;
; MemoryBlock:memoryblock_inst|SRAM:sram21_inst|temp_data[0..31] ; MemoryBlock:memoryblock_inst|SRAM:sram21_inst|ram_rtl_0 ; RAM  ;
; MemoryBlock:memoryblock_inst|SRAM:sram31_inst|temp_data[0..31] ; MemoryBlock:memoryblock_inst|SRAM:sram31_inst|ram_rtl_0 ; RAM  ;
+----------------------------------------------------------------+---------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver|num[0]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter|num[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DummyTopLevel|PulseGenerator:xteapulse_inst|counter[0]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DummyTopLevel|PulseGenerator:countuppulse_inst|counter[2]                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst|counter[2]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst|counter[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DummyTopLevel|PulseGenerator:senderpulse_inst|counter[2]                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DummyTopLevel|XTEA:xteablock_inst|subinput0[25]                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DummyTopLevel|XTEA:xteablock_inst|sum[19]                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DummyTopLevel|XTEA:xteablock_inst|subinput1[11]                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DummyTopLevel|Controller:controller_inst|selector_datatext[0]                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DummyTopLevel|XTEA:xteablock_inst|counter[3]                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DummyTopLevel|Controller:controller_inst|force_address[1]                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|counter[3]                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[60]                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[55]                                 ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[45]                                 ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[35]                                 ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[24]                                 ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[16]                                 ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[14]                                 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[7]                                  ;
; 11:1               ; 6 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[49]                                 ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[44]                                 ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[38]                                 ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[22]                                 ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[8]                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; Yes        ; |DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[4]                                  ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux3|data_out[25]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DummyTopLevel|Controller:controller_inst|send_counter                                                                   ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DummyTopLevel|MUX2Data:datareset_mux_inst|data_out[44]                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |DummyTopLevel|XTEA:xteablock_inst|rand_key                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |DummyTopLevel|XTEA:xteablock_inst|rand_key                                                                              ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; No         ; |DummyTopLevel|Controller:controller_inst|controller_nstate                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram00_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram10_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram20_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram30_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram01_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram11_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram21_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryBlock:memoryblock_inst|SRAM:sram31_inst|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                   ;
; address_length ; 10    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialReader:serialreader_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                                                  ;
; address_length ; 10    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialSender:serialsender_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                                                  ;
; address_length ; 10    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; pulse_width    ; 10    ; Signed Integer                                                                                                     ;
; pulse_max      ; 16    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; pulse_width    ; 5     ; Signed Integer                                                                     ;
; pulse_max      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst ;
+-----------------+----------+----------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                 ;
+-----------------+----------+----------------------------------------------------------------------+
; div_frequency   ; 19200    ; Signed Integer                                                       ;
; clock_frequency ; 50000000 ; Signed Integer                                                       ;
+-----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_length    ; 4     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux|MUX2Data:mux1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; data_length    ; 4     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux|MUX2Data:mux2 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; data_length    ; 4     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux|MUX2Data:mux3 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; data_length    ; 4     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux2 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux3 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux|MUX2Data:mux1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux|MUX2Data:mux2 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux|MUX2Data:mux3 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram00_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                    ;
; address_length ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram01_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                    ;
; address_length ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram10_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                    ;
; address_length ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram11_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                    ;
; address_length ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram20_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                    ;
; address_length ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram21_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                    ;
; address_length ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram30_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                    ;
; address_length ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram31_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; data_length    ; 32    ; Signed Integer                                                    ;
; address_length ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockCounter:clockcounter_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; count_max      ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PulseGenerator:senderpulse_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; pulse_width    ; 5     ; Signed Integer                                      ;
; pulse_max      ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PulseGenerator:xteapulse_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; pulse_width    ; 5     ; Signed Integer                                    ;
; pulse_max      ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AddressCounter:addresscounter_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; address_length ; 10    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDiv:clockdiv_inst ;
+-----------------+----------+----------------------------------------+
; Parameter Name  ; Value    ; Type                                   ;
+-----------------+----------+----------------------------------------+
; div_frequency   ; 25000000 ; Signed Integer                         ;
; clock_frequency ; 50000000 ; Signed Integer                         ;
+-----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PulseGenerator:countuppulse_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; pulse_width    ; 5     ; Signed Integer                                       ;
; pulse_max      ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2Data:datawrite_mux_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2Data:datareset_mux_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DEMUX2Data:dataread_demux_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DEMUX4Data:dataxtea_demux_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:leftkey_reg ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; data_length    ; 64    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:rightkey_reg ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; data_length    ; 64    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:fullmode_reg ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; data_length    ; 64    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:dataxtea_reg ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; data_length    ; 64    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2Data:mux2data_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_length    ; 64    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2Data:datasend_mux_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX4Data:datatext_mux_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX4Data:datatext_mux_inst|MUX2Data:mux1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX4Data:datatext_mux_inst|MUX2Data:mux2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX4Data:datatext_mux_inst|MUX2Data:mux3 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram00_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rd81      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram10_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rd81      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram20_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rd81      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram30_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rd81      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram01_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rd81      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram11_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rd81      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram21_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rd81      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryBlock:memoryblock_inst|SRAM:sram31_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rd81      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                  ;
; Entity Instance                           ; MemoryBlock:memoryblock_inst|SRAM:sram00_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; MemoryBlock:memoryblock_inst|SRAM:sram10_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; MemoryBlock:memoryblock_inst|SRAM:sram20_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; MemoryBlock:memoryblock_inst|SRAM:sram30_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; MemoryBlock:memoryblock_inst|SRAM:sram01_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; MemoryBlock:memoryblock_inst|SRAM:sram11_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; MemoryBlock:memoryblock_inst|SRAM:sram21_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; MemoryBlock:memoryblock_inst|SRAM:sram31_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Controller:controller_inst" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; enable ; Input ; Info     ; Stuck at VCC               ;
+--------+-------+----------+----------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "MUX2Data:mux2data_inst" ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; data_in2[63..60] ; Input ; Info     ; Stuck at GND ;
; data_in2[56..0]  ; Input ; Info     ; Stuck at GND ;
; data_in2[59]     ; Input ; Info     ; Stuck at VCC ;
; data_in2[58]     ; Input ; Info     ; Stuck at GND ;
; data_in2[57]     ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg:fullmode_reg"                                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[63..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MUX2Data:datareset_mux_inst" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; data_in2 ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "PulseGenerator:countuppulse_inst" ;
+--------------+-------+----------+----------------------------+
; Port         ; Type  ; Severity ; Details                    ;
+--------------+-------+----------+----------------------------+
; pulse_enable ; Input ; Info     ; Stuck at VCC               ;
+--------------+-------+----------+----------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; data_in1[3..1] ; Input ; Info     ; Stuck at GND                                 ;
; data_in1[0]    ; Input ; Info     ; Stuck at VCC                                 ;
; data_in2[3..2] ; Input ; Info     ; Stuck at GND                                 ;
; data_in2[1]    ; Input ; Info     ; Stuck at VCC                                 ;
; data_in2[0]    ; Input ; Info     ; Stuck at GND                                 ;
; data_in3[1..0] ; Input ; Info     ; Stuck at GND                                 ;
; data_in3[3]    ; Input ; Info     ; Stuck at GND                                 ;
; data_in3[2]    ; Input ; Info     ; Stuck at VCC                                 ;
; data_in4[2..0] ; Input ; Info     ; Stuck at GND                                 ;
; data_in4[3]    ; Input ; Info     ; Stuck at VCC                                 ;
+----------------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst" ;
+--------------+-------+----------+----------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                  ;
+--------------+-------+----------+----------------------------------------------------------+
; pulse_enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 969                         ;
;     CLR               ; 63                          ;
;     CLR SCLR          ; 30                          ;
;     ENA               ; 534                         ;
;     ENA CLR           ; 115                         ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 64                          ;
;     SCLR              ; 71                          ;
;     SLD               ; 4                           ;
;     plain             ; 80                          ;
; cycloneiii_lcell_comb ; 1853                        ;
;     arith             ; 319                         ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 218                         ;
;     normal            ; 1534                        ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 231                         ;
;         3 data inputs ; 231                         ;
;         4 data inputs ; 1055                        ;
; cycloneiii_ram_block  ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Nov 28 14:35:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: Reg-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd Line: 16
    Info (12023): Found entity 1: Reg File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file xtea.vhd
    Info (12022): Found design unit 1: XTEA-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/XTEA.vhd Line: 19
    Info (12023): Found entity 1: XTEA File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/XTEA.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file speed_select.vhd
    Info (12022): Found design unit 1: speed_select-RTL File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/speed_select.vhd Line: 29
    Info (12023): Found entity 1: speed_select File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/speed_select.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file serialsender.vhd
    Info (12022): Found design unit 1: SerialSender-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd Line: 21
    Info (12023): Found entity 1: SerialSender File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file serialreader.vhd
    Info (12022): Found design unit 1: SerialReader-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd Line: 23
    Info (12023): Found entity 1: SerialReader File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file serialblock.vhd
    Info (12022): Found design unit 1: SerialBlock-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd Line: 26
    Info (12023): Found entity 1: SerialBlock File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pulsegenerator.vhd
    Info (12022): Found design unit 1: PulseGenerator-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd Line: 17
    Info (12023): Found entity 1: PulseGenerator File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file my_uart_tx.vhd
    Info (12022): Found design unit 1: my_uart_tx-RTL File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd Line: 23
    Info (12023): Found entity 1: my_uart_tx File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file my_uart_top.vhd
    Info (12022): Found design unit 1: my_uart_top-structural File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd Line: 28
    Info (12023): Found entity 1: my_uart_top File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file my_uart_rx.vhd
    Info (12022): Found design unit 1: my_uart_rx-RTL File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_rx.vhd Line: 21
    Info (12023): Found entity 1: my_uart_rx File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_rx.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux1bit.vhd
    Info (12022): Found design unit 1: MUX1Bit-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX1Bit.vhd Line: 15
    Info (12023): Found entity 1: MUX1Bit File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX1Bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file dummytoplevel.vhd
    Info (12022): Found design unit 1: DummyTopLevel-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 18
    Info (12023): Found entity 1: DummyTopLevel File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file demux4data.vhd
    Info (12022): Found design unit 1: DEMUX4Data-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX4Data.vhd Line: 20
    Info (12023): Found entity 1: DEMUX4Data File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX4Data.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file demux2data.vhd
    Info (12022): Found design unit 1: DEMUX2Data-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 18
    Info (12023): Found entity 1: DEMUX2Data File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: Controller-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd Line: 55
    Info (12023): Found entity 1: Controller File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clockdiv.vhd
    Info (12022): Found design unit 1: ClockDiv-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd Line: 14
    Info (12023): Found entity 1: ClockDiv File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clockcounter.vhd
    Info (12022): Found design unit 1: ClockCounter-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd Line: 17
    Info (12023): Found entity 1: ClockCounter File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file addresscounter.vhd
    Info (12022): Found design unit 1: AddressCounter-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd Line: 18
    Info (12023): Found entity 1: AddressCounter File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux4data.vhd
    Info (12022): Found design unit 1: MUX4Data-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd Line: 20
    Info (12023): Found entity 1: MUX4Data File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux2data.vhd
    Info (12022): Found design unit 1: MUX2Data-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX2Data.vhd Line: 18
    Info (12023): Found entity 1: MUX2Data File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX2Data.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memoryblock.vhd
    Info (12022): Found design unit 1: MemoryBlock-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd Line: 16
    Info (12023): Found entity 1: MemoryBlock File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sram.vhd
    Info (12022): Found design unit 1: SRAM-behavioral File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd Line: 17
    Info (12023): Found entity 1: SRAM File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd Line: 6
Info (12127): Elaborating entity "DummyTopLevel" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "rom_text0[0]" at DummyTopLevel.vhd(287) File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 287
Warning (10873): Using initial value X (don't care) for net "rom_text0[6..7]" at DummyTopLevel.vhd(287) File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 287
Warning (10873): Using initial value X (don't care) for net "rom_text1[0]" at DummyTopLevel.vhd(287) File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 287
Warning (10873): Using initial value X (don't care) for net "rom_text2[0]" at DummyTopLevel.vhd(287) File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 287
Warning (10873): Using initial value X (don't care) for net "rom_text2[6..7]" at DummyTopLevel.vhd(287) File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 287
Warning (10873): Using initial value X (don't care) for net "rom_text3[0]" at DummyTopLevel.vhd(287) File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 287
Warning (10873): Using initial value X (don't care) for net "rom_text3[6..7]" at DummyTopLevel.vhd(287) File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 287
Info (12128): Elaborating entity "SerialBlock" for hierarchy "SerialBlock:serialblock_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 304
Info (12128): Elaborating entity "SerialReader" for hierarchy "SerialBlock:serialblock_inst|SerialReader:serialreader_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd Line: 114
Warning (10492): VHDL Process Statement warning at SerialReader.vhd(42): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd Line: 42
Warning (10492): VHDL Process Statement warning at SerialReader.vhd(59): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd Line: 59
Warning (10492): VHDL Process Statement warning at SerialReader.vhd(70): signal "reader_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd Line: 70
Info (12128): Elaborating entity "SerialSender" for hierarchy "SerialBlock:serialblock_inst|SerialSender:serialsender_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd Line: 133
Warning (10492): VHDL Process Statement warning at SerialSender.vhd(54): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd Line: 54
Warning (10492): VHDL Process Statement warning at SerialSender.vhd(68): signal "data_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd Line: 68
Warning (10492): VHDL Process Statement warning at SerialSender.vhd(69): signal "sender_data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd Line: 69
Warning (10492): VHDL Process Statement warning at SerialSender.vhd(71): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd Line: 71
Info (12128): Elaborating entity "PulseGenerator" for hierarchy "SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd Line: 37
Warning (10492): VHDL Process Statement warning at PulseGenerator.vhd(31): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd Line: 31
Warning (10492): VHDL Process Statement warning at PulseGenerator.vhd(34): signal "pulse_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd Line: 34
Info (12128): Elaborating entity "my_uart_top" for hierarchy "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd Line: 150
Info (12128): Elaborating entity "speed_select" for hierarchy "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|speed_select:speed_rx" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd Line: 68
Info (12128): Elaborating entity "my_uart_rx" for hierarchy "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd Line: 85
Info (12128): Elaborating entity "my_uart_tx" for hierarchy "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd Line: 96
Info (12128): Elaborating entity "PulseGenerator" for hierarchy "SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd Line: 162
Warning (10492): VHDL Process Statement warning at PulseGenerator.vhd(31): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd Line: 31
Warning (10492): VHDL Process Statement warning at PulseGenerator.vhd(34): signal "pulse_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd Line: 34
Info (12128): Elaborating entity "ClockDiv" for hierarchy "SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd Line: 175
Warning (10542): VHDL Variable Declaration warning at ClockDiv.vhd(19): used initial value expression for variable "div" because variable was never assigned a value File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd Line: 19
Info (12128): Elaborating entity "XTEA" for hierarchy "XTEA:xteablock_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 326
Info (12128): Elaborating entity "MemoryBlock" for hierarchy "MemoryBlock:memoryblock_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 338
Info (12128): Elaborating entity "MUX4Data" for hierarchy "MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd Line: 67
Info (12128): Elaborating entity "MUX2Data" for hierarchy "MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux|MUX2Data:mux1" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd Line: 36
Info (12128): Elaborating entity "MUX4Data" for hierarchy "MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd Line: 79
Info (12128): Elaborating entity "MUX2Data" for hierarchy "MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux1" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd Line: 36
Info (12128): Elaborating entity "SRAM" for hierarchy "MemoryBlock:memoryblock_inst|SRAM:sram00_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd Line: 82
Info (12128): Elaborating entity "ClockCounter" for hierarchy "ClockCounter:clockcounter_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 347
Warning (10492): VHDL Process Statement warning at ClockCounter.vhd(32): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd Line: 32
Info (12128): Elaborating entity "AddressCounter" for hierarchy "AddressCounter:addresscounter_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 389
Warning (10492): VHDL Process Statement warning at AddressCounter.vhd(30): signal "force_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd Line: 30
Info (12128): Elaborating entity "ClockDiv" for hierarchy "ClockDiv:clockdiv_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 402
Warning (10542): VHDL Variable Declaration warning at ClockDiv.vhd(19): used initial value expression for variable "div" because variable was never assigned a value File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd Line: 19
Info (12128): Elaborating entity "MUX1Bit" for hierarchy "MUX1Bit:ctrigger_mux_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 425
Info (12128): Elaborating entity "MUX2Data" for hierarchy "MUX2Data:datawrite_mux_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 433
Info (12128): Elaborating entity "DEMUX2Data" for hierarchy "DEMUX2Data:dataread_demux_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 451
Info (12128): Elaborating entity "DEMUX4Data" for hierarchy "DEMUX4Data:dataxtea_demux_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 460
Info (12128): Elaborating entity "Reg" for hierarchy "Reg:leftkey_reg" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 478
Info (12128): Elaborating entity "MUX4Data" for hierarchy "MUX4Data:datatext_mux_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 509
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:controller_inst" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 558
Warning (10492): VHDL Process Statement warning at Controller.vhd(99): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd Line: 99
Warning (10492): VHDL Process Statement warning at Controller.vhd(112): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd Line: 112
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[0]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[1]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[2]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[3]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[4]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[5]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[6]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[7]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[8]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[9]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[10]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[11]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[12]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[13]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[14]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[15]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[16]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[17]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[18]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[19]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[20]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[21]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[22]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[23]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[24]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[25]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[26]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[27]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[28]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[29]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[30]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[31]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[32]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[33]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[34]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[35]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[36]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[37]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[38]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[39]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[40]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[41]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[42]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[43]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[44]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[45]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[46]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[47]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[48]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[49]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[50]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[51]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[52]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[53]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[54]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[55]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[56]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[57]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[58]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[59]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[60]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[61]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[62]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "DEMUX2Data:dataread_demux_inst|data_out2[63]" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13049): Converted tri-state buffer "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter|bps_start" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd Line: 16
    Warning (13049): Converted tri-state buffer "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver|bps_start" feeding internal logic into a wire File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_rx.vhd Line: 13
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryBlock:memoryblock_inst|SRAM:sram00_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryBlock:memoryblock_inst|SRAM:sram10_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryBlock:memoryblock_inst|SRAM:sram20_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryBlock:memoryblock_inst|SRAM:sram30_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryBlock:memoryblock_inst|SRAM:sram01_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryBlock:memoryblock_inst|SRAM:sram11_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryBlock:memoryblock_inst|SRAM:sram21_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryBlock:memoryblock_inst|SRAM:sram31_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "MemoryBlock:memoryblock_inst|SRAM:sram00_inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "MemoryBlock:memoryblock_inst|SRAM:sram00_inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf
    Info (12023): Found entity 1: altsyncram_rd81 File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/db/altsyncram_rd81.tdf Line: 28
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out1[0]" to the node "Reg:fullmode_reg|temp_data[0]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[48]" to the node "Reg:dataxtea_reg|temp_data[48]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[40]" to the node "Reg:dataxtea_reg|temp_data[40]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[56]" to the node "Reg:dataxtea_reg|temp_data[56]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[32]" to the node "Reg:dataxtea_reg|temp_data[32]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[8]" to the node "Reg:dataxtea_reg|temp_data[8]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[16]" to the node "Reg:dataxtea_reg|temp_data[16]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[24]" to the node "Reg:dataxtea_reg|temp_data[24]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[0]" to the node "Reg:dataxtea_reg|temp_data[0]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[49]" to the node "Reg:dataxtea_reg|temp_data[49]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[41]" to the node "Reg:dataxtea_reg|temp_data[41]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[57]" to the node "Reg:dataxtea_reg|temp_data[57]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[33]" to the node "Reg:dataxtea_reg|temp_data[33]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[9]" to the node "Reg:dataxtea_reg|temp_data[9]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[17]" to the node "Reg:dataxtea_reg|temp_data[17]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[25]" to the node "Reg:dataxtea_reg|temp_data[25]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[1]" to the node "Reg:dataxtea_reg|temp_data[1]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[50]" to the node "Reg:dataxtea_reg|temp_data[50]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[42]" to the node "Reg:dataxtea_reg|temp_data[42]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[58]" to the node "Reg:dataxtea_reg|temp_data[58]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[34]" to the node "Reg:dataxtea_reg|temp_data[34]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[10]" to the node "Reg:dataxtea_reg|temp_data[10]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[18]" to the node "Reg:dataxtea_reg|temp_data[18]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[26]" to the node "Reg:dataxtea_reg|temp_data[26]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[2]" to the node "Reg:dataxtea_reg|temp_data[2]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[53]" to the node "Reg:dataxtea_reg|temp_data[53]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[45]" to the node "Reg:dataxtea_reg|temp_data[45]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[61]" to the node "Reg:dataxtea_reg|temp_data[61]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[37]" to the node "Reg:dataxtea_reg|temp_data[37]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[13]" to the node "Reg:dataxtea_reg|temp_data[13]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[21]" to the node "Reg:dataxtea_reg|temp_data[21]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[29]" to the node "Reg:dataxtea_reg|temp_data[29]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[5]" to the node "Reg:dataxtea_reg|temp_data[5]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[52]" to the node "Reg:dataxtea_reg|temp_data[52]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[44]" to the node "Reg:dataxtea_reg|temp_data[44]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[60]" to the node "Reg:dataxtea_reg|temp_data[60]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[36]" to the node "Reg:dataxtea_reg|temp_data[36]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[12]" to the node "Reg:dataxtea_reg|temp_data[12]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[20]" to the node "Reg:dataxtea_reg|temp_data[20]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[28]" to the node "Reg:dataxtea_reg|temp_data[28]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[4]" to the node "Reg:dataxtea_reg|temp_data[4]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[51]" to the node "Reg:dataxtea_reg|temp_data[51]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[43]" to the node "Reg:dataxtea_reg|temp_data[43]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[59]" to the node "Reg:dataxtea_reg|temp_data[59]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[35]" to the node "Reg:dataxtea_reg|temp_data[35]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[11]" to the node "Reg:dataxtea_reg|temp_data[11]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[19]" to the node "Reg:dataxtea_reg|temp_data[19]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[27]" to the node "Reg:dataxtea_reg|temp_data[27]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[3]" to the node "Reg:dataxtea_reg|temp_data[3]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[54]" to the node "Reg:dataxtea_reg|temp_data[54]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[46]" to the node "Reg:dataxtea_reg|temp_data[46]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[62]" to the node "Reg:dataxtea_reg|temp_data[62]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[38]" to the node "Reg:dataxtea_reg|temp_data[38]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[14]" to the node "Reg:dataxtea_reg|temp_data[14]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[22]" to the node "Reg:dataxtea_reg|temp_data[22]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[30]" to the node "Reg:dataxtea_reg|temp_data[30]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[6]" to the node "Reg:dataxtea_reg|temp_data[6]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[47]" to the node "Reg:dataxtea_reg|temp_data[47]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[55]" to the node "Reg:dataxtea_reg|temp_data[55]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[63]" to the node "Reg:dataxtea_reg|temp_data[63]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[39]" to the node "Reg:dataxtea_reg|temp_data[39]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[15]" to the node "Reg:dataxtea_reg|temp_data[15]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[23]" to the node "Reg:dataxtea_reg|temp_data[23]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[31]" to the node "Reg:dataxtea_reg|temp_data[31]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[7]" to the node "Reg:dataxtea_reg|temp_data[7]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[16]" to the node "Reg:rightkey_reg|temp_data[16]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[48]" to the node "Reg:leftkey_reg|temp_data[48]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[0]" to the node "Reg:leftkey_reg|temp_data[0]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[1]" to the node "Reg:leftkey_reg|temp_data[1]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[2]" to the node "Reg:leftkey_reg|temp_data[2]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[3]" to the node "Reg:leftkey_reg|temp_data[3]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[4]" to the node "Reg:leftkey_reg|temp_data[4]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[5]" to the node "Reg:leftkey_reg|temp_data[5]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[6]" to the node "Reg:leftkey_reg|temp_data[6]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[7]" to the node "Reg:leftkey_reg|temp_data[7]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[8]" to the node "Reg:leftkey_reg|temp_data[8]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[9]" to the node "Reg:leftkey_reg|temp_data[9]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[10]" to the node "Reg:leftkey_reg|temp_data[10]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[11]" to the node "Reg:leftkey_reg|temp_data[11]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[12]" to the node "Reg:leftkey_reg|temp_data[12]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[13]" to the node "Reg:leftkey_reg|temp_data[13]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[14]" to the node "Reg:leftkey_reg|temp_data[14]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[15]" to the node "Reg:leftkey_reg|temp_data[15]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[16]" to the node "Reg:leftkey_reg|temp_data[16]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[17]" to the node "Reg:leftkey_reg|temp_data[17]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[18]" to the node "Reg:leftkey_reg|temp_data[18]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[19]" to the node "Reg:leftkey_reg|temp_data[19]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[20]" to the node "Reg:leftkey_reg|temp_data[20]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[21]" to the node "Reg:leftkey_reg|temp_data[21]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[22]" to the node "Reg:leftkey_reg|temp_data[22]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[23]" to the node "Reg:leftkey_reg|temp_data[23]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[24]" to the node "Reg:leftkey_reg|temp_data[24]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[25]" to the node "Reg:leftkey_reg|temp_data[25]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[26]" to the node "Reg:leftkey_reg|temp_data[26]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[27]" to the node "Reg:leftkey_reg|temp_data[27]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[28]" to the node "Reg:leftkey_reg|temp_data[28]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[29]" to the node "Reg:leftkey_reg|temp_data[29]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[30]" to the node "Reg:leftkey_reg|temp_data[30]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[31]" to the node "Reg:leftkey_reg|temp_data[31]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[32]" to the node "Reg:leftkey_reg|temp_data[32]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[33]" to the node "Reg:leftkey_reg|temp_data[33]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[34]" to the node "Reg:leftkey_reg|temp_data[34]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[35]" to the node "Reg:leftkey_reg|temp_data[35]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[36]" to the node "Reg:leftkey_reg|temp_data[36]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[37]" to the node "Reg:leftkey_reg|temp_data[37]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[38]" to the node "Reg:leftkey_reg|temp_data[38]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[39]" to the node "Reg:leftkey_reg|temp_data[39]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[40]" to the node "Reg:leftkey_reg|temp_data[40]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[41]" to the node "Reg:leftkey_reg|temp_data[41]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[42]" to the node "Reg:leftkey_reg|temp_data[42]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[43]" to the node "Reg:leftkey_reg|temp_data[43]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[44]" to the node "Reg:leftkey_reg|temp_data[44]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[45]" to the node "Reg:leftkey_reg|temp_data[45]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[46]" to the node "Reg:leftkey_reg|temp_data[46]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[47]" to the node "Reg:leftkey_reg|temp_data[47]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[49]" to the node "Reg:leftkey_reg|temp_data[49]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[50]" to the node "Reg:leftkey_reg|temp_data[50]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[51]" to the node "Reg:leftkey_reg|temp_data[51]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[52]" to the node "Reg:leftkey_reg|temp_data[52]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[53]" to the node "Reg:leftkey_reg|temp_data[53]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[54]" to the node "Reg:leftkey_reg|temp_data[54]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[55]" to the node "Reg:leftkey_reg|temp_data[55]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[56]" to the node "Reg:leftkey_reg|temp_data[56]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[57]" to the node "Reg:leftkey_reg|temp_data[57]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[58]" to the node "Reg:leftkey_reg|temp_data[58]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[59]" to the node "Reg:leftkey_reg|temp_data[59]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[60]" to the node "Reg:leftkey_reg|temp_data[60]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[61]" to the node "Reg:leftkey_reg|temp_data[61]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[62]" to the node "Reg:leftkey_reg|temp_data[62]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[63]" to the node "Reg:leftkey_reg|temp_data[63]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[48]" to the node "Reg:rightkey_reg|temp_data[48]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[47]" to the node "Reg:rightkey_reg|temp_data[47]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[15]" to the node "Reg:rightkey_reg|temp_data[15]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[14]" to the node "Reg:rightkey_reg|temp_data[14]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[46]" to the node "Reg:rightkey_reg|temp_data[46]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[0]" to the node "Reg:rightkey_reg|temp_data[0]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[1]" to the node "Reg:rightkey_reg|temp_data[1]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[2]" to the node "Reg:rightkey_reg|temp_data[2]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[3]" to the node "Reg:rightkey_reg|temp_data[3]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[4]" to the node "Reg:rightkey_reg|temp_data[4]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[5]" to the node "Reg:rightkey_reg|temp_data[5]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[6]" to the node "Reg:rightkey_reg|temp_data[6]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[7]" to the node "Reg:rightkey_reg|temp_data[7]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[8]" to the node "Reg:rightkey_reg|temp_data[8]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[9]" to the node "Reg:rightkey_reg|temp_data[9]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[10]" to the node "Reg:rightkey_reg|temp_data[10]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[11]" to the node "Reg:rightkey_reg|temp_data[11]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[12]" to the node "Reg:rightkey_reg|temp_data[12]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[13]" to the node "Reg:rightkey_reg|temp_data[13]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[17]" to the node "Reg:rightkey_reg|temp_data[17]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[18]" to the node "Reg:rightkey_reg|temp_data[18]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[19]" to the node "Reg:rightkey_reg|temp_data[19]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[20]" to the node "Reg:rightkey_reg|temp_data[20]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[21]" to the node "Reg:rightkey_reg|temp_data[21]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[22]" to the node "Reg:rightkey_reg|temp_data[22]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[23]" to the node "Reg:rightkey_reg|temp_data[23]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[24]" to the node "Reg:rightkey_reg|temp_data[24]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[25]" to the node "Reg:rightkey_reg|temp_data[25]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[26]" to the node "Reg:rightkey_reg|temp_data[26]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[27]" to the node "Reg:rightkey_reg|temp_data[27]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[28]" to the node "Reg:rightkey_reg|temp_data[28]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[29]" to the node "Reg:rightkey_reg|temp_data[29]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[30]" to the node "Reg:rightkey_reg|temp_data[30]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[31]" to the node "Reg:rightkey_reg|temp_data[31]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[32]" to the node "Reg:rightkey_reg|temp_data[32]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[33]" to the node "Reg:rightkey_reg|temp_data[33]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[34]" to the node "Reg:rightkey_reg|temp_data[34]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[35]" to the node "Reg:rightkey_reg|temp_data[35]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[36]" to the node "Reg:rightkey_reg|temp_data[36]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[37]" to the node "Reg:rightkey_reg|temp_data[37]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[38]" to the node "Reg:rightkey_reg|temp_data[38]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[39]" to the node "Reg:rightkey_reg|temp_data[39]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[40]" to the node "Reg:rightkey_reg|temp_data[40]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[41]" to the node "Reg:rightkey_reg|temp_data[41]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[42]" to the node "Reg:rightkey_reg|temp_data[42]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[43]" to the node "Reg:rightkey_reg|temp_data[43]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[44]" to the node "Reg:rightkey_reg|temp_data[44]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[45]" to the node "Reg:rightkey_reg|temp_data[45]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[49]" to the node "Reg:rightkey_reg|temp_data[49]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[50]" to the node "Reg:rightkey_reg|temp_data[50]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[51]" to the node "Reg:rightkey_reg|temp_data[51]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[52]" to the node "Reg:rightkey_reg|temp_data[52]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[53]" to the node "Reg:rightkey_reg|temp_data[53]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[54]" to the node "Reg:rightkey_reg|temp_data[54]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[55]" to the node "Reg:rightkey_reg|temp_data[55]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[56]" to the node "Reg:rightkey_reg|temp_data[56]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[57]" to the node "Reg:rightkey_reg|temp_data[57]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[58]" to the node "Reg:rightkey_reg|temp_data[58]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[59]" to the node "Reg:rightkey_reg|temp_data[59]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[60]" to the node "Reg:rightkey_reg|temp_data[60]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[61]" to the node "Reg:rightkey_reg|temp_data[61]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[62]" to the node "Reg:rightkey_reg|temp_data[62]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[63]" to the node "Reg:rightkey_reg|temp_data[63]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[0]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out1[0]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[48]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[48]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[40]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[40]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[56]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[56]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[32]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[32]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[8]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[8]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[16]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[16]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[24]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[24]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[49]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[49]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[41]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[41]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[57]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[57]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[33]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[33]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[9]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[9]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[17]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[17]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[25]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[25]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[1]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[1]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[50]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[50]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[42]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[42]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[58]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[58]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[34]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[34]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[10]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[10]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[18]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[18]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[26]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[26]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[2]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[2]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[53]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[53]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[45]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[45]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[61]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[61]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[37]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[37]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[13]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[13]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[21]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[21]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[29]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[29]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[5]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[5]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[52]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[52]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[44]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[44]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[60]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[60]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[36]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[36]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[12]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[12]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[20]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[20]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[28]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[28]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[4]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[4]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[51]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[51]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[43]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[43]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[59]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[59]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[35]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[35]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[11]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[11]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[19]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[19]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[27]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[27]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[3]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[3]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[54]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[54]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[46]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[46]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[62]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[62]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[38]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[38]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[14]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[14]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[22]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[22]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[30]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[30]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[6]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[6]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[47]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[47]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[55]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[55]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[63]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[63]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[39]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[39]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[15]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[15]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[23]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[23]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[31]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[31]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out2[7]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux3|data_out2[7]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[16]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out2[16]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[48]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[48]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[0]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[0]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[1]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[1]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[2]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[2]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[3]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[3]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[4]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[4]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[5]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[5]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[6]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[6]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[7]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[7]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[8]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[8]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[9]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[9]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[10]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[10]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[11]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[11]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[12]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[12]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[13]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[13]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[14]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[14]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[15]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[15]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[17]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[17]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[18]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[18]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[19]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[19]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[20]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[20]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[21]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[21]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[22]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[22]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[23]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[23]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[24]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[24]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[25]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[25]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[26]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[26]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[27]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[27]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[28]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[28]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[29]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[29]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[30]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[30]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[31]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[31]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[32]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[32]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[33]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[33]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[34]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[34]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[35]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[35]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[36]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[36]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[37]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[37]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[38]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[38]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[39]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[39]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[40]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[40]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[41]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[41]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[42]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[42]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[43]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[43]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[44]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[44]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[45]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[45]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[46]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[46]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[47]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[47]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[49]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[49]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[50]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[50]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[51]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[51]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[52]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[52]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[53]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[53]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[54]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[54]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[55]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[55]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[56]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[56]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[57]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[57]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[58]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[58]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[59]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[59]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[60]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[60]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[61]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[61]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[62]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[62]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux1|data_out1[63]" to the node "DEMUX4Data:dataxtea_demux_inst|DEMUX2Data:demux2|data_out1[63]" into an OR gate File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd Line: 13
Info (13000): Registers with preset signals will power-up high File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd Line: 84
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "AddressCounter:addresscounter_inst|temp_address[1]" is converted into an equivalent circuit using register "AddressCounter:addresscounter_inst|temp_address[1]~_emulated" and latch "AddressCounter:addresscounter_inst|temp_address[1]~1" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd Line: 27
    Warning (13310): Register "AddressCounter:addresscounter_inst|temp_address[0]" is converted into an equivalent circuit using register "AddressCounter:addresscounter_inst|temp_address[0]~_emulated" and latch "AddressCounter:addresscounter_inst|temp_address[0]~6" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "keys[0]" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 12
    Warning (15610): No output dependent on input pin "keys[1]" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 12
    Warning (15610): No output dependent on input pin "keys[2]" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 12
    Warning (15610): No output dependent on input pin "keys[3]" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 12
    Warning (15610): No output dependent on input pin "switch[0]" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 13
    Warning (15610): No output dependent on input pin "switch[1]" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 13
    Warning (15610): No output dependent on input pin "switch[2]" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 13
    Warning (15610): No output dependent on input pin "switch[3]" File: C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd Line: 13
Info (21057): Implemented 2416 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 2144 logic cells
    Info (21064): Implemented 256 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 426 warnings
    Info: Peak virtual memory: 4904 megabytes
    Info: Processing ended: Tue Nov 28 14:35:55 2023
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:31


