{"vcs1":{"timestamp_begin":1740056260.714759764, "rt":3.85, "ut":3.61, "st":0.19}}
{"vcselab":{"timestamp_begin":1740056264.644784900, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740056264.973443720, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740056260.416798248}
{"VCS_COMP_START_TIME": 1740056260.416798248}
{"VCS_COMP_END_TIME": 1740056265.283361349}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287988}}
{"vcselab": {"peak_mem": 150356}}
