Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 28 09:03:08 2024
| Host         : LAPTOP-PCMTTM99 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FPGAshell_wrapper_timing_summary_routed.rpt -pb FPGAshell_wrapper_timing_summary_routed.pb -rpx FPGAshell_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGAshell_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.221        0.000                      0                 2197        0.093        0.000                      0                 2197        9.500        0.000                       0                  1077  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.221        0.000                      0                 2197        0.093        0.000                      0                 2197        9.500        0.000                       0                  1077  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.097ns  (logic 9.238ns (51.047%)  route 8.859ns (48.953%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.797     6.024    shell/dut/mat_module/state_reg[1]
    SLICE_X13Y150        LUT2 (Prop_lut2_I0_O)        0.105     6.129 r  shell/dut/mat_module/Memory_reg_i_43/O
                         net (fo=40, routed)          0.590     6.720    shell/dut/mat_module/_mat_module_io_writeEn
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.825 r  shell/dut/mat_module/io_inputs_00_i_57/O
                         net (fo=64, routed)          1.228     8.053    shell/dut/mat_module/io_inputs_00_i_57_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I2_O)        0.105     8.158 r  shell/dut/mat_module/io_inputs_10_i_26/O
                         net (fo=1, routed)           0.375     8.533    shell/dut/mat_module/io_inputs_10_i_26_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I5_O)        0.105     8.638 r  shell/dut/mat_module/io_inputs_10_i_5/O
                         net (fo=1, routed)           0.705     9.343    shell/dut/mat_module/io_inputs_10_i_5_n_0
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.244    12.587 r  shell/dut/mat_module/io_inputs_10/PCOUT[47]
                         net (fo=1, routed)           0.002    12.589    shell/dut/mat_module/io_inputs_10_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    13.860 r  shell/dut/mat_module/io_inputs_10__0/P[0]
                         net (fo=1, routed)           0.628    14.488    shell/dut/mat_module/io_inputs_10__0_n_105
    SLICE_X20Y164        LUT2 (Prop_lut2_I1_O)        0.105    14.593 r  shell/dut/mat_module/Memory_reg_i_296/O
                         net (fo=1, routed)           0.000    14.593    shell/dut/mat_module/Memory_reg_i_296_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.037 r  shell/dut/mat_module/Memory_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    15.037    shell/dut/mat_module/Memory_reg_i_261_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    15.215 r  shell/dut/mat_module/Memory_reg_i_256/O[0]
                         net (fo=2, routed)           0.702    15.918    shell/dut/mat_module/Memory_reg_i_256_n_7
    SLICE_X19Y161        LUT2 (Prop_lut2_I0_O)        0.238    16.156 r  shell/dut/mat_module/Memory_reg_i_260/O
                         net (fo=1, routed)           0.000    16.156    shell/dut/mat_module/Memory_reg_i_260_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    16.609 r  shell/dut/mat_module/Memory_reg_i_224/O[2]
                         net (fo=2, routed)           0.568    17.176    shell/dut/mat_module/adderTree/p_1_in0_out[22]
    SLICE_X13Y161        LUT3 (Prop_lut3_I2_O)        0.258    17.434 r  shell/dut/mat_module/Memory_reg_i_202/O
                         net (fo=2, routed)           0.330    17.764    shell/dut/mat_module/Memory_reg_i_202_n_0
    SLICE_X13Y161        LUT4 (Prop_lut4_I3_O)        0.268    18.032 r  shell/dut/mat_module/Memory_reg_i_206/O
                         net (fo=1, routed)           0.000    18.032    shell/dut/mat_module/Memory_reg_i_206_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.364 r  shell/dut/mat_module/Memory_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.364    shell/dut/mat_module/Memory_reg_i_146_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    18.629 r  shell/dut/mat_module/Memory_reg_i_138/O[1]
                         net (fo=3, routed)           0.480    19.109    shell/dut/mat_module/Memory_reg_i_138_n_6
    SLICE_X14Y162        LUT3 (Prop_lut3_I1_O)        0.250    19.359 r  shell/dut/mat_module/Memory_reg_i_144/O
                         net (fo=2, routed)           0.600    19.959    shell/dut/mat_module/Memory_reg_i_144_n_0
    SLICE_X11Y162        LUT5 (Prop_lut5_I1_O)        0.126    20.085 r  shell/dut/mat_module/Memory_reg_i_93/O
                         net (fo=2, routed)           0.367    20.452    shell/dut/mat_module/Memory_reg_i_93_n_0
    SLICE_X12Y162        LUT6 (Prop_lut6_I0_O)        0.275    20.727 r  shell/dut/mat_module/Memory_reg_i_97/O
                         net (fo=1, routed)           0.000    20.727    shell/dut/mat_module/Memory_reg_i_97_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    21.043 r  shell/dut/mat_module/Memory_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.043    shell/dut/mat_module/Memory_reg_i_49_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.221 r  shell/dut/mat_module/Memory_reg_i_48/O[0]
                         net (fo=1, routed)           0.753    21.974    shell/dut/mat_module/Memory_reg_i_48_n_7
    SLICE_X8Y150         LUT6 (Prop_lut6_I5_O)        0.238    22.212 r  shell/dut/mat_module/Memory_reg_i_28/O
                         net (fo=1, routed)           0.734    22.946    shell/dut/memory_module/mem_ext/DIBDI[10]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374    21.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429    24.615    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
                         clock pessimism              0.229    24.844    
                         clock uncertainty           -0.035    24.808    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.641    24.167    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -22.946    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.081ns  (logic 9.324ns (51.567%)  route 8.757ns (48.433%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.797     6.024    shell/dut/mat_module/state_reg[1]
    SLICE_X13Y150        LUT2 (Prop_lut2_I0_O)        0.105     6.129 r  shell/dut/mat_module/Memory_reg_i_43/O
                         net (fo=40, routed)          0.590     6.720    shell/dut/mat_module/_mat_module_io_writeEn
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.825 r  shell/dut/mat_module/io_inputs_00_i_57/O
                         net (fo=64, routed)          1.228     8.053    shell/dut/mat_module/io_inputs_00_i_57_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I2_O)        0.105     8.158 r  shell/dut/mat_module/io_inputs_10_i_26/O
                         net (fo=1, routed)           0.375     8.533    shell/dut/mat_module/io_inputs_10_i_26_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I5_O)        0.105     8.638 r  shell/dut/mat_module/io_inputs_10_i_5/O
                         net (fo=1, routed)           0.705     9.343    shell/dut/mat_module/io_inputs_10_i_5_n_0
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.244    12.587 r  shell/dut/mat_module/io_inputs_10/PCOUT[47]
                         net (fo=1, routed)           0.002    12.589    shell/dut/mat_module/io_inputs_10_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    13.860 r  shell/dut/mat_module/io_inputs_10__0/P[0]
                         net (fo=1, routed)           0.628    14.488    shell/dut/mat_module/io_inputs_10__0_n_105
    SLICE_X20Y164        LUT2 (Prop_lut2_I1_O)        0.105    14.593 r  shell/dut/mat_module/Memory_reg_i_296/O
                         net (fo=1, routed)           0.000    14.593    shell/dut/mat_module/Memory_reg_i_296_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.037 r  shell/dut/mat_module/Memory_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    15.037    shell/dut/mat_module/Memory_reg_i_261_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    15.215 r  shell/dut/mat_module/Memory_reg_i_256/O[0]
                         net (fo=2, routed)           0.702    15.918    shell/dut/mat_module/Memory_reg_i_256_n_7
    SLICE_X19Y161        LUT2 (Prop_lut2_I0_O)        0.238    16.156 r  shell/dut/mat_module/Memory_reg_i_260/O
                         net (fo=1, routed)           0.000    16.156    shell/dut/mat_module/Memory_reg_i_260_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    16.609 r  shell/dut/mat_module/Memory_reg_i_224/O[2]
                         net (fo=2, routed)           0.568    17.176    shell/dut/mat_module/adderTree/p_1_in0_out[22]
    SLICE_X13Y161        LUT3 (Prop_lut3_I2_O)        0.258    17.434 r  shell/dut/mat_module/Memory_reg_i_202/O
                         net (fo=2, routed)           0.330    17.764    shell/dut/mat_module/Memory_reg_i_202_n_0
    SLICE_X13Y161        LUT4 (Prop_lut4_I3_O)        0.268    18.032 r  shell/dut/mat_module/Memory_reg_i_206/O
                         net (fo=1, routed)           0.000    18.032    shell/dut/mat_module/Memory_reg_i_206_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.364 r  shell/dut/mat_module/Memory_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.364    shell/dut/mat_module/Memory_reg_i_146_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    18.629 r  shell/dut/mat_module/Memory_reg_i_138/O[1]
                         net (fo=3, routed)           0.480    19.109    shell/dut/mat_module/Memory_reg_i_138_n_6
    SLICE_X14Y162        LUT3 (Prop_lut3_I1_O)        0.250    19.359 r  shell/dut/mat_module/Memory_reg_i_144/O
                         net (fo=2, routed)           0.600    19.959    shell/dut/mat_module/Memory_reg_i_144_n_0
    SLICE_X11Y162        LUT5 (Prop_lut5_I1_O)        0.126    20.085 r  shell/dut/mat_module/Memory_reg_i_93/O
                         net (fo=2, routed)           0.367    20.452    shell/dut/mat_module/Memory_reg_i_93_n_0
    SLICE_X12Y162        LUT6 (Prop_lut6_I0_O)        0.275    20.727 r  shell/dut/mat_module/Memory_reg_i_97/O
                         net (fo=1, routed)           0.000    20.727    shell/dut/mat_module/Memory_reg_i_97_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    21.043 r  shell/dut/mat_module/Memory_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.043    shell/dut/mat_module/Memory_reg_i_49_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    21.300 r  shell/dut/mat_module/Memory_reg_i_48/O[1]
                         net (fo=1, routed)           0.798    22.098    shell/dut/mat_module/Memory_reg_i_48_n_6
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.245    22.343 r  shell/dut/mat_module/Memory_reg_i_27/O
                         net (fo=1, routed)           0.587    22.930    shell/dut/memory_module/mem_ext/DIBDI[11]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374    21.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429    24.615    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
                         clock pessimism              0.229    24.844    
                         clock uncertainty           -0.035    24.808    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.641    24.167    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -22.930    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.003ns  (logic 9.118ns (50.648%)  route 8.885ns (49.352%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.797     6.024    shell/dut/mat_module/state_reg[1]
    SLICE_X13Y150        LUT2 (Prop_lut2_I0_O)        0.105     6.129 r  shell/dut/mat_module/Memory_reg_i_43/O
                         net (fo=40, routed)          0.590     6.720    shell/dut/mat_module/_mat_module_io_writeEn
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.825 r  shell/dut/mat_module/io_inputs_00_i_57/O
                         net (fo=64, routed)          1.228     8.053    shell/dut/mat_module/io_inputs_00_i_57_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I2_O)        0.105     8.158 r  shell/dut/mat_module/io_inputs_10_i_26/O
                         net (fo=1, routed)           0.375     8.533    shell/dut/mat_module/io_inputs_10_i_26_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I5_O)        0.105     8.638 r  shell/dut/mat_module/io_inputs_10_i_5/O
                         net (fo=1, routed)           0.705     9.343    shell/dut/mat_module/io_inputs_10_i_5_n_0
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.244    12.587 r  shell/dut/mat_module/io_inputs_10/PCOUT[47]
                         net (fo=1, routed)           0.002    12.589    shell/dut/mat_module/io_inputs_10_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    13.860 r  shell/dut/mat_module/io_inputs_10__0/P[0]
                         net (fo=1, routed)           0.628    14.488    shell/dut/mat_module/io_inputs_10__0_n_105
    SLICE_X20Y164        LUT2 (Prop_lut2_I1_O)        0.105    14.593 r  shell/dut/mat_module/Memory_reg_i_296/O
                         net (fo=1, routed)           0.000    14.593    shell/dut/mat_module/Memory_reg_i_296_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.037 r  shell/dut/mat_module/Memory_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    15.037    shell/dut/mat_module/Memory_reg_i_261_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    15.215 r  shell/dut/mat_module/Memory_reg_i_256/O[0]
                         net (fo=2, routed)           0.702    15.918    shell/dut/mat_module/Memory_reg_i_256_n_7
    SLICE_X19Y161        LUT2 (Prop_lut2_I0_O)        0.238    16.156 r  shell/dut/mat_module/Memory_reg_i_260/O
                         net (fo=1, routed)           0.000    16.156    shell/dut/mat_module/Memory_reg_i_260_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    16.659 r  shell/dut/mat_module/Memory_reg_i_224/O[3]
                         net (fo=2, routed)           0.583    17.241    shell/dut/mat_module/adderTree/p_1_in0_out[23]
    SLICE_X13Y161        LUT3 (Prop_lut3_I2_O)        0.276    17.517 r  shell/dut/mat_module/Memory_reg_i_197/O
                         net (fo=2, routed)           0.471    17.988    shell/dut/mat_module/Memory_reg_i_197_n_0
    SLICE_X13Y162        LUT4 (Prop_lut4_I3_O)        0.274    18.262 r  shell/dut/mat_module/Memory_reg_i_201/O
                         net (fo=1, routed)           0.000    18.262    shell/dut/mat_module/Memory_reg_i_201_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    18.765 r  shell/dut/mat_module/Memory_reg_i_138/O[3]
                         net (fo=3, routed)           0.461    19.226    shell/dut/mat_module/Memory_reg_i_138_n_4
    SLICE_X12Y164        LUT3 (Prop_lut3_I1_O)        0.257    19.483 r  shell/dut/mat_module/Memory_reg_i_139/O
                         net (fo=2, routed)           0.599    20.083    shell/dut/mat_module/Memory_reg_i_139_n_0
    SLICE_X14Y162        LUT5 (Prop_lut5_I1_O)        0.126    20.209 r  shell/dut/mat_module/Memory_reg_i_87/O
                         net (fo=2, routed)           0.433    20.642    shell/dut/mat_module/Memory_reg_i_87_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.656    21.298 r  shell/dut/mat_module/Memory_reg_i_48/O[2]
                         net (fo=1, routed)           0.842    22.140    shell/dut/mat_module/Memory_reg_i_48_n_5
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.244    22.384 r  shell/dut/mat_module/Memory_reg_i_26/O
                         net (fo=1, routed)           0.468    22.852    shell/dut/memory_module/mem_ext/DIBDI[12]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374    21.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429    24.615    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
                         clock pessimism              0.229    24.844    
                         clock uncertainty           -0.035    24.808    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.641    24.167    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -22.852    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.958ns  (logic 9.177ns (51.103%)  route 8.781ns (48.897%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.797     6.024    shell/dut/mat_module/state_reg[1]
    SLICE_X13Y150        LUT2 (Prop_lut2_I0_O)        0.105     6.129 r  shell/dut/mat_module/Memory_reg_i_43/O
                         net (fo=40, routed)          0.590     6.720    shell/dut/mat_module/_mat_module_io_writeEn
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.825 r  shell/dut/mat_module/io_inputs_00_i_57/O
                         net (fo=64, routed)          1.228     8.053    shell/dut/mat_module/io_inputs_00_i_57_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I2_O)        0.105     8.158 r  shell/dut/mat_module/io_inputs_10_i_26/O
                         net (fo=1, routed)           0.375     8.533    shell/dut/mat_module/io_inputs_10_i_26_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I5_O)        0.105     8.638 r  shell/dut/mat_module/io_inputs_10_i_5/O
                         net (fo=1, routed)           0.705     9.343    shell/dut/mat_module/io_inputs_10_i_5_n_0
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.244    12.587 r  shell/dut/mat_module/io_inputs_10/PCOUT[47]
                         net (fo=1, routed)           0.002    12.589    shell/dut/mat_module/io_inputs_10_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    13.860 r  shell/dut/mat_module/io_inputs_10__0/P[0]
                         net (fo=1, routed)           0.628    14.488    shell/dut/mat_module/io_inputs_10__0_n_105
    SLICE_X20Y164        LUT2 (Prop_lut2_I1_O)        0.105    14.593 r  shell/dut/mat_module/Memory_reg_i_296/O
                         net (fo=1, routed)           0.000    14.593    shell/dut/mat_module/Memory_reg_i_296_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.037 r  shell/dut/mat_module/Memory_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    15.037    shell/dut/mat_module/Memory_reg_i_261_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    15.215 r  shell/dut/mat_module/Memory_reg_i_256/O[0]
                         net (fo=2, routed)           0.702    15.918    shell/dut/mat_module/Memory_reg_i_256_n_7
    SLICE_X19Y161        LUT2 (Prop_lut2_I0_O)        0.238    16.156 r  shell/dut/mat_module/Memory_reg_i_260/O
                         net (fo=1, routed)           0.000    16.156    shell/dut/mat_module/Memory_reg_i_260_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    16.659 r  shell/dut/mat_module/Memory_reg_i_224/O[3]
                         net (fo=2, routed)           0.583    17.241    shell/dut/mat_module/adderTree/p_1_in0_out[23]
    SLICE_X13Y161        LUT3 (Prop_lut3_I2_O)        0.276    17.517 r  shell/dut/mat_module/Memory_reg_i_197/O
                         net (fo=2, routed)           0.471    17.988    shell/dut/mat_module/Memory_reg_i_197_n_0
    SLICE_X13Y162        LUT4 (Prop_lut4_I3_O)        0.274    18.262 r  shell/dut/mat_module/Memory_reg_i_201/O
                         net (fo=1, routed)           0.000    18.262    shell/dut/mat_module/Memory_reg_i_201_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    18.765 r  shell/dut/mat_module/Memory_reg_i_138/O[3]
                         net (fo=3, routed)           0.461    19.226    shell/dut/mat_module/Memory_reg_i_138_n_4
    SLICE_X12Y164        LUT3 (Prop_lut3_I1_O)        0.257    19.483 r  shell/dut/mat_module/Memory_reg_i_139/O
                         net (fo=2, routed)           0.599    20.083    shell/dut/mat_module/Memory_reg_i_139_n_0
    SLICE_X14Y162        LUT5 (Prop_lut5_I1_O)        0.126    20.209 r  shell/dut/mat_module/Memory_reg_i_87/O
                         net (fo=2, routed)           0.433    20.642    shell/dut/mat_module/Memory_reg_i_87_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.709    21.351 r  shell/dut/mat_module/Memory_reg_i_48/O[3]
                         net (fo=1, routed)           0.724    22.075    shell/dut/mat_module/Memory_reg_i_48_n_4
    SLICE_X10Y149        LUT6 (Prop_lut6_I5_O)        0.250    22.325 r  shell/dut/mat_module/Memory_reg_i_25/O
                         net (fo=1, routed)           0.482    22.807    shell/dut/memory_module/mem_ext/DIBDI[13]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374    21.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429    24.615    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
                         clock pessimism              0.229    24.844    
                         clock uncertainty           -0.035    24.808    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.641    24.167    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -22.807    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 8.804ns (49.721%)  route 8.903ns (50.279%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.797     6.024    shell/dut/mat_module/state_reg[1]
    SLICE_X13Y150        LUT2 (Prop_lut2_I0_O)        0.105     6.129 r  shell/dut/mat_module/Memory_reg_i_43/O
                         net (fo=40, routed)          0.590     6.720    shell/dut/mat_module/_mat_module_io_writeEn
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.825 r  shell/dut/mat_module/io_inputs_00_i_57/O
                         net (fo=64, routed)          1.228     8.053    shell/dut/mat_module/io_inputs_00_i_57_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I2_O)        0.105     8.158 r  shell/dut/mat_module/io_inputs_10_i_26/O
                         net (fo=1, routed)           0.375     8.533    shell/dut/mat_module/io_inputs_10_i_26_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I5_O)        0.105     8.638 r  shell/dut/mat_module/io_inputs_10_i_5/O
                         net (fo=1, routed)           0.705     9.343    shell/dut/mat_module/io_inputs_10_i_5_n_0
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.244    12.587 r  shell/dut/mat_module/io_inputs_10/PCOUT[47]
                         net (fo=1, routed)           0.002    12.589    shell/dut/mat_module/io_inputs_10_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    13.860 r  shell/dut/mat_module/io_inputs_10__0/P[0]
                         net (fo=1, routed)           0.628    14.488    shell/dut/mat_module/io_inputs_10__0_n_105
    SLICE_X20Y164        LUT2 (Prop_lut2_I1_O)        0.105    14.593 r  shell/dut/mat_module/Memory_reg_i_296/O
                         net (fo=1, routed)           0.000    14.593    shell/dut/mat_module/Memory_reg_i_296_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    15.127 r  shell/dut/mat_module/Memory_reg_i_261/O[3]
                         net (fo=2, routed)           0.689    15.816    shell/dut/mat_module/Memory_reg_i_261_n_4
    SLICE_X19Y160        LUT2 (Prop_lut2_I0_O)        0.250    16.066 r  shell/dut/mat_module/Memory_reg_i_262/O
                         net (fo=1, routed)           0.000    16.066    shell/dut/mat_module/Memory_reg_i_262_n_0
    SLICE_X19Y160        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    16.272 r  shell/dut/mat_module/Memory_reg_i_225/O[3]
                         net (fo=2, routed)           0.583    16.855    shell/dut/mat_module/adderTree/p_1_in0_out[19]
    SLICE_X13Y160        LUT3 (Prop_lut3_I2_O)        0.276    17.131 r  shell/dut/mat_module/Memory_reg_i_205/O
                         net (fo=2, routed)           0.382    17.512    shell/dut/mat_module/Memory_reg_i_205_n_0
    SLICE_X13Y161        LUT4 (Prop_lut4_I3_O)        0.274    17.786 r  shell/dut/mat_module/Memory_reg_i_209/O
                         net (fo=1, routed)           0.000    17.786    shell/dut/mat_module/Memory_reg_i_209_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    18.289 r  shell/dut/mat_module/Memory_reg_i_146/O[3]
                         net (fo=3, routed)           0.544    18.833    shell/dut/mat_module/Memory_reg_i_146_n_4
    SLICE_X11Y162        LUT3 (Prop_lut3_I1_O)        0.257    19.090 r  shell/dut/mat_module/Memory_reg_i_147/O
                         net (fo=2, routed)           0.614    19.704    shell/dut/mat_module/Memory_reg_i_147_n_0
    SLICE_X14Y162        LUT5 (Prop_lut5_I1_O)        0.125    19.829 r  shell/dut/mat_module/Memory_reg_i_95/O
                         net (fo=2, routed)           0.478    20.307    shell/dut/mat_module/Memory_reg_i_95_n_0
    SLICE_X12Y162        LUT6 (Prop_lut6_I0_O)        0.264    20.571 r  shell/dut/mat_module/Memory_reg_i_99/O
                         net (fo=1, routed)           0.000    20.571    shell/dut/mat_module/Memory_reg_i_99_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    21.023 r  shell/dut/mat_module/Memory_reg_i_49/O[2]
                         net (fo=1, routed)           0.815    21.838    shell/dut/mat_module/Memory_reg_i_49_n_5
    SLICE_X9Y149         LUT6 (Prop_lut6_I5_O)        0.244    22.082 r  shell/dut/mat_module/Memory_reg_i_30/O
                         net (fo=1, routed)           0.473    22.556    shell/dut/memory_module/mem_ext/DIBDI[8]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374    21.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429    24.615    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
                         clock pessimism              0.229    24.844    
                         clock uncertainty           -0.035    24.808    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.641    24.167    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -22.556    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 8.870ns (50.139%)  route 8.821ns (49.861%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.797     6.024    shell/dut/mat_module/state_reg[1]
    SLICE_X13Y150        LUT2 (Prop_lut2_I0_O)        0.105     6.129 r  shell/dut/mat_module/Memory_reg_i_43/O
                         net (fo=40, routed)          0.590     6.720    shell/dut/mat_module/_mat_module_io_writeEn
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.825 r  shell/dut/mat_module/io_inputs_00_i_57/O
                         net (fo=64, routed)          1.228     8.053    shell/dut/mat_module/io_inputs_00_i_57_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I2_O)        0.105     8.158 r  shell/dut/mat_module/io_inputs_10_i_26/O
                         net (fo=1, routed)           0.375     8.533    shell/dut/mat_module/io_inputs_10_i_26_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I5_O)        0.105     8.638 r  shell/dut/mat_module/io_inputs_10_i_5/O
                         net (fo=1, routed)           0.705     9.343    shell/dut/mat_module/io_inputs_10_i_5_n_0
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.244    12.587 r  shell/dut/mat_module/io_inputs_10/PCOUT[47]
                         net (fo=1, routed)           0.002    12.589    shell/dut/mat_module/io_inputs_10_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    13.860 r  shell/dut/mat_module/io_inputs_10__0/P[0]
                         net (fo=1, routed)           0.628    14.488    shell/dut/mat_module/io_inputs_10__0_n_105
    SLICE_X20Y164        LUT2 (Prop_lut2_I1_O)        0.105    14.593 r  shell/dut/mat_module/Memory_reg_i_296/O
                         net (fo=1, routed)           0.000    14.593    shell/dut/mat_module/Memory_reg_i_296_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    15.127 r  shell/dut/mat_module/Memory_reg_i_261/O[3]
                         net (fo=2, routed)           0.689    15.816    shell/dut/mat_module/Memory_reg_i_261_n_4
    SLICE_X19Y160        LUT2 (Prop_lut2_I0_O)        0.250    16.066 r  shell/dut/mat_module/Memory_reg_i_262/O
                         net (fo=1, routed)           0.000    16.066    shell/dut/mat_module/Memory_reg_i_262_n_0
    SLICE_X19Y160        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    16.272 r  shell/dut/mat_module/Memory_reg_i_225/O[3]
                         net (fo=2, routed)           0.583    16.855    shell/dut/mat_module/adderTree/p_1_in0_out[19]
    SLICE_X13Y160        LUT3 (Prop_lut3_I2_O)        0.276    17.131 r  shell/dut/mat_module/Memory_reg_i_205/O
                         net (fo=2, routed)           0.382    17.512    shell/dut/mat_module/Memory_reg_i_205_n_0
    SLICE_X13Y161        LUT4 (Prop_lut4_I3_O)        0.274    17.786 r  shell/dut/mat_module/Memory_reg_i_209/O
                         net (fo=1, routed)           0.000    17.786    shell/dut/mat_module/Memory_reg_i_209_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    18.239 r  shell/dut/mat_module/Memory_reg_i_146/O[2]
                         net (fo=3, routed)           0.446    18.685    shell/dut/mat_module/Memory_reg_i_146_n_5
    SLICE_X14Y162        LUT3 (Prop_lut3_I1_O)        0.253    18.938 r  shell/dut/mat_module/Memory_reg_i_148/O
                         net (fo=2, routed)           0.741    19.680    shell/dut/mat_module/Memory_reg_i_148_n_0
    SLICE_X14Y161        LUT5 (Prop_lut5_I1_O)        0.106    19.786 r  shell/dut/mat_module/Memory_reg_i_100/O
                         net (fo=2, routed)           0.347    20.132    shell/dut/mat_module/Memory_reg_i_100_n_0
    SLICE_X12Y161        LUT6 (Prop_lut6_I0_O)        0.283    20.415 r  shell/dut/mat_module/Memory_reg_i_104/O
                         net (fo=1, routed)           0.000    20.415    shell/dut/mat_module/Memory_reg_i_104_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    20.729 r  shell/dut/mat_module/Memory_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.729    shell/dut/mat_module/Memory_reg_i_50_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.986 r  shell/dut/mat_module/Memory_reg_i_49/O[1]
                         net (fo=1, routed)           0.828    21.814    shell/dut/mat_module/Memory_reg_i_49_n_6
    SLICE_X10Y149        LUT6 (Prop_lut6_I5_O)        0.245    22.059 r  shell/dut/mat_module/Memory_reg_i_31/O
                         net (fo=1, routed)           0.481    22.540    shell/dut/memory_module/mem_ext/DIBDI[7]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374    21.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429    24.615    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
                         clock pessimism              0.229    24.844    
                         clock uncertainty           -0.035    24.808    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.641    24.167    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -22.540    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.682ns  (logic 8.863ns (50.126%)  route 8.819ns (49.874%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.797     6.024    shell/dut/mat_module/state_reg[1]
    SLICE_X13Y150        LUT2 (Prop_lut2_I0_O)        0.105     6.129 r  shell/dut/mat_module/Memory_reg_i_43/O
                         net (fo=40, routed)          0.590     6.720    shell/dut/mat_module/_mat_module_io_writeEn
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.825 r  shell/dut/mat_module/io_inputs_00_i_57/O
                         net (fo=64, routed)          1.228     8.053    shell/dut/mat_module/io_inputs_00_i_57_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I2_O)        0.105     8.158 r  shell/dut/mat_module/io_inputs_10_i_26/O
                         net (fo=1, routed)           0.375     8.533    shell/dut/mat_module/io_inputs_10_i_26_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I5_O)        0.105     8.638 r  shell/dut/mat_module/io_inputs_10_i_5/O
                         net (fo=1, routed)           0.705     9.343    shell/dut/mat_module/io_inputs_10_i_5_n_0
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.244    12.587 r  shell/dut/mat_module/io_inputs_10/PCOUT[47]
                         net (fo=1, routed)           0.002    12.589    shell/dut/mat_module/io_inputs_10_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    13.860 r  shell/dut/mat_module/io_inputs_10__0/P[0]
                         net (fo=1, routed)           0.628    14.488    shell/dut/mat_module/io_inputs_10__0_n_105
    SLICE_X20Y164        LUT2 (Prop_lut2_I1_O)        0.105    14.593 r  shell/dut/mat_module/Memory_reg_i_296/O
                         net (fo=1, routed)           0.000    14.593    shell/dut/mat_module/Memory_reg_i_296_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    15.127 r  shell/dut/mat_module/Memory_reg_i_261/O[3]
                         net (fo=2, routed)           0.689    15.816    shell/dut/mat_module/Memory_reg_i_261_n_4
    SLICE_X19Y160        LUT2 (Prop_lut2_I0_O)        0.250    16.066 r  shell/dut/mat_module/Memory_reg_i_262/O
                         net (fo=1, routed)           0.000    16.066    shell/dut/mat_module/Memory_reg_i_262_n_0
    SLICE_X19Y160        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    16.272 r  shell/dut/mat_module/Memory_reg_i_225/O[3]
                         net (fo=2, routed)           0.583    16.855    shell/dut/mat_module/adderTree/p_1_in0_out[19]
    SLICE_X13Y160        LUT3 (Prop_lut3_I2_O)        0.276    17.131 r  shell/dut/mat_module/Memory_reg_i_205/O
                         net (fo=2, routed)           0.382    17.512    shell/dut/mat_module/Memory_reg_i_205_n_0
    SLICE_X13Y161        LUT4 (Prop_lut4_I3_O)        0.274    17.786 r  shell/dut/mat_module/Memory_reg_i_209/O
                         net (fo=1, routed)           0.000    17.786    shell/dut/mat_module/Memory_reg_i_209_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    18.289 r  shell/dut/mat_module/Memory_reg_i_146/O[3]
                         net (fo=3, routed)           0.544    18.833    shell/dut/mat_module/Memory_reg_i_146_n_4
    SLICE_X11Y162        LUT3 (Prop_lut3_I1_O)        0.257    19.090 r  shell/dut/mat_module/Memory_reg_i_147/O
                         net (fo=2, routed)           0.614    19.704    shell/dut/mat_module/Memory_reg_i_147_n_0
    SLICE_X14Y162        LUT5 (Prop_lut5_I1_O)        0.125    19.829 r  shell/dut/mat_module/Memory_reg_i_95/O
                         net (fo=2, routed)           0.478    20.307    shell/dut/mat_module/Memory_reg_i_95_n_0
    SLICE_X12Y162        LUT6 (Prop_lut6_I0_O)        0.264    20.571 r  shell/dut/mat_module/Memory_reg_i_99/O
                         net (fo=1, routed)           0.000    20.571    shell/dut/mat_module/Memory_reg_i_99_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505    21.076 r  shell/dut/mat_module/Memory_reg_i_49/O[3]
                         net (fo=1, routed)           0.851    21.928    shell/dut/mat_module/Memory_reg_i_49_n_4
    SLICE_X9Y147         LUT6 (Prop_lut6_I5_O)        0.250    22.178 r  shell/dut/mat_module/Memory_reg_i_29/O
                         net (fo=1, routed)           0.353    22.530    shell/dut/memory_module/mem_ext/DIBDI[9]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374    21.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429    24.615    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
                         clock pessimism              0.229    24.844    
                         clock uncertainty           -0.035    24.808    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.641    24.167    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -22.530    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.497ns  (logic 8.784ns (50.204%)  route 8.713ns (49.796%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.797     6.024    shell/dut/mat_module/state_reg[1]
    SLICE_X13Y150        LUT2 (Prop_lut2_I0_O)        0.105     6.129 r  shell/dut/mat_module/Memory_reg_i_43/O
                         net (fo=40, routed)          0.590     6.720    shell/dut/mat_module/_mat_module_io_writeEn
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.825 r  shell/dut/mat_module/io_inputs_00_i_57/O
                         net (fo=64, routed)          1.228     8.053    shell/dut/mat_module/io_inputs_00_i_57_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I2_O)        0.105     8.158 r  shell/dut/mat_module/io_inputs_10_i_26/O
                         net (fo=1, routed)           0.375     8.533    shell/dut/mat_module/io_inputs_10_i_26_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I5_O)        0.105     8.638 r  shell/dut/mat_module/io_inputs_10_i_5/O
                         net (fo=1, routed)           0.705     9.343    shell/dut/mat_module/io_inputs_10_i_5_n_0
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.244    12.587 r  shell/dut/mat_module/io_inputs_10/PCOUT[47]
                         net (fo=1, routed)           0.002    12.589    shell/dut/mat_module/io_inputs_10_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    13.860 r  shell/dut/mat_module/io_inputs_10__0/P[0]
                         net (fo=1, routed)           0.628    14.488    shell/dut/mat_module/io_inputs_10__0_n_105
    SLICE_X20Y164        LUT2 (Prop_lut2_I1_O)        0.105    14.593 r  shell/dut/mat_module/Memory_reg_i_296/O
                         net (fo=1, routed)           0.000    14.593    shell/dut/mat_module/Memory_reg_i_296_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    15.127 r  shell/dut/mat_module/Memory_reg_i_261/O[3]
                         net (fo=2, routed)           0.689    15.816    shell/dut/mat_module/Memory_reg_i_261_n_4
    SLICE_X19Y160        LUT2 (Prop_lut2_I0_O)        0.250    16.066 r  shell/dut/mat_module/Memory_reg_i_262/O
                         net (fo=1, routed)           0.000    16.066    shell/dut/mat_module/Memory_reg_i_262_n_0
    SLICE_X19Y160        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    16.272 r  shell/dut/mat_module/Memory_reg_i_225/O[3]
                         net (fo=2, routed)           0.583    16.855    shell/dut/mat_module/adderTree/p_1_in0_out[19]
    SLICE_X13Y160        LUT3 (Prop_lut3_I2_O)        0.276    17.131 r  shell/dut/mat_module/Memory_reg_i_205/O
                         net (fo=2, routed)           0.382    17.512    shell/dut/mat_module/Memory_reg_i_205_n_0
    SLICE_X13Y161        LUT4 (Prop_lut4_I3_O)        0.274    17.786 r  shell/dut/mat_module/Memory_reg_i_209/O
                         net (fo=1, routed)           0.000    17.786    shell/dut/mat_module/Memory_reg_i_209_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    18.239 r  shell/dut/mat_module/Memory_reg_i_146/O[2]
                         net (fo=3, routed)           0.446    18.685    shell/dut/mat_module/Memory_reg_i_146_n_5
    SLICE_X14Y162        LUT3 (Prop_lut3_I1_O)        0.253    18.938 r  shell/dut/mat_module/Memory_reg_i_148/O
                         net (fo=2, routed)           0.741    19.680    shell/dut/mat_module/Memory_reg_i_148_n_0
    SLICE_X14Y161        LUT5 (Prop_lut5_I1_O)        0.106    19.786 r  shell/dut/mat_module/Memory_reg_i_100/O
                         net (fo=2, routed)           0.347    20.132    shell/dut/mat_module/Memory_reg_i_100_n_0
    SLICE_X12Y161        LUT6 (Prop_lut6_I0_O)        0.283    20.415 r  shell/dut/mat_module/Memory_reg_i_104/O
                         net (fo=1, routed)           0.000    20.415    shell/dut/mat_module/Memory_reg_i_104_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    20.729 r  shell/dut/mat_module/Memory_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.729    shell/dut/mat_module/Memory_reg_i_50_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.907 r  shell/dut/mat_module/Memory_reg_i_49/O[0]
                         net (fo=1, routed)           0.836    21.743    shell/dut/mat_module/Memory_reg_i_49_n_7
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.238    21.981 r  shell/dut/mat_module/Memory_reg_i_32/O
                         net (fo=1, routed)           0.365    22.346    shell/dut/memory_module/mem_ext/DIBDI[6]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374    21.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429    24.615    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
                         clock pessimism              0.229    24.844    
                         clock uncertainty           -0.035    24.808    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.641    24.167    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -22.346    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.310ns  (logic 8.152ns (47.093%)  route 9.158ns (52.907%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.797     6.024    shell/dut/mat_module/state_reg[1]
    SLICE_X13Y150        LUT2 (Prop_lut2_I0_O)        0.105     6.129 r  shell/dut/mat_module/Memory_reg_i_43/O
                         net (fo=40, routed)          0.590     6.720    shell/dut/mat_module/_mat_module_io_writeEn
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.825 r  shell/dut/mat_module/io_inputs_00_i_57/O
                         net (fo=64, routed)          0.998     7.822    shell/dut/mat_module/io_inputs_00_i_57_n_0
    SLICE_X22Y159        LUT6 (Prop_lut6_I2_O)        0.105     7.927 r  shell/dut/mat_module/io_inputs_00_i_28/O
                         net (fo=1, routed)           0.621     8.548    shell/dut/mat_module/io_inputs_00_i_28_n_0
    SLICE_X22Y163        LUT6 (Prop_lut6_I5_O)        0.105     8.653 r  shell/dut/mat_module/io_inputs_00_i_5/O
                         net (fo=1, routed)           0.544     9.198    shell/dut/mat_module/io_inputs_00_i_5_n_0
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_B[3]_P[0])
                                                      3.076    12.274 r  shell/dut/mat_module/io_inputs_00/P[0]
                         net (fo=2, routed)           0.860    13.134    shell/dut/mat_module/io_inputs_00_n_105
    SLICE_X20Y160        LUT2 (Prop_lut2_I0_O)        0.105    13.239 r  shell/dut/mat_module/Memory_reg_i_281/O
                         net (fo=1, routed)           0.000    13.239    shell/dut/mat_module/Memory_reg_i_281_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    13.662 r  shell/dut/mat_module/Memory_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    13.662    shell/dut/mat_module/Memory_reg_i_241_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.919 r  shell/dut/mat_module/Memory_reg_i_236/O[1]
                         net (fo=2, routed)           0.559    14.478    shell/dut/mat_module/Memory_reg_i_236_n_6
    SLICE_X19Y157        LUT2 (Prop_lut2_I0_O)        0.245    14.723 r  shell/dut/mat_module/Memory_reg_i_239/O
                         net (fo=1, routed)           0.000    14.723    shell/dut/mat_module/Memory_reg_i_239_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    15.253 r  shell/dut/mat_module/Memory_reg_i_220/O[3]
                         net (fo=2, routed)           0.583    15.835    shell/dut/mat_module/adderTree/p_1_in0_out[7]
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.276    16.111 r  shell/dut/mat_module/Memory_reg_i_167/O
                         net (fo=2, routed)           0.382    16.493    shell/dut/mat_module/Memory_reg_i_167_n_0
    SLICE_X13Y158        LUT4 (Prop_lut4_I3_O)        0.274    16.767 r  shell/dut/mat_module/Memory_reg_i_171/O
                         net (fo=1, routed)           0.000    16.767    shell/dut/mat_module/Memory_reg_i_171_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    17.270 r  shell/dut/mat_module/Memory_reg_i_121/O[3]
                         net (fo=3, routed)           0.544    17.814    shell/dut/mat_module/Memory_reg_i_121_n_4
    SLICE_X11Y159        LUT3 (Prop_lut3_I1_O)        0.257    18.071 r  shell/dut/mat_module/Memory_reg_i_122/O
                         net (fo=2, routed)           0.661    18.732    shell/dut/mat_module/Memory_reg_i_122_n_0
    SLICE_X11Y158        LUT5 (Prop_lut5_I1_O)        0.115    18.847 r  shell/dut/mat_module/Memory_reg_i_57/O
                         net (fo=2, routed)           0.624    19.471    shell/dut/mat_module/Memory_reg_i_57_n_0
    SLICE_X12Y159        LUT6 (Prop_lut6_I0_O)        0.267    19.738 r  shell/dut/mat_module/Memory_reg_i_61/O
                         net (fo=1, routed)           0.000    19.738    shell/dut/mat_module/Memory_reg_i_61_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    20.161 r  shell/dut/mat_module/Memory_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.161    shell/dut/mat_module/Memory_reg_i_44_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.261 r  shell/dut/mat_module/Memory_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.261    shell/dut/mat_module/Memory_reg_i_51_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.518 r  shell/dut/mat_module/Memory_reg_i_50/O[1]
                         net (fo=1, routed)           0.813    21.331    shell/dut/mat_module/Memory_reg_i_50_n_6
    SLICE_X9Y149         LUT6 (Prop_lut6_I5_O)        0.245    21.576 r  shell/dut/mat_module/Memory_reg_i_35/O
                         net (fo=1, routed)           0.583    22.159    shell/dut/memory_module/mem_ext/DIBDI[3]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374    21.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429    24.615    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
                         clock pessimism              0.229    24.844    
                         clock uncertainty           -0.035    24.808    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.641    24.167    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -22.159    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.183ns  (logic 7.993ns (46.518%)  route 9.190ns (53.482%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.797     6.024    shell/dut/mat_module/state_reg[1]
    SLICE_X13Y150        LUT2 (Prop_lut2_I0_O)        0.105     6.129 r  shell/dut/mat_module/Memory_reg_i_43/O
                         net (fo=40, routed)          0.590     6.720    shell/dut/mat_module/_mat_module_io_writeEn
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.825 r  shell/dut/mat_module/io_inputs_00_i_57/O
                         net (fo=64, routed)          0.998     7.822    shell/dut/mat_module/io_inputs_00_i_57_n_0
    SLICE_X22Y159        LUT6 (Prop_lut6_I2_O)        0.105     7.927 r  shell/dut/mat_module/io_inputs_00_i_28/O
                         net (fo=1, routed)           0.621     8.548    shell/dut/mat_module/io_inputs_00_i_28_n_0
    SLICE_X22Y163        LUT6 (Prop_lut6_I5_O)        0.105     8.653 r  shell/dut/mat_module/io_inputs_00_i_5/O
                         net (fo=1, routed)           0.544     9.198    shell/dut/mat_module/io_inputs_00_i_5_n_0
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_B[3]_P[0])
                                                      3.076    12.274 r  shell/dut/mat_module/io_inputs_00/P[0]
                         net (fo=2, routed)           0.860    13.134    shell/dut/mat_module/io_inputs_00_n_105
    SLICE_X20Y160        LUT2 (Prop_lut2_I0_O)        0.105    13.239 r  shell/dut/mat_module/Memory_reg_i_281/O
                         net (fo=1, routed)           0.000    13.239    shell/dut/mat_module/Memory_reg_i_281_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    13.662 r  shell/dut/mat_module/Memory_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    13.662    shell/dut/mat_module/Memory_reg_i_241_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.919 r  shell/dut/mat_module/Memory_reg_i_236/O[1]
                         net (fo=2, routed)           0.559    14.478    shell/dut/mat_module/Memory_reg_i_236_n_6
    SLICE_X19Y157        LUT2 (Prop_lut2_I0_O)        0.245    14.723 r  shell/dut/mat_module/Memory_reg_i_239/O
                         net (fo=1, routed)           0.000    14.723    shell/dut/mat_module/Memory_reg_i_239_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    15.253 r  shell/dut/mat_module/Memory_reg_i_220/O[3]
                         net (fo=2, routed)           0.583    15.835    shell/dut/mat_module/adderTree/p_1_in0_out[7]
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.276    16.111 r  shell/dut/mat_module/Memory_reg_i_167/O
                         net (fo=2, routed)           0.382    16.493    shell/dut/mat_module/Memory_reg_i_167_n_0
    SLICE_X13Y158        LUT4 (Prop_lut4_I3_O)        0.274    16.767 r  shell/dut/mat_module/Memory_reg_i_171/O
                         net (fo=1, routed)           0.000    16.767    shell/dut/mat_module/Memory_reg_i_171_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    17.270 r  shell/dut/mat_module/Memory_reg_i_121/O[3]
                         net (fo=3, routed)           0.544    17.814    shell/dut/mat_module/Memory_reg_i_121_n_4
    SLICE_X11Y159        LUT3 (Prop_lut3_I1_O)        0.257    18.071 r  shell/dut/mat_module/Memory_reg_i_122/O
                         net (fo=2, routed)           0.661    18.732    shell/dut/mat_module/Memory_reg_i_122_n_0
    SLICE_X11Y158        LUT5 (Prop_lut5_I1_O)        0.115    18.847 r  shell/dut/mat_module/Memory_reg_i_57/O
                         net (fo=2, routed)           0.624    19.471    shell/dut/mat_module/Memory_reg_i_57_n_0
    SLICE_X12Y159        LUT6 (Prop_lut6_I0_O)        0.267    19.738 r  shell/dut/mat_module/Memory_reg_i_61/O
                         net (fo=1, routed)           0.000    19.738    shell/dut/mat_module/Memory_reg_i_61_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    20.161 r  shell/dut/mat_module/Memory_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.161    shell/dut/mat_module/Memory_reg_i_44_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    20.360 r  shell/dut/mat_module/Memory_reg_i_51/O[2]
                         net (fo=1, routed)           0.770    21.130    shell/dut/mat_module/Memory_reg_i_51_n_5
    SLICE_X10Y150        LUT6 (Prop_lut6_I5_O)        0.244    21.374 r  shell/dut/mat_module/Memory_reg_i_38/O
                         net (fo=1, routed)           0.658    22.032    shell/dut/memory_module/mem_ext/DIBDI[0]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374    21.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429    24.615    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
                         clock pessimism              0.229    24.844    
                         clock uncertainty           -0.035    24.808    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.641    24.167    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -22.032    
  -------------------------------------------------------------------
                         slack                                  2.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 shell/dut/mat_module/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/mat_module/en_load_REG_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.566%)  route 0.292ns (67.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.628     1.621    shell/dut/mat_module/CLK
    SLICE_X15Y148        FDRE                                         r  shell/dut/mat_module/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_fdre_C_Q)         0.141     1.762 r  shell/dut/mat_module/index_reg[1]/Q
                         net (fo=21, routed)          0.292     2.054    shell/dut/mat_module/_mat_module_io_addr[1]
    SLICE_X13Y151        FDRE                                         r  shell/dut/mat_module/en_load_REG_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.898     2.141    shell/dut/mat_module/CLK
    SLICE_X13Y151        FDRE                                         r  shell/dut/mat_module/en_load_REG_1_reg[1]/C
                         clock pessimism             -0.251     1.890    
    SLICE_X13Y151        FDRE (Hold_fdre_C_D)         0.070     1.960    shell/dut/mat_module/en_load_REG_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 shell/dut/mat_module/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/mat_module/en_load_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.098%)  route 0.376ns (66.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.628     1.621    shell/dut/mat_module/CLK
    SLICE_X13Y147        FDRE                                         r  shell/dut/mat_module/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.141     1.762 r  shell/dut/mat_module/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.376     2.138    shell/dut/mat_module/state_reg[1]
    SLICE_X12Y151        LUT2 (Prop_lut2_I1_O)        0.045     2.183 r  shell/dut/mat_module/en_load_REG_i_1/O
                         net (fo=1, routed)           0.000     2.183    shell/dut/mat_module/_mat_module_io_enable
    SLICE_X12Y151        FDRE                                         r  shell/dut/mat_module/en_load_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.898     2.141    shell/dut/mat_module/CLK
    SLICE_X12Y151        FDRE                                         r  shell/dut/mat_module/en_load_REG_reg/C
                         clock pessimism             -0.251     1.890    
    SLICE_X12Y151        FDRE (Hold_fdre_C_D)         0.120     2.010    shell/dut/mat_module/en_load_REG_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 shell/dut/mat_module/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/mat_module/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.628     1.621    shell/dut/mat_module/CLK
    SLICE_X15Y148        FDRE                                         r  shell/dut/mat_module/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_fdre_C_Q)         0.141     1.762 r  shell/dut/mat_module/index_reg[1]/Q
                         net (fo=21, routed)          0.145     1.907    shell/dut/mat_module/_mat_module_io_addr[1]
    SLICE_X14Y148        LUT6 (Prop_lut6_I2_O)        0.045     1.952 r  shell/dut/mat_module/index[4]_i_1/O
                         net (fo=1, routed)           0.000     1.952    shell/dut/mat_module/_GEN_260_in[4]
    SLICE_X14Y148        FDRE                                         r  shell/dut/mat_module/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.900     2.143    shell/dut/mat_module/CLK
    SLICE_X14Y148        FDRE                                         r  shell/dut/mat_module/index_reg[4]/C
                         clock pessimism             -0.510     1.634    
    SLICE_X14Y148        FDRE (Hold_fdre_C_D)         0.120     1.754    shell/dut/mat_module/index_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 shell/dut/mat_module/index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/mat_module/en_load_REG_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.356%)  route 0.359ns (68.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.628     1.621    shell/dut/mat_module/CLK
    SLICE_X14Y148        FDRE                                         r  shell/dut/mat_module/index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.164     1.785 r  shell/dut/mat_module/index_reg[7]/Q
                         net (fo=18, routed)          0.359     2.144    shell/dut/mat_module/index[7]
    SLICE_X12Y151        FDRE                                         r  shell/dut/mat_module/en_load_REG_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.898     2.141    shell/dut/mat_module/CLK
    SLICE_X12Y151        FDRE                                         r  shell/dut/mat_module/en_load_REG_1_reg[7]/C
                         clock pessimism             -0.251     1.890    
    SLICE_X12Y151        FDRE (Hold_fdre_C_D)         0.052     1.942    shell/dut/mat_module/en_load_REG_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 shell/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/memory_module/mem_ext/Memory_reg/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.871%)  route 0.374ns (64.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.628     1.621    shell/CLK
    SLICE_X10Y147        FDRE                                         r  shell/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDRE (Prop_fdre_C_Q)         0.164     1.785 r  shell/FSM_onehot_state_reg[1]/Q
                         net (fo=56, routed)          0.172     1.956    shell/dut/mat_module/Q[1]
    SLICE_X9Y147         LUT6 (Prop_lut6_I1_O)        0.045     2.001 r  shell/dut/mat_module/Memory_reg_i_39/O
                         net (fo=1, routed)           0.202     2.203    shell/dut/memory_module/mem_ext/DIPADIP[1]
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.938     2.182    shell/dut/memory_module/mem_ext/CLK
    RAMB18_X0Y58         RAMB18E1                                     r  shell/dut/memory_module/mem_ext/Memory_reg/CLKARDCLK
                         clock pessimism             -0.485     1.697    
    RAMB18_X0Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[1])
                                                      0.296     1.993    shell/dut/memory_module/mem_ext/Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 shell/mem_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/mem_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.721%)  route 0.114ns (35.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.627     1.620    shell/CLK
    SLICE_X12Y145        FDRE                                         r  shell/mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y145        FDRE (Prop_fdre_C_Q)         0.164     1.784 r  shell/mem_addr_reg[6]/Q
                         net (fo=8, routed)           0.114     1.898    shell/mem_addr[6]
    SLICE_X13Y145        LUT6 (Prop_lut6_I3_O)        0.045     1.943 r  shell/mem_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.943    shell/mem_addr[7]_i_2_n_0
    SLICE_X13Y145        FDRE                                         r  shell/mem_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.899     2.142    shell/CLK
    SLICE_X13Y145        FDRE                                         r  shell/mem_addr_reg[7]/C
                         clock pessimism             -0.510     1.633    
    SLICE_X13Y145        FDRE (Hold_fdre_C_D)         0.091     1.724    shell/mem_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 shell/dut/mat_module/buf_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/dut/mat_module/en_load_REG_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.164ns (29.168%)  route 0.398ns (70.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.628     1.621    shell/dut/mat_module/CLK
    SLICE_X12Y147        FDRE                                         r  shell/dut/mat_module/buf_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.785 r  shell/dut/mat_module/buf_sel_reg[1]/Q
                         net (fo=9, routed)           0.398     2.183    shell/dut/mat_module/buf_sel[1]
    SLICE_X11Y152        FDRE                                         r  shell/dut/mat_module/en_load_REG_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.898     2.141    shell/dut/mat_module/CLK
    SLICE_X11Y152        FDRE                                         r  shell/dut/mat_module/en_load_REG_2_reg[1]/C
                         clock pessimism             -0.251     1.890    
    SLICE_X11Y152        FDRE (Hold_fdre_C_D)         0.072     1.962    shell/dut/mat_module/en_load_REG_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 shell/mem_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/mem_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.246ns (72.017%)  route 0.096ns (27.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.627     1.620    shell/CLK
    SLICE_X12Y144        FDRE                                         r  shell/mem_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_fdre_C_Q)         0.148     1.768 r  shell/mem_addr_reg[1]/Q
                         net (fo=12, routed)          0.096     1.863    shell/mem_addr[1]
    SLICE_X12Y144        LUT5 (Prop_lut5_I2_O)        0.098     1.961 r  shell/mem_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.961    shell/mem_addr[3]_i_1_n_0
    SLICE_X12Y144        FDRE                                         r  shell/mem_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.899     2.142    shell/CLK
    SLICE_X12Y144        FDRE                                         r  shell/mem_addr_reg[3]/C
                         clock pessimism             -0.523     1.620    
    SLICE_X12Y144        FDRE (Hold_fdre_C_D)         0.121     1.741    shell/mem_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 shell/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.812%)  route 0.180ns (49.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.627     1.620    shell/CLK
    SLICE_X11Y146        FDRE                                         r  shell/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDRE (Prop_fdre_C_Q)         0.141     1.761 r  shell/FSM_onehot_state_reg[5]/Q
                         net (fo=7, routed)           0.180     1.941    shell/p_0_in9_in
    SLICE_X10Y147        LUT2 (Prop_lut2_I1_O)        0.045     1.986 r  shell/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.986    shell/FSM_onehot_state[0]_i_1_n_0
    SLICE_X10Y147        FDSE                                         r  shell/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.900     2.143    shell/CLK
    SLICE_X10Y147        FDSE                                         r  shell/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.507     1.637    
    SLICE_X10Y147        FDSE (Hold_fdse_C_D)         0.121     1.758    shell/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 shell/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shell/rom_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.227%)  route 0.139ns (42.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.654     1.647    shell/CLK
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  shell/rom_addr_reg[2]/Q
                         net (fo=7, routed)           0.139     1.927    shell/rom_addr[2]
    SLICE_X7Y145         LUT6 (Prop_lut6_I2_O)        0.045     1.972 r  shell/rom_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.972    shell/rom_addr[4]_i_1_n_0
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.928     2.171    shell/CLK
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[4]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X7Y145         FDRE (Hold_fdre_C_D)         0.092     1.739    shell/rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y59   shell/mem_addr_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y59   shell/mem_addr_reg_rep/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y58   shell/dut/memory_module/mem_ext/Memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y58   shell/dut/memory_module/mem_ext/Memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X10Y147  shell/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y147  shell/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y145  shell/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y145  shell/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y146  shell/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y147  shell/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y147  shell/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y147  shell/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y147  shell/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y145  shell/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y145  shell/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y145  shell/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y145  shell/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y146  shell/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y146  shell/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y147  shell/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y147  shell/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y147  shell/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y147  shell/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y145  shell/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y145  shell/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y145  shell/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y145  shell/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y146  shell/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y146  shell/FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shell/finish_exe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 3.666ns (59.754%)  route 2.469ns (40.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/CLK
    SLICE_X11Y148        FDRE                                         r  shell/finish_exe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/finish_exe_reg/Q
                         net (fo=2, routed)           2.469     7.697    finish_OBUF
    M21                  OBUF (Prop_obuf_I_O)         3.287    10.984 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000    10.984    finish
    M21                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shell/result_correct_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            correct
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.921ns  (logic 3.663ns (61.867%)  route 2.258ns (38.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.501     4.849    shell/CLK
    SLICE_X9Y148         FDRE                                         r  shell/result_correct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDRE (Prop_fdre_C_Q)         0.379     5.228 r  shell/result_correct_reg/Q
                         net (fo=1, routed)           2.258     7.486    correct_OBUF
    L21                  OBUF (Prop_obuf_I_O)         3.284    10.770 r  correct_OBUF_inst/O
                         net (fo=0)                   0.000    10.770    correct
    L21                                                               r  correct (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shell/result_correct_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            correct
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.380ns (63.168%)  route 0.805ns (36.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.628     1.621    shell/CLK
    SLICE_X9Y148         FDRE                                         r  shell/result_correct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  shell/result_correct_reg/Q
                         net (fo=1, routed)           0.805     2.567    correct_OBUF
    L21                  OBUF (Prop_obuf_I_O)         1.239     3.806 r  correct_OBUF_inst/O
                         net (fo=0)                   0.000     3.806    correct
    L21                                                               r  correct (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shell/finish_exe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.383ns (59.715%)  route 0.933ns (40.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.628     1.621    shell/CLK
    SLICE_X11Y148        FDRE                                         r  shell/finish_exe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.141     1.762 r  shell/finish_exe_reg/Q
                         net (fo=2, routed)           0.933     2.695    finish_OBUF
    M21                  OBUF (Prop_obuf_I_O)         1.242     3.937 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     3.937    finish
    M21                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/rom_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.773ns  (logic 1.498ns (25.952%)  route 4.274ns (74.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         1.379     1.379 f  rstn_IBUF_inst/O
                         net (fo=20, routed)          2.369     3.748    shell/dut/mat_module/rstn_IBUF
    SLICE_X9Y145         LUT1 (Prop_lut1_I0_O)        0.119     3.867 r  shell/dut/mat_module/FSM_sequential_state[1]_i_1/O
                         net (fo=35, routed)          1.906     5.773    shell/dut_n_1
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.458     4.643    shell/CLK
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/rom_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.773ns  (logic 1.498ns (25.952%)  route 4.274ns (74.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         1.379     1.379 f  rstn_IBUF_inst/O
                         net (fo=20, routed)          2.369     3.748    shell/dut/mat_module/rstn_IBUF
    SLICE_X9Y145         LUT1 (Prop_lut1_I0_O)        0.119     3.867 r  shell/dut/mat_module/FSM_sequential_state[1]_i_1/O
                         net (fo=35, routed)          1.906     5.773    shell/dut_n_1
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.458     4.643    shell/CLK
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/rom_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.773ns  (logic 1.498ns (25.952%)  route 4.274ns (74.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         1.379     1.379 f  rstn_IBUF_inst/O
                         net (fo=20, routed)          2.369     3.748    shell/dut/mat_module/rstn_IBUF
    SLICE_X9Y145         LUT1 (Prop_lut1_I0_O)        0.119     3.867 r  shell/dut/mat_module/FSM_sequential_state[1]_i_1/O
                         net (fo=35, routed)          1.906     5.773    shell/dut_n_1
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.458     4.643    shell/CLK
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/rom_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.773ns  (logic 1.498ns (25.952%)  route 4.274ns (74.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         1.379     1.379 f  rstn_IBUF_inst/O
                         net (fo=20, routed)          2.369     3.748    shell/dut/mat_module/rstn_IBUF
    SLICE_X9Y145         LUT1 (Prop_lut1_I0_O)        0.119     3.867 r  shell/dut/mat_module/FSM_sequential_state[1]_i_1/O
                         net (fo=35, routed)          1.906     5.773    shell/dut_n_1
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.458     4.643    shell/CLK
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/rom_addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.773ns  (logic 1.498ns (25.952%)  route 4.274ns (74.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         1.379     1.379 f  rstn_IBUF_inst/O
                         net (fo=20, routed)          2.369     3.748    shell/dut/mat_module/rstn_IBUF
    SLICE_X9Y145         LUT1 (Prop_lut1_I0_O)        0.119     3.867 r  shell/dut/mat_module/FSM_sequential_state[1]_i_1/O
                         net (fo=35, routed)          1.906     5.773    shell/dut_n_1
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.458     4.643    shell/CLK
    SLICE_X7Y145         FDRE                                         r  shell/rom_addr_reg[6]/C

Slack:                    inf
  Source:                 start_n
                            (input port)
  Destination:            shell/mem_addr_reg_rep/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.765ns (30.782%)  route 3.969ns (69.218%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  start_n (IN)
                         net (fo=0)                   0.000     0.000    start_n
    V17                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_n_IBUF_inst/O
                         net (fo=7, routed)           2.096     3.537    shell/start_n_IBUF
    SLICE_X10Y147        LUT2 (Prop_lut2_I1_O)        0.105     3.642 r  shell/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.250     3.892    shell/FSM_onehot_state[2]_i_1_n_0
    SLICE_X10Y146        LUT6 (Prop_lut6_I5_O)        0.105     3.997 r  shell/rom_addr[7]_i_1/O
                         net (fo=9, routed)           0.935     4.931    shell/_GEN_17
    SLICE_X9Y147         LUT2 (Prop_lut2_I0_O)        0.114     5.045 r  shell/mem_addr_reg_rep_i_2/O
                         net (fo=1, routed)           0.689     5.734    shell/mem_addr_reg_rep_i_2_n_0
    RAMB18_X0Y59         RAMB18E1                                     r  shell/mem_addr_reg_rep/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.429     4.615    shell/CLK
    RAMB18_X0Y59         RAMB18E1                                     r  shell/mem_addr_reg_rep/CLKBWRCLK

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/result_correct_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.459ns  (logic 1.498ns (27.444%)  route 3.961ns (72.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         1.379     1.379 f  rstn_IBUF_inst/O
                         net (fo=20, routed)          2.369     3.748    shell/dut/mat_module/rstn_IBUF
    SLICE_X9Y145         LUT1 (Prop_lut1_I0_O)        0.119     3.867 r  shell/dut/mat_module/FSM_sequential_state[1]_i_1/O
                         net (fo=35, routed)          1.592     5.459    shell/dut_n_1
    SLICE_X9Y148         FDRE                                         r  shell/result_correct_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.391     4.576    shell/CLK
    SLICE_X9Y148         FDRE                                         r  shell/result_correct_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 1.498ns (27.969%)  route 3.858ns (72.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         1.379     1.379 f  rstn_IBUF_inst/O
                         net (fo=20, routed)          2.369     3.748    shell/dut/mat_module/rstn_IBUF
    SLICE_X9Y145         LUT1 (Prop_lut1_I0_O)        0.119     3.867 r  shell/dut/mat_module/FSM_sequential_state[1]_i_1/O
                         net (fo=35, routed)          1.490     5.356    shell/dut_n_1
    SLICE_X10Y147        FDSE                                         r  shell/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.391     4.576    shell/CLK
    SLICE_X10Y147        FDSE                                         r  shell/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 1.498ns (27.969%)  route 3.858ns (72.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         1.379     1.379 f  rstn_IBUF_inst/O
                         net (fo=20, routed)          2.369     3.748    shell/dut/mat_module/rstn_IBUF
    SLICE_X9Y145         LUT1 (Prop_lut1_I0_O)        0.119     3.867 r  shell/dut/mat_module/FSM_sequential_state[1]_i_1/O
                         net (fo=35, routed)          1.490     5.356    shell/dut_n_1
    SLICE_X10Y147        FDRE                                         r  shell/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.391     4.576    shell/CLK
    SLICE_X10Y147        FDRE                                         r  shell/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/mem_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 1.498ns (27.969%)  route 3.858ns (72.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         1.379     1.379 f  rstn_IBUF_inst/O
                         net (fo=20, routed)          2.369     3.748    shell/dut/mat_module/rstn_IBUF
    SLICE_X9Y145         LUT1 (Prop_lut1_I0_O)        0.119     3.867 r  shell/dut/mat_module/FSM_sequential_state[1]_i_1/O
                         net (fo=35, routed)          1.490     5.356    shell/dut_n_1
    SLICE_X11Y147        FDRE                                         r  shell/mem_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        1.391     4.576    shell/CLK
    SLICE_X11Y147        FDRE                                         r  shell/mem_addr_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_n
                            (input port)
  Destination:            shell/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.321ns (23.141%)  route 1.065ns (76.859%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  start_n (IN)
                         net (fo=0)                   0.000     0.000    start_n
    V17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  start_n_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.343    shell/start_n_IBUF
    SLICE_X10Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.386 r  shell/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.386    shell/FSM_onehot_state[1]_i_1_n_0
    SLICE_X10Y147        FDRE                                         r  shell/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.900     2.143    shell/CLK
    SLICE_X10Y147        FDRE                                         r  shell/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/mem_addr_reg_rep/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.261ns (18.445%)  route 1.155ns (81.555%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rstn_IBUF_inst/O
                         net (fo=20, routed)          0.868     1.084    shell/rstn_IBUF
    SLICE_X7Y145         LUT6 (Prop_lut6_I5_O)        0.045     1.129 r  shell/mem_addr_reg_rep_i_15/O
                         net (fo=1, routed)           0.287     1.416    shell/mem_addr_reg_rep_i_15_n_0
    RAMB18_X0Y59         RAMB18E1                                     r  shell/mem_addr_reg_rep/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.937     2.181    shell/CLK
    RAMB18_X0Y59         RAMB18E1                                     r  shell/mem_addr_reg_rep/CLKBWRCLK

Slack:                    inf
  Source:                 check_n
                            (input port)
  Destination:            shell/rom_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.321ns (22.094%)  route 1.133ns (77.906%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  check_n (IN)
                         net (fo=0)                   0.000     0.000    check_n
    W17                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  check_n_IBUF_inst/O
                         net (fo=4, routed)           1.012     1.288    shell/check_n_IBUF
    SLICE_X10Y146        LUT6 (Prop_lut6_I4_O)        0.045     1.333 r  shell/rom_addr[7]_i_1/O
                         net (fo=9, routed)           0.121     1.454    shell/_GEN_17
    SLICE_X11Y145        FDRE                                         r  shell/rom_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.899     2.142    shell/CLK
    SLICE_X11Y145        FDRE                                         r  shell/rom_addr_reg[0]/C

Slack:                    inf
  Source:                 check_n
                            (input port)
  Destination:            shell/rom_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.471ns  (logic 0.321ns (21.848%)  route 1.149ns (78.152%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  check_n (IN)
                         net (fo=0)                   0.000     0.000    check_n
    W17                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  check_n_IBUF_inst/O
                         net (fo=4, routed)           1.012     1.288    shell/check_n_IBUF
    SLICE_X10Y146        LUT6 (Prop_lut6_I4_O)        0.045     1.333 r  shell/rom_addr[7]_i_1/O
                         net (fo=9, routed)           0.138     1.471    shell/_GEN_17
    SLICE_X9Y146         FDRE                                         r  shell/rom_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.899     2.142    shell/CLK
    SLICE_X9Y146         FDRE                                         r  shell/rom_addr_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            shell/mem_addr_reg_rep/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.261ns (17.556%)  route 1.227ns (82.444%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rstn_IBUF_inst/O
                         net (fo=20, routed)          1.023     1.239    shell/rstn_IBUF
    SLICE_X9Y145         LUT3 (Prop_lut3_I2_O)        0.045     1.284 r  shell/mem_addr_reg_rep_i_18/O
                         net (fo=1, routed)           0.204     1.488    shell/mem_addr_reg_rep_i_18_n_0
    RAMB18_X0Y59         RAMB18E1                                     r  shell/mem_addr_reg_rep/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.937     2.181    shell/CLK
    RAMB18_X0Y59         RAMB18E1                                     r  shell/mem_addr_reg_rep/CLKBWRCLK

Slack:                    inf
  Source:                 start_n
                            (input port)
  Destination:            shell/finish_exe_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.368ns (24.609%)  route 1.126ns (75.391%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  start_n (IN)
                         net (fo=0)                   0.000     0.000    start_n
    V17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  start_n_IBUF_inst/O
                         net (fo=7, routed)           0.973     1.251    shell/start_n_IBUF
    SLICE_X11Y148        LUT6 (Prop_lut6_I0_O)        0.045     1.296 f  shell/finish_exe_i_4/O
                         net (fo=1, routed)           0.153     1.449    shell/dut/mat_module/finish_exe_reg_1
    SLICE_X11Y148        LUT6 (Prop_lut6_I2_O)        0.045     1.494 r  shell/dut/mat_module/finish_exe_i_1/O
                         net (fo=1, routed)           0.000     1.494    shell/dut_n_0
    SLICE_X11Y148        FDRE                                         r  shell/finish_exe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.900     2.143    shell/CLK
    SLICE_X11Y148        FDRE                                         r  shell/finish_exe_reg/C

Slack:                    inf
  Source:                 start_n
                            (input port)
  Destination:            shell/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.323ns (21.206%)  route 1.199ns (78.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  start_n (IN)
                         net (fo=0)                   0.000     0.000    start_n
    V17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  start_n_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.343    shell/start_n_IBUF
    SLICE_X10Y147        LUT2 (Prop_lut2_I1_O)        0.045     1.388 r  shell/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.134     1.521    shell/FSM_onehot_state[2]_i_1_n_0
    SLICE_X10Y145        FDRE                                         r  shell/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.899     2.142    shell/CLK
    SLICE_X10Y145        FDRE                                         r  shell/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 check_n
                            (input port)
  Destination:            shell/mem_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.321ns (20.854%)  route 1.220ns (79.146%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  check_n (IN)
                         net (fo=0)                   0.000     0.000    check_n
    W17                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  check_n_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.365    shell/check_n_IBUF
    SLICE_X11Y146        LUT4 (Prop_lut4_I2_O)        0.045     1.410 r  shell/mem_addr[7]_i_1/O
                         net (fo=8, routed)           0.131     1.541    shell/_GEN_16
    SLICE_X11Y147        FDRE                                         r  shell/mem_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.900     2.143    shell/CLK
    SLICE_X11Y147        FDRE                                         r  shell/mem_addr_reg[2]/C

Slack:                    inf
  Source:                 check_n
                            (input port)
  Destination:            shell/mem_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.321ns (20.854%)  route 1.220ns (79.146%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  check_n (IN)
                         net (fo=0)                   0.000     0.000    check_n
    W17                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  check_n_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.365    shell/check_n_IBUF
    SLICE_X11Y146        LUT4 (Prop_lut4_I2_O)        0.045     1.410 r  shell/mem_addr[7]_i_1/O
                         net (fo=8, routed)           0.131     1.541    shell/_GEN_16
    SLICE_X11Y147        FDRE                                         r  shell/mem_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.900     2.143    shell/CLK
    SLICE_X11Y147        FDRE                                         r  shell/mem_addr_reg[4]/C

Slack:                    inf
  Source:                 check_n
                            (input port)
  Destination:            shell/mem_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.321ns (20.797%)  route 1.224ns (79.203%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  check_n (IN)
                         net (fo=0)                   0.000     0.000    check_n
    W17                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  check_n_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.365    shell/check_n_IBUF
    SLICE_X11Y146        LUT4 (Prop_lut4_I2_O)        0.045     1.410 r  shell/mem_addr[7]_i_1/O
                         net (fo=8, routed)           0.135     1.545    shell/_GEN_16
    SLICE_X11Y144        FDRE                                         r  shell/mem_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1076, routed)        0.899     2.142    shell/CLK
    SLICE_X11Y144        FDRE                                         r  shell/mem_addr_reg[5]/C





