

================================================================
== Vivado HLS Report for 'GenerationGenerator_generateGeneration'
================================================================
* Date:           Wed Dec 19 16:40:16 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      3.23|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  142|  142|  142|  142|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  141|  141|       141|          -|          -|  inf |    no    |
        | + mutateChild1  |   64|   64|         1|          1|          2|    64|    yes   |
        | + mutateChild2  |   64|   64|         1|          1|          2|    64|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    250|    441|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    116|
|Register         |        -|      -|    285|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    535|    557|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |j_1_fu_239_p2           |     +    |      0|  26|   12|           7|           1|
    |j_2_fu_278_p2           |     +    |      0|  26|   12|           7|           1|
    |exitcond1_fu_233_p2     |   icmp   |      0|   0|    4|           7|           8|
    |exitcond_fu_272_p2      |   icmp   |      0|   0|    4|           7|           8|
    |tmp_s_fu_227_p2         |   icmp   |      0|   0|   13|          24|          11|
    |child1_V_fu_255_p3      |  select  |      0|   0|   32|           1|          32|
    |child2_V_1_fu_294_p3    |  select  |      0|   0|   32|           1|          32|
    |op2_assign_1_fu_288_p2  |    shl   |      0|  99|  101|           1|          32|
    |op2_assign_fu_249_p2    |    shl   |      0|  99|  101|           1|          32|
    |child1_V_2_fu_266_p2    |    xor   |      0|   0|   64|          64|          64|
    |child2_V_2_fu_305_p2    |    xor   |      0|   0|   64|          64|          64|
    |tmp_1_fu_311_p2         |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      0| 250|  441|         185|         287|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  65|         14|    1|         14|
    |generatingDone  |  15|          3|    1|          3|
    |j1_reg_210      |   9|          2|    7|         14|
    |j_reg_188       |   9|          2|    7|         14|
    |v_V_1_reg_199   |   9|          2|   64|        128|
    |v_V_reg_177     |   9|          2|   64|        128|
    +----------------+----+-----------+-----+-----------+
    |Total           | 116|         25|  144|        301|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  14|   0|   14|          0|
    |j1_reg_210       |   7|   0|    7|          0|
    |j_reg_188        |   7|   0|    7|          0|
    |tmp_s_reg_333    |   1|   0|    1|          0|
    |v_V_1_reg_199    |  64|   0|   64|          0|
    |v_V_reg_177      |  64|   0|   64|          0|
    |val_V_3_reg_323  |  64|   0|   64|          0|
    |val_V_4_reg_328  |  64|   0|   64|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 285|   0|  285|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | GenerationGenerator::generateGeneration | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | GenerationGenerator::generateGeneration | return value |
|startGenerating           |  in |    1|   ap_none  |             startGenerating             |    pointer   |
|generatingDone            | out |    1|   ap_vld   |              generatingDone             |    pointer   |
|generatingDone_ap_vld     | out |    1|   ap_vld   |              generatingDone             |    pointer   |
|generation_parent1        |  in |   64|   ap_none  |            generation_parent1           |    pointer   |
|generation_parent2        |  in |   64|   ap_none  |            generation_parent2           |    pointer   |
|generation_child1         | out |   64|   ap_vld   |            generation_child1            |    pointer   |
|generation_child1_ap_vld  | out |    1|   ap_vld   |            generation_child1            |    pointer   |
|generation_child2         | out |   64|   ap_vld   |            generation_child2            |    pointer   |
|generation_child2_ap_vld  | out |    1|   ap_vld   |            generation_child2            |    pointer   |
|mutation_probability      |  in |   24|   ap_none  |           mutation_probability          |    pointer   |
+--------------------------+-----+-----+------------+-----------------------------------------+--------------+

