[11/17 10:26:54      0s] 
[11/17 10:26:54      0s] Cadence Innovus(TM) Implementation System.
[11/17 10:26:54      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/17 10:26:54      0s] 
[11/17 10:26:54      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[11/17 10:26:54      0s] Options:	-log myinnovus.log 
[11/17 10:26:54      0s] Date:		Wed Nov 17 10:26:54 2021
[11/17 10:26:54      0s] Host:		ssh-soc.ece.ubc.ca (x86_64 w/Linux 3.10.0-1160.15.2.el7.x86_64) (1core*12cpus*Intel(R) Xeon(R) CPU E5-2650 v4 @ 2.20GHz 30720KB)
[11/17 10:26:54      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[11/17 10:26:54      0s] 
[11/17 10:26:54      0s] License:
[11/17 10:26:55      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[11/17 10:26:55      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/17 10:27:16     15s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[11/17 10:27:16     15s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[11/17 10:27:16     15s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[11/17 10:27:16     15s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[11/17 10:27:16     15s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[11/17 10:27:16     15s] @(#)CDS: CPE v18.10-p005
[11/17 10:27:16     15s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[11/17 10:27:16     15s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[11/17 10:27:16     15s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[11/17 10:27:16     15s] @(#)CDS: RCDB 11.13
[11/17 10:27:16     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_91461_ssh-soc.ece.ubc.ca_l9w0b_v7rEYi.

[11/17 10:27:16     16s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[11/17 10:27:17     16s] 
[11/17 10:27:17     16s] **INFO:  MMMC transition support version v31-84 
[11/17 10:27:17     16s] 
[11/17 10:27:17     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/17 10:27:17     16s] <CMD> suppressMessage ENCEXT-2799
[11/17 10:27:17     16s] <CMD> win
[11/17 10:35:48    111s] <CMD> set init_gnd_net VSS
[11/17 10:35:48    111s] <CMD> set init_lef_file {/CMC/kits/GPDK45/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/GPDK45/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/GPDK45/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef}
[11/17 10:35:48    111s] <CMD> set init_design_settop 0
[11/17 10:35:48    111s] <CMD> set init_verilog ../Verilog/synth/out/level_fsm_map.v
[11/17 10:35:48    111s] <CMD> set init_mmmc_file MMMC.tcl
[11/17 10:35:48    111s] <CMD> set init_pwr_net VDD
[11/17 10:35:48    111s] <CMD> init_design
[11/17 10:35:48    111s] #% Begin Load MMMC data ... (date=11/17 10:35:48, mem=443.9M)
[11/17 10:35:48    111s] #% End Load MMMC data ... (date=11/17 10:35:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=444.1M, current mem=444.1M)
[11/17 10:35:48    111s] 
[11/17 10:35:48    111s] Loading LEF file /CMC/kits/GPDK45/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[11/17 10:35:48    111s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[11/17 10:35:48    111s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[11/17 10:35:48    111s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[11/17 10:35:48    111s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[11/17 10:35:48    111s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[11/17 10:35:48    111s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[11/17 10:35:48    111s] 
[11/17 10:35:48    111s] Loading LEF file /CMC/kits/GPDK45/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[11/17 10:35:48    111s] Set DBUPerIGU to M2 pitch 400.
[11/17 10:35:48    112s] 
[11/17 10:35:48    112s] Loading LEF file /CMC/kits/GPDK45/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-58' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[11/17 10:35:48    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 10:35:48    112s] Type 'man IMPLF-61' for more detail.
[11/17 10:35:48    112s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 10:35:48    112s] Type 'man IMPLF-200' for more detail.
[11/17 10:35:48    112s] 
[11/17 10:35:48    112s] viaInitial starts at Wed Nov 17 10:35:48 2021
viaInitial ends at Wed Nov 17 10:35:48 2021
Loading view definition file from MMMC.tcl
[11/17 10:35:48    112s] Reading lsMax timing library '/ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:48    112s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/17 10:35:49    112s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:49    112s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:49    112s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:49    112s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:49    112s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:49    112s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:49    112s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:49    112s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:49    112s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:49    112s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 10:35:49    112s] Read 489 cells in library 'slow_vdd1v0' 
[11/17 10:35:49    112s] Reading lsMin timing library '/ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[11/17 10:35:50    113s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[11/17 10:35:50    113s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[11/17 10:35:50    113s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[11/17 10:35:50    113s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[11/17 10:35:50    113s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[11/17 10:35:50    113s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[11/17 10:35:50    113s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[11/17 10:35:50    113s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[11/17 10:35:50    113s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[11/17 10:35:50    113s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /ubc/ece/data/cmc2/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[11/17 10:35:50    113s] Read 489 cells in library 'fast_vdd1v0' 
[11/17 10:35:50    113s] *** End library_loading (cpu=0.02min, real=0.03min, mem=22.5M, fe_cpu=1.89min, fe_real=8.93min, fe_mem=619.3M) ***
[11/17 10:35:50    113s] #% Begin Load netlist data ... (date=11/17 10:35:50, mem=466.3M)
[11/17 10:35:50    113s] *** Begin netlist parsing (mem=619.3M) ***
[11/17 10:35:50    113s] Created 489 new cells from 2 timing libraries.
[11/17 10:35:50    113s] Reading netlist ...
[11/17 10:35:50    113s] Backslashed names will retain backslash and a trailing blank character.
[11/17 10:35:50    113s] Reading verilog netlist '../Verilog/synth/out/level_fsm_map.v'
[11/17 10:35:50    113s] 
[11/17 10:35:50    113s] *** Memory Usage v#1 (Current mem = 619.305M, initial mem = 251.488M) ***
[11/17 10:35:50    113s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=619.3M) ***
[11/17 10:35:50    113s] #% End Load netlist data ... (date=11/17 10:35:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=475.7M, current mem=475.7M)
[11/17 10:35:50    113s] Top level cell is level_fsm.
[11/17 10:35:50    113s] Hooked 978 DB cells to tlib cells.
[11/17 10:35:50    113s] Starting recursive module instantiation check.
[11/17 10:35:50    113s] No recursion found.
[11/17 10:35:50    113s] Building hierarchical netlist for Cell level_fsm ...
[11/17 10:35:50    113s] *** Netlist is unique.
[11/17 10:35:50    113s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/17 10:35:50    113s] ** info: there are 1073 modules.
[11/17 10:35:50    113s] ** info: there are 147 stdCell insts.
[11/17 10:35:50    113s] 
[11/17 10:35:50    113s] *** Memory Usage v#1 (Current mem = 658.227M, initial mem = 251.488M) ***
[11/17 10:35:50    113s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/17 10:35:50    113s] Type 'man IMPFP-3961' for more detail.
[11/17 10:35:50    113s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/17 10:35:50    113s] Type 'man IMPFP-3961' for more detail.
[11/17 10:35:50    113s] Set Default Net Delay as 1000 ps.
[11/17 10:35:50    113s] Set Default Net Load as 0.5 pF. 
[11/17 10:35:50    113s] Set Default Input Pin Transition as 0.1 ps.
[11/17 10:35:51    113s] Extraction setup Started 
[11/17 10:35:51    113s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/17 10:35:51    113s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/17 10:35:52    114s] Generating auto layer map file.
[11/17 10:35:52    114s] Importing multi-corner technology file(s) for preRoute extraction...
[11/17 10:35:52    114s] /CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/17 10:35:53    115s] Generating auto layer map file.
[11/17 10:35:57    119s] Completed (cpu: 0:00:05.9 real: 0:00:06.0)
[11/17 10:35:57    119s] Set Shrink Factor to 1.00000
[11/17 10:35:57    119s] Summary of Active RC-Corners : 
[11/17 10:35:57    119s]  
[11/17 10:35:57    119s]  Analysis View: av_lsMax_rcWorst_cmFunc
[11/17 10:35:57    119s]     RC-Corner Name        : rcWorst
[11/17 10:35:57    119s]     RC-Corner Index       : 0
[11/17 10:35:57    119s]     RC-Corner Temperature : 25 Celsius
[11/17 10:35:57    119s]     RC-Corner Cap Table   : ''
[11/17 10:35:57    119s]     RC-Corner PreRoute Res Factor         : 1
[11/17 10:35:57    119s]     RC-Corner PreRoute Cap Factor         : 1
[11/17 10:35:57    119s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/17 10:35:57    119s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/17 10:35:57    119s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/17 10:35:57    119s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/17 10:35:57    119s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/17 10:35:57    119s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/17 10:35:57    119s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/17 10:35:57    119s]     RC-Corner Technology file: '/CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/17 10:35:57    119s]  
[11/17 10:35:57    119s]  Analysis View: av_lsMin_rcBest_cmFunc
[11/17 10:35:57    119s]     RC-Corner Name        : rcBest
[11/17 10:35:57    119s]     RC-Corner Index       : 1
[11/17 10:35:57    119s]     RC-Corner Temperature : 25 Celsius
[11/17 10:35:57    119s]     RC-Corner Cap Table   : ''
[11/17 10:35:57    119s]     RC-Corner PreRoute Res Factor         : 1
[11/17 10:35:57    119s]     RC-Corner PreRoute Cap Factor         : 1
[11/17 10:35:57    119s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/17 10:35:57    119s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/17 10:35:57    119s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/17 10:35:57    119s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/17 10:35:57    119s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/17 10:35:57    119s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/17 10:35:57    119s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/17 10:35:57    119s]     RC-Corner Technology file: '/CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/17 10:35:57    119s] Technology file '/CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'av_lsMax_rcWorst_cmFunc' will be used as the primary corner for the multi-corner extraction.
[11/17 10:35:57    119s] Updating RC grid for preRoute extraction ...
[11/17 10:35:57    119s] Initializing multi-corner resistance tables ...
[11/17 10:35:57    119s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/17 10:35:57    119s] *Info: initialize multi-corner CTS.
[11/17 10:35:57    120s] Reading timing constraints file '/ubc/ece/home/ugrads/l/l9w0b/Documents/level_project/Verilog/synth/out/level_fsm_map.sdc' ...
[11/17 10:35:57    120s] Current (total cpu=0:02:00, real=0:09:03, peak res=681.8M, current mem=681.8M)
[11/17 10:35:57    120s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /ubc/ece/home/ugrads/l/l9w0b/Documents/level_project/Verilog/synth/out/level_fsm_map.sdc, Line 9).
[11/17 10:35:57    120s] 
[11/17 10:35:57    120s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /ubc/ece/home/ugrads/l/l9w0b/Documents/level_project/Verilog/synth/out/level_fsm_map.sdc, Line 10).
[11/17 10:35:57    120s] 
[11/17 10:35:57    120s] INFO (CTE): Reading of timing constraints file /ubc/ece/home/ugrads/l/l9w0b/Documents/level_project/Verilog/synth/out/level_fsm_map.sdc completed, with 2 WARNING
[11/17 10:35:57    120s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=688.9M, current mem=688.9M)
[11/17 10:35:57    120s] Current (total cpu=0:02:00, real=0:09:03, peak res=688.9M, current mem=688.9M)
[11/17 10:35:57    120s] Creating Cell Server ...(0, 1, 1, 1)
[11/17 10:35:57    120s] Summary for sequential cells identification: 
[11/17 10:35:57    120s]   Identified SBFF number: 104
[11/17 10:35:57    120s]   Identified MBFF number: 0
[11/17 10:35:57    120s]   Identified SB Latch number: 0
[11/17 10:35:57    120s]   Identified MB Latch number: 0
[11/17 10:35:57    120s]   Not identified SBFF number: 16
[11/17 10:35:57    120s]   Not identified MBFF number: 0
[11/17 10:35:57    120s]   Not identified SB Latch number: 0
[11/17 10:35:57    120s]   Not identified MB Latch number: 0
[11/17 10:35:57    120s]   Number of sequential cells which are not FFs: 32
[11/17 10:35:57    120s] Total number of combinational cells: 327
[11/17 10:35:57    120s] Total number of sequential cells: 152
[11/17 10:35:57    120s] Total number of tristate cells: 10
[11/17 10:35:57    120s] Total number of level shifter cells: 0
[11/17 10:35:57    120s] Total number of power gating cells: 0
[11/17 10:35:57    120s] Total number of isolation cells: 0
[11/17 10:35:57    120s] Total number of power switch cells: 0
[11/17 10:35:57    120s] Total number of pulse generator cells: 0
[11/17 10:35:57    120s] Total number of always on buffers: 0
[11/17 10:35:57    120s] Total number of retention cells: 0
[11/17 10:35:57    120s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/17 10:35:57    120s] Total number of usable buffers: 16
[11/17 10:35:57    120s] List of unusable buffers:
[11/17 10:35:57    120s] Total number of unusable buffers: 0
[11/17 10:35:57    120s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/17 10:35:57    120s] Total number of usable inverters: 19
[11/17 10:35:57    120s] List of unusable inverters:
[11/17 10:35:57    120s] Total number of unusable inverters: 0
[11/17 10:35:57    120s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/17 10:35:57    120s] Total number of identified usable delay cells: 8
[11/17 10:35:57    120s] List of identified unusable delay cells:
[11/17 10:35:57    120s] Total number of identified unusable delay cells: 0
[11/17 10:35:57    120s] Creating Cell Server, finished. 
[11/17 10:35:57    120s] 
[11/17 10:35:57    120s] Deleting Cell Server ...
[11/17 10:35:57    120s] 
[11/17 10:35:57    120s] *** Summary of all messages that are not suppressed in this session:
[11/17 10:35:57    120s] Severity  ID               Count  Summary                                  
[11/17 10:35:57    120s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[11/17 10:35:57    120s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/17 10:35:57    120s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/17 10:35:57    120s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/17 10:35:57    120s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/17 10:35:57    120s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/17 10:35:57    120s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[11/17 10:35:57    120s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[11/17 10:35:57    120s] *** Message Summary: 68 warning(s), 0 error(s)
[11/17 10:35:57    120s] 
[11/17 10:36:04    120s] <CMD> getIoFlowFlag
[11/17 10:37:36    127s] <CMD> setIoFlowFlag 0
[11/17 10:37:36    127s] <CMD> floorPlan -site CoreSite -r 0.928716904277 0.9 5 5 5 5
[11/17 10:37:37    127s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/17 10:37:37    127s] <CMD> uiSetTool select
[11/17 10:37:37    127s] <CMD> getIoFlowFlag
[11/17 10:37:37    127s] <CMD> fit
[11/17 10:38:50    133s] <CMD> set ptngSprNoRefreshPins 1
[11/17 10:38:50    133s] <CMD> setPtnPinStatus -cell level_fsm -pin clk_i -status unplaced -silent
[11/17 10:38:50    133s] <CMD> set ptngSprNoRefreshPins 0
[11/17 10:38:50    133s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[11/17 10:39:35    136s] <CMD> gui_select -rect {0.630 3.821 0.630 4.525}
[11/17 10:39:40    136s] <CMD> set ptngSprNoRefreshPins 1
[11/17 10:39:40    136s] <CMD> setPtnPinStatus -cell level_fsm -pin clk_i -status unplaced -silent
[11/17 10:39:40    136s] <CMD> set ptngSprNoRefreshPins 0
[11/17 10:39:40    136s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[11/17 10:39:44    137s] <CMD> set ptngSprNoRefreshPins 1
[11/17 10:39:44    137s] <CMD> setPtnPinStatus -cell level_fsm -pin clk_i -status unplaced -silent
[11/17 10:39:44    137s] <CMD> set ptngSprNoRefreshPins 0
[11/17 10:39:44    137s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[11/17 10:41:01    142s] <CMD> set ptngSprNoRefreshPins 1
[11/17 10:41:01    142s] <CMD> setPtnPinStatus -cell level_fsm -pin clk_i -status unplaced -silent
[11/17 10:41:01    142s] <CMD> setPtnPinStatus -cell level_fsm -pin VDD -status unplaced -silent
[11/17 10:41:01    142s] <CMD> setPtnPinStatus -cell level_fsm -pin VSS -status unplaced -silent
[11/17 10:41:01    142s] <CMD> set ptngSprNoRefreshPins 0
[11/17 10:41:01    142s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[11/17 10:41:06    143s] <CMD> gui_select -rect {-0.133 0.011 -0.044 -0.025}
[11/17 10:41:07    143s] <CMD> gui_select -rect {-0.007 -0.024 -0.006 0.060}
[11/17 10:41:09    143s] <CMD> uiSetTool moveWire
[11/17 10:41:09    143s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:41:09    143s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:41:09    143s] <CMD> selectObject IO_Pin i2c_write_o
[11/17 10:41:10    143s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:41:10    143s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:41:10    143s] <CMD> deselectAll
[11/17 10:41:10    143s] <CMD> selectObject IO_Pin i2c_write_o
[11/17 10:41:11    143s] <CMD> uiSetTool moveWire
[11/17 10:41:11    143s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:41:11    143s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:41:11    143s] <CMD> deselectAll
[11/17 10:41:11    143s] <CMD> selectObject IO_Pin i2c_write_o
[11/17 10:41:11    143s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:41:11    143s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:41:11    143s] <CMD> deselectAll
[11/17 10:41:11    143s] <CMD> selectObject IO_Pin clk_i
[11/17 10:41:12    143s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:41:12    143s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:41:12    143s] <CMD> deselectAll
[11/17 10:41:12    143s] <CMD> selectObject IO_Pin i2c_write_o
[11/17 10:41:12    143s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:41:12    143s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:41:12    143s] <CMD> deselectAll
[11/17 10:41:12    143s] <CMD> selectObject IO_Pin clk_i
[11/17 10:41:13    143s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:41:13    143s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:41:13    143s] <CMD> deselectAll
[11/17 10:41:13    143s] <CMD> selectObject IO_Pin clk_i
[11/17 10:43:14    151s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:43:14    151s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:43:14    151s] <CMD> deselectAll
[11/17 10:45:10    160s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/17 10:45:10    160s] <CMD> setPinAssignMode -pinEditInBatch true
[11/17 10:45:11    160s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 5 -spreadType center -spacing 0.5 -pin {clk_i i2c_arb_lost_i i2c_busy_i {i2c_data_out_i[0]} {i2c_data_out_i[1]} {i2c_data_out_i[2]} {i2c_data_out_i[3]} {i2c_data_out_i[4]} {i2c_data_out_i[5]} {i2c_data_out_i[6]} {i2c_data_out_i[7]} i2c_data_out_valid_i i2c_rxak_i i2c_write_done_i reset_i}
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    160s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 10:45:35    161s] #WARNING (NRDB-728) PIN CK in CELL_VIEW SRDFFRQX1 does not have antenna diff area.
[11/17 10:45:36    161s] Successfully spread [15] pins.
[11/17 10:45:36    161s] editPin : finished (cpu = 0:00:00.8 real = 0:00:22.0, mem = 934.9M).
[11/17 10:45:36    161s] <CMD> setPinAssignMode -pinEditInBatch false
[11/17 10:45:37    161s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/17 10:45:37    161s] <CMD> setPinAssignMode -pinEditInBatch true
[11/17 10:45:37    161s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 5 -spreadType center -spacing 0.5 -pin {clk_i i2c_arb_lost_i i2c_busy_i {i2c_data_out_i[0]} {i2c_data_out_i[1]} {i2c_data_out_i[2]} {i2c_data_out_i[3]} {i2c_data_out_i[4]} {i2c_data_out_i[5]} {i2c_data_out_i[6]} {i2c_data_out_i[7]} i2c_data_out_valid_i i2c_rxak_i i2c_write_done_i reset_i}
[11/17 10:45:37    161s] Successfully spread [15] pins.
[11/17 10:45:37    161s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 934.9M).
[11/17 10:45:37    161s] <CMD> setPinAssignMode -pinEditInBatch false
[11/17 10:46:10    164s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/17 10:46:10    164s] <CMD> setPinAssignMode -pinEditInBatch true
[11/17 10:46:10    164s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 5 -spreadType center -spacing 0.50 -pin {{led_o[0]} {led_o[1]} {led_o[2]} {led_o[3]} {led_o[4]} {led_o[5]} {led_o[6]} {led_o[7]} {led_o[8]} error_led_o {i2c_command_byte_o[0]} {i2c_command_byte_o[1]} {i2c_command_byte_o[2]} {i2c_command_byte_o[3]} {i2c_command_byte_o[4]} {i2c_command_byte_o[5]} {i2c_command_byte_o[6]} {i2c_command_byte_o[7]} {i2c_din_o[0]} {i2c_din_o[1]} {i2c_din_o[2]} {i2c_din_o[3]} {i2c_din_o[4]} {i2c_din_o[5]} {i2c_din_o[6]} {i2c_din_o[7]} {i2c_num_bytes_o[0]} {i2c_num_bytes_o[1]} {i2c_num_bytes_o[2]} {i2c_num_bytes_o[3]} {i2c_num_bytes_o[4]} {i2c_num_bytes_o[5]} {i2c_num_bytes_o[6]} {i2c_num_bytes_o[7]} i2c_read_o {i2c_slave_addr_o[0]} {i2c_slave_addr_o[1]} {i2c_slave_addr_o[2]} {i2c_slave_addr_o[3]} {i2c_slave_addr_o[4]} {i2c_slave_addr_o[5]} {i2c_slave_addr_o[6]} {i2c_slave_addr_o[7]} i2c_write_o}
[11/17 10:46:12    164s] Successfully spread [44] pins.
[11/17 10:46:12    164s] editPin : finished (cpu = 0:00:00.1 real = 0:00:02.0, mem = 934.9M).
[11/17 10:46:12    164s] <CMD> setPinAssignMode -pinEditInBatch false
[11/17 10:50:42    168s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/17 10:50:42    168s] <CMD> setPinAssignMode -pinEditInBatch true
[11/17 10:50:42    168s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 5 -spreadType center -spacing -0.57 -pin {{led_o[0]} {led_o[1]} {led_o[2]} {led_o[3]} {led_o[4]} {led_o[5]} {led_o[6]} {led_o[7]} {led_o[8]} error_led_o {i2c_command_byte_o[0]} {i2c_command_byte_o[1]} {i2c_command_byte_o[2]} {i2c_command_byte_o[3]} {i2c_command_byte_o[4]} {i2c_command_byte_o[5]} {i2c_command_byte_o[6]} {i2c_command_byte_o[7]} {i2c_din_o[0]} {i2c_din_o[1]} {i2c_din_o[2]} {i2c_din_o[3]} {i2c_din_o[4]} {i2c_din_o[5]} {i2c_din_o[6]} {i2c_din_o[7]} {i2c_num_bytes_o[0]} {i2c_num_bytes_o[1]} {i2c_num_bytes_o[2]} {i2c_num_bytes_o[3]} {i2c_num_bytes_o[4]} {i2c_num_bytes_o[5]} {i2c_num_bytes_o[6]} {i2c_num_bytes_o[7]} i2c_read_o {i2c_slave_addr_o[0]} {i2c_slave_addr_o[1]} {i2c_slave_addr_o[2]} {i2c_slave_addr_o[3]} {i2c_slave_addr_o[4]} {i2c_slave_addr_o[5]} {i2c_slave_addr_o[6]} {i2c_slave_addr_o[7]} i2c_write_o}
[11/17 10:50:43    168s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[11/17 10:50:43    168s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/17 10:50:43    168s] <CMD> setPinAssignMode -pinEditInBatch true
[11/17 10:50:43    168s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 5 -spreadType center -spacing -0.57 -pin {{led_o[0]} {led_o[1]} {led_o[2]} {led_o[3]} {led_o[4]} {led_o[5]} {led_o[6]} {led_o[7]} {led_o[8]} error_led_o {i2c_command_byte_o[0]} {i2c_command_byte_o[1]} {i2c_command_byte_o[2]} {i2c_command_byte_o[3]} {i2c_command_byte_o[4]} {i2c_command_byte_o[5]} {i2c_command_byte_o[6]} {i2c_command_byte_o[7]} {i2c_din_o[0]} {i2c_din_o[1]} {i2c_din_o[2]} {i2c_din_o[3]} {i2c_din_o[4]} {i2c_din_o[5]} {i2c_din_o[6]} {i2c_din_o[7]} {i2c_num_bytes_o[0]} {i2c_num_bytes_o[1]} {i2c_num_bytes_o[2]} {i2c_num_bytes_o[3]} {i2c_num_bytes_o[4]} {i2c_num_bytes_o[5]} {i2c_num_bytes_o[6]} {i2c_num_bytes_o[7]} i2c_read_o {i2c_slave_addr_o[0]} {i2c_slave_addr_o[1]} {i2c_slave_addr_o[2]} {i2c_slave_addr_o[3]} {i2c_slave_addr_o[4]} {i2c_slave_addr_o[5]} {i2c_slave_addr_o[6]} {i2c_slave_addr_o[7]} i2c_write_o}
[11/17 10:50:43    168s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[11/17 10:50:43    168s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:50:43    168s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:50:43    168s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:50:43    168s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:50:47    169s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:50:47    169s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:50:48    169s] <CMD> zoomBox 38.165 21.836 42.738 23.614
[11/17 10:50:50    169s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:50:50    169s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:50:52    169s] <CMD> fit
[11/17 10:51:11    171s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/17 10:51:11    171s] <CMD> setPinAssignMode -pinEditInBatch true
[11/17 10:51:11    171s] <CMD> editPin -use GROUND -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 5 -spreadType center -spacing 0.5 -pin {VDD VSS}
[11/17 10:51:11    171s] Successfully spread [2] pins.
[11/17 10:51:11    171s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 935.9M).
[11/17 10:51:11    171s] <CMD> setPinAssignMode -pinEditInBatch false
[11/17 10:51:12    171s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/17 10:51:12    171s] <CMD> setPinAssignMode -pinEditInBatch true
[11/17 10:51:12    171s] <CMD> editPin -use GROUND -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 5 -spreadType center -spacing -0.6 -pin {VDD VSS}
[11/17 10:51:12    171s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[11/17 10:51:13    171s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:51:13    171s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:51:14    171s] <CMD> editSplit
[11/17 10:51:36    173s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:51:36    173s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingLayers {}
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingLayers {}
[11/17 10:51:44    173s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeRingLayers {}
[11/17 10:51:44    173s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 10:51:44    173s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 10:52:34    177s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 10:52:34    177s] The ring targets are set to core/block ring wires.
[11/17 10:52:34    177s] addRing command will consider rows while creating rings.
[11/17 10:52:34    177s] addRing command will disallow rings to go over rows.
[11/17 10:52:34    177s] addRing command will ignore shorts while creating rings.
[11/17 10:52:34    177s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1.5 bottom 1.5 left 1.5 right 1.5} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 10:52:34    177s] 
[11/17 10:52:34    177s] Ring generation is complete.
[11/17 10:52:34    177s] vias are now being generated.
[11/17 10:52:34    177s] addRing created 8 wires.
[11/17 10:52:34    177s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/17 10:52:34    177s] +--------+----------------+----------------+
[11/17 10:52:34    177s] |  Layer |     Created    |     Deleted    |
[11/17 10:52:34    177s] +--------+----------------+----------------+
[11/17 10:52:34    177s] | Metal1 |        4       |       NA       |
[11/17 10:52:34    177s] |  Via1  |        8       |        0       |
[11/17 10:52:34    177s] | Metal2 |        4       |       NA       |
[11/17 10:52:34    177s] +--------+----------------+----------------+
[11/17 10:52:48    178s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:52:48    178s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:53:21    181s] <CMD> clearGlobalNets
[11/17 10:53:21    181s] net ignore based on current view = 0
[11/17 10:53:21    181s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[11/17 10:53:21    181s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[11/17 10:53:23    181s] <CMD> clearGlobalNets
[11/17 10:53:23    181s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[11/17 10:53:23    181s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[11/17 10:53:53    183s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/17 10:53:53    183s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[11/17 10:53:53    183s] *** Begin SPECIAL ROUTE on Wed Nov 17 10:53:53 2021 ***
[11/17 10:53:53    183s] SPECIAL ROUTE ran on directory: /ubc/ece/home/ugrads/l/l9w0b/Documents/level_project/place-n-route
[11/17 10:53:53    183s] SPECIAL ROUTE ran on machine: ssh-soc.ece.ubc.ca (Linux 3.10.0-1160.15.2.el7.x86_64 Xeon 2.19Ghz)
[11/17 10:53:53    183s] 
[11/17 10:53:53    183s] Begin option processing ...
[11/17 10:53:53    183s] srouteConnectPowerBump set to false
[11/17 10:53:53    183s] routeSelectNet set to "VDD VSS"
[11/17 10:53:53    183s] routeSpecial set to true
[11/17 10:53:53    183s] srouteBlockPin set to "useLef"
[11/17 10:53:53    184s] srouteBottomLayerLimit set to 1
[11/17 10:53:53    184s] srouteBottomTargetLayerLimit set to 1
[11/17 10:53:53    184s] srouteConnectConverterPin set to false
[11/17 10:53:53    184s] srouteCrossoverViaBottomLayer set to 1
[11/17 10:53:53    184s] srouteCrossoverViaTopLayer set to 11
[11/17 10:53:53    184s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/17 10:53:53    184s] srouteFollowCorePinEnd set to 3
[11/17 10:53:53    184s] srouteJogControl set to "preferWithChanges differentLayer"
[11/17 10:53:53    184s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/17 10:53:53    184s] sroutePadPinAllPorts set to true
[11/17 10:53:53    184s] sroutePreserveExistingRoutes set to true
[11/17 10:53:53    184s] srouteRoutePowerBarPortOnBothDir set to true
[11/17 10:53:53    184s] srouteStopBlockPin set to "nearestTarget"
[11/17 10:53:53    184s] srouteTopLayerLimit set to 11
[11/17 10:53:53    184s] srouteTopTargetLayerLimit set to 11
[11/17 10:53:53    184s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1768.00 megs.
[11/17 10:53:53    184s] 
[11/17 10:53:53    184s] Reading DB technology information...
[11/17 10:53:54    184s] Finished reading DB technology information.
[11/17 10:53:54    184s] Reading floorplan and netlist information...
[11/17 10:53:54    184s] Finished reading floorplan and netlist information.
[11/17 10:53:54    184s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/17 10:53:54    184s] Read in 24 layers, 11 routing layers, 1 overlap layer
[11/17 10:53:54    184s] Read in 2 nondefault rules, 0 used
[11/17 10:53:54    184s] Read in 583 macros, 30 used
[11/17 10:53:54    184s] Read in 30 components
[11/17 10:53:54    184s]   30 core components: 30 unplaced, 0 placed, 0 fixed
[11/17 10:53:54    184s] Read in 61 physical pins
[11/17 10:53:54    184s]   61 physical pins: 0 unplaced, 61 placed, 0 fixed
[11/17 10:53:54    184s] Read in 33 nets
[11/17 10:53:54    184s] Read in 2 special nets, 2 routed
[11/17 10:53:54    184s] Read in 121 terminals
[11/17 10:53:54    184s] 2 nets selected.
[11/17 10:53:54    184s] 
[11/17 10:53:54    184s] Begin power routing ...
[11/17 10:53:54    184s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/17 10:53:54    184s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/17 10:53:54    184s] Type 'man IMPSR-1256' for more detail.
[11/17 10:53:54    184s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/17 10:53:54    184s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/17 10:53:54    184s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/17 10:53:54    184s] Type 'man IMPSR-1256' for more detail.
[11/17 10:53:54    184s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/17 10:53:54    184s] CPU time for FollowPin 0 seconds
[11/17 10:53:54    184s] CPU time for FollowPin 0 seconds
[11/17 10:53:54    184s]   Number of IO ports routed: 0
[11/17 10:53:54    184s]   Number of Block ports routed: 0
[11/17 10:53:54    184s]   Number of Stripe ports routed: 0
[11/17 10:53:54    184s]   Number of Core ports routed: 22
[11/17 10:53:54    184s]   Number of Pad ports routed: 0
[11/17 10:53:54    184s]   Number of Power Bump ports routed: 0
[11/17 10:53:54    184s]   Number of Followpin connections: 11
[11/17 10:53:54    184s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1785.00 megs.
[11/17 10:53:54    184s] 
[11/17 10:53:54    184s] 
[11/17 10:53:54    184s] 
[11/17 10:53:54    184s]  Begin updating DB with routing results ...
[11/17 10:53:54    184s]  Updating DB with 61 io pins ...
[11/17 10:53:54    184s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/17 10:53:54    184s] Pin and blockage extraction finished
[11/17 10:53:54    184s] 
[11/17 10:53:54    184s] sroute created 33 wires.
[11/17 10:53:54    184s] ViaGen created 22 vias, deleted 0 via to avoid violation.
[11/17 10:53:54    184s] +--------+----------------+----------------+
[11/17 10:53:54    184s] |  Layer |     Created    |     Deleted    |
[11/17 10:53:54    184s] +--------+----------------+----------------+
[11/17 10:53:54    184s] | Metal1 |       33       |       NA       |
[11/17 10:53:54    184s] |  Via1  |       22       |        0       |
[11/17 10:53:54    184s] +--------+----------------+----------------+
[11/17 10:55:45    192s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/17 10:55:56    193s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/17 10:55:56    193s] <CMD> setEndCapMode -reset
[11/17 10:55:56    193s] <CMD> setEndCapMode -boundary_tap false
[11/17 10:55:56    193s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/17 10:55:56    193s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[11/17 10:55:56    193s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/17 10:55:56    193s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[11/17 10:55:56    193s] <CMD> setPlaceMode -reset
[11/17 10:55:56    193s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/17 10:55:56    193s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/17 10:55:56    193s] <CMD> setEndCapMode -reset
[11/17 10:55:56    193s] <CMD> setEndCapMode -boundary_tap false
[11/17 10:55:56    193s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[11/17 10:55:58    193s] <CMD> setPlaceMode -fp false
[11/17 10:55:58    193s] <CMD> place_design
[11/17 10:55:58    193s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 27, percentage of missing scan cell = 0.00% (0 / 27)
[11/17 10:55:58    193s] *** Starting placeDesign default flow ***
[11/17 10:55:58    193s] *** Start deleteBufferTree ***
[11/17 10:55:58    193s] Info: Detect buffers to remove automatically.
[11/17 10:55:58    193s] Analyzing netlist ...
[11/17 10:55:58    193s] Updating netlist
[11/17 10:55:58    193s] 
[11/17 10:55:58    193s] *summary: 0 instances (buffers/inverters) removed
[11/17 10:55:58    193s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/17 10:55:58    193s] **INFO: Enable pre-place timing setting for timing analysis
[11/17 10:55:58    193s] Set Using Default Delay Limit as 101.
[11/17 10:55:58    193s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/17 10:55:58    193s] Set Default Net Delay as 0 ps.
[11/17 10:55:58    193s] Set Default Net Load as 0 pF. 
[11/17 10:55:58    193s] **INFO: Analyzing IO path groups for slack adjustment
[11/17 10:55:58    193s] Effort level <high> specified for reg2reg_tmp.91461 path_group
[11/17 10:55:59    194s] AAE DB initialization (MEM=1007.51 CPU=0:00:00.2 REAL=0:00:00.0) 
[11/17 10:55:59    194s] #################################################################################
[11/17 10:55:59    194s] # Design Stage: PreRoute
[11/17 10:55:59    194s] # Design Name: level_fsm
[11/17 10:55:59    194s] # Design Mode: 90nm
[11/17 10:55:59    194s] # Analysis Mode: MMMC Non-OCV 
[11/17 10:55:59    194s] # Parasitics Mode: No SPEF/RCDB
[11/17 10:55:59    194s] # Signoff Settings: SI Off 
[11/17 10:55:59    194s] #################################################################################
[11/17 10:55:59    194s] Calculate delays in BcWc mode...
[11/17 10:55:59    194s] Topological Sorting (REAL = 0:00:00.0, MEM = 1007.5M, InitMEM = 1007.5M)
[11/17 10:55:59    194s] Start delay calculation (fullDC) (1 T). (MEM=1007.51)
[11/17 10:56:00    194s] Start AAE Lib Loading. (MEM=1023.64)
[11/17 10:56:00    194s] End AAE Lib Loading. (MEM=1042.72 CPU=0:00:00.1 Real=0:00:00.0)
[11/17 10:56:00    194s] End AAE Lib Interpolated Model. (MEM=1042.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 10:56:01    194s] First Iteration Infinite Tw... 
[11/17 10:56:02    194s] Total number of fetched objects 162
[11/17 10:56:02    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 10:56:02    194s] End delay calculation. (MEM=1133.96 CPU=0:00:00.1 REAL=0:00:00.0)
[11/17 10:56:02    194s] End delay calculation (fullDC). (MEM=1122.42 CPU=0:00:00.5 REAL=0:00:03.0)
[11/17 10:56:02    194s] *** CDM Built up (cpu=0:00:00.5  real=0:00:03.0  mem= 1122.4M) ***
[11/17 10:56:02    194s] **INFO: Disable pre-place timing setting for timing analysis
[11/17 10:56:03    194s] Set Using Default Delay Limit as 1000.
[11/17 10:56:03    194s] Set Default Net Delay as 1000 ps.
[11/17 10:56:03    194s] Set Default Net Load as 0.5 pF. 
[11/17 10:56:03    194s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/17 10:56:03    194s] Deleted 0 physical inst  (cell - / prefix -).
[11/17 10:56:03    194s] *** Starting "NanoPlace(TM) placement v#1 (mem=1108.3M)" ...
[11/17 10:56:04    194s] Wait...
[11/17 10:56:06    196s] *** Build Buffered Sizing Timing Model
[11/17 10:56:06    196s] (cpu=0:00:01.7 mem=1108.3M) ***
[11/17 10:56:06    196s] *** Build Virtual Sizing Timing Model
[11/17 10:56:06    196s] (cpu=0:00:01.9 mem=1108.3M) ***
[11/17 10:56:06    196s] No user-set net weight.
[11/17 10:56:06    196s] no activity file in design. spp won't run.
[11/17 10:56:06    196s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/17 10:56:06    196s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/17 10:56:06    196s] Define the scan chains before using this option.
[11/17 10:56:06    196s] Type 'man IMPSP-9042' for more detail.
[11/17 10:56:06    196s] #std cell=147 (0 fixed + 147 movable) #block=0 (0 floating + 0 preplaced)
[11/17 10:56:06    196s] #ioInst=0 #net=162 #term=578 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[11/17 10:56:06    196s] stdCell: 147 single + 0 double + 0 multi
[11/17 10:56:06    196s] Total standard cell length = 0.1856 (mm), area = 0.0003 (mm^2)
[11/17 10:56:06    196s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1108.3M
[11/17 10:56:06    196s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1108.3M
[11/17 10:56:06    196s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:06    196s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1108.3M
[11/17 10:56:06    196s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1108.3M
[11/17 10:56:06    196s] Core basic site is CoreSite
[11/17 10:56:07    196s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1108.3M
[11/17 10:56:07    196s] SiteArray: one-level site array dimensions = 10 x 104
[11/17 10:56:07    196s] SiteArray: use 4,160 bytes
[11/17 10:56:07    196s] SiteArray: current memory after site array memory allocatiion 1108.3M
[11/17 10:56:07    196s] SiteArray: FP blocked sites are writable
[11/17 10:56:07    196s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.005, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.016, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1108.3M
[11/17 10:56:07    196s] Estimated cell power/ground rail width = 0.160 um
[11/17 10:56:07    196s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 10:56:07    196s] Mark StBox On SiteArr starts
[11/17 10:56:07    196s] Mark StBox On SiteArr ends
[11/17 10:56:07    196s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.016, MEM:1108.3M
[11/17 10:56:07    196s] spiAuditVddOnBottomForRows for llg="default" starts
[11/17 10:56:07    196s] spiAuditVddOnBottomForRows ends
[11/17 10:56:07    196s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.019, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.030, REAL:0.119, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.006, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.010, REAL:0.014, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.220, REAL:0.335, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.220, REAL:0.342, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Starting pre-place ADS at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.006, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.007, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.001, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] ADSU 0.892 -> 0.937
[11/17 10:56:07    196s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.036, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] Average module density = 0.937.
[11/17 10:56:07    196s] Density for the design = 0.937.
[11/17 10:56:07    196s]        = stdcell_area 928 sites (317 um^2) / alloc_area 991 sites (339 um^2).
[11/17 10:56:07    196s] Pin Density = 0.5558.
[11/17 10:56:07    196s]             = total # of pins 578 / total area 1040.
[11/17 10:56:07    196s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] Initial padding reaches pin density 1.000 for top
[11/17 10:56:07    196s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.260
[11/17 10:56:07    196s] InitPadU 0.937 -> 0.950 for top
[11/17 10:56:07    196s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.009, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1108.3M
[11/17 10:56:07    196s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1108.3M
[11/17 10:56:07    196s] === lastAutoLevel = 5 
[11/17 10:56:07    196s] 0 delay mode for cte enabled initNetWt.
[11/17 10:56:07    196s] no activity file in design. spp won't run.
[11/17 10:56:07    196s] [spp] 0
[11/17 10:56:07    196s] [adp] 0:1:0:1
[11/17 10:56:07    197s] 0 delay mode for cte disabled initNetWt.
[11/17 10:56:07    197s] Clock gating cells determined by native netlist tracing.
[11/17 10:56:07    197s] no activity file in design. spp won't run.
[11/17 10:56:07    197s] no activity file in design. spp won't run.
[11/17 10:56:07    197s] Effort level <high> specified for reg2reg path_group
[11/17 10:56:08    197s] Iteration  1: Total net bbox = 9.610e+02 (6.80e+02 2.81e+02)
[11/17 10:56:08    197s]               Est.  stn bbox = 1.054e+03 (7.38e+02 3.16e+02)
[11/17 10:56:08    197s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1101.5M
[11/17 10:56:08    197s] Iteration  2: Total net bbox = 9.610e+02 (6.80e+02 2.81e+02)
[11/17 10:56:08    197s]               Est.  stn bbox = 1.054e+03 (7.38e+02 3.16e+02)
[11/17 10:56:08    197s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1102.5M
[11/17 10:56:09    197s] exp_mt_sequential is set from setPlaceMode option to 1
[11/17 10:56:09    197s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/17 10:56:09    197s] place_exp_mt_interval set to default 32
[11/17 10:56:09    197s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/17 10:56:09    197s] Iteration  3: Total net bbox = 8.146e+02 (5.56e+02 2.59e+02)
[11/17 10:56:09    197s]               Est.  stn bbox = 9.186e+02 (6.22e+02 2.96e+02)
[11/17 10:56:09    197s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1118.5M
[11/17 10:56:09    197s] Total number of setup views is 1.
[11/17 10:56:09    197s] Total number of active setup views is 1.
[11/17 10:56:09    197s] Active setup views:
[11/17 10:56:09    197s]     av_lsMax_rcWorst_cmFunc
[11/17 10:56:09    197s] Iteration  4: Total net bbox = 1.003e+03 (6.78e+02 3.25e+02)
[11/17 10:56:09    197s]               Est.  stn bbox = 1.126e+03 (7.53e+02 3.73e+02)
[11/17 10:56:09    197s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1118.5M
[11/17 10:56:09    197s] Iteration  5: Total net bbox = 1.071e+03 (6.58e+02 4.13e+02)
[11/17 10:56:09    197s]               Est.  stn bbox = 1.205e+03 (7.32e+02 4.72e+02)
[11/17 10:56:09    197s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1118.5M
[11/17 10:56:10    197s] Iteration  6: Total net bbox = 1.000e+03 (7.08e+02 2.93e+02)
[11/17 10:56:10    197s]               Est.  stn bbox = 1.118e+03 (7.84e+02 3.35e+02)
[11/17 10:56:10    197s]               cpu = 0:00:00.3 real = 0:00:03.0 mem = 1118.5M
[11/17 10:56:10    197s] *** cost = 1.000e+03 (7.08e+02 2.93e+02) (cpu for global=0:00:00.3) real=0:00:03.0***
[11/17 10:56:10    197s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[11/17 10:56:10    197s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1118.5M
[11/17 10:56:10    197s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:10    197s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1118.5M
[11/17 10:56:10    197s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:10    197s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.3
[11/17 10:56:10    197s] Core Placement runtime cpu: 0:00:00.3 real: 0:00:02.0
[11/17 10:56:10    197s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/17 10:56:10    197s] Type 'man IMPSP-9025' for more detail.
[11/17 10:56:10    197s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1118.5M
[11/17 10:56:10    197s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1118.5M
[11/17 10:56:10    197s] #spOpts: mergeVia=F 
[11/17 10:56:11    197s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:1118.5M
[11/17 10:56:11    197s] Core basic site is CoreSite
[11/17 10:56:11    197s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:1118.5M
[11/17 10:56:11    197s] SiteArray: one-level site array dimensions = 10 x 104
[11/17 10:56:11    197s] SiteArray: use 4,160 bytes
[11/17 10:56:11    197s] SiteArray: current memory after site array memory allocatiion 1118.5M
[11/17 10:56:11    197s] SiteArray: FP blocked sites are writable
[11/17 10:56:11    197s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.006, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.010, REAL:0.006, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.001, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.020, REAL:0.060, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.001, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:1118.5M
[11/17 10:56:11    197s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 10:56:11    197s] Mark StBox On SiteArr starts
[11/17 10:56:11    197s] Mark StBox On SiteArr ends
[11/17 10:56:11    197s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.010, REAL:0.003, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.010, REAL:0.007, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.050, REAL:0.235, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:         Starting CMU at level 5, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.007, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.070, REAL:0.357, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.080, REAL:0.381, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1118.5MB).
[11/17 10:56:11    197s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.557, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.587, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF: Starting RefinePlace at level 1, MEM:1118.5M
[11/17 10:56:11    197s] *** Starting refinePlace (0:03:18 mem=1118.5M) ***
[11/17 10:56:11    197s] Total net bbox length = 1.014e+03 (7.078e+02 3.062e+02) (ext = 2.976e+02)
[11/17 10:56:11    197s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 10:56:11    197s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:11    197s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1118.5M
[11/17 10:56:11    197s] Starting refinePlace ...
[11/17 10:56:11    197s]   Spread Effort: high, standalone mode, useDDP on.
[11/17 10:56:11    197s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1118.5MB) @(0:03:18 - 0:03:18).
[11/17 10:56:11    197s] Move report: preRPlace moves 146 insts, mean move: 1.38 um, max move: 3.50 um
[11/17 10:56:11    197s] 	Max move on inst (g2780): (22.37, 7.19) --> (23.80, 5.13)
[11/17 10:56:11    197s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[11/17 10:56:11    197s] wireLenOptFixPriorityInst 0 inst fixed
[11/17 10:56:11    197s] Placement tweakage begins.
[11/17 10:56:11    197s] wire length = 1.338e+03
[11/17 10:56:11    197s] wire length = 1.285e+03
[11/17 10:56:11    197s] Placement tweakage ends.
[11/17 10:56:11    197s] Move report: tweak moves 72 insts, mean move: 1.96 um, max move: 6.71 um
[11/17 10:56:11    197s] 	Max move on inst (g2783): (12.20, 11.97) --> (17.20, 10.26)
[11/17 10:56:11    197s] 
[11/17 10:56:11    197s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/17 10:56:12    197s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 10:56:12    197s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=1118.5MB) @(0:03:18 - 0:03:18).
[11/17 10:56:12    197s] Move report: Detail placement moves 146 insts, mean move: 1.62 um, max move: 6.07 um
[11/17 10:56:12    197s] 	Max move on inst (g2749): (17.28, 10.97) --> (12.20, 11.97)
[11/17 10:56:12    197s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1118.5MB
[11/17 10:56:12    197s] Statistics of distance of Instance movement in refine placement:
[11/17 10:56:12    197s]   maximum (X+Y) =         6.07 um
[11/17 10:56:12    197s]   inst (g2749) with max move: (17.2755, 10.9735) -> (12.2, 11.97)
[11/17 10:56:12    197s]   mean    (X+Y) =         1.62 um
[11/17 10:56:12    197s] Total instances flipped for legalization: 1
[11/17 10:56:12    197s] Summary Report:
[11/17 10:56:12    197s] Instances move: 146 (out of 147 movable)
[11/17 10:56:12    197s] Instances flipped: 1
[11/17 10:56:12    197s] Mean displacement: 1.62 um
[11/17 10:56:12    197s] Max displacement: 6.07 um (Instance: g2749) (17.2755, 10.9735) -> (12.2, 11.97)
[11/17 10:56:12    197s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[11/17 10:56:12    197s] Total instances moved : 146
[11/17 10:56:12    197s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.469, MEM:1118.5M
[11/17 10:56:12    197s] Total net bbox length = 1.126e+03 (7.429e+02 3.830e+02) (ext = 3.001e+02)
[11/17 10:56:12    197s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1118.5MB
[11/17 10:56:12    197s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1118.5MB) @(0:03:18 - 0:03:18).
[11/17 10:56:12    197s] *** Finished refinePlace (0:03:18 mem=1118.5M) ***
[11/17 10:56:12    197s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.654, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.001, MEM:1118.5M
[11/17 10:56:12    197s] *** End of Placement (cpu=0:00:02.9, real=0:00:09.0, mem=1118.5M) ***
[11/17 10:56:12    197s] #spOpts: mergeVia=F 
[11/17 10:56:12    197s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1118.5M
[11/17 10:56:12    197s] Core basic site is CoreSite
[11/17 10:56:12    197s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1118.5M
[11/17 10:56:12    197s] SiteArray: one-level site array dimensions = 10 x 104
[11/17 10:56:12    197s] SiteArray: use 4,160 bytes
[11/17 10:56:12    197s] SiteArray: current memory after site array memory allocatiion 1118.5M
[11/17 10:56:12    197s] SiteArray: FP blocked sites are writable
[11/17 10:56:12    197s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.001, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1118.5M
[11/17 10:56:12    197s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 10:56:12    197s] Mark StBox On SiteArr starts
[11/17 10:56:12    197s] Mark StBox On SiteArr ends
[11/17 10:56:12    197s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.030, REAL:0.029, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.002, MEM:1118.5M
[11/17 10:56:12    197s] default core: bins with density > 0.750 = 50.00 % ( 1 / 2 )
[11/17 10:56:12    197s] Density distribution unevenness ratio = 0.497%
[11/17 10:56:12    197s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1118.5M
[11/17 10:56:12    197s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1118.5M
[11/17 10:56:12    197s] *** Free Virtual Timing Model ...(mem=1118.5M)
[11/17 10:56:12    197s] Starting IO pin assignment...
[11/17 10:56:12    197s] The design is not routed. Using placement based method for pin assignment.
[11/17 10:56:12    197s] Completed IO pin assignment.
[11/17 10:56:13    197s] 
[11/17 10:56:13    197s] Starting congestion repair ...
[11/17 10:56:13    197s] User Input Parameters:
[11/17 10:56:13    197s] - Congestion Driven    : On
[11/17 10:56:13    197s] - Timing Driven        : Off
[11/17 10:56:13    197s] - Area-Violation Based : On
[11/17 10:56:13    197s] - Start Rollback Level : -5
[11/17 10:56:13    197s] - Legalized            : On
[11/17 10:56:13    197s] - Window Based         : Off
[11/17 10:56:13    197s] 
[11/17 10:56:13    197s] Starting Early Global Route congestion estimation: mem = 1118.5M
[11/17 10:56:13    197s] (I)       Reading DB...
[11/17 10:56:14    197s] (I)       Read data from FE... (mem=1118.5M)
[11/17 10:56:14    197s] (I)       Read nodes and places... (mem=1118.5M)
[11/17 10:56:14    197s] (I)       Done Read nodes and places (cpu=0.000s, mem=1118.5M)
[11/17 10:56:14    197s] (I)       Read nets... (mem=1118.5M)
[11/17 10:56:14    197s] (I)       Done Read nets (cpu=0.010s, mem=1118.5M)
[11/17 10:56:14    197s] (I)       Done Read data from FE (cpu=0.010s, mem=1118.5M)
[11/17 10:56:14    197s] (I)       before initializing RouteDB syMemory usage = 1118.5 MB
[11/17 10:56:14    197s] (I)       congestionReportName   : 
[11/17 10:56:14    197s] (I)       layerRangeFor2DCongestion : 
[11/17 10:56:14    197s] (I)       buildTerm2TermWires    : 1
[11/17 10:56:14    197s] (I)       doTrackAssignment      : 1
[11/17 10:56:14    197s] (I)       dumpBookshelfFiles     : 0
[11/17 10:56:14    197s] (I)       numThreads             : 1
[11/17 10:56:14    197s] (I)       bufferingAwareRouting  : false
[11/17 10:56:14    197s] [NR-eGR] honorMsvRouteConstraint: false
[11/17 10:56:14    197s] (I)       honorPin               : false
[11/17 10:56:14    197s] (I)       honorPinGuide          : true
[11/17 10:56:14    197s] (I)       honorPartition         : false
[11/17 10:56:14    197s] (I)       honorPartitionAllowFeedthru: false
[11/17 10:56:14    197s] (I)       allowPartitionCrossover: false
[11/17 10:56:14    197s] (I)       honorSingleEntry       : true
[11/17 10:56:14    197s] (I)       honorSingleEntryStrong : true
[11/17 10:56:14    197s] (I)       handleViaSpacingRule   : false
[11/17 10:56:14    197s] (I)       handleEolSpacingRule   : false
[11/17 10:56:14    197s] (I)       PDConstraint           : none
[11/17 10:56:14    197s] (I)       expBetterNDRHandling   : false
[11/17 10:56:14    197s] [NR-eGR] honorClockSpecNDR      : 0
[11/17 10:56:14    197s] (I)       routingEffortLevel     : 3
[11/17 10:56:14    197s] (I)       effortLevel            : standard
[11/17 10:56:14    197s] [NR-eGR] minRouteLayer          : 2
[11/17 10:56:14    197s] [NR-eGR] maxRouteLayer          : 127
[11/17 10:56:14    197s] (I)       relaxedTopLayerCeiling : 127
[11/17 10:56:14    197s] (I)       relaxedBottomLayerFloor: 2
[11/17 10:56:14    197s] (I)       numRowsPerGCell        : 1
[11/17 10:56:14    197s] (I)       speedUpLargeDesign     : 0
[11/17 10:56:14    197s] (I)       multiThreadingTA       : 1
[11/17 10:56:14    197s] (I)       optimizationMode       : false
[11/17 10:56:14    197s] (I)       routeSecondPG          : false
[11/17 10:56:14    197s] (I)       scenicRatioForLayerRelax: 0.00
[11/17 10:56:14    197s] (I)       detourLimitForLayerRelax: 0.00
[11/17 10:56:14    197s] (I)       punchThroughDistance   : 500.00
[11/17 10:56:14    197s] (I)       scenicBound            : 1.15
[11/17 10:56:14    197s] (I)       maxScenicToAvoidBlk    : 100.00
[11/17 10:56:14    197s] (I)       source-to-sink ratio   : 0.00
[11/17 10:56:14    197s] (I)       targetCongestionRatioH : 1.00
[11/17 10:56:14    197s] (I)       targetCongestionRatioV : 1.00
[11/17 10:56:14    197s] (I)       layerCongestionRatio   : 0.70
[11/17 10:56:14    197s] (I)       m1CongestionRatio      : 0.10
[11/17 10:56:14    197s] (I)       m2m3CongestionRatio    : 0.70
[11/17 10:56:14    197s] (I)       localRouteEffort       : 1.00
[11/17 10:56:14    197s] (I)       numSitesBlockedByOneVia: 8.00
[11/17 10:56:14    197s] (I)       supplyScaleFactorH     : 1.00
[11/17 10:56:14    197s] (I)       supplyScaleFactorV     : 1.00
[11/17 10:56:14    197s] (I)       highlight3DOverflowFactor: 0.00
[11/17 10:56:14    197s] (I)       routeVias              : 
[11/17 10:56:14    197s] (I)       readTROption           : true
[11/17 10:56:14    197s] (I)       extraSpacingFactor     : 1.00
[11/17 10:56:14    197s] [NR-eGR] numTracksPerClockWire  : 0
[11/17 10:56:14    197s] (I)       routeSelectedNetsOnly  : false
[11/17 10:56:14    197s] (I)       clkNetUseMaxDemand     : false
[11/17 10:56:14    197s] (I)       extraDemandForClocks   : 0
[11/17 10:56:14    197s] (I)       steinerRemoveLayers    : false
[11/17 10:56:14    197s] (I)       demoteLayerScenicScale : 1.00
[11/17 10:56:14    197s] (I)       nonpreferLayerCostScale : 100.00
[11/17 10:56:14    197s] (I)       similarTopologyRoutingFast : false
[11/17 10:56:14    197s] (I)       spanningTreeRefinement : false
[11/17 10:56:14    197s] (I)       spanningTreeRefinementAlpha : -1.00
[11/17 10:56:14    197s] (I)       starting read tracks
[11/17 10:56:14    197s] (I)       build grid graph
[11/17 10:56:14    197s] (I)       build grid graph start
[11/17 10:56:14    197s] [NR-eGR] Metal1 has no routable track
[11/17 10:56:14    197s] [NR-eGR] Metal2 has single uniform track structure
[11/17 10:56:14    197s] [NR-eGR] Metal3 has single uniform track structure
[11/17 10:56:14    197s] [NR-eGR] Metal4 has single uniform track structure
[11/17 10:56:14    197s] [NR-eGR] Metal5 has single uniform track structure
[11/17 10:56:14    197s] [NR-eGR] Metal6 has single uniform track structure
[11/17 10:56:14    197s] [NR-eGR] Metal7 has single uniform track structure
[11/17 10:56:14    197s] [NR-eGR] Metal8 has single uniform track structure
[11/17 10:56:14    197s] [NR-eGR] Metal9 has single uniform track structure
[11/17 10:56:14    197s] [NR-eGR] Metal10 has single uniform track structure
[11/17 10:56:14    197s] [NR-eGR] Metal11 has single uniform track structure
[11/17 10:56:14    197s] (I)       build grid graph end
[11/17 10:56:14    197s] (I)       merge level 0
[11/17 10:56:14    197s] (I)       numViaLayers=11
[11/17 10:56:14    197s] (I)       Reading via M2_M1_VH for layer: 0 
[11/17 10:56:14    197s] (I)       Reading via M3_M2_HV for layer: 1 
[11/17 10:56:14    197s] (I)       Reading via M4_M3_VH for layer: 2 
[11/17 10:56:14    197s] (I)       Reading via M5_M4_HV for layer: 3 
[11/17 10:56:14    197s] (I)       Reading via M6_M5_VH for layer: 4 
[11/17 10:56:14    197s] (I)       Reading via M7_M6_HV for layer: 5 
[11/17 10:56:14    197s] (I)       Reading via M8_M7_VH for layer: 6 
[11/17 10:56:14    197s] (I)       Reading via M9_M8_HV for layer: 7 
[11/17 10:56:14    197s] (I)       Reading via M10_M9_VH for layer: 8 
[11/17 10:56:14    197s] (I)       Reading via M11_M10_HV for layer: 9 
[11/17 10:56:14    197s] (I)       end build via table
[11/17 10:56:14    197s] [NR-eGR] Read 34 PG shapes in 0.000 seconds
[11/17 10:56:14    197s] 
[11/17 10:56:14    197s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=34 numBumpBlks=0 numBoundaryFakeBlks=0
[11/17 10:56:14    197s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 10:56:14    197s] (I)       readDataFromPlaceDB
[11/17 10:56:14    197s] (I)       Read net information..
[11/17 10:56:14    197s] [NR-eGR] Read numTotalNets=162  numIgnoredNets=0
[11/17 10:56:14    197s] (I)       Read testcase time = 0.000 seconds
[11/17 10:56:14    197s] 
[11/17 10:56:14    197s] (I)       read default dcut vias
[11/17 10:56:14    197s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[11/17 10:56:14    197s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[11/17 10:56:14    197s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[11/17 10:56:14    197s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[11/17 10:56:14    197s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[11/17 10:56:14    197s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[11/17 10:56:14    197s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[11/17 10:56:14    197s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[11/17 10:56:14    197s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[11/17 10:56:14    197s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[11/17 10:56:14    197s] (I)       early_global_route_priority property id does not exist.
[11/17 10:56:14    197s] (I)       build grid graph start
[11/17 10:56:14    197s] (I)       build grid graph end
[11/17 10:56:14    197s] (I)       Model blockage into capacity
[11/17 10:56:14    197s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[11/17 10:56:14    197s] (I)       Modeling time = 0.000 seconds
[11/17 10:56:14    197s] 
[11/17 10:56:14    197s] (I)       Number of ignored nets = 0
[11/17 10:56:14    197s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/17 10:56:14    197s] (I)       Number of clock nets = 1.  Ignored: No
[11/17 10:56:14    197s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/17 10:56:14    197s] (I)       Number of special nets = 0.  Ignored: Yes
[11/17 10:56:14    197s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/17 10:56:14    197s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/17 10:56:14    197s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/17 10:56:14    197s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/17 10:56:14    197s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 10:56:14    197s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 10:56:14    197s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1118.5 MB
[11/17 10:56:14    197s] (I)       Ndr track 0 does not exist
[11/17 10:56:14    197s] (I)       Layer1  viaCost=200.00
[11/17 10:56:14    197s] (I)       Layer2  viaCost=200.00
[11/17 10:56:14    197s] (I)       Layer3  viaCost=200.00
[11/17 10:56:14    197s] (I)       Layer4  viaCost=200.00
[11/17 10:56:14    197s] (I)       Layer5  viaCost=200.00
[11/17 10:56:14    197s] (I)       Layer6  viaCost=200.00
[11/17 10:56:14    197s] (I)       Layer7  viaCost=200.00
[11/17 10:56:14    197s] (I)       Layer8  viaCost=200.00
[11/17 10:56:14    197s] (I)       Layer9  viaCost=200.00
[11/17 10:56:14    197s] (I)       Layer10  viaCost=200.00
[11/17 10:56:14    197s] (I)       ---------------------Grid Graph Info--------------------
[11/17 10:56:14    197s] (I)       Routing area        : (3160, 0) - (61600, 54720)
[11/17 10:56:14    197s] (I)       Core area           : (10000, 10260) - (51600, 44460)
[11/17 10:56:14    197s] (I)       Site width          :   400  (dbu)
[11/17 10:56:14    197s] (I)       Row height          :  3420  (dbu)
[11/17 10:56:14    197s] (I)       GCell width         :  3420  (dbu)
[11/17 10:56:14    197s] (I)       GCell height        :  3420  (dbu)
[11/17 10:56:14    197s] (I)       Grid                :    18    16    11
[11/17 10:56:14    197s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/17 10:56:14    197s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/17 10:56:14    197s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/17 10:56:14    197s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/17 10:56:14    197s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/17 10:56:14    197s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/17 10:56:14    197s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/17 10:56:14    197s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[11/17 10:56:14    197s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/17 10:56:14    197s] (I)       Total num of tracks :     0   154   144   154   144   154   144   154   144    61    57
[11/17 10:56:14    197s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/17 10:56:14    197s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/17 10:56:14    197s] (I)       --------------------------------------------------------
[11/17 10:56:14    197s] 
[11/17 10:56:14    197s] [NR-eGR] ============ Routing rule table ============
[11/17 10:56:14    197s] [NR-eGR] Rule id: 0  Nets: 162 
[11/17 10:56:14    197s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/17 10:56:14    197s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/17 10:56:14    197s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/17 10:56:14    197s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/17 10:56:14    197s] [NR-eGR] ========================================
[11/17 10:56:14    197s] [NR-eGR] 
[11/17 10:56:14    197s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 10:56:14    197s] (I)       blocked tracks on layer2 : = 600 / 2464 (24.35%)
[11/17 10:56:14    197s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[11/17 10:56:14    197s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[11/17 10:56:14    197s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[11/17 10:56:14    197s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[11/17 10:56:14    197s] (I)       blocked tracks on layer7 : = 0 / 0 (0.00%)
[11/17 10:56:14    197s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[11/17 10:56:14    197s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[11/17 10:56:14    197s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[11/17 10:56:14    197s] (I)       blocked tracks on layer11 : = 0 / 0 (0.00%)
[11/17 10:56:14    197s] (I)       After initializing earlyGlobalRoute syMemory usage = 1118.5 MB
[11/17 10:56:14    197s] (I)       Loading and dumping file time : 0.04 seconds
[11/17 10:56:14    197s] (I)       ============= Initialization =============
[11/17 10:56:14    197s] (I)       totalPins=578  totalGlobalPin=508 (87.89%)
[11/17 10:56:14    197s] (I)       total 2D Cap : 21654 = (11394 H, 10260 V)
[11/17 10:56:14    197s] [NR-eGR] Layer group 1: route 162 net(s) in layer range [2, 11]
[11/17 10:56:14    197s] (I)       ============  Phase 1a Route ============
[11/17 10:56:14    197s] (I)       Phase 1a runs 0.01 seconds
[11/17 10:56:14    197s] (I)       Usage: 668 = (371 H, 297 V) = (3.26% H, 2.89% V) = (6.344e+02um H, 5.079e+02um V)
[11/17 10:56:14    197s] (I)       
[11/17 10:56:14    197s] (I)       ============  Phase 1b Route ============
[11/17 10:56:14    197s] (I)       Usage: 668 = (371 H, 297 V) = (3.26% H, 2.89% V) = (6.344e+02um H, 5.079e+02um V)
[11/17 10:56:14    197s] (I)       
[11/17 10:56:14    197s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142280e+03um
[11/17 10:56:14    197s] (I)       ============  Phase 1c Route ============
[11/17 10:56:14    197s] (I)       Usage: 668 = (371 H, 297 V) = (3.26% H, 2.89% V) = (6.344e+02um H, 5.079e+02um V)
[11/17 10:56:14    197s] (I)       
[11/17 10:56:14    197s] (I)       ============  Phase 1d Route ============
[11/17 10:56:14    197s] (I)       Usage: 668 = (371 H, 297 V) = (3.26% H, 2.89% V) = (6.344e+02um H, 5.079e+02um V)
[11/17 10:56:14    197s] (I)       
[11/17 10:56:14    197s] (I)       ============  Phase 1e Route ============
[11/17 10:56:14    197s] (I)       Phase 1e runs 0.00 seconds
[11/17 10:56:14    197s] (I)       Usage: 668 = (371 H, 297 V) = (3.26% H, 2.89% V) = (6.344e+02um H, 5.079e+02um V)
[11/17 10:56:14    197s] (I)       
[11/17 10:56:14    197s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142280e+03um
[11/17 10:56:14    197s] [NR-eGR] 
[11/17 10:56:14    197s] (I)       ============  Phase 1l Route ============
[11/17 10:56:14    197s] (I)       Phase 1l runs 0.00 seconds
[11/17 10:56:14    197s] (I)       
[11/17 10:56:14    197s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 10:56:14    197s] [NR-eGR]                        OverCon            
[11/17 10:56:14    197s] [NR-eGR]                         #Gcell     %Gcell
[11/17 10:56:14    197s] [NR-eGR]       Layer                (0)    OverCon 
[11/17 10:56:14    197s] [NR-eGR] ----------------------------------------------
[11/17 10:56:14    197s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR] ----------------------------------------------
[11/17 10:56:14    197s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/17 10:56:14    197s] [NR-eGR] 
[11/17 10:56:14    197s] (I)       Total Global Routing Runtime: 0.02 seconds
[11/17 10:56:14    197s] (I)       total 2D Cap : 21656 = (11394 H, 10262 V)
[11/17 10:56:14    197s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/17 10:56:14    197s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/17 10:56:14    197s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1118.5M
[11/17 10:56:14    197s] [hotspot] +------------+---------------+---------------+
[11/17 10:56:14    197s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 10:56:14    197s] [hotspot] +------------+---------------+---------------+
[11/17 10:56:14    197s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 10:56:14    197s] [hotspot] +------------+---------------+---------------+
[11/17 10:56:14    197s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 10:56:14    197s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 10:56:14    197s] 
[11/17 10:56:14    197s] === incrementalPlace Internal Loop 1 ===
[11/17 10:56:14    197s] Skipped repairing congestion.
[11/17 10:56:14    197s] Starting Early Global Route wiring: mem = 1118.5M
[11/17 10:56:14    197s] (I)       ============= track Assignment ============
[11/17 10:56:14    197s] (I)       extract Global 3D Wires
[11/17 10:56:14    197s] (I)       Extract Global WL : time=0.00
[11/17 10:56:14    197s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/17 10:56:14    197s] (I)       Initialization real time=0.00 seconds
[11/17 10:56:14    197s] (I)       Run Multi-thread track assignment
[11/17 10:56:14    197s] (I)       Kernel real time=0.29 seconds
[11/17 10:56:14    197s] (I)       End Greedy Track Assignment
[11/17 10:56:14    197s] [NR-eGR] --------------------------------------------------------------------------
[11/17 10:56:14    197s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 519
[11/17 10:56:14    197s] [NR-eGR] Metal2  (2V) length: 5.305400e+02um, number of vias: 708
[11/17 10:56:14    197s] [NR-eGR] Metal3  (3H) length: 5.856000e+02um, number of vias: 99
[11/17 10:56:14    197s] [NR-eGR] Metal4  (4V) length: 1.031825e+02um, number of vias: 28
[11/17 10:56:14    197s] [NR-eGR] Metal5  (5H) length: 5.870000e+01um, number of vias: 6
[11/17 10:56:14    197s] [NR-eGR] Metal6  (6V) length: 4.500000e-01um, number of vias: 3
[11/17 10:56:14    197s] [NR-eGR] Metal7  (7H) length: 1.700000e+01um, number of vias: 1
[11/17 10:56:14    197s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 1
[11/17 10:56:14    197s] [NR-eGR] Metal9  (9H) length: 7.500000e+00um, number of vias: 0
[11/17 10:56:14    197s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/17 10:56:14    197s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[11/17 10:56:14    197s] [NR-eGR] Total length: 1.302972e+03um, number of vias: 1365
[11/17 10:56:14    197s] [NR-eGR] --------------------------------------------------------------------------
[11/17 10:56:14    197s] [NR-eGR] Total eGR-routed clock nets wire length: 9.437500e+01um 
[11/17 10:56:14    197s] [NR-eGR] --------------------------------------------------------------------------
[11/17 10:56:14    197s] Early Global Route wiring runtime: 0.05 seconds, mem = 1102.6M
[11/17 10:56:14    197s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[11/17 10:56:15    198s] *** Finishing placeDesign default flow ***
[11/17 10:56:15    198s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0:17, mem = 1102.6M **
[11/17 10:56:16    198s] 
[11/17 10:56:16    198s] *** Summary of all messages that are not suppressed in this session:
[11/17 10:56:16    198s] Severity  ID               Count  Summary                                  
[11/17 10:56:16    198s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/17 10:56:16    198s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/17 10:56:16    198s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/17 10:56:16    198s] *** Message Summary: 3 warning(s), 0 error(s)
[11/17 10:56:16    198s] 
[11/17 10:56:41    200s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:56:41    200s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:56:41    200s] <CMD> selectObject IO_Pin i2c_arb_lost_i
[11/17 10:56:42    200s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:56:42    200s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:56:42    200s] <CMD> deselectAll
[11/17 10:56:42    200s] <CMD> selectObject IO_Pin i2c_arb_lost_i
[11/17 10:56:52    201s] <CMD> set layerNameNoAbbreviation 0
[11/17 10:56:52    201s] <CMD> set layerNameNoAbbreviation 1
[11/17 10:56:52    201s] <CMD> deselectAll
[11/17 11:01:41    219s] <CMD> editSplit
[11/17 11:01:41    219s] <CMD> set layerNameNoAbbreviation 0
[11/17 11:01:41    219s] <CMD> set layerNameNoAbbreviation 1
[11/17 11:02:33    223s] <CMD> getCTSMode -engine -quiet
[11/17 11:02:44    224s] <CMD> set layerNameNoAbbreviation 0
[11/17 11:02:44    224s] <CMD> set layerNameNoAbbreviation 1
[11/17 11:02:44    224s] <CMD> editSplit
