
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity clock_divider is
	port ( 	clkin: in std_logic;
				reset: in std_logic;
				clkout: out std_logic);

end clock_divider;

architecture arch_clock_divider of clock_divider is

signal counter: integer:=0;
signal temp : std_logic := '1';

begin
process(clkin,counter,reset, temp)
begin

	if(reset = '1') then counter <=0; temp <='1'; 
		elsif(clkin'event and clkin = '1') then counter <= counter+1;
		  if (counter = 50000000) then temp <= NOT temp; counter<=0; 
		  end if; 
	end if;
	
	CLKout <= temp;

end process;
end arch_clock_divider;
