// Seed: 292440682
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wand id_4,
    input uwire id_5,
    output tri0 id_6,
    input wire id_7,
    output wire id_8,
    input wire id_9,
    output tri0 id_10,
    output wor id_11,
    output tri0 id_12,
    input supply1 id_13,
    input wor id_14,
    output supply1 id_15,
    output wor id_16,
    input supply1 id_17,
    input wire id_18,
    output wor id_19,
    output supply0 id_20
);
  id_22 :
  assert property (@(posedge 1 || id_0 || id_9 || (id_9) / {-1'd0 / 'b0{1}}) -1'h0)
  else;
  id_23 :
  assert property (@(1'h0) id_5)
  else;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    output tri id_7,
    input tri1 id_8,
    input tri id_9,
    input tri1 id_10
    , id_24,
    input supply0 id_11,
    output wand id_12,
    output uwire id_13,
    input supply0 id_14,
    input wire id_15,
    output tri0 id_16,
    input tri id_17,
    output supply0 id_18,
    input tri0 id_19,
    output supply1 id_20,
    input tri1 id_21,
    output supply0 id_22
);
  wire id_25;
  module_0 modCall_1 (
      id_19,
      id_9,
      id_3,
      id_19,
      id_22,
      id_17,
      id_2,
      id_17,
      id_4,
      id_9,
      id_12,
      id_13,
      id_4,
      id_19,
      id_21,
      id_12,
      id_13,
      id_3,
      id_19,
      id_18,
      id_13
  );
endmodule
