verilog xil_defaultlib --include "/home/mukund/Desktop/ToolsXilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../compfft.gen/sources_1/bd/led/ipshared/ec67/hdl" --include "../../../../compfft.gen/sources_1/bd/led/ipshared/86fe/hdl" \
"../../../bd/led/ip/led_processing_system7_0_0/sim/led_processing_system7_0_0.v" \
"../../../bd/led/ip/led_axi_interconnect_0_imp_xbar_0/sim/led_axi_interconnect_0_imp_xbar_0.v" \
"../../../bd/led/ip/led_xlslice_0_0/sim/led_xlslice_0_0.v" \
"../../../bd/led/ipshared/088b/axis_red_pitaya_adc.v" \
"../../../bd/led/ip/led_axis_red_pitaya_adc_0_1/sim/led_axis_red_pitaya_adc_0_1.v" \
"../../../bd/led/ip/led_xlslice_1_0/sim/led_xlslice_1_0.v" \
"../../../bd/led/ip/led_adc2bram_0_0/sim/led_adc2bram_0_0.v" \
"../../../bd/led/ip/led_blk_mem_gen_0_1/sim/led_blk_mem_gen_0_1.v" \
"../../../bd/led/ip/led_bra2bram_0_0/sim/led_bra2bram_0_0.v" \
"../../../bd/led/ip/led_xlconcat_4_0/sim/led_xlconcat_4_0.v" \
"../../../bd/led/ip/led_xlconstant_5_0/sim/led_xlconstant_5_0.v" \
"../../../bd/led/ip/led_xlconstant_7_0/sim/led_xlconstant_7_0.v" \
"../../../bd/led/ip/led_xlconstant_8_0/sim/led_xlconstant_8_0.v" \
"../../../bd/led/ip/led_xlconstant_0_1/sim/led_xlconstant_0_1.v" \
"../../../bd/led/ip/led_xlslice_3_0/sim/led_xlslice_3_0.v" \
"../../../bd/led/ip/led_xlslice_4_0/sim/led_xlslice_4_0.v" \
"../../../bd/led/ip/led_blk_mem_gen_0_2/sim/led_blk_mem_gen_0_2.v" \
"../../../bd/led/ip/led_outcou_0_0/sim/led_outcou_0_0.v" \
"../../../bd/led/ip/led_xlconcat_0_1/sim/led_xlconcat_0_1.v" \
"../../../bd/led/ip/led_xlconstant_0_2/sim/led_xlconstant_0_2.v" \
"../../../bd/led/ip/led_xlconstant_1_2/sim/led_xlconstant_1_2.v" \
"../../../bd/led/ip/led_xlconstant_2_1/sim/led_xlconstant_2_1.v" \
"../../../bd/led/ip/led_xlconcat_1_1/sim/led_xlconcat_1_1.v" \
"../../../bd/led/ip/led_xlconstant_3_1/sim/led_xlconstant_3_1.v" \
"../../../bd/led/ip/led_blk_mem_gen_1_2/sim/led_blk_mem_gen_1_2.v" \
"../../../bd/led/ip/led_blk_mem_gen_1_3/sim/led_blk_mem_gen_1_3.v" \
"../../../bd/led/ip/led_xlslice_0_2/sim/led_xlslice_0_2.v" \
"../../../bd/led/ip/led_xlslice_0_3/sim/led_xlslice_0_3.v" \
"../../../bd/led/ip/led_accumol_0_0/sim/led_accumol_0_0.v" \
"../../../bd/led/sim/led.v" \
"../../../bd/led/ip/led_axi_interconnect_0_imp_auto_pc_1/sim/led_axi_interconnect_0_imp_auto_pc_1.v" \
"../../../bd/led/ip/led_axi_interconnect_0_imp_auto_pc_0/sim/led_axi_interconnect_0_imp_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
