# This code was automatically generated by FPGA MGT Builder
# Timestamp: 2022-03-23 13:52:30.008
# User: madorsky
# FPGA MGT builder homepage: <link>

set_property LOC BD39 [get_ports refclk_p[ 0]]; # name: 120_0 156.25 MHz
set_property LOC BB39 [get_ports refclk_p[ 1]]; # name: 121_0 156.25 MHz
set_property LOC AY39 [get_ports refclk_p[ 2]]; # name: 122_0 156.25 MHz
set_property LOC AV39 [get_ports refclk_p[ 3]]; # name: 123_0 156.25 MHz
set_property LOC AT39 [get_ports refclk_p[ 4]]; # name: 124_0 156.25 MHz
set_property LOC AP39 [get_ports refclk_p[ 5]]; # name: 125_0 156.25 MHz
set_property LOC AM39 [get_ports refclk_p[ 6]]; # name: 126_0 156.25 MHz
set_property LOC AJ41 [get_ports refclk_p[ 7]]; # name: 127_0 156.25 MHz
set_property LOC AE41 [get_ports refclk_p[ 8]]; # name: 128_0 156.25 MHz
set_property LOC AA41 [get_ports refclk_p[ 9]]; # name: 129_0 156.25 MHz
set_property LOC  W41 [get_ports refclk_p[10]]; # name: 130_0 156.25 MHz
set_property LOC  U41 [get_ports refclk_p[11]]; # name: 131_0 156.25 MHz
set_property LOC  R41 [get_ports refclk_p[12]]; # name: 132_0 156.25 MHz
set_property LOC  N41 [get_ports refclk_p[13]]; # name: 133_0 156.25 MHz
set_property LOC  L41 [get_ports refclk_p[14]]; # name: 134_0 156.25 MHz
set_property LOC  J41 [get_ports refclk_p[15]]; # name: 135_0 156.25 MHz
set_property LOC BD13 [get_ports refclk_p[16]]; # name: 220_0 156.25 MHz
set_property LOC BB13 [get_ports refclk_p[17]]; # name: 221_0 156.25 MHz
set_property LOC AY13 [get_ports refclk_p[18]]; # name: 222_0 156.25 MHz
set_property LOC AV13 [get_ports refclk_p[19]]; # name: 223_0 156.25 MHz
set_property LOC AT13 [get_ports refclk_p[20]]; # name: 224_0 156.25 MHz
set_property LOC AP13 [get_ports refclk_p[21]]; # name: 225_0 156.25 MHz
set_property LOC AM13 [get_ports refclk_p[22]]; # name: 226_0 156.25 MHz
set_property LOC AJ11 [get_ports refclk_p[23]]; # name: 227_0 156.25 MHz
set_property LOC AE11 [get_ports refclk_p[24]]; # name: 228_0 156.25 MHz
set_property LOC AA11 [get_ports refclk_p[25]]; # name: 229_0 156.25 MHz
set_property LOC  W11 [get_ports refclk_p[26]]; # name: 230_0 156.25 MHz
set_property LOC  U11 [get_ports refclk_p[27]]; # name: 231_0 156.25 MHz
set_property LOC  R11 [get_ports refclk_p[28]]; # name: 232_0 156.25 MHz
set_property LOC  N11 [get_ports refclk_p[29]]; # name: 233_0 156.25 MHz
set_property LOC  L11 [get_ports refclk_p[30]]; # name: 234_0 156.25 MHz
set_property LOC  J11 [get_ports refclk_p[31]]; # name: 235_0 156.25 MHz
create_clock -period 6.400 -name refclk_p0  [get_ports refclk_p[ 0]];
create_clock -period 6.400 -name refclk_p1  [get_ports refclk_p[ 1]];
create_clock -period 6.400 -name refclk_p2  [get_ports refclk_p[ 2]];
create_clock -period 6.400 -name refclk_p3  [get_ports refclk_p[ 3]];
create_clock -period 6.400 -name refclk_p4  [get_ports refclk_p[ 4]];
create_clock -period 6.400 -name refclk_p5  [get_ports refclk_p[ 5]];
create_clock -period 6.400 -name refclk_p6  [get_ports refclk_p[ 6]];
create_clock -period 6.400 -name refclk_p7  [get_ports refclk_p[ 7]];
create_clock -period 6.400 -name refclk_p8  [get_ports refclk_p[ 8]];
create_clock -period 6.400 -name refclk_p9  [get_ports refclk_p[ 9]];
create_clock -period 6.400 -name refclk_p10 [get_ports refclk_p[10]];
create_clock -period 6.400 -name refclk_p11 [get_ports refclk_p[11]];
create_clock -period 6.400 -name refclk_p12 [get_ports refclk_p[12]];
create_clock -period 6.400 -name refclk_p13 [get_ports refclk_p[13]];
create_clock -period 6.400 -name refclk_p14 [get_ports refclk_p[14]];
create_clock -period 6.400 -name refclk_p15 [get_ports refclk_p[15]];
create_clock -period 6.400 -name refclk_p16 [get_ports refclk_p[16]];
create_clock -period 6.400 -name refclk_p17 [get_ports refclk_p[17]];
create_clock -period 6.400 -name refclk_p18 [get_ports refclk_p[18]];
create_clock -period 6.400 -name refclk_p19 [get_ports refclk_p[19]];
create_clock -period 6.400 -name refclk_p20 [get_ports refclk_p[20]];
create_clock -period 6.400 -name refclk_p21 [get_ports refclk_p[21]];
create_clock -period 6.400 -name refclk_p22 [get_ports refclk_p[22]];
create_clock -period 6.400 -name refclk_p23 [get_ports refclk_p[23]];
create_clock -period 6.400 -name refclk_p24 [get_ports refclk_p[24]];
create_clock -period 6.400 -name refclk_p25 [get_ports refclk_p[25]];
create_clock -period 6.400 -name refclk_p26 [get_ports refclk_p[26]];
create_clock -period 6.400 -name refclk_p27 [get_ports refclk_p[27]];
create_clock -period 6.400 -name refclk_p28 [get_ports refclk_p[28]];
create_clock -period 6.400 -name refclk_p29 [get_ports refclk_p[29]];
create_clock -period 6.400 -name refclk_p30 [get_ports refclk_p[30]];
create_clock -period 6.400 -name refclk_p31 [get_ports refclk_p[31]];
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p0 ] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p1 ] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p2 ] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p3 ] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p4 ] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p5 ] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p6 ] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p7 ] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p8 ] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p9 ] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p10] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p11] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p12] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p13] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p14] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p15] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p16] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p17] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p18] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p19] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p20] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p21] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p22] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p23] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p24] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p25] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p26] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p27] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p28] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p29] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p30] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks refclk_p31] -asynchronous
set_property LOC GTYE4_CHANNEL_X1Y0  [get_cells */quad_loop[ 0].GTYE4_QUAD_inst/mgt_loop[ 0].GTYE4_CHANNEL_tux_inst/GTYE4_CHANNEL_inst];
set_property LOC GTYE4_CHANNEL_X1Y1  [get_cells */quad_loop[ 0].GTYE4_QUAD_inst/mgt_loop[ 1].GTYE4_CHANNEL_tux_inst/GTYE4_CHANNEL_inst];
set_property LOC GTYE4_CHANNEL_X1Y2  [get_cells */quad_loop[ 0].GTYE4_QUAD_inst/mgt_loop[ 2].GTYE4_CHANNEL_tux_inst/GTYE4_CHANNEL_inst];
set_property LOC GTYE4_CHANNEL_X1Y3  [get_cells */quad_loop[ 0].GTYE4_QUAD_inst/mgt_loop[ 3].GTYE4_CHANNEL_tux_inst/GTYE4_CHANNEL_inst];
set_property LOC GTYE4_CHANNEL_X1Y4  [get_cells */quad_loop[ 1].GTYE4_QUAD_inst/mgt_loop[ 0].GTYE4_CHANNEL_tux_inst/GTYE4_CHANNEL_inst];
set_property LOC GTYE4_CHANNEL_X1Y5  [get_cells */quad_loop[ 1].GTYE4_QUAD_inst/mgt_loop[ 1].GTYE4_CHANNEL_tux_inst/GTYE4_CHANNEL_inst];
set_property LOC GTYE4_CHANNEL_X1Y6  [get_cells */quad_loop[ 1].GTYE4_QUAD_inst/mgt_loop[ 2].GTYE4_CHANNEL_tux_inst/GTYE4_CHANNEL_inst];
set_property LOC GTYE4_CHANNEL_X1Y7  [get_cells */quad_loop[ 1].GTYE4_QUAD_inst/mgt_loop[ 3].GTYE4_CHANNEL_tux_inst/GTYE4_CHANNEL_inst];
create_clock -period 2.550 -name rxclk1_0 [get_pins -filter {REF_PIN_NAME=~*RXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[0]*mgt_loop[0]*GTYE4_CHANNEL_inst*}]]; # p25g0
create_clock -period 2.550 -name txclk1_0 [get_pins -filter {REF_PIN_NAME=~*TXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[0]*mgt_loop[0]*GTYE4_CHANNEL_inst*}]]; # p25g0
create_clock -period 2.550 -name rxclk1_1 [get_pins -filter {REF_PIN_NAME=~*RXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[0]*mgt_loop[1]*GTYE4_CHANNEL_inst*}]]; # p25g1
create_clock -period 2.550 -name txclk1_1 [get_pins -filter {REF_PIN_NAME=~*TXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[0]*mgt_loop[1]*GTYE4_CHANNEL_inst*}]]; # p25g1
create_clock -period 2.550 -name rxclk1_2 [get_pins -filter {REF_PIN_NAME=~*RXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[0]*mgt_loop[2]*GTYE4_CHANNEL_inst*}]]; # p25g2
create_clock -period 2.550 -name txclk1_2 [get_pins -filter {REF_PIN_NAME=~*TXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[0]*mgt_loop[2]*GTYE4_CHANNEL_inst*}]]; # p25g2
create_clock -period 2.550 -name rxclk1_3 [get_pins -filter {REF_PIN_NAME=~*RXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[0]*mgt_loop[3]*GTYE4_CHANNEL_inst*}]]; # p25g3
create_clock -period 2.550 -name txclk1_3 [get_pins -filter {REF_PIN_NAME=~*TXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[0]*mgt_loop[3]*GTYE4_CHANNEL_inst*}]]; # p25g3
create_clock -period 2.550 -name rxclk1_4 [get_pins -filter {REF_PIN_NAME=~*RXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[1]*mgt_loop[0]*GTYE4_CHANNEL_inst*}]]; # p25g4
create_clock -period 2.550 -name txclk1_4 [get_pins -filter {REF_PIN_NAME=~*TXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[1]*mgt_loop[0]*GTYE4_CHANNEL_inst*}]]; # p25g4
create_clock -period 2.550 -name rxclk1_5 [get_pins -filter {REF_PIN_NAME=~*RXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[1]*mgt_loop[1]*GTYE4_CHANNEL_inst*}]]; # p25g5
create_clock -period 2.550 -name txclk1_5 [get_pins -filter {REF_PIN_NAME=~*TXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[1]*mgt_loop[1]*GTYE4_CHANNEL_inst*}]]; # p25g5
create_clock -period 2.550 -name rxclk1_6 [get_pins -filter {REF_PIN_NAME=~*RXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[1]*mgt_loop[2]*GTYE4_CHANNEL_inst*}]]; # p25g6
create_clock -period 2.550 -name txclk1_6 [get_pins -filter {REF_PIN_NAME=~*TXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[1]*mgt_loop[2]*GTYE4_CHANNEL_inst*}]]; # p25g6
create_clock -period 2.550 -name rxclk1_7 [get_pins -filter {REF_PIN_NAME=~*RXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[1]*mgt_loop[3]*GTYE4_CHANNEL_inst*}]]; # p25g7
create_clock -period 2.550 -name txclk1_7 [get_pins -filter {REF_PIN_NAME=~*TXOUTCLK} -of_objects [get_cells -hierarchical -filter {NAME =~ *quad_loop[1]*mgt_loop[3]*GTYE4_CHANNEL_inst*}]]; # p25g7
set_clock_groups -group [get_clocks -include_generated_clocks rxclk1_0] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks txclk1_0] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks rxclk1_1] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks txclk1_1] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks rxclk1_2] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks txclk1_2] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks rxclk1_3] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks txclk1_3] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks rxclk1_4] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks txclk1_4] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks rxclk1_5] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks txclk1_5] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks rxclk1_6] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks txclk1_6] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks rxclk1_7] -asynchronous
set_clock_groups -group [get_clocks -include_generated_clocks txclk1_7] -asynchronous
