// Seed: 1141146839
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3
);
endmodule
module module_1 #(
    parameter id_4 = 32'd99,
    parameter id_6 = 32'd72
) (
    input  tri  id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  wor  id_3,
    output tri0 _id_4
);
  logic [-1 : 1] _id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_3 = 0;
  tri0 id_7[id_4 : -1  *  !  id_6];
  ;
  wire id_8;
  wire id_9;
  assign id_7 = -1'h0;
endmodule
