Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 4C26048A304
	for <lists+qemu-devel@lfdr.de>; Mon, 10 Jan 2022 23:34:09 +0100 (CET)
Received: from localhost ([::1]:47778 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1n73Et-0003Xu-T5
	for lists+qemu-devel@lfdr.de; Mon, 10 Jan 2022 17:34:07 -0500
Received: from eggs.gnu.org ([209.51.188.92]:59054)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1n73Dr-0002XF-Da; Mon, 10 Jan 2022 17:33:03 -0500
Received: from [2607:f8b0:4864:20::d2d] (port=33729
 helo=mail-io1-xd2d.google.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1n73Dn-0000FB-HA; Mon, 10 Jan 2022 17:33:01 -0500
Received: by mail-io1-xd2d.google.com with SMTP id s6so19843996ioj.0;
 Mon, 10 Jan 2022 14:32:58 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=qGGZ8qjxcFhy2VdqzQ5rnrSOuu0MVO0MjG2jAsmi5+U=;
 b=KifTOdQmOisVjUzcs+MNs3i/ThxOwEq/EBwVgjrOp6RCm1ESlFs2Lv+IZBe2kmUDVF
 +lGu43GXL/RUmGwgee7TVFnhafIUIjJEq4j+2T7XHuD0yONotxsu5Y7KArAq5s896GXa
 fZEnxF/PCkuyRKKrkmznvSyU5u1+U0L3qpGUXf+x6qFMLR/1q45fGCZwYaPgQlmypqsE
 SeyZH/qIZipwOrJvZ//CSLDlEB9iFPj0lOS9BoeEe2Kp+4Fhmn6vZVvCrSCD5EMLsxPu
 6Lb+m0FZR81Dfr5keXYyiK66xBSaqizVbf9FHuhjtK3je7QHB5yBlMpV5CgaUd0ddzbm
 bk7Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=qGGZ8qjxcFhy2VdqzQ5rnrSOuu0MVO0MjG2jAsmi5+U=;
 b=aV9754CFVi7W+xKh6FUwIEBbkHlOaTsv5pEtQQhFJH5sZdNfkexoX/u304huzM8mAb
 ulBGtofL/K3695XnP3C5wBFd1U3rimdkb+H3Mu38h3w3I12Nrp38xV0DNaa4C9abi46L
 +kZTjMwJER3hTgR3DL2hkaUzX/qLqhPG5hIBOAaBGuRbElK45ImRhlMKGjbcQB+6+e39
 sK5LP88QOsXaRI0m7mvoOnElgp68uGZ8cqmrnXI+ZzZf43NazTDW2Koq8ROclPSz0oux
 4kv5rZRjytgLTIF3Pm8clr3ngfp2aW+/gVHG8K4ma6UbYuAyQA0ZgYJIRfwcAg+EqR2q
 5sFg==
X-Gm-Message-State: AOAM533/a+xzcfYxRpOWy2YX8y/G8VSAjdfjH0d2D/weCuK2o2ek8u7A
 KR8vOKjbcqq5SuFhad7M358JyNRNOa8ES60zvA8=
X-Google-Smtp-Source: ABdhPJyrXNzaKTnwPhvCnHOiq0oQ30eHSwX+NV2TTjJr32lI+zlHx9h7KtywmzTze6F8Z+Ygcye3PEBBJiFG+mC+VcU=
X-Received: by 2002:a02:6954:: with SMTP id e81mr43767jac.63.1641853977615;
 Mon, 10 Jan 2022 14:32:57 -0800 (PST)
MIME-Version: 1.0
References: <20220110051606.4031241-1-alistair.francis@opensource.wdc.com>
In-Reply-To: <20220110051606.4031241-1-alistair.francis@opensource.wdc.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Tue, 11 Jan 2022 08:32:31 +1000
Message-ID: <CAKmqyKM1oYC2FB0mYpFDKugegnpQ2cdrxANu_qaM1yHj2it_zA@mail.gmail.com>
Subject: Re: [PATCH] hw: timer: ibex_timer: Fixup reading w/o register
To: Alistair Francis <alistair.francis@opensource.wdc.com>
Content-Type: text/plain; charset="UTF-8"
X-Host-Lookup-Failed: Reverse DNS lookup failed for 2607:f8b0:4864:20::d2d
 (failed)
Received-SPF: pass client-ip=2607:f8b0:4864:20::d2d;
 envelope-from=alistair23@gmail.com; helo=mail-io1-xd2d.google.com
X-Spam_score_int: -10
X-Spam_score: -1.1
X-Spam_bar: -
X-Spam_report: (-1.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, RDNS_NONE=0.793, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=no autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>, wilfred.mallawa@wdc.com,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, Bin Meng <bmeng.cn@gmail.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Mon, Jan 10, 2022 at 3:16 PM Alistair Francis
<alistair.francis@opensource.wdc.com> wrote:
>
> From: Wilfred Mallawa <wilfred.mallawa@wdc.com>
>
> This change fixes a bug where a write only register is read.
> As per https://docs.opentitan.org/hw/ip/rv_timer/doc/#register-table
> the 'INTR_TEST0' register is write only.
>
> Signed-off-by: Wilfred Mallawa <wilfred.mallawa@wdc.com>

Thanks!

Applied to riscv-to-apply.next

Alistair

> ---
>  hw/timer/ibex_timer.c         | 14 +++++---------
>  include/hw/timer/ibex_timer.h |  1 -
>  2 files changed, 5 insertions(+), 10 deletions(-)
>
> diff --git a/hw/timer/ibex_timer.c b/hw/timer/ibex_timer.c
> index 66e1f8e48c..826c38b653 100644
> --- a/hw/timer/ibex_timer.c
> +++ b/hw/timer/ibex_timer.c
> @@ -130,7 +130,6 @@ static void ibex_timer_reset(DeviceState *dev)
>      s->timer_compare_upper0 = 0xFFFFFFFF;
>      s->timer_intr_enable = 0x00000000;
>      s->timer_intr_state = 0x00000000;
> -    s->timer_intr_test = 0x00000000;
>
>      ibex_timer_update_irqs(s);
>  }
> @@ -168,7 +167,8 @@ static uint64_t ibex_timer_read(void *opaque, hwaddr addr,
>          retvalue = s->timer_intr_state;
>          break;
>      case R_INTR_TEST:
> -        retvalue = s->timer_intr_test;
> +        qemu_log_mask(LOG_GUEST_ERROR,
> +                      "Attempted to read INTR_TEST, a write only register");
>          break;
>      default:
>          qemu_log_mask(LOG_GUEST_ERROR,
> @@ -215,10 +215,7 @@ static void ibex_timer_write(void *opaque, hwaddr addr,
>          s->timer_intr_state &= ~val;
>          break;
>      case R_INTR_TEST:
> -        s->timer_intr_test = val;
> -        if (s->timer_intr_enable &
> -            s->timer_intr_test &
> -            R_INTR_ENABLE_IE_0_MASK) {
> +        if (s->timer_intr_enable & val & R_INTR_ENABLE_IE_0_MASK) {
>              s->timer_intr_state |= R_INTR_STATE_IS_0_MASK;
>              qemu_set_irq(s->irq, true);
>          }
> @@ -247,8 +244,8 @@ static int ibex_timer_post_load(void *opaque, int version_id)
>
>  static const VMStateDescription vmstate_ibex_timer = {
>      .name = TYPE_IBEX_TIMER,
> -    .version_id = 1,
> -    .minimum_version_id = 1,
> +    .version_id = 2,
> +    .minimum_version_id = 2,
>      .post_load = ibex_timer_post_load,
>      .fields = (VMStateField[]) {
>          VMSTATE_UINT32(timer_ctrl, IbexTimerState),
> @@ -257,7 +254,6 @@ static const VMStateDescription vmstate_ibex_timer = {
>          VMSTATE_UINT32(timer_compare_upper0, IbexTimerState),
>          VMSTATE_UINT32(timer_intr_enable, IbexTimerState),
>          VMSTATE_UINT32(timer_intr_state, IbexTimerState),
> -        VMSTATE_UINT32(timer_intr_test, IbexTimerState),
>          VMSTATE_END_OF_LIST()
>      }
>  };
> diff --git a/include/hw/timer/ibex_timer.h b/include/hw/timer/ibex_timer.h
> index b6f69b38ee..1a0a28d5fa 100644
> --- a/include/hw/timer/ibex_timer.h
> +++ b/include/hw/timer/ibex_timer.h
> @@ -43,7 +43,6 @@ struct IbexTimerState {
>      uint32_t timer_compare_upper0;
>      uint32_t timer_intr_enable;
>      uint32_t timer_intr_state;
> -    uint32_t timer_intr_test;
>
>      uint32_t timebase_freq;
>
> --
> 2.34.1
>

