// !!!!!! This generated VQM is intended for Academic use or Internal Altera use only !!!!!!
// Functionality may not be correct on the programmed device or in simulation


// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/26/2019 14:38:24"

module 	spi_main (
	clk_i,
	clk_o,
	SCK,
	MOSI,
	MISO,
	SSEL,
	nRESET,
	nPE,
	LED,
	nConfig,
	dout,
	din,
	step,
	dir);
input 	clk_i;
output 	clk_o;
input 	SCK;
input 	MOSI;
output 	MISO;
input 	SSEL;
input 	nRESET;
output 	nPE;
output 	LED;
output 	nConfig;
output 	[13:0] dout;
input 	[15:0] din;
output 	[3:0] step;
output 	[3:0] dir;
wire \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ;
wire \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[2] ;
wire \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[3] ;
wire \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[4] ;
wire \~QUARTUS_CREATED_GND~I ;
wire \~QUARTUS_CREATED_UNVM~ ;
wire \~ALTERA_TMS~~ibuf ;
wire \~ALTERA_TMS~ ;
wire \~ALTERA_TCK~~ibuf ;
wire \~ALTERA_TCK~ ;
wire \~ALTERA_TDI~~ibuf ;
wire \~ALTERA_TDI~ ;
wire \~ALTERA_TDO~ ;
wire \~ALTERA_CONFIG_SEL~~ibuf ;
wire \~ALTERA_CONFIG_SEL~ ;
wire \~ALTERA_nCONFIG~~ibuf ;
wire \~ALTERA_nCONFIG~ ;
wire \~ALTERA_nSTATUS~~ibuf ;
wire \~ALTERA_nSTATUS~ ;
wire \~ALTERA_CONF_DONE~~ibuf ;
wire \~ALTERA_CONF_DONE~ ;
wire \~QUARTUS_CREATED_ADC1~ ;
wire \~ALTERA_TDO~~obuf ;
wire \clk_i~input ;
wire \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_fbout ;
wire \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ;
wire \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ;
wire \div2048[0]~30 ;
wire \div2048[0] ;
wire \div2048[1]~10 ;
wire \div2048[1] ;
wire \div2048[1]~11 ;
wire \div2048[2]~12 ;
wire \div2048[2] ;
wire \div2048[2]~13 ;
wire \div2048[3]~14 ;
wire \div2048[3] ;
wire \div2048[3]~15 ;
wire \div2048[4]~16 ;
wire \div2048[4] ;
wire \MOSI~input ;
wire \SCK~input ;
wire \SCKr[0]~feeder ;
wire \SCKr[0] ;
wire \SCKr[1] ;
wire \SCKr[2] ;
wire \SSEL~input ;
wire \SSELr[0]~feeder ;
wire \SSELr[0] ;
wire \SSELr[1] ;
wire \data_recvd[0]~0 ;
wire \data_recvd[0] ;
wire \spibytecnt[0]~6 ;
wire \bitcnt~0 ;
wire \SSELr[2] ;
wire \bitcnt[2]~1 ;
wire \bitcnt[0] ;
wire \bitcnt~2 ;
wire \bitcnt[1] ;
wire \bitcnt~3 ;
wire \bitcnt[2] ;
wire \spibytecnt~5 ;
wire \spibytecnt~8 ;
wire \spibytecnt[2]~9 ;
wire \spibytecnt[0] ;
wire \spibytecnt[0]~7 ;
wire \spibytecnt[1]~10 ;
wire \spibytecnt[1] ;
wire \spibytecnt[1]~11 ;
wire \spibytecnt[2]~12 ;
wire \spibytecnt[2] ;
wire \spibytecnt[2]~13 ;
wire \spibytecnt[3]~14 ;
wire \spibytecnt[3] ;
wire \spibytecnt[3]~15 ;
wire \spibytecnt[4]~16 ;
wire \spibytecnt[4] ;
wire \byte_received~0 ;
wire \byte_received~1 ;
wire byte_received;
wire \data_inbuf[0]~0 ;
wire \data_inbuf[0]~1 ;
wire \data_inbuf[0] ;
wire \tap[0]~0 ;
wire \tap[0]~1 ;
wire \dirtime[0] ;
wire \steptime[0] ;
wire \data_recvd[1]~feeder ;
wire \data_recvd[1] ;
wire \data_recvd[2]~feeder ;
wire \data_recvd[2] ;
wire \data_recvd[3]~feeder ;
wire \data_recvd[3] ;
wire \vel0[11]~0 ;
wire \vel0[11] ;
wire \stepgen:s0|state.01~0 ;
wire \stepgen:s0|state.01 ;
wire \vel0[10] ;
wire \stepgen:s0|dir~1 ;
wire \stepgen:s0|dir~2 ;
wire \stepgen:s0|dir ;
wire \stepgen:s0|state.10~0 ;
wire \stepgen:s0|state.10 ;
wire \vel0[9]~feeder ;
wire \vel0[9] ;
wire \vel0[8]~feeder ;
wire \vel0[8] ;
wire \data_recvd[4]~feeder ;
wire \data_recvd[4] ;
wire \data_recvd[5] ;
wire \data_recvd[6]~feeder ;
wire \data_recvd[6] ;
wire \data_recvd[7]~feeder ;
wire \data_recvd[7] ;
wire \data_inbuf[7]~feeder ;
wire \data_inbuf[7] ;
wire \vel0[7] ;
wire \data_inbuf[6]~feeder ;
wire \data_inbuf[6] ;
wire \vel0[6]~feeder ;
wire \vel0[6] ;
wire \data_inbuf[5]~feeder ;
wire \data_inbuf[5] ;
wire \vel0[5] ;
wire \data_inbuf[4] ;
wire \vel0[4]~feeder ;
wire \vel0[4] ;
wire \data_inbuf[3]~feeder ;
wire \data_inbuf[3] ;
wire \vel0[3] ;
wire \data_inbuf[2] ;
wire \vel0[2]~feeder ;
wire \vel0[2] ;
wire \data_inbuf[1]~feeder ;
wire \data_inbuf[1] ;
wire \vel0[1]~feeder ;
wire \vel0[1] ;
wire \vel0[0]~feeder ;
wire \vel0[0] ;
wire \stepgen:s0|position[0]~21 ;
wire \stepgen:s0|position[0]~feeder ;
wire \WideNor0~0 ;
wire \div2048[4]~17 ;
wire \div2048[5]~18 ;
wire \div2048[5] ;
wire WideNor0;
wire \stepgen:s0|position[11]~53 ;
wire \stepgen:s0|position[0] ;
wire \stepgen:s0|position[0]~22 ;
wire \stepgen:s0|position[1]~23 ;
wire \stepgen:s0|position[1] ;
wire \stepgen:s0|position[1]~24 ;
wire \stepgen:s0|position[2]~25 ;
wire \stepgen:s0|position[2] ;
wire \stepgen:s0|position[2]~26 ;
wire \stepgen:s0|position[3]~27 ;
wire \stepgen:s0|position[3] ;
wire \stepgen:s0|position[3]~28 ;
wire \stepgen:s0|position[4]~29 ;
wire \stepgen:s0|position[4] ;
wire \stepgen:s0|position[4]~30 ;
wire \stepgen:s0|position[5]~31 ;
wire \stepgen:s0|position[5] ;
wire \stepgen:s0|position[5]~32 ;
wire \stepgen:s0|position[6]~33 ;
wire \stepgen:s0|position[6] ;
wire \stepgen:s0|position[6]~34 ;
wire \stepgen:s0|position[7]~35 ;
wire \stepgen:s0|position[7] ;
wire \stepgen:s0|position[7]~36 ;
wire \stepgen:s0|position[8]~37 ;
wire \stepgen:s0|position[8] ;
wire \stepgen:s0|position[8]~38 ;
wire \stepgen:s0|position[9]~39 ;
wire \stepgen:s0|position[9] ;
wire \stepgen:s0|position[9]~40 ;
wire \stepgen:s0|position[10]~41 ;
wire \stepgen:s0|position[10] ;
wire \stepgen:s0|position[10]~42 ;
wire \stepgen:s0|position[11]~43 ;
wire \stepgen:s0|position[11] ;
wire \stepgen:s0|position[11]~44 ;
wire \stepgen:s0|position[12]~45 ;
wire \stepgen:s0|position[12] ;
wire \stepgen:s0|position[12]~46 ;
wire \stepgen:s0|position[13]~47 ;
wire \stepgen:s0|position[13] ;
wire \stepgen:s0|position[13]~48 ;
wire \stepgen:s0|position[14]~49 ;
wire \stepgen:s0|position[14] ;
wire \tap[1] ;
wire \tap[0] ;
wire \stepgen:s0|pbit~0 ;
wire \stepgen:s0|pbit~1 ;
wire \stepgen:s0|ones~0 ;
wire \stepgen:s0|ones ;
wire \stepgen:s0|always0~1 ;
wire \stepgen:s0|timer~8 ;
wire \stepgen:s0|timer[0]~0 ;
wire \stepgen:s0|always0~0 ;
wire \stepgen:s0|timer[0]~5 ;
wire \stepgen:s0|timer[0]~6 ;
wire \stepgen:s0|timer[0] ;
wire \stepgen:s0|Add0~2 ;
wire \steptime[1]~feeder ;
wire \steptime[1] ;
wire \dirtime[1]~feeder ;
wire \dirtime[1] ;
wire \stepgen:s0|timer~9 ;
wire \stepgen:s0|timer[1]~1 ;
wire \stepgen:s0|timer[1] ;
wire \stepgen:s0|Add0~1 ;
wire \dirtime[2]~feeder ;
wire \dirtime[2] ;
wire \steptime[2] ;
wire \stepgen:s0|timer~7 ;
wire \stepgen:s0|timer[2]~2 ;
wire \stepgen:s0|timer[2] ;
wire \stepgen:s0|Add0~0 ;
wire \dirtime[3] ;
wire \steptime[3]~feeder ;
wire \steptime[3] ;
wire \stepgen:s0|timer~4 ;
wire \stepgen:s0|timer[3]~3 ;
wire \stepgen:s0|timer[3] ;
wire \stepgen:s0|Equal3~0 ;
wire \stepgen:s0|dir~0 ;
wire \stepgen:s0|step~0 ;
wire \stepgen:s0|step~1 ;
wire \stepgen:s0|step ;
wire \LED~1 ;
wire \do_enable_wdt~0 ;
wire do_enable_wdt;
wire \wdt:w|internal_enable~0 ;
wire \wdt:w|internal_enable ;
wire \wdt:w|timer[0]~7 ;
wire \div2048[5]~19 ;
wire \div2048[6]~20 ;
wire \div2048[6] ;
wire \div2048[6]~21 ;
wire \div2048[7]~22 ;
wire \div2048[7] ;
wire \div2048[7]~23 ;
wire \div2048[8]~24 ;
wire \div2048[8] ;
wire \wdt:w|always0~0 ;
wire \div2048[8]~25 ;
wire \div2048[9]~26 ;
wire \div2048[9] ;
wire \div2048[9]~27 ;
wire \div2048[10]~28 ;
wire \div2048[10] ;
wire \wdt:w|timer[1]~9 ;
wire \wdt:w|timer[1]~10 ;
wire \wdt:w|timer[1]~11 ;
wire \wdt:w|timer[0] ;
wire \wdt:w|timer[0]~8 ;
wire \wdt:w|timer[1]~12 ;
wire \wdt:w|timer[1] ;
wire \wdt:w|timer[1]~13 ;
wire \wdt:w|timer[2]~14 ;
wire \wdt:w|timer[2] ;
wire \wdt:w|timer[2]~15 ;
wire \wdt:w|timer[3]~16 ;
wire \wdt:w|timer[3] ;
wire \wdt:w|timer[3]~17 ;
wire \wdt:w|timer[4]~18 ;
wire \wdt:w|timer[4] ;
wire \wdt:w|timer[4]~19 ;
wire \wdt:w|timer[5]~20 ;
wire \wdt:w|timer[5] ;
wire \wdt:w|out~0 ;
wire \wdt:w|timer[5]~21 ;
wire \wdt:w|timer[6]~22 ;
wire \wdt:w|timer[6] ;
wire \wdt:w|out~1 ;
wire \wdt:w|out~2 ;
wire \real_dout[0]~0 ;
wire \real_dout[0] ;
wire \real_dout[1] ;
wire \real_dout[2] ;
wire \real_dout[3] ;
wire \real_dout[4] ;
wire \real_dout[5] ;
wire \real_dout[6] ;
wire \real_dout[7] ;
wire \real_dout[8] ;
wire \real_dout[9] ;
wire \real_dout[10] ;
wire \real_dout[11] ;
wire \real_dout[12] ;
wire \real_dout[13] ;
wire Spolarity;
wire \comb~0 ;
wire \vel1[11]~0 ;
wire \vel1[11] ;
wire \stepgen:s1|timer~9 ;
wire \stepgen:s1|timer[0]~0 ;
wire \stepgen:s1|timer[0]~5 ;
wire \vel1[10] ;
wire \vel1[9] ;
wire \vel1[8]~feeder ;
wire \vel1[8] ;
wire \vel1[7] ;
wire \vel1[6]~feeder ;
wire \vel1[6] ;
wire \vel1[5]~feeder ;
wire \vel1[5] ;
wire \vel1[4] ;
wire \vel1[3] ;
wire \vel1[2] ;
wire \vel1[1]~feeder ;
wire \vel1[1] ;
wire \vel1[0]~feeder ;
wire \vel1[0] ;
wire \stepgen:s1|position[0]~21 ;
wire \stepgen:s1|position[11]~37 ;
wire \stepgen:s1|position[0] ;
wire \stepgen:s1|position[0]~22 ;
wire \stepgen:s1|position[1]~23 ;
wire \stepgen:s1|position[1] ;
wire \stepgen:s1|position[1]~24 ;
wire \stepgen:s1|position[2]~25 ;
wire \stepgen:s1|position[2] ;
wire \stepgen:s1|position[2]~26 ;
wire \stepgen:s1|position[3]~27 ;
wire \stepgen:s1|position[3] ;
wire \stepgen:s1|position[3]~28 ;
wire \stepgen:s1|position[4]~29 ;
wire \stepgen:s1|position[4] ;
wire \stepgen:s1|position[4]~30 ;
wire \stepgen:s1|position[5]~31 ;
wire \stepgen:s1|position[5] ;
wire \stepgen:s1|position[5]~32 ;
wire \stepgen:s1|position[6]~33 ;
wire \stepgen:s1|position[6] ;
wire \stepgen:s1|position[6]~34 ;
wire \stepgen:s1|position[7]~35 ;
wire \stepgen:s1|position[7] ;
wire \stepgen:s1|position[7]~36 ;
wire \stepgen:s1|position[8]~38 ;
wire \stepgen:s1|position[8] ;
wire \stepgen:s1|position[8]~39 ;
wire \stepgen:s1|position[9]~40 ;
wire \stepgen:s1|position[9] ;
wire \stepgen:s1|position[9]~41 ;
wire \stepgen:s1|position[10]~42 ;
wire \stepgen:s1|position[10] ;
wire \stepgen:s1|position[10]~43 ;
wire \stepgen:s1|position[11]~44 ;
wire \stepgen:s1|position[11] ;
wire \stepgen:s1|position[11]~45 ;
wire \stepgen:s1|position[12]~46 ;
wire \stepgen:s1|position[12] ;
wire \stepgen:s1|position[12]~47 ;
wire \stepgen:s1|position[13]~48 ;
wire \stepgen:s1|position[13] ;
wire \stepgen:s1|pbit~0 ;
wire \stepgen:s1|position[13]~49 ;
wire \stepgen:s1|position[14]~50 ;
wire \stepgen:s1|position[14] ;
wire \stepgen:s1|pbit~1 ;
wire \stepgen:s1|timer[0]~6 ;
wire \stepgen:s1|timer[0]~7 ;
wire \stepgen:s1|timer[0] ;
wire \stepgen:s1|Add0~2 ;
wire \stepgen:s1|timer~10 ;
wire \stepgen:s1|timer[1]~1 ;
wire \stepgen:s1|timer[1] ;
wire \stepgen:s1|Add0~1 ;
wire \stepgen:s1|timer~8 ;
wire \stepgen:s1|timer[2]~2 ;
wire \stepgen:s1|timer[2] ;
wire \stepgen:s1|Add0~0 ;
wire \stepgen:s1|timer~4 ;
wire \stepgen:s1|timer[3]~3 ;
wire \stepgen:s1|timer[3] ;
wire \stepgen:s1|Equal3~0 ;
wire \stepgen:s1|dir~0 ;
wire \stepgen:s1|state.01~0 ;
wire \stepgen:s1|state.01 ;
wire \stepgen:s1|dir~1 ;
wire \stepgen:s1|dir~2 ;
wire \stepgen:s1|dir ;
wire \stepgen:s1|always0~0 ;
wire \stepgen:s1|state.10~0 ;
wire \stepgen:s1|state.10 ;
wire \stepgen:s1|ones~0 ;
wire \stepgen:s1|ones ;
wire \stepgen:s1|step~0 ;
wire \stepgen:s1|step~1 ;
wire \stepgen:s1|step~2 ;
wire \stepgen:s1|step ;
wire \comb~1 ;
wire \vel2[11]~feeder ;
wire \vel2[11]~0 ;
wire \vel2[11] ;
wire \vel2[10] ;
wire \vel2[9] ;
wire \vel2[8] ;
wire \vel2[7] ;
wire \vel2[6] ;
wire \vel2[5] ;
wire \vel2[4]~feeder ;
wire \vel2[4] ;
wire \vel2[3]~feeder ;
wire \vel2[3] ;
wire \vel2[2]~feeder ;
wire \vel2[2] ;
wire \vel2[1]~feeder ;
wire \vel2[1] ;
wire \vel2[0] ;
wire \stepgen:s2|position[0]~21 ;
wire \stepgen:s2|timer~9 ;
wire \stepgen:s2|timer[0]~0 ;
wire \stepgen:s2|timer[0]~5 ;
wire \stepgen:s2|timer[0]~6 ;
wire \stepgen:s2|timer[0]~7 ;
wire \stepgen:s2|timer[0] ;
wire \stepgen:s2|Add0~2 ;
wire \stepgen:s2|timer~10 ;
wire \stepgen:s2|timer[1]~1 ;
wire \stepgen:s2|timer[1] ;
wire \stepgen:s2|Add0~1 ;
wire \stepgen:s2|timer~8 ;
wire \stepgen:s2|timer[2]~2 ;
wire \stepgen:s2|timer[2] ;
wire \stepgen:s2|Add0~0 ;
wire \stepgen:s2|timer~4 ;
wire \stepgen:s2|timer[3]~3 ;
wire \stepgen:s2|timer[3] ;
wire \stepgen:s2|Equal3~0 ;
wire \stepgen:s2|dir~0 ;
wire \stepgen:s2|state.01~0 ;
wire \stepgen:s2|state.01 ;
wire \stepgen:s2|dir~1 ;
wire \stepgen:s2|dir~2 ;
wire \stepgen:s2|dir ;
wire \stepgen:s2|position[11]~53 ;
wire \stepgen:s2|position[0] ;
wire \stepgen:s2|position[0]~22 ;
wire \stepgen:s2|position[1]~23 ;
wire \stepgen:s2|position[1] ;
wire \stepgen:s2|position[1]~24 ;
wire \stepgen:s2|position[2]~25 ;
wire \stepgen:s2|position[2] ;
wire \stepgen:s2|position[2]~26 ;
wire \stepgen:s2|position[3]~27 ;
wire \stepgen:s2|position[3] ;
wire \stepgen:s2|position[3]~28 ;
wire \stepgen:s2|position[4]~29 ;
wire \stepgen:s2|position[4] ;
wire \stepgen:s2|position[4]~30 ;
wire \stepgen:s2|position[5]~31 ;
wire \stepgen:s2|position[5] ;
wire \stepgen:s2|position[5]~32 ;
wire \stepgen:s2|position[6]~33 ;
wire \stepgen:s2|position[6] ;
wire \stepgen:s2|position[6]~34 ;
wire \stepgen:s2|position[7]~35 ;
wire \stepgen:s2|position[7] ;
wire \stepgen:s2|position[7]~36 ;
wire \stepgen:s2|position[8]~37 ;
wire \stepgen:s2|position[8] ;
wire \stepgen:s2|position[8]~38 ;
wire \stepgen:s2|position[9]~39 ;
wire \stepgen:s2|position[9] ;
wire \stepgen:s2|position[9]~40 ;
wire \stepgen:s2|position[10]~41 ;
wire \stepgen:s2|position[10] ;
wire \stepgen:s2|position[10]~42 ;
wire \stepgen:s2|position[11]~43 ;
wire \stepgen:s2|position[11] ;
wire \stepgen:s2|position[11]~44 ;
wire \stepgen:s2|position[12]~45 ;
wire \stepgen:s2|position[12] ;
wire \stepgen:s2|position[12]~46 ;
wire \stepgen:s2|position[13]~47 ;
wire \stepgen:s2|position[13] ;
wire \stepgen:s2|position[13]~48 ;
wire \stepgen:s2|position[14]~49 ;
wire \stepgen:s2|position[14] ;
wire \stepgen:s2|pbit~0 ;
wire \stepgen:s2|pbit~1 ;
wire \stepgen:s2|always0~0 ;
wire \stepgen:s2|state.10~0 ;
wire \stepgen:s2|state.10 ;
wire \stepgen:s2|ones~0 ;
wire \stepgen:s2|ones ;
wire \stepgen:s2|step~0 ;
wire \stepgen:s2|step~1 ;
wire \stepgen:s2|step~2 ;
wire \stepgen:s2|step ;
wire \comb~2 ;
wire \vel3[11]~feeder ;
wire \vel3[11]~0 ;
wire \vel3[11] ;
wire \vel3[10] ;
wire \stepgen:s3|dir~1 ;
wire \stepgen:s3|dir~2 ;
wire \stepgen:s3|dir ;
wire \vel3[9]~feeder ;
wire \vel3[9] ;
wire \vel3[8]~feeder ;
wire \vel3[8] ;
wire \vel3[7] ;
wire \vel3[6]~feeder ;
wire \vel3[6] ;
wire \vel3[5]~feeder ;
wire \vel3[5] ;
wire \vel3[4] ;
wire \vel3[3]~feeder ;
wire \vel3[3] ;
wire \vel3[2] ;
wire \vel3[1]~feeder ;
wire \vel3[1] ;
wire \vel3[0]~feeder ;
wire \vel3[0] ;
wire \stepgen:s3|position[0]~21 ;
wire \stepgen:s3|position[0]~feeder ;
wire \stepgen:s3|position[11]~37 ;
wire \stepgen:s3|position[0] ;
wire \stepgen:s3|position[0]~22 ;
wire \stepgen:s3|position[1]~23 ;
wire \stepgen:s3|position[1] ;
wire \stepgen:s3|position[1]~24 ;
wire \stepgen:s3|position[2]~25 ;
wire \stepgen:s3|position[2] ;
wire \stepgen:s3|position[2]~26 ;
wire \stepgen:s3|position[3]~27 ;
wire \stepgen:s3|position[3] ;
wire \stepgen:s3|position[3]~28 ;
wire \stepgen:s3|position[4]~29 ;
wire \stepgen:s3|position[4] ;
wire \stepgen:s3|position[4]~30 ;
wire \stepgen:s3|position[5]~31 ;
wire \stepgen:s3|position[5] ;
wire \stepgen:s3|position[5]~32 ;
wire \stepgen:s3|position[6]~33 ;
wire \stepgen:s3|position[6] ;
wire \stepgen:s3|position[6]~34 ;
wire \stepgen:s3|position[7]~35 ;
wire \stepgen:s3|position[7] ;
wire \stepgen:s3|position[7]~36 ;
wire \stepgen:s3|position[8]~38 ;
wire \stepgen:s3|position[8] ;
wire \stepgen:s3|position[8]~39 ;
wire \stepgen:s3|position[9]~40 ;
wire \stepgen:s3|position[9] ;
wire \stepgen:s3|position[9]~41 ;
wire \stepgen:s3|position[10]~42 ;
wire \stepgen:s3|position[10] ;
wire \stepgen:s3|position[10]~43 ;
wire \stepgen:s3|position[11]~44 ;
wire \stepgen:s3|position[11] ;
wire \stepgen:s3|position[11]~45 ;
wire \stepgen:s3|position[12]~46 ;
wire \stepgen:s3|position[12] ;
wire \stepgen:s3|position[12]~47 ;
wire \stepgen:s3|position[13]~48 ;
wire \stepgen:s3|position[13] ;
wire \stepgen:s3|pbit~0 ;
wire \stepgen:s3|position[13]~49 ;
wire \stepgen:s3|position[14]~50 ;
wire \stepgen:s3|position[14] ;
wire \stepgen:s3|pbit~1 ;
wire \stepgen:s3|always0~1 ;
wire \stepgen:s3|timer~8 ;
wire \stepgen:s3|timer[0]~0 ;
wire \stepgen:s3|timer[0]~5 ;
wire \stepgen:s3|timer[0]~6 ;
wire \stepgen:s3|timer[0] ;
wire \stepgen:s3|Add0~2 ;
wire \stepgen:s3|timer~9 ;
wire \stepgen:s3|timer[1]~1 ;
wire \stepgen:s3|timer[1] ;
wire \stepgen:s3|Add0~1 ;
wire \stepgen:s3|timer~7 ;
wire \stepgen:s3|timer[2]~2 ;
wire \stepgen:s3|timer[2] ;
wire \stepgen:s3|Add0~0 ;
wire \stepgen:s3|timer~4 ;
wire \stepgen:s3|timer[3]~3 ;
wire \stepgen:s3|timer[3] ;
wire \stepgen:s3|Equal3~0 ;
wire \stepgen:s3|dir~0 ;
wire \stepgen:s3|state.01~0 ;
wire \stepgen:s3|state.01 ;
wire \stepgen:s3|state.10~0 ;
wire \stepgen:s3|state.10 ;
wire \stepgen:s3|ones~0 ;
wire \stepgen:s3|ones ;
wire \stepgen:s3|always0~0 ;
wire \stepgen:s3|step~0 ;
wire \stepgen:s3|step~1 ;
wire \stepgen:s3|step ;
wire \comb~3 ;
wire \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_o ;
wire \data_outbuf[7]~17 ;
wire \din[7]~input ;
wire \data_outbuf[7]~12 ;
wire \stepgen:s0|position[14]~50 ;
wire \stepgen:s0|position[15]~51 ;
wire \stepgen:s0|position[15] ;
wire \stepgen:s1|position[14]~51 ;
wire \stepgen:s1|position[15]~52 ;
wire \stepgen:s1|position[15] ;
wire \data_outbuf~13 ;
wire \data_outbuf~14 ;
wire \data_outbuf~15 ;
wire \din[15]~input ;
wire \stepgen:s3|position[14]~51 ;
wire \stepgen:s3|position[15]~52 ;
wire \stepgen:s3|position[15] ;
wire \stepgen:s2|position[14]~50 ;
wire \stepgen:s2|position[15]~51 ;
wire \stepgen:s2|position[15] ;
wire \data_outbuf~10 ;
wire \data_outbuf~11 ;
wire \data_outbuf~16 ;
wire \data_outbuf~18 ;
wire \data_outbuf[7] ;
wire \data_outbuf~19 ;
wire \data_outbuf~20 ;
wire \din[14]~input ;
wire \din[6]~input ;
wire \data_outbuf~21 ;
wire \data_outbuf~22 ;
wire \data_outbuf~23 ;
wire \data_outbuf~24 ;
wire \data_outbuf~25 ;
wire \data_outbuf[6] ;
wire \data_outbuf~26 ;
wire \data_outbuf~27 ;
wire \din[13]~input ;
wire \din[5]~input ;
wire \data_outbuf~28 ;
wire \data_outbuf~29 ;
wire \data_outbuf~30 ;
wire \data_outbuf~31 ;
wire \data_outbuf~32 ;
wire \data_outbuf[5] ;
wire \data_inbuf~2 ;
wire \data_outbuf~35 ;
wire \stepgen:s2|position[15]~52 ;
wire \stepgen:s2|position[16]~54 ;
wire \stepgen:s2|position[16] ;
wire \stepgen:s2|position[16]~55 ;
wire \stepgen:s2|position[17]~56 ;
wire \stepgen:s2|position[17] ;
wire \stepgen:s2|position[17]~57 ;
wire \stepgen:s2|position[18]~58 ;
wire \stepgen:s2|position[18] ;
wire \stepgen:s2|position[18]~59 ;
wire \stepgen:s2|position[19]~60 ;
wire \stepgen:s2|position[19] ;
wire \stepgen:s2|position[19]~61 ;
wire \stepgen:s2|position[20]~62 ;
wire \stepgen:s2|position[20] ;
wire \stepgen:s3|position[15]~53 ;
wire \stepgen:s3|position[16]~54 ;
wire \stepgen:s3|position[16] ;
wire \stepgen:s3|position[16]~55 ;
wire \stepgen:s3|position[17]~56 ;
wire \stepgen:s3|position[17] ;
wire \stepgen:s3|position[17]~57 ;
wire \stepgen:s3|position[18]~58 ;
wire \stepgen:s3|position[18] ;
wire \stepgen:s3|position[18]~59 ;
wire \stepgen:s3|position[19]~60 ;
wire \stepgen:s3|position[19] ;
wire \stepgen:s3|position[19]~61 ;
wire \stepgen:s3|position[20]~62 ;
wire \stepgen:s3|position[20] ;
wire \stepgen:s0|position[15]~52 ;
wire \stepgen:s0|position[16]~54 ;
wire \stepgen:s0|position[16] ;
wire \stepgen:s0|position[16]~55 ;
wire \stepgen:s0|position[17]~56 ;
wire \stepgen:s0|position[17] ;
wire \stepgen:s0|position[17]~57 ;
wire \stepgen:s0|position[18]~58 ;
wire \stepgen:s0|position[18] ;
wire \stepgen:s0|position[18]~59 ;
wire \stepgen:s0|position[19]~60 ;
wire \stepgen:s0|position[19] ;
wire \stepgen:s0|position[19]~61 ;
wire \stepgen:s0|position[20]~62 ;
wire \stepgen:s0|position[20] ;
wire \stepgen:s1|position[15]~53 ;
wire \stepgen:s1|position[16]~54 ;
wire \stepgen:s1|position[16] ;
wire \stepgen:s1|position[16]~55 ;
wire \stepgen:s1|position[17]~56 ;
wire \stepgen:s1|position[17] ;
wire \stepgen:s1|position[17]~57 ;
wire \stepgen:s1|position[18]~58 ;
wire \stepgen:s1|position[18] ;
wire \stepgen:s1|position[18]~59 ;
wire \stepgen:s1|position[19]~60 ;
wire \stepgen:s1|position[19] ;
wire \stepgen:s1|position[19]~61 ;
wire \stepgen:s1|position[20]~62 ;
wire \stepgen:s1|position[20] ;
wire \data_outbuf~33 ;
wire \data_outbuf~34 ;
wire \data_outbuf[4]~0 ;
wire \din[12]~input ;
wire \data_outbuf~36 ;
wire \data_outbuf~37 ;
wire \din[4]~input ;
wire \data_outbuf~38 ;
wire \data_outbuf~39 ;
wire \data_outbuf~40 ;
wire \data_outbuf~41 ;
wire \data_outbuf~82 ;
wire \data_outbuf[4] ;
wire \data_outbuf~56 ;
wire \data_outbuf~54 ;
wire \data_outbuf~55 ;
wire \data_outbuf[2]~1 ;
wire \din[10]~input ;
wire \data_outbuf~57 ;
wire \data_outbuf~58 ;
wire \din[2]~input ;
wire \data_outbuf~59 ;
wire \data_outbuf~60 ;
wire \data_outbuf~61 ;
wire \data_outbuf~62 ;
wire \data_outbuf~63 ;
wire \data_outbuf[2] ;
wire \data_outbuf~74 ;
wire \data_outbuf~72 ;
wire \data_outbuf~73 ;
wire \data_outbuf[0]~3 ;
wire \data_outbuf~75 ;
wire \data_outbuf~76 ;
wire \din[8]~input ;
wire \din[0]~input ;
wire \data_outbuf~77 ;
wire \data_outbuf~78 ;
wire \data_outbuf~79 ;
wire \data_outbuf~80 ;
wire \data_outbuf~81 ;
wire \data_outbuf[0] ;
wire \data_sent~8 ;
wire \data_sent[7]~1 ;
wire \data_sent[0] ;
wire \data_outbuf~64 ;
wire \data_outbuf~65 ;
wire \data_outbuf[1]~2 ;
wire \data_outbuf~66 ;
wire \data_outbuf~67 ;
wire \din[9]~input ;
wire \din[1]~input ;
wire \data_outbuf~68 ;
wire \data_outbuf~69 ;
wire \data_outbuf~70 ;
wire \data_outbuf~71 ;
wire \data_outbuf~84 ;
wire \data_outbuf[1] ;
wire \data_sent~7 ;
wire \data_sent[1] ;
wire \data_sent~6 ;
wire \data_sent[2] ;
wire \data_outbuf~42 ;
wire \data_outbuf~43 ;
wire \data_outbuf~44 ;
wire \din[11]~input ;
wire \din[3]~input ;
wire \data_outbuf~48 ;
wire \data_outbuf~49 ;
wire \data_outbuf~50 ;
wire \data_outbuf~51 ;
wire \data_outbuf~83 ;
wire \data_outbuf~46 ;
wire \data_outbuf~45 ;
wire \data_outbuf~47 ;
wire \data_outbuf~52 ;
wire \data_outbuf~53 ;
wire \data_outbuf[3] ;
wire \data_sent~5 ;
wire \data_sent[3] ;
wire \data_sent~4 ;
wire \data_sent[4] ;
wire \data_sent~3 ;
wire \data_sent[5] ;
wire \data_sent~2 ;
wire \data_sent[6] ;
wire \data_sent~0 ;
wire \data_sent[7] ;
wire \nRESET~input ;
wire [20:0] \stepgen:s0|position ;
wire [4:0] \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk ;
wire [10:0] div2048;
wire [20:0] \stepgen:s3|position ;
wire [6:0] \wdt:w|timer ;
wire [20:0] \stepgen:s2|position ;
wire [20:0] \stepgen:s1|position ;
wire [4:0] spibytecnt;
wire [3:0] \stepgen:s0|timer ;
wire [3:0] \stepgen:s1|timer ;
wire [7:0] data_outbuf;
wire [3:0] \stepgen:s2|timer ;
wire [3:0] \stepgen:s3|timer ;
wire [7:0] data_sent;
wire [2:0] SCKr;
wire [2:0] bitcnt;
wire [2:0] SSELr;
wire [13:0] real_dout;
wire [1:0] tap;
wire [11:0] vel0;
wire [7:0] data_recvd;
wire [7:0] data_inbuf;
wire [11:0] vel1;
wire [11:0] vel2;
wire [11:0] vel3;
wire [3:0] steptime;
wire [3:0] dirtime;

wire \__ALT_INV__SSELr[1] ;
wire \__ALT_INV__spibytecnt[1] ;

wire gnd;
wire vcc;

assign gnd = 1'b0;
assign vcc = 1'b1;

assign \__ALT_INV__SSELr[1]  = ~ \SSELr[1] ;
assign \__ALT_INV__spibytecnt[1]  = ~ \spibytecnt[1] ;

fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I_I (
	.combout(\~QUARTUS_CREATED_GND~I ));
defparam \~QUARTUS_CREATED_GND~I_I .sum_lutc_input = "datac";
defparam \~QUARTUS_CREATED_GND~I_I .lut_mask = "0000";

fiftyfivenm_io_obuf \LED~output_I (
	.i(\LED~1 ),
	.oe(\wdt:w|out~2 ),
	.o(LED));
defparam \LED~output_I .open_drain_output = "false";
defparam \LED~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[0]~output_I (
	.i(\real_dout[0] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[0]));
defparam \dout[0]~output_I .open_drain_output = "false";
defparam \dout[0]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[1]~output_I (
	.i(\real_dout[1] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[1]));
defparam \dout[1]~output_I .open_drain_output = "false";
defparam \dout[1]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[2]~output_I (
	.i(\real_dout[2] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[2]));
defparam \dout[2]~output_I .open_drain_output = "false";
defparam \dout[2]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[3]~output_I (
	.i(\real_dout[3] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[3]));
defparam \dout[3]~output_I .open_drain_output = "false";
defparam \dout[3]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[4]~output_I (
	.i(\real_dout[4] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[4]));
defparam \dout[4]~output_I .open_drain_output = "false";
defparam \dout[4]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[5]~output_I (
	.i(\real_dout[5] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[5]));
defparam \dout[5]~output_I .open_drain_output = "false";
defparam \dout[5]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[6]~output_I (
	.i(\real_dout[6] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[6]));
defparam \dout[6]~output_I .open_drain_output = "false";
defparam \dout[6]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[7]~output_I (
	.i(\real_dout[7] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[7]));
defparam \dout[7]~output_I .open_drain_output = "false";
defparam \dout[7]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[8]~output_I (
	.i(\real_dout[8] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[8]));
defparam \dout[8]~output_I .open_drain_output = "false";
defparam \dout[8]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[9]~output_I (
	.i(\real_dout[9] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[9]));
defparam \dout[9]~output_I .open_drain_output = "false";
defparam \dout[9]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[10]~output_I (
	.i(\real_dout[10] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[10]));
defparam \dout[10]~output_I .open_drain_output = "false";
defparam \dout[10]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[11]~output_I (
	.i(\real_dout[11] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[11]));
defparam \dout[11]~output_I .open_drain_output = "false";
defparam \dout[11]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[12]~output_I (
	.i(\real_dout[12] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[12]));
defparam \dout[12]~output_I .open_drain_output = "false";
defparam \dout[12]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dout[13]~output_I (
	.i(\real_dout[13] ),
	.oe(\wdt:w|out~2 ),
	.o(dout[13]));
defparam \dout[13]~output_I .open_drain_output = "false";
defparam \dout[13]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \step[0]~output_I (
	.i(\comb~0 ),
	.oe(\wdt:w|out~2 ),
	.o(step[0]));
defparam \step[0]~output_I .open_drain_output = "false";
defparam \step[0]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \step[1]~output_I (
	.i(\comb~1 ),
	.oe(\wdt:w|out~2 ),
	.o(step[1]));
defparam \step[1]~output_I .open_drain_output = "false";
defparam \step[1]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \step[2]~output_I (
	.i(\comb~2 ),
	.oe(\wdt:w|out~2 ),
	.o(step[2]));
defparam \step[2]~output_I .open_drain_output = "false";
defparam \step[2]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \step[3]~output_I (
	.i(\comb~3 ),
	.oe(\wdt:w|out~2 ),
	.o(step[3]));
defparam \step[3]~output_I .open_drain_output = "false";
defparam \step[3]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dir[0]~output_I (
	.i(\stepgen:s0|dir ),
	.oe(\wdt:w|out~2 ),
	.o(dir[0]));
defparam \dir[0]~output_I .open_drain_output = "false";
defparam \dir[0]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dir[1]~output_I (
	.i(\stepgen:s1|dir ),
	.oe(\wdt:w|out~2 ),
	.o(dir[1]));
defparam \dir[1]~output_I .open_drain_output = "false";
defparam \dir[1]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dir[2]~output_I (
	.i(\stepgen:s2|dir ),
	.oe(\wdt:w|out~2 ),
	.o(dir[2]));
defparam \dir[2]~output_I .open_drain_output = "false";
defparam \dir[2]~output_I .bus_hold = "false";

fiftyfivenm_io_obuf \dir[3]~output_I (
	.i(\stepgen:s3|dir ),
	.oe(\wdt:w|out~2 ),
	.o(dir[3]));
defparam \dir[3]~output_I .open_drain_output = "false";
defparam \dir[3]~output_I .bus_hold = "false";

assign clk_o = \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_o ;

assign MISO = \data_sent[7] ;

assign nPE = vcc;

assign nConfig = \nRESET~input ;

assign \~ALTERA_TDO~~obuf  = gnd;

assign \clk_i~input  = clk_i;

fiftyfivenm_pll \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 (
	.fbin(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_fbout ),
	.inclk({inclk_unconnected_wire_0,\clk_i~input }),
	.fbout(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_fbout ),
	.clk({\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[4] ,\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[3] ,\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[2] ,
\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ,\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] }));
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .operation_mode = "normal";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .switch_over_type = "auto";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .auto_settings = "false";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .pfd_min = 3076;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .pfd_max = 200000;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .vco_min = 1538;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .vco_max = 3333;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .vco_center = 1538;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .scan_chain_mif_file = "";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .bandwidth_type = "auto";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .vco_divide_by = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .vco_phase_shift_step = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk0_multiply_by = 4;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk0_divide_by = 5;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .m = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .m_initial = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .m_ph = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .n = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .vco_post_scale = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .charge_pump_current_bits = -1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .loop_filter_r_bits = -1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .loop_filter_c_bits = -1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk0_counter = "c0";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk1_counter = "unused";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk2_counter = "unused";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk3_counter = "unused";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .clk4_counter = "unused";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c0_high = 10;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c0_low = 10;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c0_initial = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c0_ph = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c0_mode = "even";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c1_high = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c1_low = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c1_initial = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c1_ph = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c1_mode = "bypass";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c2_high = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c2_low = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c2_initial = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c2_ph = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c2_mode = "bypass";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c3_high = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c3_low = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c3_initial = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c3_ph = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c3_mode = "bypass";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c4_high = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c4_low = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c4_initial = 1;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c4_ph = 0;
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c4_mode = "bypass";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|pll1 .c4_use_casc_in = "off";

fiftyfivenm_clkctrl \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl_I (
	.inclk({\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] }),
	.outclk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ));
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl_I .clock_type = "Global Clock";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl_I .ena_register_mode = "none";

fiftyfivenm_lcell_comb \div2048[0]~30_I (
	.datac(\div2048[0] ),
	.combout(\div2048[0]~30 ));
defparam \div2048[0]~30_I .sum_lutc_input = "datac";
defparam \div2048[0]~30_I .lut_mask = "0F0F";

dffeas \div2048[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[0]~30 ),
	.q(\div2048[0] ));
defparam \div2048[0]~I .power_up = "low";
defparam \div2048[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \div2048[1]~10_I (
	.dataa(\div2048[1] ),
	.datab(\div2048[0] ),
	.datad(vcc),
	.combout(\div2048[1]~10 ),
	.cout(\div2048[1]~11 ));
defparam \div2048[1]~10_I .sum_lutc_input = "datac";
defparam \div2048[1]~10_I .lut_mask = "6688";

dffeas \div2048[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[1]~10 ),
	.q(\div2048[1] ));
defparam \div2048[1]~I .power_up = "low";
defparam \div2048[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \div2048[2]~12_I (
	.dataa(\div2048[2] ),
	.datad(vcc),
	.cin(\div2048[1]~11 ),
	.combout(\div2048[2]~12 ),
	.cout(\div2048[2]~13 ));
defparam \div2048[2]~12_I .sum_lutc_input = "cin";
defparam \div2048[2]~12_I .lut_mask = "5A5F";

dffeas \div2048[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[2]~12 ),
	.q(\div2048[2] ));
defparam \div2048[2]~I .power_up = "low";
defparam \div2048[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \div2048[3]~14_I (
	.datab(\div2048[3] ),
	.datad(vcc),
	.cin(\div2048[2]~13 ),
	.combout(\div2048[3]~14 ),
	.cout(\div2048[3]~15 ));
defparam \div2048[3]~14_I .sum_lutc_input = "cin";
defparam \div2048[3]~14_I .lut_mask = "C30C";

dffeas \div2048[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[3]~14 ),
	.q(\div2048[3] ));
defparam \div2048[3]~I .power_up = "low";
defparam \div2048[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \div2048[4]~16_I (
	.dataa(\div2048[4] ),
	.datad(vcc),
	.cin(\div2048[3]~15 ),
	.combout(\div2048[4]~16 ),
	.cout(\div2048[4]~17 ));
defparam \div2048[4]~16_I .sum_lutc_input = "cin";
defparam \div2048[4]~16_I .lut_mask = "5A5F";

dffeas \div2048[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[4]~16 ),
	.q(\div2048[4] ));
defparam \div2048[4]~I .power_up = "low";
defparam \div2048[4]~I .is_wysiwyg = "true";

assign \MOSI~input  = MOSI;

assign \SCK~input  = SCK;

fiftyfivenm_lcell_comb \SCKr[0]~feeder_I (
	.datad(\SCK~input ),
	.combout(\SCKr[0]~feeder ));
defparam \SCKr[0]~feeder_I .sum_lutc_input = "datac";
defparam \SCKr[0]~feeder_I .lut_mask = "FF00";

dffeas \SCKr[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\SCKr[0]~feeder ),
	.q(\SCKr[0] ));
defparam \SCKr[0]~I .power_up = "low";
defparam \SCKr[0]~I .is_wysiwyg = "true";

dffeas \SCKr[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\SCKr[0] ),
	.sload(vcc),
	.q(\SCKr[1] ));
defparam \SCKr[1]~I .power_up = "low";
defparam \SCKr[1]~I .is_wysiwyg = "true";

dffeas \SCKr[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\SCKr[1] ),
	.sload(vcc),
	.q(\SCKr[2] ));
defparam \SCKr[2]~I .power_up = "low";
defparam \SCKr[2]~I .is_wysiwyg = "true";

assign \SSEL~input  = SSEL;

fiftyfivenm_lcell_comb \SSELr[0]~feeder_I (
	.datad(\SSEL~input ),
	.combout(\SSELr[0]~feeder ));
defparam \SSELr[0]~feeder_I .sum_lutc_input = "datac";
defparam \SSELr[0]~feeder_I .lut_mask = "FF00";

dffeas \SSELr[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\SSELr[0]~feeder ),
	.q(\SSELr[0] ));
defparam \SSELr[0]~I .power_up = "low";
defparam \SSELr[0]~I .is_wysiwyg = "true";

dffeas \SSELr[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\SSELr[0] ),
	.sload(vcc),
	.q(\SSELr[1] ));
defparam \SSELr[1]~I .power_up = "low";
defparam \SSELr[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_recvd[0]~0_I (
	.dataa(\SCKr[1] ),
	.datab(\SCKr[2] ),
	.datac(\SSELr[1] ),
	.combout(\data_recvd[0]~0 ));
defparam \data_recvd[0]~0_I .sum_lutc_input = "datac";
defparam \data_recvd[0]~0_I .lut_mask = "0202";

dffeas \data_recvd[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\MOSI~input ),
	.sload(vcc),
	.ena(\data_recvd[0]~0 ),
	.q(\data_recvd[0] ));
defparam \data_recvd[0]~I .power_up = "low";
defparam \data_recvd[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \spibytecnt[0]~6_I (
	.dataa(\spibytecnt[0] ),
	.datad(vcc),
	.combout(\spibytecnt[0]~6 ),
	.cout(\spibytecnt[0]~7 ));
defparam \spibytecnt[0]~6_I .sum_lutc_input = "datac";
defparam \spibytecnt[0]~6_I .lut_mask = "55AA";

fiftyfivenm_lcell_comb \bitcnt~0_I (
	.dataa(\SCKr[2] ),
	.datab(\SCKr[1] ),
	.datac(\bitcnt[0] ),
	.datad(\SSELr[1] ),
	.combout(\bitcnt~0 ));
defparam \bitcnt~0_I .sum_lutc_input = "datac";
defparam \bitcnt~0_I .lut_mask = "0004";

dffeas \SSELr[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\SSELr[1] ),
	.sload(vcc),
	.q(\SSELr[2] ));
defparam \SSELr[2]~I .power_up = "low";
defparam \SSELr[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \bitcnt[2]~1_I (
	.dataa(\SCKr[2] ),
	.datab(\SSELr[2] ),
	.datac(\SCKr[1] ),
	.datad(\SSELr[1] ),
	.combout(\bitcnt[2]~1 ));
defparam \bitcnt[2]~1_I .sum_lutc_input = "datac";
defparam \bitcnt[2]~1_I .lut_mask = "00DC";

dffeas \bitcnt[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\bitcnt~0 ),
	.ena(\bitcnt[2]~1 ),
	.q(\bitcnt[0] ));
defparam \bitcnt[0]~I .power_up = "low";
defparam \bitcnt[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \bitcnt~2_I (
	.dataa(\data_recvd[0]~0 ),
	.datac(\bitcnt[1] ),
	.datad(\bitcnt[0] ),
	.combout(\bitcnt~2 ));
defparam \bitcnt~2_I .sum_lutc_input = "datac";
defparam \bitcnt~2_I .lut_mask = "0AA0";

dffeas \bitcnt[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\bitcnt~2 ),
	.ena(\bitcnt[2]~1 ),
	.q(\bitcnt[1] ));
defparam \bitcnt[1]~I .power_up = "low";
defparam \bitcnt[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \bitcnt~3_I (
	.dataa(\bitcnt[1] ),
	.datab(\bitcnt[0] ),
	.datac(\bitcnt[2] ),
	.datad(\data_recvd[0]~0 ),
	.combout(\bitcnt~3 ));
defparam \bitcnt~3_I .sum_lutc_input = "datac";
defparam \bitcnt~3_I .lut_mask = "7800";

dffeas \bitcnt[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\bitcnt~3 ),
	.ena(\bitcnt[2]~1 ),
	.q(\bitcnt[2] ));
defparam \bitcnt[2]~I .power_up = "low";
defparam \bitcnt[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \spibytecnt~5_I (
	.dataa(\bitcnt[0] ),
	.datac(\bitcnt[1] ),
	.datad(\bitcnt[2] ),
	.combout(\spibytecnt~5 ));
defparam \spibytecnt~5_I .sum_lutc_input = "datac";
defparam \spibytecnt~5_I .lut_mask = "0005";

fiftyfivenm_lcell_comb \spibytecnt~8_I (
	.dataa(\SCKr[2] ),
	.datab(\SSELr[1] ),
	.datac(\SCKr[1] ),
	.datad(\spibytecnt~5 ),
	.combout(\spibytecnt~8 ));
defparam \spibytecnt~8_I .sum_lutc_input = "datac";
defparam \spibytecnt~8_I .lut_mask = "FDFF";

fiftyfivenm_lcell_comb \spibytecnt[2]~9_I (
	.dataa(\spibytecnt~8 ),
	.datab(\SSELr[1] ),
	.datad(\SSELr[2] ),
	.combout(\spibytecnt[2]~9 ));
defparam \spibytecnt[2]~9_I .sum_lutc_input = "datac";
defparam \spibytecnt[2]~9_I .lut_mask = "7755";

dffeas \spibytecnt[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\spibytecnt[0]~6 ),
	.sclr(\spibytecnt~8 ),
	.ena(\spibytecnt[2]~9 ),
	.q(\spibytecnt[0] ));
defparam \spibytecnt[0]~I .power_up = "low";
defparam \spibytecnt[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \spibytecnt[1]~10_I (
	.datab(\spibytecnt[1] ),
	.datad(vcc),
	.cin(\spibytecnt[0]~7 ),
	.combout(\spibytecnt[1]~10 ),
	.cout(\spibytecnt[1]~11 ));
defparam \spibytecnt[1]~10_I .sum_lutc_input = "cin";
defparam \spibytecnt[1]~10_I .lut_mask = "3C3F";

dffeas \spibytecnt[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\spibytecnt[1]~10 ),
	.sclr(\spibytecnt~8 ),
	.ena(\spibytecnt[2]~9 ),
	.q(\spibytecnt[1] ));
defparam \spibytecnt[1]~I .power_up = "low";
defparam \spibytecnt[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \spibytecnt[2]~12_I (
	.dataa(\spibytecnt[2] ),
	.datad(vcc),
	.cin(\spibytecnt[1]~11 ),
	.combout(\spibytecnt[2]~12 ),
	.cout(\spibytecnt[2]~13 ));
defparam \spibytecnt[2]~12_I .sum_lutc_input = "cin";
defparam \spibytecnt[2]~12_I .lut_mask = "A50A";

dffeas \spibytecnt[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\spibytecnt[2]~12 ),
	.sclr(\spibytecnt~8 ),
	.ena(\spibytecnt[2]~9 ),
	.q(\spibytecnt[2] ));
defparam \spibytecnt[2]~I .power_up = "low";
defparam \spibytecnt[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \spibytecnt[3]~14_I (
	.dataa(\spibytecnt[3] ),
	.datad(vcc),
	.cin(\spibytecnt[2]~13 ),
	.combout(\spibytecnt[3]~14 ),
	.cout(\spibytecnt[3]~15 ));
defparam \spibytecnt[3]~14_I .sum_lutc_input = "cin";
defparam \spibytecnt[3]~14_I .lut_mask = "5A5F";

dffeas \spibytecnt[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\spibytecnt[3]~14 ),
	.sclr(\spibytecnt~8 ),
	.ena(\spibytecnt[2]~9 ),
	.q(\spibytecnt[3] ));
defparam \spibytecnt[3]~I .power_up = "low";
defparam \spibytecnt[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \spibytecnt[4]~16_I (
	.datab(\spibytecnt[4] ),
	.cin(\spibytecnt[3]~15 ),
	.combout(\spibytecnt[4]~16 ));
defparam \spibytecnt[4]~16_I .sum_lutc_input = "cin";
defparam \spibytecnt[4]~16_I .lut_mask = "C3C3";

dffeas \spibytecnt[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\spibytecnt[4]~16 ),
	.sclr(\spibytecnt~8 ),
	.ena(\spibytecnt[2]~9 ),
	.q(\spibytecnt[4] ));
defparam \spibytecnt[4]~I .power_up = "low";
defparam \spibytecnt[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \byte_received~0_I (
	.dataa(\SCKr[1] ),
	.datab(\SCKr[2] ),
	.datac(\bitcnt[1] ),
	.datad(\bitcnt[0] ),
	.combout(\byte_received~0 ));
defparam \byte_received~0_I .sum_lutc_input = "datac";
defparam \byte_received~0_I .lut_mask = "2000";

fiftyfivenm_lcell_comb \byte_received~1_I (
	.datac(\byte_received~0 ),
	.datad(\bitcnt[2] ),
	.combout(\byte_received~1 ));
defparam \byte_received~1_I .sum_lutc_input = "datac";
defparam \byte_received~1_I .lut_mask = "F000";

dffeas \byte_received~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\byte_received~1 ),
	.ena(\__ALT_INV__SSELr[1] ),
	.q(byte_received));
defparam \byte_received~I .power_up = "low";
defparam \byte_received~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_inbuf[0]~0_I (
	.dataa(\spibytecnt[4] ),
	.datab(\SSELr[1] ),
	.datac(byte_received),
	.datad(\spibytecnt[0] ),
	.combout(\data_inbuf[0]~0 ));
defparam \data_inbuf[0]~0_I .sum_lutc_input = "datac";
defparam \data_inbuf[0]~0_I .lut_mask = "FFEF";

fiftyfivenm_lcell_comb \data_inbuf[0]~1_I (
	.dataa(\spibytecnt[3] ),
	.datab(\spibytecnt[2] ),
	.datad(\data_inbuf[0]~0 ),
	.combout(\data_inbuf[0]~1 ));
defparam \data_inbuf[0]~1_I .sum_lutc_input = "datac";
defparam \data_inbuf[0]~1_I .lut_mask = "0077";

dffeas \data_inbuf[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[0] ),
	.sload(vcc),
	.ena(\data_inbuf[0]~1 ),
	.q(\data_inbuf[0] ));
defparam \data_inbuf[0]~I .power_up = "low";
defparam \data_inbuf[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \tap[0]~0_I (
	.dataa(\spibytecnt[0] ),
	.datab(byte_received),
	.datac(\SSELr[1] ),
	.datad(\spibytecnt[4] ),
	.combout(\tap[0]~0 ));
defparam \tap[0]~0_I .sum_lutc_input = "datac";
defparam \tap[0]~0_I .lut_mask = "0008";

fiftyfivenm_lcell_comb \tap[0]~1_I (
	.dataa(\spibytecnt[3] ),
	.datab(\spibytecnt[1] ),
	.datac(\spibytecnt[2] ),
	.datad(\tap[0]~0 ),
	.combout(\tap[0]~1 ));
defparam \tap[0]~1_I .sum_lutc_input = "datac";
defparam \tap[0]~1_I .lut_mask = "0800";

dffeas \dirtime[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[0] ),
	.sload(vcc),
	.ena(\tap[0]~1 ),
	.q(\dirtime[0] ));
defparam \dirtime[0]~I .power_up = "low";
defparam \dirtime[0]~I .is_wysiwyg = "true";

dffeas \steptime[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[0] ),
	.sload(vcc),
	.ena(\tap[0]~1 ),
	.q(\steptime[0] ));
defparam \steptime[0]~I .power_up = "low";
defparam \steptime[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_recvd[1]~feeder_I (
	.datad(\data_recvd[0] ),
	.combout(\data_recvd[1]~feeder ));
defparam \data_recvd[1]~feeder_I .sum_lutc_input = "datac";
defparam \data_recvd[1]~feeder_I .lut_mask = "FF00";

dffeas \data_recvd[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[1]~feeder ),
	.ena(\data_recvd[0]~0 ),
	.q(\data_recvd[1] ));
defparam \data_recvd[1]~I .power_up = "low";
defparam \data_recvd[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_recvd[2]~feeder_I (
	.datad(\data_recvd[1] ),
	.combout(\data_recvd[2]~feeder ));
defparam \data_recvd[2]~feeder_I .sum_lutc_input = "datac";
defparam \data_recvd[2]~feeder_I .lut_mask = "FF00";

dffeas \data_recvd[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[2]~feeder ),
	.ena(\data_recvd[0]~0 ),
	.q(\data_recvd[2] ));
defparam \data_recvd[2]~I .power_up = "low";
defparam \data_recvd[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_recvd[3]~feeder_I (
	.datad(\data_recvd[2] ),
	.combout(\data_recvd[3]~feeder ));
defparam \data_recvd[3]~feeder_I .sum_lutc_input = "datac";
defparam \data_recvd[3]~feeder_I .lut_mask = "FF00";

dffeas \data_recvd[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[3]~feeder ),
	.ena(\data_recvd[0]~0 ),
	.q(\data_recvd[3] ));
defparam \data_recvd[3]~I .power_up = "low";
defparam \data_recvd[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel0[11]~0_I (
	.dataa(\spibytecnt[1] ),
	.datab(\spibytecnt[2] ),
	.datac(\spibytecnt[3] ),
	.datad(\tap[0]~0 ),
	.combout(\vel0[11]~0 ));
defparam \vel0[11]~0_I .sum_lutc_input = "datac";
defparam \vel0[11]~0_I .lut_mask = "0100";

dffeas \vel0[11]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[3] ),
	.sload(vcc),
	.ena(\vel0[11]~0 ),
	.q(\vel0[11] ));
defparam \vel0[11]~I .power_up = "low";
defparam \vel0[11]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|state.01~0_I (
	.dataa(\stepgen:s0|dir~0 ),
	.datac(\stepgen:s0|state.01 ),
	.datad(\stepgen:s0|always0~1 ),
	.combout(\stepgen:s0|state.01~0 ));
defparam \stepgen:s0|state.01~0_I .sum_lutc_input = "datac";
defparam \stepgen:s0|state.01~0_I .lut_mask = "F05A";

dffeas \stepgen:s0|state.01~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|state.01~0 ),
	.q(\stepgen:s0|state.01 ));
defparam \stepgen:s0|state.01~I .power_up = "low";
defparam \stepgen:s0|state.01~I .is_wysiwyg = "true";

dffeas \vel0[10]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[2] ),
	.sload(vcc),
	.ena(\vel0[11]~0 ),
	.q(\vel0[10] ));
defparam \vel0[10]~I .power_up = "low";
defparam \vel0[10]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|dir~1_I (
	.dataa(\stepgen:s0|dir~0 ),
	.datab(\stepgen:s0|state.01 ),
	.datac(\vel0[10] ),
	.datad(\stepgen:s0|always0~1 ),
	.combout(\stepgen:s0|dir~1 ));
defparam \stepgen:s0|dir~1_I .sum_lutc_input = "datac";
defparam \stepgen:s0|dir~1_I .lut_mask = "0080";

fiftyfivenm_lcell_comb \stepgen:s0|dir~2_I (
	.datab(\vel0[11] ),
	.datac(\stepgen:s0|dir ),
	.datad(\stepgen:s0|dir~1 ),
	.combout(\stepgen:s0|dir~2 ));
defparam \stepgen:s0|dir~2_I .sum_lutc_input = "datac";
defparam \stepgen:s0|dir~2_I .lut_mask = "CCF0";

dffeas \stepgen:s0|dir~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|dir~2 ),
	.q(\stepgen:s0|dir ));
defparam \stepgen:s0|dir~I .power_up = "low";
defparam \stepgen:s0|dir~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|state.10~0_I (
	.dataa(\stepgen:s0|dir~0 ),
	.datab(\stepgen:s0|state.01 ),
	.datac(\stepgen:s0|state.10 ),
	.datad(\stepgen:s0|always0~1 ),
	.combout(\stepgen:s0|state.10~0 ));
defparam \stepgen:s0|state.10~0_I .sum_lutc_input = "datac";
defparam \stepgen:s0|state.10~0_I .lut_mask = "50D8";

dffeas \stepgen:s0|state.10~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|state.10~0 ),
	.q(\stepgen:s0|state.10 ));
defparam \stepgen:s0|state.10~I .power_up = "low";
defparam \stepgen:s0|state.10~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel0[9]~feeder_I (
	.datad(\data_recvd[1] ),
	.combout(\vel0[9]~feeder ));
defparam \vel0[9]~feeder_I .sum_lutc_input = "datac";
defparam \vel0[9]~feeder_I .lut_mask = "FF00";

dffeas \vel0[9]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel0[9]~feeder ),
	.ena(\vel0[11]~0 ),
	.q(\vel0[9] ));
defparam \vel0[9]~I .power_up = "low";
defparam \vel0[9]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel0[8]~feeder_I (
	.datad(\data_recvd[0] ),
	.combout(\vel0[8]~feeder ));
defparam \vel0[8]~feeder_I .sum_lutc_input = "datac";
defparam \vel0[8]~feeder_I .lut_mask = "FF00";

dffeas \vel0[8]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel0[8]~feeder ),
	.ena(\vel0[11]~0 ),
	.q(\vel0[8] ));
defparam \vel0[8]~I .power_up = "low";
defparam \vel0[8]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_recvd[4]~feeder_I (
	.datad(\data_recvd[3] ),
	.combout(\data_recvd[4]~feeder ));
defparam \data_recvd[4]~feeder_I .sum_lutc_input = "datac";
defparam \data_recvd[4]~feeder_I .lut_mask = "FF00";

dffeas \data_recvd[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[4]~feeder ),
	.ena(\data_recvd[0]~0 ),
	.q(\data_recvd[4] ));
defparam \data_recvd[4]~I .power_up = "low";
defparam \data_recvd[4]~I .is_wysiwyg = "true";

dffeas \data_recvd[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[4] ),
	.sload(vcc),
	.ena(\data_recvd[0]~0 ),
	.q(\data_recvd[5] ));
defparam \data_recvd[5]~I .power_up = "low";
defparam \data_recvd[5]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_recvd[6]~feeder_I (
	.datad(\data_recvd[5] ),
	.combout(\data_recvd[6]~feeder ));
defparam \data_recvd[6]~feeder_I .sum_lutc_input = "datac";
defparam \data_recvd[6]~feeder_I .lut_mask = "FF00";

dffeas \data_recvd[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[6]~feeder ),
	.ena(\data_recvd[0]~0 ),
	.q(\data_recvd[6] ));
defparam \data_recvd[6]~I .power_up = "low";
defparam \data_recvd[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_recvd[7]~feeder_I (
	.datad(\data_recvd[6] ),
	.combout(\data_recvd[7]~feeder ));
defparam \data_recvd[7]~feeder_I .sum_lutc_input = "datac";
defparam \data_recvd[7]~feeder_I .lut_mask = "FF00";

dffeas \data_recvd[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[7]~feeder ),
	.ena(\data_recvd[0]~0 ),
	.q(\data_recvd[7] ));
defparam \data_recvd[7]~I .power_up = "low";
defparam \data_recvd[7]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_inbuf[7]~feeder_I (
	.datad(\data_recvd[7] ),
	.combout(\data_inbuf[7]~feeder ));
defparam \data_inbuf[7]~feeder_I .sum_lutc_input = "datac";
defparam \data_inbuf[7]~feeder_I .lut_mask = "FF00";

dffeas \data_inbuf[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[7]~feeder ),
	.ena(\data_inbuf[0]~1 ),
	.q(\data_inbuf[7] ));
defparam \data_inbuf[7]~I .power_up = "low";
defparam \data_inbuf[7]~I .is_wysiwyg = "true";

dffeas \vel0[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[7] ),
	.sload(vcc),
	.ena(\vel0[11]~0 ),
	.q(\vel0[7] ));
defparam \vel0[7]~I .power_up = "low";
defparam \vel0[7]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_inbuf[6]~feeder_I (
	.datad(\data_recvd[6] ),
	.combout(\data_inbuf[6]~feeder ));
defparam \data_inbuf[6]~feeder_I .sum_lutc_input = "datac";
defparam \data_inbuf[6]~feeder_I .lut_mask = "FF00";

dffeas \data_inbuf[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[6]~feeder ),
	.ena(\data_inbuf[0]~1 ),
	.q(\data_inbuf[6] ));
defparam \data_inbuf[6]~I .power_up = "low";
defparam \data_inbuf[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel0[6]~feeder_I (
	.datad(\data_inbuf[6] ),
	.combout(\vel0[6]~feeder ));
defparam \vel0[6]~feeder_I .sum_lutc_input = "datac";
defparam \vel0[6]~feeder_I .lut_mask = "FF00";

dffeas \vel0[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel0[6]~feeder ),
	.ena(\vel0[11]~0 ),
	.q(\vel0[6] ));
defparam \vel0[6]~I .power_up = "low";
defparam \vel0[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_inbuf[5]~feeder_I (
	.datad(\data_recvd[5] ),
	.combout(\data_inbuf[5]~feeder ));
defparam \data_inbuf[5]~feeder_I .sum_lutc_input = "datac";
defparam \data_inbuf[5]~feeder_I .lut_mask = "FF00";

dffeas \data_inbuf[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[5]~feeder ),
	.ena(\data_inbuf[0]~1 ),
	.q(\data_inbuf[5] ));
defparam \data_inbuf[5]~I .power_up = "low";
defparam \data_inbuf[5]~I .is_wysiwyg = "true";

dffeas \vel0[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[5] ),
	.sload(vcc),
	.ena(\vel0[11]~0 ),
	.q(\vel0[5] ));
defparam \vel0[5]~I .power_up = "low";
defparam \vel0[5]~I .is_wysiwyg = "true";

dffeas \data_inbuf[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[4] ),
	.sload(vcc),
	.ena(\data_inbuf[0]~1 ),
	.q(\data_inbuf[4] ));
defparam \data_inbuf[4]~I .power_up = "low";
defparam \data_inbuf[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel0[4]~feeder_I (
	.datad(\data_inbuf[4] ),
	.combout(\vel0[4]~feeder ));
defparam \vel0[4]~feeder_I .sum_lutc_input = "datac";
defparam \vel0[4]~feeder_I .lut_mask = "FF00";

dffeas \vel0[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel0[4]~feeder ),
	.ena(\vel0[11]~0 ),
	.q(\vel0[4] ));
defparam \vel0[4]~I .power_up = "low";
defparam \vel0[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_inbuf[3]~feeder_I (
	.datad(\data_recvd[3] ),
	.combout(\data_inbuf[3]~feeder ));
defparam \data_inbuf[3]~feeder_I .sum_lutc_input = "datac";
defparam \data_inbuf[3]~feeder_I .lut_mask = "FF00";

dffeas \data_inbuf[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[3]~feeder ),
	.ena(\data_inbuf[0]~1 ),
	.q(\data_inbuf[3] ));
defparam \data_inbuf[3]~I .power_up = "low";
defparam \data_inbuf[3]~I .is_wysiwyg = "true";

dffeas \vel0[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[3] ),
	.sload(vcc),
	.ena(\vel0[11]~0 ),
	.q(\vel0[3] ));
defparam \vel0[3]~I .power_up = "low";
defparam \vel0[3]~I .is_wysiwyg = "true";

dffeas \data_inbuf[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[2] ),
	.sload(vcc),
	.ena(\data_inbuf[0]~1 ),
	.q(\data_inbuf[2] ));
defparam \data_inbuf[2]~I .power_up = "low";
defparam \data_inbuf[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel0[2]~feeder_I (
	.datad(\data_inbuf[2] ),
	.combout(\vel0[2]~feeder ));
defparam \vel0[2]~feeder_I .sum_lutc_input = "datac";
defparam \vel0[2]~feeder_I .lut_mask = "FF00";

dffeas \vel0[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel0[2]~feeder ),
	.ena(\vel0[11]~0 ),
	.q(\vel0[2] ));
defparam \vel0[2]~I .power_up = "low";
defparam \vel0[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_inbuf[1]~feeder_I (
	.datad(\data_recvd[1] ),
	.combout(\data_inbuf[1]~feeder ));
defparam \data_inbuf[1]~feeder_I .sum_lutc_input = "datac";
defparam \data_inbuf[1]~feeder_I .lut_mask = "FF00";

dffeas \data_inbuf[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[1]~feeder ),
	.ena(\data_inbuf[0]~1 ),
	.q(\data_inbuf[1] ));
defparam \data_inbuf[1]~I .power_up = "low";
defparam \data_inbuf[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel0[1]~feeder_I (
	.datad(\data_inbuf[1] ),
	.combout(\vel0[1]~feeder ));
defparam \vel0[1]~feeder_I .sum_lutc_input = "datac";
defparam \vel0[1]~feeder_I .lut_mask = "FF00";

dffeas \vel0[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel0[1]~feeder ),
	.ena(\vel0[11]~0 ),
	.q(\vel0[1] ));
defparam \vel0[1]~I .power_up = "low";
defparam \vel0[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel0[0]~feeder_I (
	.datad(\data_inbuf[0] ),
	.combout(\vel0[0]~feeder ));
defparam \vel0[0]~feeder_I .sum_lutc_input = "datac";
defparam \vel0[0]~feeder_I .lut_mask = "FF00";

dffeas \vel0[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel0[0]~feeder ),
	.ena(\vel0[11]~0 ),
	.q(\vel0[0] ));
defparam \vel0[0]~I .power_up = "low";
defparam \vel0[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[0]~21_I (
	.dataa(\stepgen:s0|position[0] ),
	.datab(\vel0[0] ),
	.datad(vcc),
	.combout(\stepgen:s0|position[0]~21 ),
	.cout(\stepgen:s0|position[0]~22 ));
defparam \stepgen:s0|position[0]~21_I .sum_lutc_input = "datac";
defparam \stepgen:s0|position[0]~21_I .lut_mask = "6688";

fiftyfivenm_lcell_comb \stepgen:s0|position[0]~feeder_I (
	.datad(\stepgen:s0|position[0]~21 ),
	.combout(\stepgen:s0|position[0]~feeder ));
defparam \stepgen:s0|position[0]~feeder_I .sum_lutc_input = "datac";
defparam \stepgen:s0|position[0]~feeder_I .lut_mask = "FF00";

fiftyfivenm_lcell_comb \WideNor0~0_I (
	.dataa(\div2048[2] ),
	.datab(\div2048[3] ),
	.datac(\div2048[1] ),
	.datad(\div2048[0] ),
	.combout(\WideNor0~0 ));
defparam \WideNor0~0_I .sum_lutc_input = "datac";
defparam \WideNor0~0_I .lut_mask = "FFFE";

fiftyfivenm_lcell_comb \div2048[5]~18_I (
	.dataa(\div2048[5] ),
	.datad(vcc),
	.cin(\div2048[4]~17 ),
	.combout(\div2048[5]~18 ),
	.cout(\div2048[5]~19 ));
defparam \div2048[5]~18_I .sum_lutc_input = "cin";
defparam \div2048[5]~18_I .lut_mask = "A50A";

dffeas \div2048[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[5]~18 ),
	.q(\div2048[5] ));
defparam \div2048[5]~I .power_up = "low";
defparam \div2048[5]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \WideNor0~I (
	.dataa(\div2048[4] ),
	.datac(\WideNor0~0 ),
	.datad(\div2048[5] ),
	.combout(WideNor0));
defparam \WideNor0~I .sum_lutc_input = "datac";
defparam \WideNor0~I .lut_mask = "FFFA";

fiftyfivenm_lcell_comb \stepgen:s0|position[11]~53_I (
	.dataa(\vel0[11] ),
	.datab(\stepgen:s0|dir ),
	.datac(WideNor0),
	.datad(\stepgen:s0|state.10 ),
	.combout(\stepgen:s0|position[11]~53 ));
defparam \stepgen:s0|position[11]~53_I .sum_lutc_input = "datac";
defparam \stepgen:s0|position[11]~53_I .lut_mask = "0009";

dffeas \stepgen:s0|position[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[0]~feeder ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[0] ));
defparam \stepgen:s0|position[0]~I .power_up = "low";
defparam \stepgen:s0|position[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[1]~23_I (
	.dataa(\vel0[1] ),
	.datab(\stepgen:s0|position[1] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[0]~22 ),
	.combout(\stepgen:s0|position[1]~23 ),
	.cout(\stepgen:s0|position[1]~24 ));
defparam \stepgen:s0|position[1]~23_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[1]~23_I .lut_mask = "9617";

dffeas \stepgen:s0|position[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[1]~23 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[1] ));
defparam \stepgen:s0|position[1]~I .power_up = "low";
defparam \stepgen:s0|position[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[2]~25_I (
	.dataa(\vel0[2] ),
	.datab(\stepgen:s0|position[2] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[1]~24 ),
	.combout(\stepgen:s0|position[2]~25 ),
	.cout(\stepgen:s0|position[2]~26 ));
defparam \stepgen:s0|position[2]~25_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[2]~25_I .lut_mask = "698E";

dffeas \stepgen:s0|position[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[2]~25 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[2] ));
defparam \stepgen:s0|position[2]~I .power_up = "low";
defparam \stepgen:s0|position[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[3]~27_I (
	.dataa(\vel0[3] ),
	.datab(\stepgen:s0|position[3] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[2]~26 ),
	.combout(\stepgen:s0|position[3]~27 ),
	.cout(\stepgen:s0|position[3]~28 ));
defparam \stepgen:s0|position[3]~27_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[3]~27_I .lut_mask = "9617";

dffeas \stepgen:s0|position[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[3]~27 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[3] ));
defparam \stepgen:s0|position[3]~I .power_up = "low";
defparam \stepgen:s0|position[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[4]~29_I (
	.dataa(\vel0[4] ),
	.datab(\stepgen:s0|position[4] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[3]~28 ),
	.combout(\stepgen:s0|position[4]~29 ),
	.cout(\stepgen:s0|position[4]~30 ));
defparam \stepgen:s0|position[4]~29_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[4]~29_I .lut_mask = "698E";

dffeas \stepgen:s0|position[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[4]~29 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[4] ));
defparam \stepgen:s0|position[4]~I .power_up = "low";
defparam \stepgen:s0|position[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[5]~31_I (
	.dataa(\stepgen:s0|position[5] ),
	.datab(\vel0[5] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[4]~30 ),
	.combout(\stepgen:s0|position[5]~31 ),
	.cout(\stepgen:s0|position[5]~32 ));
defparam \stepgen:s0|position[5]~31_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[5]~31_I .lut_mask = "9617";

dffeas \stepgen:s0|position[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[5]~31 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[5] ));
defparam \stepgen:s0|position[5]~I .power_up = "low";
defparam \stepgen:s0|position[5]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[6]~33_I (
	.dataa(\vel0[6] ),
	.datab(\stepgen:s0|position[6] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[5]~32 ),
	.combout(\stepgen:s0|position[6]~33 ),
	.cout(\stepgen:s0|position[6]~34 ));
defparam \stepgen:s0|position[6]~33_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[6]~33_I .lut_mask = "698E";

dffeas \stepgen:s0|position[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[6]~33 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[6] ));
defparam \stepgen:s0|position[6]~I .power_up = "low";
defparam \stepgen:s0|position[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[7]~35_I (
	.dataa(\stepgen:s0|position[7] ),
	.datab(\vel0[7] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[6]~34 ),
	.combout(\stepgen:s0|position[7]~35 ),
	.cout(\stepgen:s0|position[7]~36 ));
defparam \stepgen:s0|position[7]~35_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[7]~35_I .lut_mask = "9617";

dffeas \stepgen:s0|position[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[7]~35 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[7] ));
defparam \stepgen:s0|position[7]~I .power_up = "low";
defparam \stepgen:s0|position[7]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[8]~37_I (
	.dataa(\vel0[8] ),
	.datab(\stepgen:s0|position[8] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[7]~36 ),
	.combout(\stepgen:s0|position[8]~37 ),
	.cout(\stepgen:s0|position[8]~38 ));
defparam \stepgen:s0|position[8]~37_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[8]~37_I .lut_mask = "698E";

dffeas \stepgen:s0|position[8]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[8]~37 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[8] ));
defparam \stepgen:s0|position[8]~I .power_up = "low";
defparam \stepgen:s0|position[8]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[9]~39_I (
	.dataa(\stepgen:s0|position[9] ),
	.datab(\vel0[9] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[8]~38 ),
	.combout(\stepgen:s0|position[9]~39 ),
	.cout(\stepgen:s0|position[9]~40 ));
defparam \stepgen:s0|position[9]~39_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[9]~39_I .lut_mask = "9617";

dffeas \stepgen:s0|position[9]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[9]~39 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[9] ));
defparam \stepgen:s0|position[9]~I .power_up = "low";
defparam \stepgen:s0|position[9]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[10]~41_I (
	.dataa(\stepgen:s0|position[10] ),
	.datab(\vel0[10] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[9]~40 ),
	.combout(\stepgen:s0|position[10]~41 ),
	.cout(\stepgen:s0|position[10]~42 ));
defparam \stepgen:s0|position[10]~41_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[10]~41_I .lut_mask = "698E";

dffeas \stepgen:s0|position[10]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[10]~41 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[10] ));
defparam \stepgen:s0|position[10]~I .power_up = "low";
defparam \stepgen:s0|position[10]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[11]~43_I (
	.dataa(\vel0[11] ),
	.datab(\stepgen:s0|position[11] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[10]~42 ),
	.combout(\stepgen:s0|position[11]~43 ),
	.cout(\stepgen:s0|position[11]~44 ));
defparam \stepgen:s0|position[11]~43_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[11]~43_I .lut_mask = "9617";

dffeas \stepgen:s0|position[11]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[11]~43 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[11] ));
defparam \stepgen:s0|position[11]~I .power_up = "low";
defparam \stepgen:s0|position[11]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[12]~45_I (
	.dataa(\vel0[11] ),
	.datab(\stepgen:s0|position[12] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[11]~44 ),
	.combout(\stepgen:s0|position[12]~45 ),
	.cout(\stepgen:s0|position[12]~46 ));
defparam \stepgen:s0|position[12]~45_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[12]~45_I .lut_mask = "698E";

dffeas \stepgen:s0|position[12]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[12]~45 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[12] ));
defparam \stepgen:s0|position[12]~I .power_up = "low";
defparam \stepgen:s0|position[12]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[13]~47_I (
	.dataa(\vel0[11] ),
	.datab(\stepgen:s0|position[13] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[12]~46 ),
	.combout(\stepgen:s0|position[13]~47 ),
	.cout(\stepgen:s0|position[13]~48 ));
defparam \stepgen:s0|position[13]~47_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[13]~47_I .lut_mask = "9617";

dffeas \stepgen:s0|position[13]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[13]~47 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[13] ));
defparam \stepgen:s0|position[13]~I .power_up = "low";
defparam \stepgen:s0|position[13]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[14]~49_I (
	.dataa(\vel0[11] ),
	.datab(\stepgen:s0|position[14] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[13]~48 ),
	.combout(\stepgen:s0|position[14]~49 ),
	.cout(\stepgen:s0|position[14]~50 ));
defparam \stepgen:s0|position[14]~49_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[14]~49_I .lut_mask = "698E";

dffeas \stepgen:s0|position[14]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[14]~49 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[14] ));
defparam \stepgen:s0|position[14]~I .power_up = "low";
defparam \stepgen:s0|position[14]~I .is_wysiwyg = "true";

dffeas \tap[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[7] ),
	.sload(vcc),
	.ena(\tap[0]~1 ),
	.q(\tap[1] ));
defparam \tap[1]~I .power_up = "low";
defparam \tap[1]~I .is_wysiwyg = "true";

dffeas \tap[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[6] ),
	.sload(vcc),
	.ena(\tap[0]~1 ),
	.q(\tap[0] ));
defparam \tap[0]~I .power_up = "low";
defparam \tap[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|pbit~0_I (
	.dataa(\stepgen:s0|position[12] ),
	.datab(\tap[1] ),
	.datac(\tap[0] ),
	.datad(\stepgen:s0|position[11] ),
	.combout(\stepgen:s0|pbit~0 ));
defparam \stepgen:s0|pbit~0_I .sum_lutc_input = "datac";
defparam \stepgen:s0|pbit~0_I .lut_mask = "E3E0";

fiftyfivenm_lcell_comb \stepgen:s0|pbit~1_I (
	.dataa(\stepgen:s0|position[13] ),
	.datab(\stepgen:s0|position[14] ),
	.datac(\tap[1] ),
	.datad(\stepgen:s0|pbit~0 ),
	.combout(\stepgen:s0|pbit~1 ));
defparam \stepgen:s0|pbit~1_I .sum_lutc_input = "datac";
defparam \stepgen:s0|pbit~1_I .lut_mask = "CFA0";

fiftyfivenm_lcell_comb \stepgen:s0|ones~0_I (
	.dataa(\stepgen:s0|state.10 ),
	.datab(\stepgen:s0|pbit~1 ),
	.datac(\stepgen:s0|ones ),
	.datad(\stepgen:s0|dir~0 ),
	.combout(\stepgen:s0|ones~0 ));
defparam \stepgen:s0|ones~0_I .sum_lutc_input = "datac";
defparam \stepgen:s0|ones~0_I .lut_mask = "E4F0";

dffeas \stepgen:s0|ones~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|ones~0 ),
	.q(\stepgen:s0|ones ));
defparam \stepgen:s0|ones~I .power_up = "low";
defparam \stepgen:s0|ones~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|always0~1_I (
	.dataa(\stepgen:s0|dir ),
	.datab(\vel0[11] ),
	.datac(\stepgen:s0|ones ),
	.datad(\stepgen:s0|pbit~1 ),
	.combout(\stepgen:s0|always0~1 ));
defparam \stepgen:s0|always0~1_I .sum_lutc_input = "datac";
defparam \stepgen:s0|always0~1_I .lut_mask = "9FF9";

fiftyfivenm_lcell_comb \stepgen:s0|timer~8_I (
	.datab(\dirtime[0] ),
	.datac(\steptime[0] ),
	.datad(\stepgen:s0|always0~1 ),
	.combout(\stepgen:s0|timer~8 ));
defparam \stepgen:s0|timer~8_I .sum_lutc_input = "datac";
defparam \stepgen:s0|timer~8_I .lut_mask = "F0CC";

fiftyfivenm_lcell_comb \stepgen:s0|timer[0]~0_I (
	.datab(\stepgen:s0|Equal3~0 ),
	.datac(\stepgen:s0|timer[0] ),
	.datad(\stepgen:s0|timer~8 ),
	.combout(\stepgen:s0|timer[0]~0 ));
defparam \stepgen:s0|timer[0]~0_I .sum_lutc_input = "datac";
defparam \stepgen:s0|timer[0]~0_I .lut_mask = "CF03";

fiftyfivenm_lcell_comb \stepgen:s0|always0~0_I (
	.datac(\stepgen:s0|ones ),
	.datad(\stepgen:s0|pbit~1 ),
	.combout(\stepgen:s0|always0~0 ));
defparam \stepgen:s0|always0~0_I .sum_lutc_input = "datac";
defparam \stepgen:s0|always0~0_I .lut_mask = "0FF0";

fiftyfivenm_lcell_comb \stepgen:s0|timer[0]~5_I (
	.dataa(\stepgen:s0|state.10 ),
	.datab(\vel0[11] ),
	.datac(\stepgen:s0|dir ),
	.datad(\stepgen:s0|always0~0 ),
	.combout(\stepgen:s0|timer[0]~5 ));
defparam \stepgen:s0|timer[0]~5_I .sum_lutc_input = "datac";
defparam \stepgen:s0|timer[0]~5_I .lut_mask = "AAC3";

fiftyfivenm_lcell_comb \stepgen:s0|timer[0]~6_I (
	.datab(\stepgen:s0|Equal3~0 ),
	.datac(WideNor0),
	.datad(\stepgen:s0|timer[0]~5 ),
	.combout(\stepgen:s0|timer[0]~6 ));
defparam \stepgen:s0|timer[0]~6_I .sum_lutc_input = "datac";
defparam \stepgen:s0|timer[0]~6_I .lut_mask = "FCF0";

dffeas \stepgen:s0|timer[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|timer[0]~0 ),
	.asdata(\stepgen:s0|timer[0] ),
	.sload(\stepgen:s0|timer[0]~6 ),
	.q(\stepgen:s0|timer[0] ));
defparam \stepgen:s0|timer[0]~I .power_up = "low";
defparam \stepgen:s0|timer[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|Add0~2_I (
	.datac(\stepgen:s0|timer[1] ),
	.datad(\stepgen:s0|timer[0] ),
	.combout(\stepgen:s0|Add0~2 ));
defparam \stepgen:s0|Add0~2_I .sum_lutc_input = "datac";
defparam \stepgen:s0|Add0~2_I .lut_mask = "0FF0";

fiftyfivenm_lcell_comb \steptime[1]~feeder_I (
	.datad(\data_recvd[1] ),
	.combout(\steptime[1]~feeder ));
defparam \steptime[1]~feeder_I .sum_lutc_input = "datac";
defparam \steptime[1]~feeder_I .lut_mask = "FF00";

dffeas \steptime[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\steptime[1]~feeder ),
	.ena(\tap[0]~1 ),
	.q(\steptime[1] ));
defparam \steptime[1]~I .power_up = "low";
defparam \steptime[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \dirtime[1]~feeder_I (
	.datad(\data_inbuf[1] ),
	.combout(\dirtime[1]~feeder ));
defparam \dirtime[1]~feeder_I .sum_lutc_input = "datac";
defparam \dirtime[1]~feeder_I .lut_mask = "FF00";

dffeas \dirtime[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\dirtime[1]~feeder ),
	.ena(\tap[0]~1 ),
	.q(\dirtime[1] ));
defparam \dirtime[1]~I .power_up = "low";
defparam \dirtime[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|timer~9_I (
	.dataa(\steptime[1] ),
	.datab(\dirtime[1] ),
	.datad(\stepgen:s0|always0~1 ),
	.combout(\stepgen:s0|timer~9 ));
defparam \stepgen:s0|timer~9_I .sum_lutc_input = "datac";
defparam \stepgen:s0|timer~9_I .lut_mask = "AACC";

fiftyfivenm_lcell_comb \stepgen:s0|timer[1]~1_I (
	.dataa(\stepgen:s0|Add0~2 ),
	.datab(\stepgen:s0|Equal3~0 ),
	.datad(\stepgen:s0|timer~9 ),
	.combout(\stepgen:s0|timer[1]~1 ));
defparam \stepgen:s0|timer[1]~1_I .sum_lutc_input = "datac";
defparam \stepgen:s0|timer[1]~1_I .lut_mask = "DD11";

dffeas \stepgen:s0|timer[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|timer[1]~1 ),
	.asdata(\stepgen:s0|timer[1] ),
	.sload(\stepgen:s0|timer[0]~6 ),
	.q(\stepgen:s0|timer[1] ));
defparam \stepgen:s0|timer[1]~I .power_up = "low";
defparam \stepgen:s0|timer[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|Add0~1_I (
	.dataa(\stepgen:s0|timer[1] ),
	.datac(\stepgen:s0|timer[2] ),
	.datad(\stepgen:s0|timer[0] ),
	.combout(\stepgen:s0|Add0~1 ));
defparam \stepgen:s0|Add0~1_I .sum_lutc_input = "datac";
defparam \stepgen:s0|Add0~1_I .lut_mask = "0F5A";

fiftyfivenm_lcell_comb \dirtime[2]~feeder_I (
	.datad(\data_inbuf[2] ),
	.combout(\dirtime[2]~feeder ));
defparam \dirtime[2]~feeder_I .sum_lutc_input = "datac";
defparam \dirtime[2]~feeder_I .lut_mask = "FF00";

dffeas \dirtime[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\dirtime[2]~feeder ),
	.ena(\tap[0]~1 ),
	.q(\dirtime[2] ));
defparam \dirtime[2]~I .power_up = "low";
defparam \dirtime[2]~I .is_wysiwyg = "true";

dffeas \steptime[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[2] ),
	.sload(vcc),
	.ena(\tap[0]~1 ),
	.q(\steptime[2] ));
defparam \steptime[2]~I .power_up = "low";
defparam \steptime[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|timer~7_I (
	.dataa(\dirtime[2] ),
	.datac(\steptime[2] ),
	.datad(\stepgen:s0|always0~1 ),
	.combout(\stepgen:s0|timer~7 ));
defparam \stepgen:s0|timer~7_I .sum_lutc_input = "datac";
defparam \stepgen:s0|timer~7_I .lut_mask = "F0AA";

fiftyfivenm_lcell_comb \stepgen:s0|timer[2]~2_I (
	.dataa(\stepgen:s0|Add0~1 ),
	.datab(\stepgen:s0|Equal3~0 ),
	.datad(\stepgen:s0|timer~7 ),
	.combout(\stepgen:s0|timer[2]~2 ));
defparam \stepgen:s0|timer[2]~2_I .sum_lutc_input = "datac";
defparam \stepgen:s0|timer[2]~2_I .lut_mask = "DD11";

dffeas \stepgen:s0|timer[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|timer[2]~2 ),
	.asdata(\stepgen:s0|timer[2] ),
	.sload(\stepgen:s0|timer[0]~6 ),
	.q(\stepgen:s0|timer[2] ));
defparam \stepgen:s0|timer[2]~I .power_up = "low";
defparam \stepgen:s0|timer[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|Add0~0_I (
	.dataa(\stepgen:s0|timer[2] ),
	.datab(\stepgen:s0|timer[3] ),
	.datac(\stepgen:s0|timer[1] ),
	.datad(\stepgen:s0|timer[0] ),
	.combout(\stepgen:s0|Add0~0 ));
defparam \stepgen:s0|Add0~0_I .sum_lutc_input = "datac";
defparam \stepgen:s0|Add0~0_I .lut_mask = "3336";

dffeas \dirtime[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[3] ),
	.sload(vcc),
	.ena(\tap[0]~1 ),
	.q(\dirtime[3] ));
defparam \dirtime[3]~I .power_up = "low";
defparam \dirtime[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \steptime[3]~feeder_I (
	.datad(\data_recvd[3] ),
	.combout(\steptime[3]~feeder ));
defparam \steptime[3]~feeder_I .sum_lutc_input = "datac";
defparam \steptime[3]~feeder_I .lut_mask = "FF00";

dffeas \steptime[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\steptime[3]~feeder ),
	.ena(\tap[0]~1 ),
	.q(\steptime[3] ));
defparam \steptime[3]~I .power_up = "low";
defparam \steptime[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|timer~4_I (
	.datab(\dirtime[3] ),
	.datac(\steptime[3] ),
	.datad(\stepgen:s0|always0~1 ),
	.combout(\stepgen:s0|timer~4 ));
defparam \stepgen:s0|timer~4_I .sum_lutc_input = "datac";
defparam \stepgen:s0|timer~4_I .lut_mask = "F0CC";

fiftyfivenm_lcell_comb \stepgen:s0|timer[3]~3_I (
	.dataa(\stepgen:s0|Add0~0 ),
	.datab(\stepgen:s0|Equal3~0 ),
	.datad(\stepgen:s0|timer~4 ),
	.combout(\stepgen:s0|timer[3]~3 ));
defparam \stepgen:s0|timer[3]~3_I .sum_lutc_input = "datac";
defparam \stepgen:s0|timer[3]~3_I .lut_mask = "DD11";

dffeas \stepgen:s0|timer[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|timer[3]~3 ),
	.asdata(\stepgen:s0|timer[3] ),
	.sload(\stepgen:s0|timer[0]~6 ),
	.q(\stepgen:s0|timer[3] ));
defparam \stepgen:s0|timer[3]~I .power_up = "low";
defparam \stepgen:s0|timer[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|Equal3~0_I (
	.dataa(\stepgen:s0|timer[2] ),
	.datab(\stepgen:s0|timer[3] ),
	.datac(\stepgen:s0|timer[1] ),
	.datad(\stepgen:s0|timer[0] ),
	.combout(\stepgen:s0|Equal3~0 ));
defparam \stepgen:s0|Equal3~0_I .sum_lutc_input = "datac";
defparam \stepgen:s0|Equal3~0_I .lut_mask = "0001";

fiftyfivenm_lcell_comb \stepgen:s0|dir~0_I (
	.dataa(\div2048[4] ),
	.datab(\stepgen:s0|Equal3~0 ),
	.datac(\WideNor0~0 ),
	.datad(\div2048[5] ),
	.combout(\stepgen:s0|dir~0 ));
defparam \stepgen:s0|dir~0_I .sum_lutc_input = "datac";
defparam \stepgen:s0|dir~0_I .lut_mask = "0004";

fiftyfivenm_lcell_comb \stepgen:s0|step~0_I (
	.dataa(\stepgen:s0|state.10 ),
	.datab(\stepgen:s0|step ),
	.datac(\stepgen:s0|state.01 ),
	.datad(\stepgen:s0|always0~1 ),
	.combout(\stepgen:s0|step~0 ));
defparam \stepgen:s0|step~0_I .sum_lutc_input = "datac";
defparam \stepgen:s0|step~0_I .lut_mask = "AAC0";

fiftyfivenm_lcell_comb \stepgen:s0|step~1_I (
	.dataa(\stepgen:s0|dir~0 ),
	.datab(\stepgen:s0|always0~0 ),
	.datac(\stepgen:s0|step ),
	.datad(\stepgen:s0|step~0 ),
	.combout(\stepgen:s0|step~1 ));
defparam \stepgen:s0|step~1_I .sum_lutc_input = "datac";
defparam \stepgen:s0|step~1_I .lut_mask = "F0D8";

dffeas \stepgen:s0|step~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|step~1 ),
	.q(\stepgen:s0|step ));
defparam \stepgen:s0|step~I .power_up = "low";
defparam \stepgen:s0|step~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \LED~1_I (
	.datab(\stepgen:s0|step ),
	.datac(\stepgen:s0|dir ),
	.combout(\LED~1 ));
defparam \LED~1_I .sum_lutc_input = "datac";
defparam \LED~1_I .lut_mask = "3C3C";

fiftyfivenm_lcell_comb \do_enable_wdt~0_I (
	.dataa(\spibytecnt[3] ),
	.datab(\spibytecnt[2] ),
	.datac(byte_received),
	.datad(\spibytecnt[4] ),
	.combout(\do_enable_wdt~0 ));
defparam \do_enable_wdt~0_I .sum_lutc_input = "datac";
defparam \do_enable_wdt~0_I .lut_mask = "0020";

fiftyfivenm_lcell_comb \do_enable_wdt~I (
	.dataa(\spibytecnt[0] ),
	.datab(\data_recvd[6] ),
	.datac(\spibytecnt[1] ),
	.datad(\do_enable_wdt~0 ),
	.combout(do_enable_wdt));
defparam \do_enable_wdt~I .sum_lutc_input = "datac";
defparam \do_enable_wdt~I .lut_mask = "0800";

fiftyfivenm_lcell_comb \wdt:w|internal_enable~0_I (
	.dataa(do_enable_wdt),
	.datac(\wdt:w|internal_enable ),
	.combout(\wdt:w|internal_enable~0 ));
defparam \wdt:w|internal_enable~0_I .sum_lutc_input = "datac";
defparam \wdt:w|internal_enable~0_I .lut_mask = "FAFA";

dffeas \wdt:w|internal_enable~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\wdt:w|internal_enable~0 ),
	.q(\wdt:w|internal_enable ));
defparam \wdt:w|internal_enable~I .power_up = "low";
defparam \wdt:w|internal_enable~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \wdt:w|timer[0]~7_I (
	.datab(\wdt:w|timer[0] ),
	.datad(vcc),
	.combout(\wdt:w|timer[0]~7 ),
	.cout(\wdt:w|timer[0]~8 ));
defparam \wdt:w|timer[0]~7_I .sum_lutc_input = "datac";
defparam \wdt:w|timer[0]~7_I .lut_mask = "33CC";

fiftyfivenm_lcell_comb \div2048[6]~20_I (
	.datab(\div2048[6] ),
	.datad(vcc),
	.cin(\div2048[5]~19 ),
	.combout(\div2048[6]~20 ),
	.cout(\div2048[6]~21 ));
defparam \div2048[6]~20_I .sum_lutc_input = "cin";
defparam \div2048[6]~20_I .lut_mask = "3C3F";

dffeas \div2048[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[6]~20 ),
	.q(\div2048[6] ));
defparam \div2048[6]~I .power_up = "low";
defparam \div2048[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \div2048[7]~22_I (
	.datab(\div2048[7] ),
	.datad(vcc),
	.cin(\div2048[6]~21 ),
	.combout(\div2048[7]~22 ),
	.cout(\div2048[7]~23 ));
defparam \div2048[7]~22_I .sum_lutc_input = "cin";
defparam \div2048[7]~22_I .lut_mask = "C30C";

dffeas \div2048[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[7]~22 ),
	.q(\div2048[7] ));
defparam \div2048[7]~I .power_up = "low";
defparam \div2048[7]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \div2048[8]~24_I (
	.datab(\div2048[8] ),
	.datad(vcc),
	.cin(\div2048[7]~23 ),
	.combout(\div2048[8]~24 ),
	.cout(\div2048[8]~25 ));
defparam \div2048[8]~24_I .sum_lutc_input = "cin";
defparam \div2048[8]~24_I .lut_mask = "3C3F";

dffeas \div2048[8]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[8]~24 ),
	.q(\div2048[8] ));
defparam \div2048[8]~I .power_up = "low";
defparam \div2048[8]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \wdt:w|always0~0_I (
	.dataa(\div2048[4] ),
	.datab(\div2048[7] ),
	.datac(\div2048[6] ),
	.datad(\div2048[5] ),
	.combout(\wdt:w|always0~0 ));
defparam \wdt:w|always0~0_I .sum_lutc_input = "datac";
defparam \wdt:w|always0~0_I .lut_mask = "7FFF";

fiftyfivenm_lcell_comb \div2048[9]~26_I (
	.datab(\div2048[9] ),
	.datad(vcc),
	.cin(\div2048[8]~25 ),
	.combout(\div2048[9]~26 ),
	.cout(\div2048[9]~27 ));
defparam \div2048[9]~26_I .sum_lutc_input = "cin";
defparam \div2048[9]~26_I .lut_mask = "C30C";

dffeas \div2048[9]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[9]~26 ),
	.q(\div2048[9] ));
defparam \div2048[9]~I .power_up = "low";
defparam \div2048[9]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \div2048[10]~28_I (
	.dataa(\div2048[10] ),
	.cin(\div2048[9]~27 ),
	.combout(\div2048[10]~28 ));
defparam \div2048[10]~28_I .sum_lutc_input = "cin";
defparam \div2048[10]~28_I .lut_mask = "5A5A";

dffeas \div2048[10]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\div2048[10]~28 ),
	.q(\div2048[10] ));
defparam \div2048[10]~I .power_up = "low";
defparam \div2048[10]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \wdt:w|timer[1]~9_I (
	.dataa(\div2048[1] ),
	.datab(\div2048[9] ),
	.datac(\div2048[3] ),
	.datad(\div2048[0] ),
	.combout(\wdt:w|timer[1]~9 ));
defparam \wdt:w|timer[1]~9_I .sum_lutc_input = "datac";
defparam \wdt:w|timer[1]~9_I .lut_mask = "8000";

fiftyfivenm_lcell_comb \wdt:w|timer[1]~10_I (
	.dataa(\div2048[2] ),
	.datab(\wdt:w|always0~0 ),
	.datac(\div2048[10] ),
	.datad(\wdt:w|timer[1]~9 ),
	.combout(\wdt:w|timer[1]~10 ));
defparam \wdt:w|timer[1]~10_I .sum_lutc_input = "datac";
defparam \wdt:w|timer[1]~10_I .lut_mask = "2000";

fiftyfivenm_lcell_comb \wdt:w|timer[1]~11_I (
	.dataa(do_enable_wdt),
	.datab(\div2048[8] ),
	.datac(\wdt:w|timer[1]~10 ),
	.datad(\wdt:w|out~1 ),
	.combout(\wdt:w|timer[1]~11 ));
defparam \wdt:w|timer[1]~11_I .sum_lutc_input = "datac";
defparam \wdt:w|timer[1]~11_I .lut_mask = "AAEA";

dffeas \wdt:w|timer[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\wdt:w|timer[0]~7 ),
	.sclr(do_enable_wdt),
	.ena(\wdt:w|timer[1]~11 ),
	.q(\wdt:w|timer[0] ));
defparam \wdt:w|timer[0]~I .power_up = "low";
defparam \wdt:w|timer[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \wdt:w|timer[1]~12_I (
	.dataa(\wdt:w|timer[1] ),
	.datad(vcc),
	.cin(\wdt:w|timer[0]~8 ),
	.combout(\wdt:w|timer[1]~12 ),
	.cout(\wdt:w|timer[1]~13 ));
defparam \wdt:w|timer[1]~12_I .sum_lutc_input = "cin";
defparam \wdt:w|timer[1]~12_I .lut_mask = "5A5F";

dffeas \wdt:w|timer[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\wdt:w|timer[1]~12 ),
	.sclr(do_enable_wdt),
	.ena(\wdt:w|timer[1]~11 ),
	.q(\wdt:w|timer[1] ));
defparam \wdt:w|timer[1]~I .power_up = "low";
defparam \wdt:w|timer[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \wdt:w|timer[2]~14_I (
	.dataa(\wdt:w|timer[2] ),
	.datad(vcc),
	.cin(\wdt:w|timer[1]~13 ),
	.combout(\wdt:w|timer[2]~14 ),
	.cout(\wdt:w|timer[2]~15 ));
defparam \wdt:w|timer[2]~14_I .sum_lutc_input = "cin";
defparam \wdt:w|timer[2]~14_I .lut_mask = "A50A";

dffeas \wdt:w|timer[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\wdt:w|timer[2]~14 ),
	.sclr(do_enable_wdt),
	.ena(\wdt:w|timer[1]~11 ),
	.q(\wdt:w|timer[2] ));
defparam \wdt:w|timer[2]~I .power_up = "low";
defparam \wdt:w|timer[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \wdt:w|timer[3]~16_I (
	.datab(\wdt:w|timer[3] ),
	.datad(vcc),
	.cin(\wdt:w|timer[2]~15 ),
	.combout(\wdt:w|timer[3]~16 ),
	.cout(\wdt:w|timer[3]~17 ));
defparam \wdt:w|timer[3]~16_I .sum_lutc_input = "cin";
defparam \wdt:w|timer[3]~16_I .lut_mask = "3C3F";

dffeas \wdt:w|timer[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\wdt:w|timer[3]~16 ),
	.sclr(do_enable_wdt),
	.ena(\wdt:w|timer[1]~11 ),
	.q(\wdt:w|timer[3] ));
defparam \wdt:w|timer[3]~I .power_up = "low";
defparam \wdt:w|timer[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \wdt:w|timer[4]~18_I (
	.datab(\wdt:w|timer[4] ),
	.datad(vcc),
	.cin(\wdt:w|timer[3]~17 ),
	.combout(\wdt:w|timer[4]~18 ),
	.cout(\wdt:w|timer[4]~19 ));
defparam \wdt:w|timer[4]~18_I .sum_lutc_input = "cin";
defparam \wdt:w|timer[4]~18_I .lut_mask = "C30C";

dffeas \wdt:w|timer[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\wdt:w|timer[4]~18 ),
	.sclr(do_enable_wdt),
	.ena(\wdt:w|timer[1]~11 ),
	.q(\wdt:w|timer[4] ));
defparam \wdt:w|timer[4]~I .power_up = "low";
defparam \wdt:w|timer[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \wdt:w|timer[5]~20_I (
	.datab(\wdt:w|timer[5] ),
	.datad(vcc),
	.cin(\wdt:w|timer[4]~19 ),
	.combout(\wdt:w|timer[5]~20 ),
	.cout(\wdt:w|timer[5]~21 ));
defparam \wdt:w|timer[5]~20_I .sum_lutc_input = "cin";
defparam \wdt:w|timer[5]~20_I .lut_mask = "3C3F";

dffeas \wdt:w|timer[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\wdt:w|timer[5]~20 ),
	.sclr(do_enable_wdt),
	.ena(\wdt:w|timer[1]~11 ),
	.q(\wdt:w|timer[5] ));
defparam \wdt:w|timer[5]~I .power_up = "low";
defparam \wdt:w|timer[5]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \wdt:w|out~0_I (
	.dataa(\wdt:w|timer[2] ),
	.datab(\wdt:w|timer[3] ),
	.datac(\wdt:w|timer[0] ),
	.datad(\wdt:w|timer[1] ),
	.combout(\wdt:w|out~0 ));
defparam \wdt:w|out~0_I .sum_lutc_input = "datac";
defparam \wdt:w|out~0_I .lut_mask = "8000";

fiftyfivenm_lcell_comb \wdt:w|timer[6]~22_I (
	.datad(\wdt:w|timer[6] ),
	.cin(\wdt:w|timer[5]~21 ),
	.combout(\wdt:w|timer[6]~22 ));
defparam \wdt:w|timer[6]~22_I .sum_lutc_input = "cin";
defparam \wdt:w|timer[6]~22_I .lut_mask = "F00F";

dffeas \wdt:w|timer[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\wdt:w|timer[6]~22 ),
	.sclr(do_enable_wdt),
	.ena(\wdt:w|timer[1]~11 ),
	.q(\wdt:w|timer[6] ));
defparam \wdt:w|timer[6]~I .power_up = "low";
defparam \wdt:w|timer[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \wdt:w|out~1_I (
	.dataa(\wdt:w|timer[4] ),
	.datab(\wdt:w|timer[5] ),
	.datac(\wdt:w|out~0 ),
	.datad(\wdt:w|timer[6] ),
	.combout(\wdt:w|out~1 ));
defparam \wdt:w|out~1_I .sum_lutc_input = "datac";
defparam \wdt:w|out~1_I .lut_mask = "8000";

fiftyfivenm_lcell_comb \wdt:w|out~2_I (
	.datac(\wdt:w|internal_enable ),
	.datad(\wdt:w|out~1 ),
	.combout(\wdt:w|out~2 ));
defparam \wdt:w|out~2_I .sum_lutc_input = "datac";
defparam \wdt:w|out~2_I .lut_mask = "0FFF";

fiftyfivenm_lcell_comb \real_dout[0]~0_I (
	.dataa(\spibytecnt[3] ),
	.datab(\spibytecnt[1] ),
	.datac(\spibytecnt[2] ),
	.datad(\tap[0]~0 ),
	.combout(\real_dout[0]~0 ));
defparam \real_dout[0]~0_I .sum_lutc_input = "datac";
defparam \real_dout[0]~0_I .lut_mask = "0200";

dffeas \real_dout[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[0] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[0] ));
defparam \real_dout[0]~I .power_up = "low";
defparam \real_dout[0]~I .is_wysiwyg = "true";

dffeas \real_dout[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[1] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[1] ));
defparam \real_dout[1]~I .power_up = "low";
defparam \real_dout[1]~I .is_wysiwyg = "true";

dffeas \real_dout[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[2] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[2] ));
defparam \real_dout[2]~I .power_up = "low";
defparam \real_dout[2]~I .is_wysiwyg = "true";

dffeas \real_dout[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[3] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[3] ));
defparam \real_dout[3]~I .power_up = "low";
defparam \real_dout[3]~I .is_wysiwyg = "true";

dffeas \real_dout[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[4] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[4] ));
defparam \real_dout[4]~I .power_up = "low";
defparam \real_dout[4]~I .is_wysiwyg = "true";

dffeas \real_dout[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[5] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[5] ));
defparam \real_dout[5]~I .power_up = "low";
defparam \real_dout[5]~I .is_wysiwyg = "true";

dffeas \real_dout[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[6] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[6] ));
defparam \real_dout[6]~I .power_up = "low";
defparam \real_dout[6]~I .is_wysiwyg = "true";

dffeas \real_dout[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_inbuf[7] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[7] ));
defparam \real_dout[7]~I .power_up = "low";
defparam \real_dout[7]~I .is_wysiwyg = "true";

dffeas \real_dout[8]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[0] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[8] ));
defparam \real_dout[8]~I .power_up = "low";
defparam \real_dout[8]~I .is_wysiwyg = "true";

dffeas \real_dout[9]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[1] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[9] ));
defparam \real_dout[9]~I .power_up = "low";
defparam \real_dout[9]~I .is_wysiwyg = "true";

dffeas \real_dout[10]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[2] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[10] ));
defparam \real_dout[10]~I .power_up = "low";
defparam \real_dout[10]~I .is_wysiwyg = "true";

dffeas \real_dout[11]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[3] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[11] ));
defparam \real_dout[11]~I .power_up = "low";
defparam \real_dout[11]~I .is_wysiwyg = "true";

dffeas \real_dout[12]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[4] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[12] ));
defparam \real_dout[12]~I .power_up = "low";
defparam \real_dout[12]~I .is_wysiwyg = "true";

dffeas \real_dout[13]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_recvd[5] ),
	.ena(\real_dout[0]~0 ),
	.q(\real_dout[13] ));
defparam \real_dout[13]~I .power_up = "low";
defparam \real_dout[13]~I .is_wysiwyg = "true";

dffeas \Spolarity~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[7] ),
	.sload(vcc),
	.ena(\tap[0]~1 ),
	.q(Spolarity));
defparam \Spolarity~I .power_up = "low";
defparam \Spolarity~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \comb~0_I (
	.datac(\stepgen:s0|step ),
	.datad(Spolarity),
	.combout(\comb~0 ));
defparam \comb~0_I .sum_lutc_input = "datac";
defparam \comb~0_I .lut_mask = "0FF0";

fiftyfivenm_lcell_comb \vel1[11]~0_I (
	.dataa(\spibytecnt[1] ),
	.datab(\spibytecnt[2] ),
	.datac(\spibytecnt[3] ),
	.datad(\tap[0]~0 ),
	.combout(\vel1[11]~0 ));
defparam \vel1[11]~0_I .sum_lutc_input = "datac";
defparam \vel1[11]~0_I .lut_mask = "0200";

dffeas \vel1[11]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[3] ),
	.sload(vcc),
	.ena(\vel1[11]~0 ),
	.q(\vel1[11] ));
defparam \vel1[11]~I .power_up = "low";
defparam \vel1[11]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|timer~9_I (
	.datab(\steptime[0] ),
	.datac(\dirtime[0] ),
	.datad(\stepgen:s1|always0~0 ),
	.combout(\stepgen:s1|timer~9 ));
defparam \stepgen:s1|timer~9_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer~9_I .lut_mask = "CCF0";

fiftyfivenm_lcell_comb \stepgen:s1|timer[0]~0_I (
	.datab(\stepgen:s1|Equal3~0 ),
	.datac(\stepgen:s1|timer[0] ),
	.datad(\stepgen:s1|timer~9 ),
	.combout(\stepgen:s1|timer[0]~0 ));
defparam \stepgen:s1|timer[0]~0_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer[0]~0_I .lut_mask = "CF03";

fiftyfivenm_lcell_comb \stepgen:s1|timer[0]~5_I (
	.datac(\stepgen:s1|dir ),
	.datad(\vel1[11] ),
	.combout(\stepgen:s1|timer[0]~5 ));
defparam \stepgen:s1|timer[0]~5_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer[0]~5_I .lut_mask = "F00F";

dffeas \vel1[10]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[2] ),
	.sload(vcc),
	.ena(\vel1[11]~0 ),
	.q(\vel1[10] ));
defparam \vel1[10]~I .power_up = "low";
defparam \vel1[10]~I .is_wysiwyg = "true";

dffeas \vel1[9]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[1] ),
	.sload(vcc),
	.ena(\vel1[11]~0 ),
	.q(\vel1[9] ));
defparam \vel1[9]~I .power_up = "low";
defparam \vel1[9]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel1[8]~feeder_I (
	.datad(\data_recvd[0] ),
	.combout(\vel1[8]~feeder ));
defparam \vel1[8]~feeder_I .sum_lutc_input = "datac";
defparam \vel1[8]~feeder_I .lut_mask = "FF00";

dffeas \vel1[8]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel1[8]~feeder ),
	.ena(\vel1[11]~0 ),
	.q(\vel1[8] ));
defparam \vel1[8]~I .power_up = "low";
defparam \vel1[8]~I .is_wysiwyg = "true";

dffeas \vel1[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[7] ),
	.sload(vcc),
	.ena(\vel1[11]~0 ),
	.q(\vel1[7] ));
defparam \vel1[7]~I .power_up = "low";
defparam \vel1[7]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel1[6]~feeder_I (
	.datad(\data_inbuf[6] ),
	.combout(\vel1[6]~feeder ));
defparam \vel1[6]~feeder_I .sum_lutc_input = "datac";
defparam \vel1[6]~feeder_I .lut_mask = "FF00";

dffeas \vel1[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel1[6]~feeder ),
	.ena(\vel1[11]~0 ),
	.q(\vel1[6] ));
defparam \vel1[6]~I .power_up = "low";
defparam \vel1[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel1[5]~feeder_I (
	.datad(\data_inbuf[5] ),
	.combout(\vel1[5]~feeder ));
defparam \vel1[5]~feeder_I .sum_lutc_input = "datac";
defparam \vel1[5]~feeder_I .lut_mask = "FF00";

dffeas \vel1[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel1[5]~feeder ),
	.ena(\vel1[11]~0 ),
	.q(\vel1[5] ));
defparam \vel1[5]~I .power_up = "low";
defparam \vel1[5]~I .is_wysiwyg = "true";

dffeas \vel1[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[4] ),
	.sload(vcc),
	.ena(\vel1[11]~0 ),
	.q(\vel1[4] ));
defparam \vel1[4]~I .power_up = "low";
defparam \vel1[4]~I .is_wysiwyg = "true";

dffeas \vel1[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[3] ),
	.sload(vcc),
	.ena(\vel1[11]~0 ),
	.q(\vel1[3] ));
defparam \vel1[3]~I .power_up = "low";
defparam \vel1[3]~I .is_wysiwyg = "true";

dffeas \vel1[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[2] ),
	.sload(vcc),
	.ena(\vel1[11]~0 ),
	.q(\vel1[2] ));
defparam \vel1[2]~I .power_up = "low";
defparam \vel1[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel1[1]~feeder_I (
	.datad(\data_inbuf[1] ),
	.combout(\vel1[1]~feeder ));
defparam \vel1[1]~feeder_I .sum_lutc_input = "datac";
defparam \vel1[1]~feeder_I .lut_mask = "FF00";

dffeas \vel1[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel1[1]~feeder ),
	.ena(\vel1[11]~0 ),
	.q(\vel1[1] ));
defparam \vel1[1]~I .power_up = "low";
defparam \vel1[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel1[0]~feeder_I (
	.datad(\data_inbuf[0] ),
	.combout(\vel1[0]~feeder ));
defparam \vel1[0]~feeder_I .sum_lutc_input = "datac";
defparam \vel1[0]~feeder_I .lut_mask = "FF00";

dffeas \vel1[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel1[0]~feeder ),
	.ena(\vel1[11]~0 ),
	.q(\vel1[0] ));
defparam \vel1[0]~I .power_up = "low";
defparam \vel1[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[0]~21_I (
	.dataa(\stepgen:s1|position[0] ),
	.datab(\vel1[0] ),
	.datad(vcc),
	.combout(\stepgen:s1|position[0]~21 ),
	.cout(\stepgen:s1|position[0]~22 ));
defparam \stepgen:s1|position[0]~21_I .sum_lutc_input = "datac";
defparam \stepgen:s1|position[0]~21_I .lut_mask = "6688";

fiftyfivenm_lcell_comb \stepgen:s1|position[11]~37_I (
	.dataa(\stepgen:s1|state.10 ),
	.datab(\stepgen:s1|dir ),
	.datac(\vel1[11] ),
	.datad(WideNor0),
	.combout(\stepgen:s1|position[11]~37 ));
defparam \stepgen:s1|position[11]~37_I .sum_lutc_input = "datac";
defparam \stepgen:s1|position[11]~37_I .lut_mask = "0041";

dffeas \stepgen:s1|position[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[0]~21 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[0] ));
defparam \stepgen:s1|position[0]~I .power_up = "low";
defparam \stepgen:s1|position[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[1]~23_I (
	.dataa(\vel1[1] ),
	.datab(\stepgen:s1|position[1] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[0]~22 ),
	.combout(\stepgen:s1|position[1]~23 ),
	.cout(\stepgen:s1|position[1]~24 ));
defparam \stepgen:s1|position[1]~23_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[1]~23_I .lut_mask = "9617";

dffeas \stepgen:s1|position[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[1]~23 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[1] ));
defparam \stepgen:s1|position[1]~I .power_up = "low";
defparam \stepgen:s1|position[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[2]~25_I (
	.dataa(\vel1[2] ),
	.datab(\stepgen:s1|position[2] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[1]~24 ),
	.combout(\stepgen:s1|position[2]~25 ),
	.cout(\stepgen:s1|position[2]~26 ));
defparam \stepgen:s1|position[2]~25_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[2]~25_I .lut_mask = "698E";

dffeas \stepgen:s1|position[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[2]~25 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[2] ));
defparam \stepgen:s1|position[2]~I .power_up = "low";
defparam \stepgen:s1|position[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[3]~27_I (
	.dataa(\vel1[3] ),
	.datab(\stepgen:s1|position[3] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[2]~26 ),
	.combout(\stepgen:s1|position[3]~27 ),
	.cout(\stepgen:s1|position[3]~28 ));
defparam \stepgen:s1|position[3]~27_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[3]~27_I .lut_mask = "9617";

dffeas \stepgen:s1|position[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[3]~27 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[3] ));
defparam \stepgen:s1|position[3]~I .power_up = "low";
defparam \stepgen:s1|position[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[4]~29_I (
	.dataa(\vel1[4] ),
	.datab(\stepgen:s1|position[4] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[3]~28 ),
	.combout(\stepgen:s1|position[4]~29 ),
	.cout(\stepgen:s1|position[4]~30 ));
defparam \stepgen:s1|position[4]~29_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[4]~29_I .lut_mask = "698E";

dffeas \stepgen:s1|position[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[4]~29 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[4] ));
defparam \stepgen:s1|position[4]~I .power_up = "low";
defparam \stepgen:s1|position[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[5]~31_I (
	.dataa(\stepgen:s1|position[5] ),
	.datab(\vel1[5] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[4]~30 ),
	.combout(\stepgen:s1|position[5]~31 ),
	.cout(\stepgen:s1|position[5]~32 ));
defparam \stepgen:s1|position[5]~31_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[5]~31_I .lut_mask = "9617";

dffeas \stepgen:s1|position[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[5]~31 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[5] ));
defparam \stepgen:s1|position[5]~I .power_up = "low";
defparam \stepgen:s1|position[5]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[6]~33_I (
	.dataa(\vel1[6] ),
	.datab(\stepgen:s1|position[6] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[5]~32 ),
	.combout(\stepgen:s1|position[6]~33 ),
	.cout(\stepgen:s1|position[6]~34 ));
defparam \stepgen:s1|position[6]~33_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[6]~33_I .lut_mask = "698E";

dffeas \stepgen:s1|position[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[6]~33 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[6] ));
defparam \stepgen:s1|position[6]~I .power_up = "low";
defparam \stepgen:s1|position[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[7]~35_I (
	.dataa(\stepgen:s1|position[7] ),
	.datab(\vel1[7] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[6]~34 ),
	.combout(\stepgen:s1|position[7]~35 ),
	.cout(\stepgen:s1|position[7]~36 ));
defparam \stepgen:s1|position[7]~35_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[7]~35_I .lut_mask = "9617";

dffeas \stepgen:s1|position[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[7]~35 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[7] ));
defparam \stepgen:s1|position[7]~I .power_up = "low";
defparam \stepgen:s1|position[7]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[8]~38_I (
	.dataa(\vel1[8] ),
	.datab(\stepgen:s1|position[8] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[7]~36 ),
	.combout(\stepgen:s1|position[8]~38 ),
	.cout(\stepgen:s1|position[8]~39 ));
defparam \stepgen:s1|position[8]~38_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[8]~38_I .lut_mask = "698E";

dffeas \stepgen:s1|position[8]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[8]~38 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[8] ));
defparam \stepgen:s1|position[8]~I .power_up = "low";
defparam \stepgen:s1|position[8]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[9]~40_I (
	.dataa(\stepgen:s1|position[9] ),
	.datab(\vel1[9] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[8]~39 ),
	.combout(\stepgen:s1|position[9]~40 ),
	.cout(\stepgen:s1|position[9]~41 ));
defparam \stepgen:s1|position[9]~40_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[9]~40_I .lut_mask = "9617";

dffeas \stepgen:s1|position[9]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[9]~40 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[9] ));
defparam \stepgen:s1|position[9]~I .power_up = "low";
defparam \stepgen:s1|position[9]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[10]~42_I (
	.dataa(\vel1[10] ),
	.datab(\stepgen:s1|position[10] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[9]~41 ),
	.combout(\stepgen:s1|position[10]~42 ),
	.cout(\stepgen:s1|position[10]~43 ));
defparam \stepgen:s1|position[10]~42_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[10]~42_I .lut_mask = "698E";

dffeas \stepgen:s1|position[10]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[10]~42 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[10] ));
defparam \stepgen:s1|position[10]~I .power_up = "low";
defparam \stepgen:s1|position[10]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[11]~44_I (
	.dataa(\stepgen:s1|position[11] ),
	.datab(\vel1[11] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[10]~43 ),
	.combout(\stepgen:s1|position[11]~44 ),
	.cout(\stepgen:s1|position[11]~45 ));
defparam \stepgen:s1|position[11]~44_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[11]~44_I .lut_mask = "9617";

dffeas \stepgen:s1|position[11]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[11]~44 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[11] ));
defparam \stepgen:s1|position[11]~I .power_up = "low";
defparam \stepgen:s1|position[11]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[12]~46_I (
	.dataa(\vel1[11] ),
	.datab(\stepgen:s1|position[12] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[11]~45 ),
	.combout(\stepgen:s1|position[12]~46 ),
	.cout(\stepgen:s1|position[12]~47 ));
defparam \stepgen:s1|position[12]~46_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[12]~46_I .lut_mask = "698E";

dffeas \stepgen:s1|position[12]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[12]~46 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[12] ));
defparam \stepgen:s1|position[12]~I .power_up = "low";
defparam \stepgen:s1|position[12]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[13]~48_I (
	.dataa(\stepgen:s1|position[13] ),
	.datab(\vel1[11] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[12]~47 ),
	.combout(\stepgen:s1|position[13]~48 ),
	.cout(\stepgen:s1|position[13]~49 ));
defparam \stepgen:s1|position[13]~48_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[13]~48_I .lut_mask = "9617";

dffeas \stepgen:s1|position[13]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[13]~48 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[13] ));
defparam \stepgen:s1|position[13]~I .power_up = "low";
defparam \stepgen:s1|position[13]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|pbit~0_I (
	.dataa(\stepgen:s1|position[13] ),
	.datab(\stepgen:s1|position[11] ),
	.datac(\tap[0] ),
	.datad(\tap[1] ),
	.combout(\stepgen:s1|pbit~0 ));
defparam \stepgen:s1|pbit~0_I .sum_lutc_input = "datac";
defparam \stepgen:s1|pbit~0_I .lut_mask = "FA0C";

fiftyfivenm_lcell_comb \stepgen:s1|position[14]~50_I (
	.dataa(\stepgen:s1|position[14] ),
	.datab(\vel1[11] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[13]~49 ),
	.combout(\stepgen:s1|position[14]~50 ),
	.cout(\stepgen:s1|position[14]~51 ));
defparam \stepgen:s1|position[14]~50_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[14]~50_I .lut_mask = "698E";

dffeas \stepgen:s1|position[14]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[14]~50 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[14] ));
defparam \stepgen:s1|position[14]~I .power_up = "low";
defparam \stepgen:s1|position[14]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|pbit~1_I (
	.dataa(\stepgen:s1|pbit~0 ),
	.datab(\tap[0] ),
	.datac(\stepgen:s1|position[12] ),
	.datad(\stepgen:s1|position[14] ),
	.combout(\stepgen:s1|pbit~1 ));
defparam \stepgen:s1|pbit~1_I .sum_lutc_input = "datac";
defparam \stepgen:s1|pbit~1_I .lut_mask = "EA62";

fiftyfivenm_lcell_comb \stepgen:s1|timer[0]~6_I (
	.dataa(\stepgen:s1|state.10 ),
	.datab(\stepgen:s1|timer[0]~5 ),
	.datac(\stepgen:s1|ones ),
	.datad(\stepgen:s1|pbit~1 ),
	.combout(\stepgen:s1|timer[0]~6 ));
defparam \stepgen:s1|timer[0]~6_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer[0]~6_I .lut_mask = "CAAC";

fiftyfivenm_lcell_comb \stepgen:s1|timer[0]~7_I (
	.datab(\stepgen:s1|Equal3~0 ),
	.datac(WideNor0),
	.datad(\stepgen:s1|timer[0]~6 ),
	.combout(\stepgen:s1|timer[0]~7 ));
defparam \stepgen:s1|timer[0]~7_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer[0]~7_I .lut_mask = "FCF0";

dffeas \stepgen:s1|timer[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|timer[0]~0 ),
	.asdata(\stepgen:s1|timer[0] ),
	.sload(\stepgen:s1|timer[0]~7 ),
	.q(\stepgen:s1|timer[0] ));
defparam \stepgen:s1|timer[0]~I .power_up = "low";
defparam \stepgen:s1|timer[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|Add0~2_I (
	.datab(\stepgen:s1|timer[0] ),
	.datac(\stepgen:s1|timer[1] ),
	.combout(\stepgen:s1|Add0~2 ));
defparam \stepgen:s1|Add0~2_I .sum_lutc_input = "datac";
defparam \stepgen:s1|Add0~2_I .lut_mask = "3C3C";

fiftyfivenm_lcell_comb \stepgen:s1|timer~10_I (
	.dataa(\dirtime[1] ),
	.datac(\steptime[1] ),
	.datad(\stepgen:s1|always0~0 ),
	.combout(\stepgen:s1|timer~10 ));
defparam \stepgen:s1|timer~10_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer~10_I .lut_mask = "F0AA";

fiftyfivenm_lcell_comb \stepgen:s1|timer[1]~1_I (
	.dataa(\stepgen:s1|Add0~2 ),
	.datab(\stepgen:s1|Equal3~0 ),
	.datad(\stepgen:s1|timer~10 ),
	.combout(\stepgen:s1|timer[1]~1 ));
defparam \stepgen:s1|timer[1]~1_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer[1]~1_I .lut_mask = "DD11";

dffeas \stepgen:s1|timer[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|timer[1]~1 ),
	.asdata(\stepgen:s1|timer[1] ),
	.sload(\stepgen:s1|timer[0]~7 ),
	.q(\stepgen:s1|timer[1] ));
defparam \stepgen:s1|timer[1]~I .power_up = "low";
defparam \stepgen:s1|timer[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|Add0~1_I (
	.dataa(\stepgen:s1|timer[2] ),
	.datab(\stepgen:s1|timer[0] ),
	.datac(\stepgen:s1|timer[1] ),
	.combout(\stepgen:s1|Add0~1 ));
defparam \stepgen:s1|Add0~1_I .sum_lutc_input = "datac";
defparam \stepgen:s1|Add0~1_I .lut_mask = "5656";

fiftyfivenm_lcell_comb \stepgen:s1|timer~8_I (
	.datab(\dirtime[2] ),
	.datac(\steptime[2] ),
	.datad(\stepgen:s1|always0~0 ),
	.combout(\stepgen:s1|timer~8 ));
defparam \stepgen:s1|timer~8_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer~8_I .lut_mask = "F0CC";

fiftyfivenm_lcell_comb \stepgen:s1|timer[2]~2_I (
	.dataa(\stepgen:s1|Add0~1 ),
	.datab(\stepgen:s1|Equal3~0 ),
	.datad(\stepgen:s1|timer~8 ),
	.combout(\stepgen:s1|timer[2]~2 ));
defparam \stepgen:s1|timer[2]~2_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer[2]~2_I .lut_mask = "DD11";

dffeas \stepgen:s1|timer[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|timer[2]~2 ),
	.asdata(\stepgen:s1|timer[2] ),
	.sload(\stepgen:s1|timer[0]~7 ),
	.q(\stepgen:s1|timer[2] ));
defparam \stepgen:s1|timer[2]~I .power_up = "low";
defparam \stepgen:s1|timer[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|Add0~0_I (
	.dataa(\stepgen:s1|timer[2] ),
	.datab(\stepgen:s1|timer[3] ),
	.datac(\stepgen:s1|timer[0] ),
	.datad(\stepgen:s1|timer[1] ),
	.combout(\stepgen:s1|Add0~0 ));
defparam \stepgen:s1|Add0~0_I .sum_lutc_input = "datac";
defparam \stepgen:s1|Add0~0_I .lut_mask = "3336";

fiftyfivenm_lcell_comb \stepgen:s1|timer~4_I (
	.dataa(\dirtime[3] ),
	.datac(\steptime[3] ),
	.datad(\stepgen:s1|always0~0 ),
	.combout(\stepgen:s1|timer~4 ));
defparam \stepgen:s1|timer~4_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer~4_I .lut_mask = "F0AA";

fiftyfivenm_lcell_comb \stepgen:s1|timer[3]~3_I (
	.dataa(\stepgen:s1|Add0~0 ),
	.datab(\stepgen:s1|Equal3~0 ),
	.datad(\stepgen:s1|timer~4 ),
	.combout(\stepgen:s1|timer[3]~3 ));
defparam \stepgen:s1|timer[3]~3_I .sum_lutc_input = "datac";
defparam \stepgen:s1|timer[3]~3_I .lut_mask = "DD11";

dffeas \stepgen:s1|timer[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|timer[3]~3 ),
	.asdata(\stepgen:s1|timer[3] ),
	.sload(\stepgen:s1|timer[0]~7 ),
	.q(\stepgen:s1|timer[3] ));
defparam \stepgen:s1|timer[3]~I .power_up = "low";
defparam \stepgen:s1|timer[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|Equal3~0_I (
	.dataa(\stepgen:s1|timer[2] ),
	.datab(\stepgen:s1|timer[3] ),
	.datac(\stepgen:s1|timer[0] ),
	.datad(\stepgen:s1|timer[1] ),
	.combout(\stepgen:s1|Equal3~0 ));
defparam \stepgen:s1|Equal3~0_I .sum_lutc_input = "datac";
defparam \stepgen:s1|Equal3~0_I .lut_mask = "0001";

fiftyfivenm_lcell_comb \stepgen:s1|dir~0_I (
	.dataa(\div2048[4] ),
	.datab(\div2048[5] ),
	.datac(\WideNor0~0 ),
	.datad(\stepgen:s1|Equal3~0 ),
	.combout(\stepgen:s1|dir~0 ));
defparam \stepgen:s1|dir~0_I .sum_lutc_input = "datac";
defparam \stepgen:s1|dir~0_I .lut_mask = "0100";

fiftyfivenm_lcell_comb \stepgen:s1|state.01~0_I (
	.dataa(\stepgen:s1|always0~0 ),
	.datac(\stepgen:s1|state.01 ),
	.datad(\stepgen:s1|dir~0 ),
	.combout(\stepgen:s1|state.01~0 ));
defparam \stepgen:s1|state.01~0_I .sum_lutc_input = "datac";
defparam \stepgen:s1|state.01~0_I .lut_mask = "A5F0";

dffeas \stepgen:s1|state.01~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|state.01~0 ),
	.q(\stepgen:s1|state.01 ));
defparam \stepgen:s1|state.01~I .power_up = "low";
defparam \stepgen:s1|state.01~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|dir~1_I (
	.dataa(\stepgen:s1|always0~0 ),
	.datab(\stepgen:s1|state.01 ),
	.datac(\vel1[10] ),
	.datad(\stepgen:s1|dir~0 ),
	.combout(\stepgen:s1|dir~1 ));
defparam \stepgen:s1|dir~1_I .sum_lutc_input = "datac";
defparam \stepgen:s1|dir~1_I .lut_mask = "4000";

fiftyfivenm_lcell_comb \stepgen:s1|dir~2_I (
	.datab(\vel1[11] ),
	.datac(\stepgen:s1|dir ),
	.datad(\stepgen:s1|dir~1 ),
	.combout(\stepgen:s1|dir~2 ));
defparam \stepgen:s1|dir~2_I .sum_lutc_input = "datac";
defparam \stepgen:s1|dir~2_I .lut_mask = "CCF0";

dffeas \stepgen:s1|dir~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|dir~2 ),
	.q(\stepgen:s1|dir ));
defparam \stepgen:s1|dir~I .power_up = "low";
defparam \stepgen:s1|dir~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|always0~0_I (
	.dataa(\stepgen:s1|dir ),
	.datab(\vel1[11] ),
	.datac(\stepgen:s1|ones ),
	.datad(\stepgen:s1|pbit~1 ),
	.combout(\stepgen:s1|always0~0 ));
defparam \stepgen:s1|always0~0_I .sum_lutc_input = "datac";
defparam \stepgen:s1|always0~0_I .lut_mask = "9FF9";

fiftyfivenm_lcell_comb \stepgen:s1|state.10~0_I (
	.dataa(\stepgen:s1|always0~0 ),
	.datab(\stepgen:s1|state.01 ),
	.datac(\stepgen:s1|state.10 ),
	.datad(\stepgen:s1|dir~0 ),
	.combout(\stepgen:s1|state.10~0 ));
defparam \stepgen:s1|state.10~0_I .sum_lutc_input = "datac";
defparam \stepgen:s1|state.10~0_I .lut_mask = "44F0";

dffeas \stepgen:s1|state.10~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|state.10~0 ),
	.q(\stepgen:s1|state.10 ));
defparam \stepgen:s1|state.10~I .power_up = "low";
defparam \stepgen:s1|state.10~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|ones~0_I (
	.dataa(\stepgen:s1|state.10 ),
	.datab(\stepgen:s1|pbit~1 ),
	.datac(\stepgen:s1|ones ),
	.datad(\stepgen:s1|dir~0 ),
	.combout(\stepgen:s1|ones~0 ));
defparam \stepgen:s1|ones~0_I .sum_lutc_input = "datac";
defparam \stepgen:s1|ones~0_I .lut_mask = "E4F0";

dffeas \stepgen:s1|ones~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|ones~0 ),
	.q(\stepgen:s1|ones ));
defparam \stepgen:s1|ones~I .power_up = "low";
defparam \stepgen:s1|ones~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|step~0_I (
	.datac(\stepgen:s1|ones ),
	.datad(\stepgen:s1|pbit~1 ),
	.combout(\stepgen:s1|step~0 ));
defparam \stepgen:s1|step~0_I .sum_lutc_input = "datac";
defparam \stepgen:s1|step~0_I .lut_mask = "0FF0";

fiftyfivenm_lcell_comb \stepgen:s1|step~1_I (
	.dataa(\stepgen:s1|step ),
	.datab(\stepgen:s1|state.01 ),
	.datac(\stepgen:s1|always0~0 ),
	.datad(\stepgen:s1|state.10 ),
	.combout(\stepgen:s1|step~1 ));
defparam \stepgen:s1|step~1_I .sum_lutc_input = "datac";
defparam \stepgen:s1|step~1_I .lut_mask = "F808";

fiftyfivenm_lcell_comb \stepgen:s1|step~2_I (
	.dataa(\stepgen:s1|step~0 ),
	.datab(\stepgen:s1|dir~0 ),
	.datac(\stepgen:s1|step ),
	.datad(\stepgen:s1|step~1 ),
	.combout(\stepgen:s1|step~2 ));
defparam \stepgen:s1|step~2_I .sum_lutc_input = "datac";
defparam \stepgen:s1|step~2_I .lut_mask = "F0B8";

dffeas \stepgen:s1|step~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|step~2 ),
	.q(\stepgen:s1|step ));
defparam \stepgen:s1|step~I .power_up = "low";
defparam \stepgen:s1|step~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \comb~1_I (
	.dataa(\stepgen:s1|step ),
	.datad(Spolarity),
	.combout(\comb~1 ));
defparam \comb~1_I .sum_lutc_input = "datac";
defparam \comb~1_I .lut_mask = "55AA";

fiftyfivenm_lcell_comb \vel2[11]~feeder_I (
	.datad(\data_recvd[3] ),
	.combout(\vel2[11]~feeder ));
defparam \vel2[11]~feeder_I .sum_lutc_input = "datac";
defparam \vel2[11]~feeder_I .lut_mask = "FF00";

fiftyfivenm_lcell_comb \vel2[11]~0_I (
	.dataa(\spibytecnt[3] ),
	.datab(\spibytecnt[1] ),
	.datac(\spibytecnt[2] ),
	.datad(\tap[0]~0 ),
	.combout(\vel2[11]~0 ));
defparam \vel2[11]~0_I .sum_lutc_input = "datac";
defparam \vel2[11]~0_I .lut_mask = "1000";

dffeas \vel2[11]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel2[11]~feeder ),
	.ena(\vel2[11]~0 ),
	.q(\vel2[11] ));
defparam \vel2[11]~I .power_up = "low";
defparam \vel2[11]~I .is_wysiwyg = "true";

dffeas \vel2[10]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[2] ),
	.sload(vcc),
	.ena(\vel2[11]~0 ),
	.q(\vel2[10] ));
defparam \vel2[10]~I .power_up = "low";
defparam \vel2[10]~I .is_wysiwyg = "true";

dffeas \vel2[9]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[1] ),
	.sload(vcc),
	.ena(\vel2[11]~0 ),
	.q(\vel2[9] ));
defparam \vel2[9]~I .power_up = "low";
defparam \vel2[9]~I .is_wysiwyg = "true";

dffeas \vel2[8]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[0] ),
	.sload(vcc),
	.ena(\vel2[11]~0 ),
	.q(\vel2[8] ));
defparam \vel2[8]~I .power_up = "low";
defparam \vel2[8]~I .is_wysiwyg = "true";

dffeas \vel2[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[7] ),
	.sload(vcc),
	.ena(\vel2[11]~0 ),
	.q(\vel2[7] ));
defparam \vel2[7]~I .power_up = "low";
defparam \vel2[7]~I .is_wysiwyg = "true";

dffeas \vel2[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[6] ),
	.sload(vcc),
	.ena(\vel2[11]~0 ),
	.q(\vel2[6] ));
defparam \vel2[6]~I .power_up = "low";
defparam \vel2[6]~I .is_wysiwyg = "true";

dffeas \vel2[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[5] ),
	.sload(vcc),
	.ena(\vel2[11]~0 ),
	.q(\vel2[5] ));
defparam \vel2[5]~I .power_up = "low";
defparam \vel2[5]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel2[4]~feeder_I (
	.datad(\data_inbuf[4] ),
	.combout(\vel2[4]~feeder ));
defparam \vel2[4]~feeder_I .sum_lutc_input = "datac";
defparam \vel2[4]~feeder_I .lut_mask = "FF00";

dffeas \vel2[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel2[4]~feeder ),
	.ena(\vel2[11]~0 ),
	.q(\vel2[4] ));
defparam \vel2[4]~I .power_up = "low";
defparam \vel2[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel2[3]~feeder_I (
	.datad(\data_inbuf[3] ),
	.combout(\vel2[3]~feeder ));
defparam \vel2[3]~feeder_I .sum_lutc_input = "datac";
defparam \vel2[3]~feeder_I .lut_mask = "FF00";

dffeas \vel2[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel2[3]~feeder ),
	.ena(\vel2[11]~0 ),
	.q(\vel2[3] ));
defparam \vel2[3]~I .power_up = "low";
defparam \vel2[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel2[2]~feeder_I (
	.datad(\data_inbuf[2] ),
	.combout(\vel2[2]~feeder ));
defparam \vel2[2]~feeder_I .sum_lutc_input = "datac";
defparam \vel2[2]~feeder_I .lut_mask = "FF00";

dffeas \vel2[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel2[2]~feeder ),
	.ena(\vel2[11]~0 ),
	.q(\vel2[2] ));
defparam \vel2[2]~I .power_up = "low";
defparam \vel2[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel2[1]~feeder_I (
	.datad(\data_inbuf[1] ),
	.combout(\vel2[1]~feeder ));
defparam \vel2[1]~feeder_I .sum_lutc_input = "datac";
defparam \vel2[1]~feeder_I .lut_mask = "FF00";

dffeas \vel2[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel2[1]~feeder ),
	.ena(\vel2[11]~0 ),
	.q(\vel2[1] ));
defparam \vel2[1]~I .power_up = "low";
defparam \vel2[1]~I .is_wysiwyg = "true";

dffeas \vel2[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[0] ),
	.sload(vcc),
	.ena(\vel2[11]~0 ),
	.q(\vel2[0] ));
defparam \vel2[0]~I .power_up = "low";
defparam \vel2[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[0]~21_I (
	.dataa(\vel2[0] ),
	.datab(\stepgen:s2|position[0] ),
	.datad(vcc),
	.combout(\stepgen:s2|position[0]~21 ),
	.cout(\stepgen:s2|position[0]~22 ));
defparam \stepgen:s2|position[0]~21_I .sum_lutc_input = "datac";
defparam \stepgen:s2|position[0]~21_I .lut_mask = "6688";

fiftyfivenm_lcell_comb \stepgen:s2|timer~9_I (
	.datab(\dirtime[0] ),
	.datac(\steptime[0] ),
	.datad(\stepgen:s2|always0~0 ),
	.combout(\stepgen:s2|timer~9 ));
defparam \stepgen:s2|timer~9_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer~9_I .lut_mask = "F0CC";

fiftyfivenm_lcell_comb \stepgen:s2|timer[0]~0_I (
	.datab(\stepgen:s2|Equal3~0 ),
	.datac(\stepgen:s2|timer[0] ),
	.datad(\stepgen:s2|timer~9 ),
	.combout(\stepgen:s2|timer[0]~0 ));
defparam \stepgen:s2|timer[0]~0_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer[0]~0_I .lut_mask = "CF03";

fiftyfivenm_lcell_comb \stepgen:s2|timer[0]~5_I (
	.datab(\stepgen:s2|dir ),
	.datad(\vel2[11] ),
	.combout(\stepgen:s2|timer[0]~5 ));
defparam \stepgen:s2|timer[0]~5_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer[0]~5_I .lut_mask = "CC33";

fiftyfivenm_lcell_comb \stepgen:s2|timer[0]~6_I (
	.dataa(\stepgen:s2|state.10 ),
	.datab(\stepgen:s2|ones ),
	.datac(\stepgen:s2|timer[0]~5 ),
	.datad(\stepgen:s2|pbit~1 ),
	.combout(\stepgen:s2|timer[0]~6 ));
defparam \stepgen:s2|timer[0]~6_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer[0]~6_I .lut_mask = "E2B8";

fiftyfivenm_lcell_comb \stepgen:s2|timer[0]~7_I (
	.datab(\stepgen:s2|Equal3~0 ),
	.datac(WideNor0),
	.datad(\stepgen:s2|timer[0]~6 ),
	.combout(\stepgen:s2|timer[0]~7 ));
defparam \stepgen:s2|timer[0]~7_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer[0]~7_I .lut_mask = "FCF0";

dffeas \stepgen:s2|timer[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|timer[0]~0 ),
	.asdata(\stepgen:s2|timer[0] ),
	.sload(\stepgen:s2|timer[0]~7 ),
	.q(\stepgen:s2|timer[0] ));
defparam \stepgen:s2|timer[0]~I .power_up = "low";
defparam \stepgen:s2|timer[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|Add0~2_I (
	.dataa(\stepgen:s2|timer[1] ),
	.datac(\stepgen:s2|timer[0] ),
	.combout(\stepgen:s2|Add0~2 ));
defparam \stepgen:s2|Add0~2_I .sum_lutc_input = "datac";
defparam \stepgen:s2|Add0~2_I .lut_mask = "5A5A";

fiftyfivenm_lcell_comb \stepgen:s2|timer~10_I (
	.dataa(\steptime[1] ),
	.datab(\dirtime[1] ),
	.datad(\stepgen:s2|always0~0 ),
	.combout(\stepgen:s2|timer~10 ));
defparam \stepgen:s2|timer~10_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer~10_I .lut_mask = "AACC";

fiftyfivenm_lcell_comb \stepgen:s2|timer[1]~1_I (
	.dataa(\stepgen:s2|Add0~2 ),
	.datab(\stepgen:s2|Equal3~0 ),
	.datad(\stepgen:s2|timer~10 ),
	.combout(\stepgen:s2|timer[1]~1 ));
defparam \stepgen:s2|timer[1]~1_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer[1]~1_I .lut_mask = "DD11";

dffeas \stepgen:s2|timer[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|timer[1]~1 ),
	.asdata(\stepgen:s2|timer[1] ),
	.sload(\stepgen:s2|timer[0]~7 ),
	.q(\stepgen:s2|timer[1] ));
defparam \stepgen:s2|timer[1]~I .power_up = "low";
defparam \stepgen:s2|timer[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|Add0~1_I (
	.dataa(\stepgen:s2|timer[1] ),
	.datac(\stepgen:s2|timer[0] ),
	.datad(\stepgen:s2|timer[2] ),
	.combout(\stepgen:s2|Add0~1 ));
defparam \stepgen:s2|Add0~1_I .sum_lutc_input = "datac";
defparam \stepgen:s2|Add0~1_I .lut_mask = "05FA";

fiftyfivenm_lcell_comb \stepgen:s2|timer~8_I (
	.dataa(\dirtime[2] ),
	.datac(\steptime[2] ),
	.datad(\stepgen:s2|always0~0 ),
	.combout(\stepgen:s2|timer~8 ));
defparam \stepgen:s2|timer~8_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer~8_I .lut_mask = "F0AA";

fiftyfivenm_lcell_comb \stepgen:s2|timer[2]~2_I (
	.dataa(\stepgen:s2|Add0~1 ),
	.datab(\stepgen:s2|Equal3~0 ),
	.datad(\stepgen:s2|timer~8 ),
	.combout(\stepgen:s2|timer[2]~2 ));
defparam \stepgen:s2|timer[2]~2_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer[2]~2_I .lut_mask = "DD11";

dffeas \stepgen:s2|timer[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|timer[2]~2 ),
	.asdata(\stepgen:s2|timer[2] ),
	.sload(\stepgen:s2|timer[0]~7 ),
	.q(\stepgen:s2|timer[2] ));
defparam \stepgen:s2|timer[2]~I .power_up = "low";
defparam \stepgen:s2|timer[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|Add0~0_I (
	.dataa(\stepgen:s2|timer[1] ),
	.datab(\stepgen:s2|timer[0] ),
	.datac(\stepgen:s2|timer[3] ),
	.datad(\stepgen:s2|timer[2] ),
	.combout(\stepgen:s2|Add0~0 ));
defparam \stepgen:s2|Add0~0_I .sum_lutc_input = "datac";
defparam \stepgen:s2|Add0~0_I .lut_mask = "0F1E";

fiftyfivenm_lcell_comb \stepgen:s2|timer~4_I (
	.datab(\dirtime[3] ),
	.datac(\steptime[3] ),
	.datad(\stepgen:s2|always0~0 ),
	.combout(\stepgen:s2|timer~4 ));
defparam \stepgen:s2|timer~4_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer~4_I .lut_mask = "F0CC";

fiftyfivenm_lcell_comb \stepgen:s2|timer[3]~3_I (
	.dataa(\stepgen:s2|Add0~0 ),
	.datab(\stepgen:s2|Equal3~0 ),
	.datad(\stepgen:s2|timer~4 ),
	.combout(\stepgen:s2|timer[3]~3 ));
defparam \stepgen:s2|timer[3]~3_I .sum_lutc_input = "datac";
defparam \stepgen:s2|timer[3]~3_I .lut_mask = "DD11";

dffeas \stepgen:s2|timer[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|timer[3]~3 ),
	.asdata(\stepgen:s2|timer[3] ),
	.sload(\stepgen:s2|timer[0]~7 ),
	.q(\stepgen:s2|timer[3] ));
defparam \stepgen:s2|timer[3]~I .power_up = "low";
defparam \stepgen:s2|timer[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|Equal3~0_I (
	.dataa(\stepgen:s2|timer[1] ),
	.datab(\stepgen:s2|timer[0] ),
	.datac(\stepgen:s2|timer[3] ),
	.datad(\stepgen:s2|timer[2] ),
	.combout(\stepgen:s2|Equal3~0 ));
defparam \stepgen:s2|Equal3~0_I .sum_lutc_input = "datac";
defparam \stepgen:s2|Equal3~0_I .lut_mask = "0001";

fiftyfivenm_lcell_comb \stepgen:s2|dir~0_I (
	.dataa(\div2048[5] ),
	.datab(\div2048[4] ),
	.datac(\WideNor0~0 ),
	.datad(\stepgen:s2|Equal3~0 ),
	.combout(\stepgen:s2|dir~0 ));
defparam \stepgen:s2|dir~0_I .sum_lutc_input = "datac";
defparam \stepgen:s2|dir~0_I .lut_mask = "0100";

fiftyfivenm_lcell_comb \stepgen:s2|state.01~0_I (
	.dataa(\stepgen:s2|always0~0 ),
	.datab(\stepgen:s2|dir~0 ),
	.datac(\stepgen:s2|state.01 ),
	.combout(\stepgen:s2|state.01~0 ));
defparam \stepgen:s2|state.01~0_I .sum_lutc_input = "datac";
defparam \stepgen:s2|state.01~0_I .lut_mask = "B4B4";

dffeas \stepgen:s2|state.01~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|state.01~0 ),
	.q(\stepgen:s2|state.01 ));
defparam \stepgen:s2|state.01~I .power_up = "low";
defparam \stepgen:s2|state.01~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|dir~1_I (
	.dataa(\stepgen:s2|always0~0 ),
	.datab(\stepgen:s2|state.01 ),
	.datac(\stepgen:s2|dir~0 ),
	.datad(\vel2[10] ),
	.combout(\stepgen:s2|dir~1 ));
defparam \stepgen:s2|dir~1_I .sum_lutc_input = "datac";
defparam \stepgen:s2|dir~1_I .lut_mask = "4000";

fiftyfivenm_lcell_comb \stepgen:s2|dir~2_I (
	.datab(\vel2[11] ),
	.datac(\stepgen:s2|dir ),
	.datad(\stepgen:s2|dir~1 ),
	.combout(\stepgen:s2|dir~2 ));
defparam \stepgen:s2|dir~2_I .sum_lutc_input = "datac";
defparam \stepgen:s2|dir~2_I .lut_mask = "CCF0";

dffeas \stepgen:s2|dir~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|dir~2 ),
	.q(\stepgen:s2|dir ));
defparam \stepgen:s2|dir~I .power_up = "low";
defparam \stepgen:s2|dir~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[11]~53_I (
	.dataa(\stepgen:s2|state.10 ),
	.datab(\stepgen:s2|dir ),
	.datac(WideNor0),
	.datad(\vel2[11] ),
	.combout(\stepgen:s2|position[11]~53 ));
defparam \stepgen:s2|position[11]~53_I .sum_lutc_input = "datac";
defparam \stepgen:s2|position[11]~53_I .lut_mask = "0401";

dffeas \stepgen:s2|position[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\stepgen:s2|position[0]~21 ),
	.sload(vcc),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[0] ));
defparam \stepgen:s2|position[0]~I .power_up = "low";
defparam \stepgen:s2|position[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[1]~23_I (
	.dataa(\vel2[1] ),
	.datab(\stepgen:s2|position[1] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[0]~22 ),
	.combout(\stepgen:s2|position[1]~23 ),
	.cout(\stepgen:s2|position[1]~24 ));
defparam \stepgen:s2|position[1]~23_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[1]~23_I .lut_mask = "9617";

dffeas \stepgen:s2|position[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[1]~23 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[1] ));
defparam \stepgen:s2|position[1]~I .power_up = "low";
defparam \stepgen:s2|position[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[2]~25_I (
	.dataa(\vel2[2] ),
	.datab(\stepgen:s2|position[2] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[1]~24 ),
	.combout(\stepgen:s2|position[2]~25 ),
	.cout(\stepgen:s2|position[2]~26 ));
defparam \stepgen:s2|position[2]~25_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[2]~25_I .lut_mask = "698E";

dffeas \stepgen:s2|position[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[2]~25 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[2] ));
defparam \stepgen:s2|position[2]~I .power_up = "low";
defparam \stepgen:s2|position[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[3]~27_I (
	.dataa(\vel2[3] ),
	.datab(\stepgen:s2|position[3] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[2]~26 ),
	.combout(\stepgen:s2|position[3]~27 ),
	.cout(\stepgen:s2|position[3]~28 ));
defparam \stepgen:s2|position[3]~27_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[3]~27_I .lut_mask = "9617";

dffeas \stepgen:s2|position[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[3]~27 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[3] ));
defparam \stepgen:s2|position[3]~I .power_up = "low";
defparam \stepgen:s2|position[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[4]~29_I (
	.dataa(\stepgen:s2|position[4] ),
	.datab(\vel2[4] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[3]~28 ),
	.combout(\stepgen:s2|position[4]~29 ),
	.cout(\stepgen:s2|position[4]~30 ));
defparam \stepgen:s2|position[4]~29_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[4]~29_I .lut_mask = "698E";

dffeas \stepgen:s2|position[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[4]~29 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[4] ));
defparam \stepgen:s2|position[4]~I .power_up = "low";
defparam \stepgen:s2|position[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[5]~31_I (
	.dataa(\stepgen:s2|position[5] ),
	.datab(\vel2[5] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[4]~30 ),
	.combout(\stepgen:s2|position[5]~31 ),
	.cout(\stepgen:s2|position[5]~32 ));
defparam \stepgen:s2|position[5]~31_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[5]~31_I .lut_mask = "9617";

dffeas \stepgen:s2|position[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[5]~31 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[5] ));
defparam \stepgen:s2|position[5]~I .power_up = "low";
defparam \stepgen:s2|position[5]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[6]~33_I (
	.dataa(\vel2[6] ),
	.datab(\stepgen:s2|position[6] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[5]~32 ),
	.combout(\stepgen:s2|position[6]~33 ),
	.cout(\stepgen:s2|position[6]~34 ));
defparam \stepgen:s2|position[6]~33_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[6]~33_I .lut_mask = "698E";

dffeas \stepgen:s2|position[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[6]~33 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[6] ));
defparam \stepgen:s2|position[6]~I .power_up = "low";
defparam \stepgen:s2|position[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[7]~35_I (
	.dataa(\vel2[7] ),
	.datab(\stepgen:s2|position[7] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[6]~34 ),
	.combout(\stepgen:s2|position[7]~35 ),
	.cout(\stepgen:s2|position[7]~36 ));
defparam \stepgen:s2|position[7]~35_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[7]~35_I .lut_mask = "9617";

dffeas \stepgen:s2|position[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[7]~35 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[7] ));
defparam \stepgen:s2|position[7]~I .power_up = "low";
defparam \stepgen:s2|position[7]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[8]~37_I (
	.dataa(\vel2[8] ),
	.datab(\stepgen:s2|position[8] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[7]~36 ),
	.combout(\stepgen:s2|position[8]~37 ),
	.cout(\stepgen:s2|position[8]~38 ));
defparam \stepgen:s2|position[8]~37_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[8]~37_I .lut_mask = "698E";

dffeas \stepgen:s2|position[8]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[8]~37 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[8] ));
defparam \stepgen:s2|position[8]~I .power_up = "low";
defparam \stepgen:s2|position[8]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[9]~39_I (
	.dataa(\stepgen:s2|position[9] ),
	.datab(\vel2[9] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[8]~38 ),
	.combout(\stepgen:s2|position[9]~39 ),
	.cout(\stepgen:s2|position[9]~40 ));
defparam \stepgen:s2|position[9]~39_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[9]~39_I .lut_mask = "9617";

dffeas \stepgen:s2|position[9]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[9]~39 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[9] ));
defparam \stepgen:s2|position[9]~I .power_up = "low";
defparam \stepgen:s2|position[9]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[10]~41_I (
	.dataa(\vel2[10] ),
	.datab(\stepgen:s2|position[10] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[9]~40 ),
	.combout(\stepgen:s2|position[10]~41 ),
	.cout(\stepgen:s2|position[10]~42 ));
defparam \stepgen:s2|position[10]~41_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[10]~41_I .lut_mask = "698E";

dffeas \stepgen:s2|position[10]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[10]~41 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[10] ));
defparam \stepgen:s2|position[10]~I .power_up = "low";
defparam \stepgen:s2|position[10]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[11]~43_I (
	.dataa(\stepgen:s2|position[11] ),
	.datab(\vel2[11] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[10]~42 ),
	.combout(\stepgen:s2|position[11]~43 ),
	.cout(\stepgen:s2|position[11]~44 ));
defparam \stepgen:s2|position[11]~43_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[11]~43_I .lut_mask = "9617";

dffeas \stepgen:s2|position[11]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[11]~43 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[11] ));
defparam \stepgen:s2|position[11]~I .power_up = "low";
defparam \stepgen:s2|position[11]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[12]~45_I (
	.dataa(\stepgen:s2|position[12] ),
	.datab(\vel2[11] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[11]~44 ),
	.combout(\stepgen:s2|position[12]~45 ),
	.cout(\stepgen:s2|position[12]~46 ));
defparam \stepgen:s2|position[12]~45_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[12]~45_I .lut_mask = "698E";

dffeas \stepgen:s2|position[12]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[12]~45 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[12] ));
defparam \stepgen:s2|position[12]~I .power_up = "low";
defparam \stepgen:s2|position[12]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[13]~47_I (
	.dataa(\stepgen:s2|position[13] ),
	.datab(\vel2[11] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[12]~46 ),
	.combout(\stepgen:s2|position[13]~47 ),
	.cout(\stepgen:s2|position[13]~48 ));
defparam \stepgen:s2|position[13]~47_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[13]~47_I .lut_mask = "9617";

dffeas \stepgen:s2|position[13]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[13]~47 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[13] ));
defparam \stepgen:s2|position[13]~I .power_up = "low";
defparam \stepgen:s2|position[13]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[14]~49_I (
	.dataa(\stepgen:s2|position[14] ),
	.datab(\vel2[11] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[13]~48 ),
	.combout(\stepgen:s2|position[14]~49 ),
	.cout(\stepgen:s2|position[14]~50 ));
defparam \stepgen:s2|position[14]~49_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[14]~49_I .lut_mask = "698E";

dffeas \stepgen:s2|position[14]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[14]~49 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[14] ));
defparam \stepgen:s2|position[14]~I .power_up = "low";
defparam \stepgen:s2|position[14]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|pbit~0_I (
	.dataa(\stepgen:s2|position[11] ),
	.datab(\tap[0] ),
	.datac(\stepgen:s2|position[12] ),
	.datad(\tap[1] ),
	.combout(\stepgen:s2|pbit~0 ));
defparam \stepgen:s2|pbit~0_I .sum_lutc_input = "datac";
defparam \stepgen:s2|pbit~0_I .lut_mask = "CCE2";

fiftyfivenm_lcell_comb \stepgen:s2|pbit~1_I (
	.dataa(\stepgen:s2|position[13] ),
	.datab(\stepgen:s2|position[14] ),
	.datac(\stepgen:s2|pbit~0 ),
	.datad(\tap[1] ),
	.combout(\stepgen:s2|pbit~1 ));
defparam \stepgen:s2|pbit~1_I .sum_lutc_input = "datac";
defparam \stepgen:s2|pbit~1_I .lut_mask = "CAF0";

fiftyfivenm_lcell_comb \stepgen:s2|always0~0_I (
	.dataa(\stepgen:s2|pbit~1 ),
	.datab(\vel2[11] ),
	.datac(\stepgen:s2|dir ),
	.datad(\stepgen:s2|ones ),
	.combout(\stepgen:s2|always0~0 ));
defparam \stepgen:s2|always0~0_I .sum_lutc_input = "datac";
defparam \stepgen:s2|always0~0_I .lut_mask = "D7EB";

fiftyfivenm_lcell_comb \stepgen:s2|state.10~0_I (
	.dataa(\stepgen:s2|always0~0 ),
	.datab(\stepgen:s2|dir~0 ),
	.datac(\stepgen:s2|state.10 ),
	.datad(\stepgen:s2|state.01 ),
	.combout(\stepgen:s2|state.10~0 ));
defparam \stepgen:s2|state.10~0_I .sum_lutc_input = "datac";
defparam \stepgen:s2|state.10~0_I .lut_mask = "7430";

dffeas \stepgen:s2|state.10~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|state.10~0 ),
	.q(\stepgen:s2|state.10 ));
defparam \stepgen:s2|state.10~I .power_up = "low";
defparam \stepgen:s2|state.10~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|ones~0_I (
	.dataa(\stepgen:s2|state.10 ),
	.datab(\stepgen:s2|dir~0 ),
	.datac(\stepgen:s2|ones ),
	.datad(\stepgen:s2|pbit~1 ),
	.combout(\stepgen:s2|ones~0 ));
defparam \stepgen:s2|ones~0_I .sum_lutc_input = "datac";
defparam \stepgen:s2|ones~0_I .lut_mask = "F4B0";

dffeas \stepgen:s2|ones~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|ones~0 ),
	.q(\stepgen:s2|ones ));
defparam \stepgen:s2|ones~I .power_up = "low";
defparam \stepgen:s2|ones~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|step~0_I (
	.datab(\stepgen:s2|ones ),
	.datad(\stepgen:s2|pbit~1 ),
	.combout(\stepgen:s2|step~0 ));
defparam \stepgen:s2|step~0_I .sum_lutc_input = "datac";
defparam \stepgen:s2|step~0_I .lut_mask = "33CC";

fiftyfivenm_lcell_comb \stepgen:s2|step~1_I (
	.dataa(\stepgen:s2|state.10 ),
	.datab(\stepgen:s2|step ),
	.datac(\stepgen:s2|always0~0 ),
	.datad(\stepgen:s2|state.01 ),
	.combout(\stepgen:s2|step~1 ));
defparam \stepgen:s2|step~1_I .sum_lutc_input = "datac";
defparam \stepgen:s2|step~1_I .lut_mask = "ACA0";

fiftyfivenm_lcell_comb \stepgen:s2|step~2_I (
	.dataa(\stepgen:s2|step~0 ),
	.datab(\stepgen:s2|dir~0 ),
	.datac(\stepgen:s2|step ),
	.datad(\stepgen:s2|step~1 ),
	.combout(\stepgen:s2|step~2 ));
defparam \stepgen:s2|step~2_I .sum_lutc_input = "datac";
defparam \stepgen:s2|step~2_I .lut_mask = "F0B8";

dffeas \stepgen:s2|step~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|step~2 ),
	.q(\stepgen:s2|step ));
defparam \stepgen:s2|step~I .power_up = "low";
defparam \stepgen:s2|step~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \comb~2_I (
	.datab(\stepgen:s2|step ),
	.datad(Spolarity),
	.combout(\comb~2 ));
defparam \comb~2_I .sum_lutc_input = "datac";
defparam \comb~2_I .lut_mask = "33CC";

fiftyfivenm_lcell_comb \vel3[11]~feeder_I (
	.datad(\data_recvd[3] ),
	.combout(\vel3[11]~feeder ));
defparam \vel3[11]~feeder_I .sum_lutc_input = "datac";
defparam \vel3[11]~feeder_I .lut_mask = "FF00";

fiftyfivenm_lcell_comb \vel3[11]~0_I (
	.dataa(\spibytecnt[3] ),
	.datab(\spibytecnt[1] ),
	.datac(\spibytecnt[2] ),
	.datad(\tap[0]~0 ),
	.combout(\vel3[11]~0 ));
defparam \vel3[11]~0_I .sum_lutc_input = "datac";
defparam \vel3[11]~0_I .lut_mask = "4000";

dffeas \vel3[11]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel3[11]~feeder ),
	.ena(\vel3[11]~0 ),
	.q(\vel3[11] ));
defparam \vel3[11]~I .power_up = "low";
defparam \vel3[11]~I .is_wysiwyg = "true";

dffeas \vel3[10]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_recvd[2] ),
	.sload(vcc),
	.ena(\vel3[11]~0 ),
	.q(\vel3[10] ));
defparam \vel3[10]~I .power_up = "low";
defparam \vel3[10]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|dir~1_I (
	.dataa(\stepgen:s3|state.01 ),
	.datab(\vel3[10] ),
	.datac(\stepgen:s3|dir~0 ),
	.datad(\stepgen:s3|always0~1 ),
	.combout(\stepgen:s3|dir~1 ));
defparam \stepgen:s3|dir~1_I .sum_lutc_input = "datac";
defparam \stepgen:s3|dir~1_I .lut_mask = "0080";

fiftyfivenm_lcell_comb \stepgen:s3|dir~2_I (
	.datab(\vel3[11] ),
	.datac(\stepgen:s3|dir ),
	.datad(\stepgen:s3|dir~1 ),
	.combout(\stepgen:s3|dir~2 ));
defparam \stepgen:s3|dir~2_I .sum_lutc_input = "datac";
defparam \stepgen:s3|dir~2_I .lut_mask = "CCF0";

dffeas \stepgen:s3|dir~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|dir~2 ),
	.q(\stepgen:s3|dir ));
defparam \stepgen:s3|dir~I .power_up = "low";
defparam \stepgen:s3|dir~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel3[9]~feeder_I (
	.datac(\data_recvd[1] ),
	.combout(\vel3[9]~feeder ));
defparam \vel3[9]~feeder_I .sum_lutc_input = "datac";
defparam \vel3[9]~feeder_I .lut_mask = "F0F0";

dffeas \vel3[9]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel3[9]~feeder ),
	.ena(\vel3[11]~0 ),
	.q(\vel3[9] ));
defparam \vel3[9]~I .power_up = "low";
defparam \vel3[9]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel3[8]~feeder_I (
	.datac(\data_recvd[0] ),
	.combout(\vel3[8]~feeder ));
defparam \vel3[8]~feeder_I .sum_lutc_input = "datac";
defparam \vel3[8]~feeder_I .lut_mask = "F0F0";

dffeas \vel3[8]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel3[8]~feeder ),
	.ena(\vel3[11]~0 ),
	.q(\vel3[8] ));
defparam \vel3[8]~I .power_up = "low";
defparam \vel3[8]~I .is_wysiwyg = "true";

dffeas \vel3[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[7] ),
	.sload(vcc),
	.ena(\vel3[11]~0 ),
	.q(\vel3[7] ));
defparam \vel3[7]~I .power_up = "low";
defparam \vel3[7]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel3[6]~feeder_I (
	.datad(\data_inbuf[6] ),
	.combout(\vel3[6]~feeder ));
defparam \vel3[6]~feeder_I .sum_lutc_input = "datac";
defparam \vel3[6]~feeder_I .lut_mask = "FF00";

dffeas \vel3[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel3[6]~feeder ),
	.ena(\vel3[11]~0 ),
	.q(\vel3[6] ));
defparam \vel3[6]~I .power_up = "low";
defparam \vel3[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel3[5]~feeder_I (
	.datac(\data_inbuf[5] ),
	.combout(\vel3[5]~feeder ));
defparam \vel3[5]~feeder_I .sum_lutc_input = "datac";
defparam \vel3[5]~feeder_I .lut_mask = "F0F0";

dffeas \vel3[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel3[5]~feeder ),
	.ena(\vel3[11]~0 ),
	.q(\vel3[5] ));
defparam \vel3[5]~I .power_up = "low";
defparam \vel3[5]~I .is_wysiwyg = "true";

dffeas \vel3[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[4] ),
	.sload(vcc),
	.ena(\vel3[11]~0 ),
	.q(\vel3[4] ));
defparam \vel3[4]~I .power_up = "low";
defparam \vel3[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel3[3]~feeder_I (
	.datad(\data_inbuf[3] ),
	.combout(\vel3[3]~feeder ));
defparam \vel3[3]~feeder_I .sum_lutc_input = "datac";
defparam \vel3[3]~feeder_I .lut_mask = "FF00";

dffeas \vel3[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel3[3]~feeder ),
	.ena(\vel3[11]~0 ),
	.q(\vel3[3] ));
defparam \vel3[3]~I .power_up = "low";
defparam \vel3[3]~I .is_wysiwyg = "true";

dffeas \vel3[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.asdata(\data_inbuf[2] ),
	.sload(vcc),
	.ena(\vel3[11]~0 ),
	.q(\vel3[2] ));
defparam \vel3[2]~I .power_up = "low";
defparam \vel3[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel3[1]~feeder_I (
	.datad(\data_inbuf[1] ),
	.combout(\vel3[1]~feeder ));
defparam \vel3[1]~feeder_I .sum_lutc_input = "datac";
defparam \vel3[1]~feeder_I .lut_mask = "FF00";

dffeas \vel3[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel3[1]~feeder ),
	.ena(\vel3[11]~0 ),
	.q(\vel3[1] ));
defparam \vel3[1]~I .power_up = "low";
defparam \vel3[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \vel3[0]~feeder_I (
	.datad(\data_inbuf[0] ),
	.combout(\vel3[0]~feeder ));
defparam \vel3[0]~feeder_I .sum_lutc_input = "datac";
defparam \vel3[0]~feeder_I .lut_mask = "FF00";

dffeas \vel3[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\vel3[0]~feeder ),
	.ena(\vel3[11]~0 ),
	.q(\vel3[0] ));
defparam \vel3[0]~I .power_up = "low";
defparam \vel3[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[0]~21_I (
	.dataa(\vel3[0] ),
	.datab(\stepgen:s3|position[0] ),
	.datad(vcc),
	.combout(\stepgen:s3|position[0]~21 ),
	.cout(\stepgen:s3|position[0]~22 ));
defparam \stepgen:s3|position[0]~21_I .sum_lutc_input = "datac";
defparam \stepgen:s3|position[0]~21_I .lut_mask = "6688";

fiftyfivenm_lcell_comb \stepgen:s3|position[0]~feeder_I (
	.datad(\stepgen:s3|position[0]~21 ),
	.combout(\stepgen:s3|position[0]~feeder ));
defparam \stepgen:s3|position[0]~feeder_I .sum_lutc_input = "datac";
defparam \stepgen:s3|position[0]~feeder_I .lut_mask = "FF00";

fiftyfivenm_lcell_comb \stepgen:s3|position[11]~37_I (
	.dataa(\stepgen:s3|dir ),
	.datab(\stepgen:s3|state.10 ),
	.datac(WideNor0),
	.datad(\vel3[11] ),
	.combout(\stepgen:s3|position[11]~37 ));
defparam \stepgen:s3|position[11]~37_I .sum_lutc_input = "datac";
defparam \stepgen:s3|position[11]~37_I .lut_mask = "0201";

dffeas \stepgen:s3|position[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[0]~feeder ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[0] ));
defparam \stepgen:s3|position[0]~I .power_up = "low";
defparam \stepgen:s3|position[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[1]~23_I (
	.dataa(\vel3[1] ),
	.datab(\stepgen:s3|position[1] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[0]~22 ),
	.combout(\stepgen:s3|position[1]~23 ),
	.cout(\stepgen:s3|position[1]~24 ));
defparam \stepgen:s3|position[1]~23_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[1]~23_I .lut_mask = "9617";

dffeas \stepgen:s3|position[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[1]~23 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[1] ));
defparam \stepgen:s3|position[1]~I .power_up = "low";
defparam \stepgen:s3|position[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[2]~25_I (
	.dataa(\vel3[2] ),
	.datab(\stepgen:s3|position[2] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[1]~24 ),
	.combout(\stepgen:s3|position[2]~25 ),
	.cout(\stepgen:s3|position[2]~26 ));
defparam \stepgen:s3|position[2]~25_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[2]~25_I .lut_mask = "698E";

dffeas \stepgen:s3|position[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[2]~25 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[2] ));
defparam \stepgen:s3|position[2]~I .power_up = "low";
defparam \stepgen:s3|position[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[3]~27_I (
	.dataa(\vel3[3] ),
	.datab(\stepgen:s3|position[3] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[2]~26 ),
	.combout(\stepgen:s3|position[3]~27 ),
	.cout(\stepgen:s3|position[3]~28 ));
defparam \stepgen:s3|position[3]~27_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[3]~27_I .lut_mask = "9617";

dffeas \stepgen:s3|position[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[3]~27 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[3] ));
defparam \stepgen:s3|position[3]~I .power_up = "low";
defparam \stepgen:s3|position[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[4]~29_I (
	.dataa(\vel3[4] ),
	.datab(\stepgen:s3|position[4] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[3]~28 ),
	.combout(\stepgen:s3|position[4]~29 ),
	.cout(\stepgen:s3|position[4]~30 ));
defparam \stepgen:s3|position[4]~29_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[4]~29_I .lut_mask = "698E";

dffeas \stepgen:s3|position[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[4]~29 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[4] ));
defparam \stepgen:s3|position[4]~I .power_up = "low";
defparam \stepgen:s3|position[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[5]~31_I (
	.dataa(\stepgen:s3|position[5] ),
	.datab(\vel3[5] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[4]~30 ),
	.combout(\stepgen:s3|position[5]~31 ),
	.cout(\stepgen:s3|position[5]~32 ));
defparam \stepgen:s3|position[5]~31_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[5]~31_I .lut_mask = "9617";

dffeas \stepgen:s3|position[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[5]~31 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[5] ));
defparam \stepgen:s3|position[5]~I .power_up = "low";
defparam \stepgen:s3|position[5]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[6]~33_I (
	.dataa(\vel3[6] ),
	.datab(\stepgen:s3|position[6] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[5]~32 ),
	.combout(\stepgen:s3|position[6]~33 ),
	.cout(\stepgen:s3|position[6]~34 ));
defparam \stepgen:s3|position[6]~33_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[6]~33_I .lut_mask = "698E";

dffeas \stepgen:s3|position[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[6]~33 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[6] ));
defparam \stepgen:s3|position[6]~I .power_up = "low";
defparam \stepgen:s3|position[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[7]~35_I (
	.dataa(\stepgen:s3|position[7] ),
	.datab(\vel3[7] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[6]~34 ),
	.combout(\stepgen:s3|position[7]~35 ),
	.cout(\stepgen:s3|position[7]~36 ));
defparam \stepgen:s3|position[7]~35_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[7]~35_I .lut_mask = "9617";

dffeas \stepgen:s3|position[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[7]~35 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[7] ));
defparam \stepgen:s3|position[7]~I .power_up = "low";
defparam \stepgen:s3|position[7]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[8]~38_I (
	.dataa(\vel3[8] ),
	.datab(\stepgen:s3|position[8] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[7]~36 ),
	.combout(\stepgen:s3|position[8]~38 ),
	.cout(\stepgen:s3|position[8]~39 ));
defparam \stepgen:s3|position[8]~38_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[8]~38_I .lut_mask = "698E";

dffeas \stepgen:s3|position[8]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[8]~38 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[8] ));
defparam \stepgen:s3|position[8]~I .power_up = "low";
defparam \stepgen:s3|position[8]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[9]~40_I (
	.dataa(\stepgen:s3|position[9] ),
	.datab(\vel3[9] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[8]~39 ),
	.combout(\stepgen:s3|position[9]~40 ),
	.cout(\stepgen:s3|position[9]~41 ));
defparam \stepgen:s3|position[9]~40_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[9]~40_I .lut_mask = "9617";

dffeas \stepgen:s3|position[9]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[9]~40 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[9] ));
defparam \stepgen:s3|position[9]~I .power_up = "low";
defparam \stepgen:s3|position[9]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[10]~42_I (
	.dataa(\vel3[10] ),
	.datab(\stepgen:s3|position[10] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[9]~41 ),
	.combout(\stepgen:s3|position[10]~42 ),
	.cout(\stepgen:s3|position[10]~43 ));
defparam \stepgen:s3|position[10]~42_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[10]~42_I .lut_mask = "698E";

dffeas \stepgen:s3|position[10]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[10]~42 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[10] ));
defparam \stepgen:s3|position[10]~I .power_up = "low";
defparam \stepgen:s3|position[10]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[11]~44_I (
	.dataa(\vel3[11] ),
	.datab(\stepgen:s3|position[11] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[10]~43 ),
	.combout(\stepgen:s3|position[11]~44 ),
	.cout(\stepgen:s3|position[11]~45 ));
defparam \stepgen:s3|position[11]~44_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[11]~44_I .lut_mask = "9617";

dffeas \stepgen:s3|position[11]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[11]~44 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[11] ));
defparam \stepgen:s3|position[11]~I .power_up = "low";
defparam \stepgen:s3|position[11]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[12]~46_I (
	.dataa(\vel3[11] ),
	.datab(\stepgen:s3|position[12] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[11]~45 ),
	.combout(\stepgen:s3|position[12]~46 ),
	.cout(\stepgen:s3|position[12]~47 ));
defparam \stepgen:s3|position[12]~46_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[12]~46_I .lut_mask = "698E";

dffeas \stepgen:s3|position[12]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[12]~46 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[12] ));
defparam \stepgen:s3|position[12]~I .power_up = "low";
defparam \stepgen:s3|position[12]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[13]~48_I (
	.dataa(\vel3[11] ),
	.datab(\stepgen:s3|position[13] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[12]~47 ),
	.combout(\stepgen:s3|position[13]~48 ),
	.cout(\stepgen:s3|position[13]~49 ));
defparam \stepgen:s3|position[13]~48_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[13]~48_I .lut_mask = "9617";

dffeas \stepgen:s3|position[13]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[13]~48 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[13] ));
defparam \stepgen:s3|position[13]~I .power_up = "low";
defparam \stepgen:s3|position[13]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|pbit~0_I (
	.dataa(\stepgen:s3|position[13] ),
	.datab(\tap[0] ),
	.datac(\tap[1] ),
	.datad(\stepgen:s3|position[11] ),
	.combout(\stepgen:s3|pbit~0 ));
defparam \stepgen:s3|pbit~0_I .sum_lutc_input = "datac";
defparam \stepgen:s3|pbit~0_I .lut_mask = "E3E0";

fiftyfivenm_lcell_comb \stepgen:s3|position[14]~50_I (
	.dataa(\vel3[11] ),
	.datab(\stepgen:s3|position[14] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[13]~49 ),
	.combout(\stepgen:s3|position[14]~50 ),
	.cout(\stepgen:s3|position[14]~51 ));
defparam \stepgen:s3|position[14]~50_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[14]~50_I .lut_mask = "698E";

dffeas \stepgen:s3|position[14]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[14]~50 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[14] ));
defparam \stepgen:s3|position[14]~I .power_up = "low";
defparam \stepgen:s3|position[14]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|pbit~1_I (
	.dataa(\stepgen:s3|pbit~0 ),
	.datab(\stepgen:s3|position[14] ),
	.datac(\stepgen:s3|position[12] ),
	.datad(\tap[0] ),
	.combout(\stepgen:s3|pbit~1 ));
defparam \stepgen:s3|pbit~1_I .sum_lutc_input = "datac";
defparam \stepgen:s3|pbit~1_I .lut_mask = "D8AA";

fiftyfivenm_lcell_comb \stepgen:s3|always0~1_I (
	.dataa(\stepgen:s3|dir ),
	.datab(\vel3[11] ),
	.datac(\stepgen:s3|ones ),
	.datad(\stepgen:s3|pbit~1 ),
	.combout(\stepgen:s3|always0~1 ));
defparam \stepgen:s3|always0~1_I .sum_lutc_input = "datac";
defparam \stepgen:s3|always0~1_I .lut_mask = "9FF9";

fiftyfivenm_lcell_comb \stepgen:s3|timer~8_I (
	.dataa(\dirtime[0] ),
	.datac(\steptime[0] ),
	.datad(\stepgen:s3|always0~1 ),
	.combout(\stepgen:s3|timer~8 ));
defparam \stepgen:s3|timer~8_I .sum_lutc_input = "datac";
defparam \stepgen:s3|timer~8_I .lut_mask = "F0AA";

fiftyfivenm_lcell_comb \stepgen:s3|timer[0]~0_I (
	.datab(\stepgen:s3|Equal3~0 ),
	.datac(\stepgen:s3|timer[0] ),
	.datad(\stepgen:s3|timer~8 ),
	.combout(\stepgen:s3|timer[0]~0 ));
defparam \stepgen:s3|timer[0]~0_I .sum_lutc_input = "datac";
defparam \stepgen:s3|timer[0]~0_I .lut_mask = "CF03";

fiftyfivenm_lcell_comb \stepgen:s3|timer[0]~5_I (
	.dataa(\stepgen:s3|state.10 ),
	.datab(\vel3[11] ),
	.datac(\stepgen:s3|always0~0 ),
	.datad(\stepgen:s3|dir ),
	.combout(\stepgen:s3|timer[0]~5 ));
defparam \stepgen:s3|timer[0]~5_I .sum_lutc_input = "datac";
defparam \stepgen:s3|timer[0]~5_I .lut_mask = "ACA3";

fiftyfivenm_lcell_comb \stepgen:s3|timer[0]~6_I (
	.datab(\stepgen:s3|Equal3~0 ),
	.datac(\stepgen:s3|timer[0]~5 ),
	.datad(WideNor0),
	.combout(\stepgen:s3|timer[0]~6 ));
defparam \stepgen:s3|timer[0]~6_I .sum_lutc_input = "datac";
defparam \stepgen:s3|timer[0]~6_I .lut_mask = "FFC0";

dffeas \stepgen:s3|timer[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|timer[0]~0 ),
	.asdata(\stepgen:s3|timer[0] ),
	.sload(\stepgen:s3|timer[0]~6 ),
	.q(\stepgen:s3|timer[0] ));
defparam \stepgen:s3|timer[0]~I .power_up = "low";
defparam \stepgen:s3|timer[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|Add0~2_I (
	.datac(\stepgen:s3|timer[0] ),
	.datad(\stepgen:s3|timer[1] ),
	.combout(\stepgen:s3|Add0~2 ));
defparam \stepgen:s3|Add0~2_I .sum_lutc_input = "datac";
defparam \stepgen:s3|Add0~2_I .lut_mask = "0FF0";

fiftyfivenm_lcell_comb \stepgen:s3|timer~9_I (
	.dataa(\steptime[1] ),
	.datab(\dirtime[1] ),
	.datad(\stepgen:s3|always0~1 ),
	.combout(\stepgen:s3|timer~9 ));
defparam \stepgen:s3|timer~9_I .sum_lutc_input = "datac";
defparam \stepgen:s3|timer~9_I .lut_mask = "AACC";

fiftyfivenm_lcell_comb \stepgen:s3|timer[1]~1_I (
	.dataa(\stepgen:s3|Add0~2 ),
	.datab(\stepgen:s3|Equal3~0 ),
	.datad(\stepgen:s3|timer~9 ),
	.combout(\stepgen:s3|timer[1]~1 ));
defparam \stepgen:s3|timer[1]~1_I .sum_lutc_input = "datac";
defparam \stepgen:s3|timer[1]~1_I .lut_mask = "DD11";

dffeas \stepgen:s3|timer[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|timer[1]~1 ),
	.asdata(\stepgen:s3|timer[1] ),
	.sload(\stepgen:s3|timer[0]~6 ),
	.q(\stepgen:s3|timer[1] ));
defparam \stepgen:s3|timer[1]~I .power_up = "low";
defparam \stepgen:s3|timer[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|Add0~1_I (
	.dataa(\stepgen:s3|timer[2] ),
	.datac(\stepgen:s3|timer[0] ),
	.datad(\stepgen:s3|timer[1] ),
	.combout(\stepgen:s3|Add0~1 ));
defparam \stepgen:s3|Add0~1_I .sum_lutc_input = "datac";
defparam \stepgen:s3|Add0~1_I .lut_mask = "555A";

fiftyfivenm_lcell_comb \stepgen:s3|timer~7_I (
	.datab(\steptime[2] ),
	.datac(\dirtime[2] ),
	.datad(\stepgen:s3|always0~1 ),
	.combout(\stepgen:s3|timer~7 ));
defparam \stepgen:s3|timer~7_I .sum_lutc_input = "datac";
defparam \stepgen:s3|timer~7_I .lut_mask = "CCF0";

fiftyfivenm_lcell_comb \stepgen:s3|timer[2]~2_I (
	.dataa(\stepgen:s3|Add0~1 ),
	.datab(\stepgen:s3|Equal3~0 ),
	.datad(\stepgen:s3|timer~7 ),
	.combout(\stepgen:s3|timer[2]~2 ));
defparam \stepgen:s3|timer[2]~2_I .sum_lutc_input = "datac";
defparam \stepgen:s3|timer[2]~2_I .lut_mask = "DD11";

dffeas \stepgen:s3|timer[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|timer[2]~2 ),
	.asdata(\stepgen:s3|timer[2] ),
	.sload(\stepgen:s3|timer[0]~6 ),
	.q(\stepgen:s3|timer[2] ));
defparam \stepgen:s3|timer[2]~I .power_up = "low";
defparam \stepgen:s3|timer[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|Add0~0_I (
	.dataa(\stepgen:s3|timer[2] ),
	.datab(\stepgen:s3|timer[0] ),
	.datac(\stepgen:s3|timer[3] ),
	.datad(\stepgen:s3|timer[1] ),
	.combout(\stepgen:s3|Add0~0 ));
defparam \stepgen:s3|Add0~0_I .sum_lutc_input = "datac";
defparam \stepgen:s3|Add0~0_I .lut_mask = "0F1E";

fiftyfivenm_lcell_comb \stepgen:s3|timer~4_I (
	.datab(\steptime[3] ),
	.datac(\dirtime[3] ),
	.datad(\stepgen:s3|always0~1 ),
	.combout(\stepgen:s3|timer~4 ));
defparam \stepgen:s3|timer~4_I .sum_lutc_input = "datac";
defparam \stepgen:s3|timer~4_I .lut_mask = "CCF0";

fiftyfivenm_lcell_comb \stepgen:s3|timer[3]~3_I (
	.dataa(\stepgen:s3|Add0~0 ),
	.datab(\stepgen:s3|Equal3~0 ),
	.datad(\stepgen:s3|timer~4 ),
	.combout(\stepgen:s3|timer[3]~3 ));
defparam \stepgen:s3|timer[3]~3_I .sum_lutc_input = "datac";
defparam \stepgen:s3|timer[3]~3_I .lut_mask = "DD11";

dffeas \stepgen:s3|timer[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|timer[3]~3 ),
	.asdata(\stepgen:s3|timer[3] ),
	.sload(\stepgen:s3|timer[0]~6 ),
	.q(\stepgen:s3|timer[3] ));
defparam \stepgen:s3|timer[3]~I .power_up = "low";
defparam \stepgen:s3|timer[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|Equal3~0_I (
	.dataa(\stepgen:s3|timer[2] ),
	.datab(\stepgen:s3|timer[3] ),
	.datac(\stepgen:s3|timer[1] ),
	.datad(\stepgen:s3|timer[0] ),
	.combout(\stepgen:s3|Equal3~0 ));
defparam \stepgen:s3|Equal3~0_I .sum_lutc_input = "datac";
defparam \stepgen:s3|Equal3~0_I .lut_mask = "0001";

fiftyfivenm_lcell_comb \stepgen:s3|dir~0_I (
	.dataa(\div2048[4] ),
	.datab(\div2048[5] ),
	.datac(\WideNor0~0 ),
	.datad(\stepgen:s3|Equal3~0 ),
	.combout(\stepgen:s3|dir~0 ));
defparam \stepgen:s3|dir~0_I .sum_lutc_input = "datac";
defparam \stepgen:s3|dir~0_I .lut_mask = "0100";

fiftyfivenm_lcell_comb \stepgen:s3|state.01~0_I (
	.datab(\stepgen:s3|dir~0 ),
	.datac(\stepgen:s3|state.01 ),
	.datad(\stepgen:s3|always0~1 ),
	.combout(\stepgen:s3|state.01~0 ));
defparam \stepgen:s3|state.01~0_I .sum_lutc_input = "datac";
defparam \stepgen:s3|state.01~0_I .lut_mask = "F03C";

dffeas \stepgen:s3|state.01~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|state.01~0 ),
	.q(\stepgen:s3|state.01 ));
defparam \stepgen:s3|state.01~I .power_up = "low";
defparam \stepgen:s3|state.01~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|state.10~0_I (
	.dataa(\stepgen:s3|state.01 ),
	.datab(\stepgen:s3|dir~0 ),
	.datac(\stepgen:s3|state.10 ),
	.datad(\stepgen:s3|always0~1 ),
	.combout(\stepgen:s3|state.10~0 ));
defparam \stepgen:s3|state.10~0_I .sum_lutc_input = "datac";
defparam \stepgen:s3|state.10~0_I .lut_mask = "30B8";

dffeas \stepgen:s3|state.10~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|state.10~0 ),
	.q(\stepgen:s3|state.10 ));
defparam \stepgen:s3|state.10~I .power_up = "low";
defparam \stepgen:s3|state.10~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|ones~0_I (
	.dataa(\stepgen:s3|state.10 ),
	.datab(\stepgen:s3|dir~0 ),
	.datac(\stepgen:s3|ones ),
	.datad(\stepgen:s3|pbit~1 ),
	.combout(\stepgen:s3|ones~0 ));
defparam \stepgen:s3|ones~0_I .sum_lutc_input = "datac";
defparam \stepgen:s3|ones~0_I .lut_mask = "F4B0";

dffeas \stepgen:s3|ones~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|ones~0 ),
	.q(\stepgen:s3|ones ));
defparam \stepgen:s3|ones~I .power_up = "low";
defparam \stepgen:s3|ones~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|always0~0_I (
	.datab(\stepgen:s3|ones ),
	.datad(\stepgen:s3|pbit~1 ),
	.combout(\stepgen:s3|always0~0 ));
defparam \stepgen:s3|always0~0_I .sum_lutc_input = "datac";
defparam \stepgen:s3|always0~0_I .lut_mask = "33CC";

fiftyfivenm_lcell_comb \stepgen:s3|step~0_I (
	.dataa(\stepgen:s3|state.10 ),
	.datab(\stepgen:s3|step ),
	.datac(\stepgen:s3|state.01 ),
	.datad(\stepgen:s3|always0~1 ),
	.combout(\stepgen:s3|step~0 ));
defparam \stepgen:s3|step~0_I .sum_lutc_input = "datac";
defparam \stepgen:s3|step~0_I .lut_mask = "AAC0";

fiftyfivenm_lcell_comb \stepgen:s3|step~1_I (
	.dataa(\stepgen:s3|always0~0 ),
	.datab(\stepgen:s3|dir~0 ),
	.datac(\stepgen:s3|step ),
	.datad(\stepgen:s3|step~0 ),
	.combout(\stepgen:s3|step~1 ));
defparam \stepgen:s3|step~1_I .sum_lutc_input = "datac";
defparam \stepgen:s3|step~1_I .lut_mask = "F0B8";

dffeas \stepgen:s3|step~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|step~1 ),
	.q(\stepgen:s3|step ));
defparam \stepgen:s3|step~I .power_up = "low";
defparam \stepgen:s3|step~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \comb~3_I (
	.datab(\stepgen:s3|step ),
	.datad(Spolarity),
	.combout(\comb~3 ));
defparam \comb~3_I .sum_lutc_input = "datac";
defparam \comb~3_I .lut_mask = "33CC";

fiftyfivenm_clkctrl \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_o_I (
	.inclk({\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] }),
	.outclk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_o ));
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_o_I .clock_type = "External Clock Output";
defparam \pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_o_I .ena_register_mode = "double register";

fiftyfivenm_lcell_comb \data_outbuf[7]~17_I (
	.dataa(\spibytecnt[3] ),
	.datac(\spibytecnt[4] ),
	.datad(\spibytecnt[2] ),
	.combout(\data_outbuf[7]~17 ));
defparam \data_outbuf[7]~17_I .sum_lutc_input = "datac";
defparam \data_outbuf[7]~17_I .lut_mask = "0F5F";

assign \din[7]~input  = din[7];

fiftyfivenm_lcell_comb \data_outbuf[7]~12_I (
	.dataa(\spibytecnt[0] ),
	.datac(\spibytecnt[4] ),
	.datad(\spibytecnt[3] ),
	.combout(\data_outbuf[7]~12 ));
defparam \data_outbuf[7]~12_I .sum_lutc_input = "datac";
defparam \data_outbuf[7]~12_I .lut_mask = "AFA0";

fiftyfivenm_lcell_comb \stepgen:s0|position[15]~51_I (
	.dataa(\vel0[11] ),
	.datab(\stepgen:s0|position[15] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[14]~50 ),
	.combout(\stepgen:s0|position[15]~51 ),
	.cout(\stepgen:s0|position[15]~52 ));
defparam \stepgen:s0|position[15]~51_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[15]~51_I .lut_mask = "9617";

dffeas \stepgen:s0|position[15]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[15]~51 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[15] ));
defparam \stepgen:s0|position[15]~I .power_up = "low";
defparam \stepgen:s0|position[15]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[15]~52_I (
	.dataa(\stepgen:s1|position[15] ),
	.datab(\vel1[11] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[14]~51 ),
	.combout(\stepgen:s1|position[15]~52 ),
	.cout(\stepgen:s1|position[15]~53 ));
defparam \stepgen:s1|position[15]~52_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[15]~52_I .lut_mask = "9617";

dffeas \stepgen:s1|position[15]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[15]~52 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[15] ));
defparam \stepgen:s1|position[15]~I .power_up = "low";
defparam \stepgen:s1|position[15]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_outbuf~13_I (
	.dataa(\spibytecnt[2] ),
	.datab(\stepgen:s1|position[7] ),
	.datac(\stepgen:s0|position[7] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~13 ));
defparam \data_outbuf~13_I .sum_lutc_input = "datac";
defparam \data_outbuf~13_I .lut_mask = "AAD8";

fiftyfivenm_lcell_comb \data_outbuf~14_I (
	.dataa(\stepgen:s0|position[15] ),
	.datab(\stepgen:s1|position[15] ),
	.datac(\data_outbuf~13 ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~14 ));
defparam \data_outbuf~14_I .sum_lutc_input = "datac";
defparam \data_outbuf~14_I .lut_mask = "CAF0";

fiftyfivenm_lcell_comb \data_outbuf~15_I (
	.dataa(\spibytecnt[4] ),
	.datab(\din[7]~input ),
	.datac(\data_outbuf[7]~12 ),
	.datad(\data_outbuf~14 ),
	.combout(\data_outbuf~15 ));
defparam \data_outbuf~15_I .sum_lutc_input = "datac";
defparam \data_outbuf~15_I .lut_mask = "ADA8";

assign \din[15]~input  = din[15];

fiftyfivenm_lcell_comb \stepgen:s3|position[15]~52_I (
	.dataa(\vel3[11] ),
	.datab(\stepgen:s3|position[15] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[14]~51 ),
	.combout(\stepgen:s3|position[15]~52 ),
	.cout(\stepgen:s3|position[15]~53 ));
defparam \stepgen:s3|position[15]~52_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[15]~52_I .lut_mask = "9617";

dffeas \stepgen:s3|position[15]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[15]~52 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[15] ));
defparam \stepgen:s3|position[15]~I .power_up = "low";
defparam \stepgen:s3|position[15]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[15]~51_I (
	.dataa(\stepgen:s2|position[15] ),
	.datab(\vel2[11] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[14]~50 ),
	.combout(\stepgen:s2|position[15]~51 ),
	.cout(\stepgen:s2|position[15]~52 ));
defparam \stepgen:s2|position[15]~51_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[15]~51_I .lut_mask = "9617";

dffeas \stepgen:s2|position[15]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[15]~51 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[15] ));
defparam \stepgen:s2|position[15]~I .power_up = "low";
defparam \stepgen:s2|position[15]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_outbuf~10_I (
	.dataa(\spibytecnt[2] ),
	.datab(\spibytecnt[0] ),
	.datac(\stepgen:s2|position[7] ),
	.datad(\stepgen:s3|position[7] ),
	.combout(\data_outbuf~10 ));
defparam \data_outbuf~10_I .sum_lutc_input = "datac";
defparam \data_outbuf~10_I .lut_mask = "BA98";

fiftyfivenm_lcell_comb \data_outbuf~11_I (
	.dataa(\stepgen:s3|position[15] ),
	.datab(\stepgen:s2|position[15] ),
	.datac(\spibytecnt[0] ),
	.datad(\data_outbuf~10 ),
	.combout(\data_outbuf~11 ));
defparam \data_outbuf~11_I .sum_lutc_input = "datac";
defparam \data_outbuf~11_I .lut_mask = "AFC0";

fiftyfivenm_lcell_comb \data_outbuf~16_I (
	.dataa(\data_outbuf~15 ),
	.datab(\din[15]~input ),
	.datac(\data_outbuf[7]~12 ),
	.datad(\data_outbuf~11 ),
	.combout(\data_outbuf~16 ));
defparam \data_outbuf~16_I .sum_lutc_input = "datac";
defparam \data_outbuf~16_I .lut_mask = "DA8A";

fiftyfivenm_lcell_comb \data_outbuf~18_I (
	.dataa(\spibytecnt[1] ),
	.datac(\data_outbuf[7]~17 ),
	.datad(\data_outbuf~16 ),
	.combout(\data_outbuf~18 ));
defparam \data_outbuf~18_I .sum_lutc_input = "datac";
defparam \data_outbuf~18_I .lut_mask = "5000";

dffeas \data_outbuf[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_outbuf~18 ),
	.ena(\__ALT_INV__SSELr[1] ),
	.q(\data_outbuf[7] ));
defparam \data_outbuf[7]~I .power_up = "low";
defparam \data_outbuf[7]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_outbuf~19_I (
	.dataa(\stepgen:s2|position[6] ),
	.datab(\spibytecnt[0] ),
	.datac(\spibytecnt[2] ),
	.datad(\stepgen:s3|position[6] ),
	.combout(\data_outbuf~19 ));
defparam \data_outbuf~19_I .sum_lutc_input = "datac";
defparam \data_outbuf~19_I .lut_mask = "F2C2";

fiftyfivenm_lcell_comb \data_outbuf~20_I (
	.dataa(\stepgen:s2|position[14] ),
	.datab(\stepgen:s3|position[14] ),
	.datac(\data_outbuf~19 ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~20 ));
defparam \data_outbuf~20_I .sum_lutc_input = "datac";
defparam \data_outbuf~20_I .lut_mask = "CAF0";

assign \din[14]~input  = din[14];

assign \din[6]~input  = din[6];

fiftyfivenm_lcell_comb \data_outbuf~21_I (
	.dataa(\spibytecnt[0] ),
	.datab(\stepgen:s1|position[6] ),
	.datac(\spibytecnt[2] ),
	.datad(\stepgen:s0|position[6] ),
	.combout(\data_outbuf~21 ));
defparam \data_outbuf~21_I .sum_lutc_input = "datac";
defparam \data_outbuf~21_I .lut_mask = "E5E0";

fiftyfivenm_lcell_comb \data_outbuf~22_I (
	.dataa(\stepgen:s1|position[14] ),
	.datab(\stepgen:s0|position[14] ),
	.datac(\spibytecnt[0] ),
	.datad(\data_outbuf~21 ),
	.combout(\data_outbuf~22 ));
defparam \data_outbuf~22_I .sum_lutc_input = "datac";
defparam \data_outbuf~22_I .lut_mask = "AFC0";

fiftyfivenm_lcell_comb \data_outbuf~23_I (
	.dataa(\data_outbuf[7]~12 ),
	.datab(\spibytecnt[4] ),
	.datac(\din[6]~input ),
	.datad(\data_outbuf~22 ),
	.combout(\data_outbuf~23 ));
defparam \data_outbuf~23_I .sum_lutc_input = "datac";
defparam \data_outbuf~23_I .lut_mask = "D9C8";

fiftyfivenm_lcell_comb \data_outbuf~24_I (
	.dataa(\data_outbuf[7]~12 ),
	.datab(\data_outbuf~20 ),
	.datac(\din[14]~input ),
	.datad(\data_outbuf~23 ),
	.combout(\data_outbuf~24 ));
defparam \data_outbuf~24_I .sum_lutc_input = "datac";
defparam \data_outbuf~24_I .lut_mask = "F588";

fiftyfivenm_lcell_comb \data_outbuf~25_I (
	.datab(\data_outbuf[7]~17 ),
	.datac(\spibytecnt[1] ),
	.datad(\data_outbuf~24 ),
	.combout(\data_outbuf~25 ));
defparam \data_outbuf~25_I .sum_lutc_input = "datac";
defparam \data_outbuf~25_I .lut_mask = "0C00";

dffeas \data_outbuf[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_outbuf~25 ),
	.ena(\__ALT_INV__SSELr[1] ),
	.q(\data_outbuf[6] ));
defparam \data_outbuf[6]~I .power_up = "low";
defparam \data_outbuf[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_outbuf~26_I (
	.dataa(\spibytecnt[2] ),
	.datab(\stepgen:s3|position[5] ),
	.datac(\spibytecnt[0] ),
	.datad(\stepgen:s2|position[5] ),
	.combout(\data_outbuf~26 ));
defparam \data_outbuf~26_I .sum_lutc_input = "datac";
defparam \data_outbuf~26_I .lut_mask = "ADA8";

fiftyfivenm_lcell_comb \data_outbuf~27_I (
	.dataa(\stepgen:s3|position[13] ),
	.datab(\stepgen:s2|position[13] ),
	.datac(\spibytecnt[0] ),
	.datad(\data_outbuf~26 ),
	.combout(\data_outbuf~27 ));
defparam \data_outbuf~27_I .sum_lutc_input = "datac";
defparam \data_outbuf~27_I .lut_mask = "AFC0";

assign \din[13]~input  = din[13];

assign \din[5]~input  = din[5];

fiftyfivenm_lcell_comb \data_outbuf~28_I (
	.dataa(\stepgen:s0|position[13] ),
	.datab(\spibytecnt[2] ),
	.datac(\stepgen:s0|position[5] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~28 ));
defparam \data_outbuf~28_I .sum_lutc_input = "datac";
defparam \data_outbuf~28_I .lut_mask = "EE30";

fiftyfivenm_lcell_comb \data_outbuf~29_I (
	.dataa(\spibytecnt[2] ),
	.datab(\stepgen:s1|position[13] ),
	.datac(\stepgen:s1|position[5] ),
	.datad(\data_outbuf~28 ),
	.combout(\data_outbuf~29 ));
defparam \data_outbuf~29_I .sum_lutc_input = "datac";
defparam \data_outbuf~29_I .lut_mask = "DDA0";

fiftyfivenm_lcell_comb \data_outbuf~30_I (
	.dataa(\spibytecnt[4] ),
	.datab(\din[5]~input ),
	.datac(\data_outbuf[7]~12 ),
	.datad(\data_outbuf~29 ),
	.combout(\data_outbuf~30 ));
defparam \data_outbuf~30_I .sum_lutc_input = "datac";
defparam \data_outbuf~30_I .lut_mask = "ADA8";

fiftyfivenm_lcell_comb \data_outbuf~31_I (
	.dataa(\data_outbuf~27 ),
	.datab(\din[13]~input ),
	.datac(\data_outbuf[7]~12 ),
	.datad(\data_outbuf~30 ),
	.combout(\data_outbuf~31 ));
defparam \data_outbuf~31_I .sum_lutc_input = "datac";
defparam \data_outbuf~31_I .lut_mask = "CFA0";

fiftyfivenm_lcell_comb \data_outbuf~32_I (
	.datab(\data_outbuf[7]~17 ),
	.datac(\spibytecnt[1] ),
	.datad(\data_outbuf~31 ),
	.combout(\data_outbuf~32 ));
defparam \data_outbuf~32_I .sum_lutc_input = "datac";
defparam \data_outbuf~32_I .lut_mask = "0C00";

dffeas \data_outbuf[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_outbuf~32 ),
	.ena(\__ALT_INV__SSELr[1] ),
	.q(\data_outbuf[5] ));
defparam \data_outbuf[5]~I .power_up = "low";
defparam \data_outbuf[5]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_inbuf~2_I (
	.datab(\spibytecnt[4] ),
	.datac(\spibytecnt[0] ),
	.combout(\data_inbuf~2 ));
defparam \data_inbuf~2_I .sum_lutc_input = "datac";
defparam \data_inbuf~2_I .lut_mask = "FCFC";

fiftyfivenm_lcell_comb \data_outbuf~35_I (
	.dataa(\spibytecnt[0] ),
	.datab(\spibytecnt[2] ),
	.datac(\spibytecnt[3] ),
	.datad(\spibytecnt[4] ),
	.combout(\data_outbuf~35 ));
defparam \data_outbuf~35_I .sum_lutc_input = "datac";
defparam \data_outbuf~35_I .lut_mask = "FC54";

fiftyfivenm_lcell_comb \stepgen:s2|position[16]~54_I (
	.dataa(\stepgen:s2|position[16] ),
	.datab(\vel2[11] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[15]~52 ),
	.combout(\stepgen:s2|position[16]~54 ),
	.cout(\stepgen:s2|position[16]~55 ));
defparam \stepgen:s2|position[16]~54_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[16]~54_I .lut_mask = "698E";

dffeas \stepgen:s2|position[16]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[16]~54 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[16] ));
defparam \stepgen:s2|position[16]~I .power_up = "low";
defparam \stepgen:s2|position[16]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[17]~56_I (
	.dataa(\stepgen:s2|position[17] ),
	.datab(\vel2[11] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[16]~55 ),
	.combout(\stepgen:s2|position[17]~56 ),
	.cout(\stepgen:s2|position[17]~57 ));
defparam \stepgen:s2|position[17]~56_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[17]~56_I .lut_mask = "9617";

dffeas \stepgen:s2|position[17]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[17]~56 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[17] ));
defparam \stepgen:s2|position[17]~I .power_up = "low";
defparam \stepgen:s2|position[17]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[18]~58_I (
	.dataa(\stepgen:s2|position[18] ),
	.datab(\vel2[11] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[17]~57 ),
	.combout(\stepgen:s2|position[18]~58 ),
	.cout(\stepgen:s2|position[18]~59 ));
defparam \stepgen:s2|position[18]~58_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[18]~58_I .lut_mask = "698E";

dffeas \stepgen:s2|position[18]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[18]~58 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[18] ));
defparam \stepgen:s2|position[18]~I .power_up = "low";
defparam \stepgen:s2|position[18]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[19]~60_I (
	.dataa(\stepgen:s2|position[19] ),
	.datab(\vel2[11] ),
	.datad(vcc),
	.cin(\stepgen:s2|position[18]~59 ),
	.combout(\stepgen:s2|position[19]~60 ),
	.cout(\stepgen:s2|position[19]~61 ));
defparam \stepgen:s2|position[19]~60_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[19]~60_I .lut_mask = "9617";

dffeas \stepgen:s2|position[19]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[19]~60 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[19] ));
defparam \stepgen:s2|position[19]~I .power_up = "low";
defparam \stepgen:s2|position[19]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s2|position[20]~62_I (
	.datab(\vel2[11] ),
	.datad(\stepgen:s2|position[20] ),
	.cin(\stepgen:s2|position[19]~61 ),
	.combout(\stepgen:s2|position[20]~62 ));
defparam \stepgen:s2|position[20]~62_I .sum_lutc_input = "cin";
defparam \stepgen:s2|position[20]~62_I .lut_mask = "3CC3";

dffeas \stepgen:s2|position[20]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s2|position[20]~62 ),
	.ena(\stepgen:s2|position[11]~53 ),
	.q(\stepgen:s2|position[20] ));
defparam \stepgen:s2|position[20]~I .power_up = "low";
defparam \stepgen:s2|position[20]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[16]~54_I (
	.dataa(\vel3[11] ),
	.datab(\stepgen:s3|position[16] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[15]~53 ),
	.combout(\stepgen:s3|position[16]~54 ),
	.cout(\stepgen:s3|position[16]~55 ));
defparam \stepgen:s3|position[16]~54_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[16]~54_I .lut_mask = "698E";

dffeas \stepgen:s3|position[16]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[16]~54 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[16] ));
defparam \stepgen:s3|position[16]~I .power_up = "low";
defparam \stepgen:s3|position[16]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[17]~56_I (
	.dataa(\vel3[11] ),
	.datab(\stepgen:s3|position[17] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[16]~55 ),
	.combout(\stepgen:s3|position[17]~56 ),
	.cout(\stepgen:s3|position[17]~57 ));
defparam \stepgen:s3|position[17]~56_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[17]~56_I .lut_mask = "9617";

dffeas \stepgen:s3|position[17]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[17]~56 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[17] ));
defparam \stepgen:s3|position[17]~I .power_up = "low";
defparam \stepgen:s3|position[17]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[18]~58_I (
	.dataa(\vel3[11] ),
	.datab(\stepgen:s3|position[18] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[17]~57 ),
	.combout(\stepgen:s3|position[18]~58 ),
	.cout(\stepgen:s3|position[18]~59 ));
defparam \stepgen:s3|position[18]~58_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[18]~58_I .lut_mask = "698E";

dffeas \stepgen:s3|position[18]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[18]~58 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[18] ));
defparam \stepgen:s3|position[18]~I .power_up = "low";
defparam \stepgen:s3|position[18]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[19]~60_I (
	.dataa(\vel3[11] ),
	.datab(\stepgen:s3|position[19] ),
	.datad(vcc),
	.cin(\stepgen:s3|position[18]~59 ),
	.combout(\stepgen:s3|position[19]~60 ),
	.cout(\stepgen:s3|position[19]~61 ));
defparam \stepgen:s3|position[19]~60_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[19]~60_I .lut_mask = "9617";

dffeas \stepgen:s3|position[19]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[19]~60 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[19] ));
defparam \stepgen:s3|position[19]~I .power_up = "low";
defparam \stepgen:s3|position[19]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s3|position[20]~62_I (
	.dataa(\vel3[11] ),
	.datad(\stepgen:s3|position[20] ),
	.cin(\stepgen:s3|position[19]~61 ),
	.combout(\stepgen:s3|position[20]~62 ));
defparam \stepgen:s3|position[20]~62_I .sum_lutc_input = "cin";
defparam \stepgen:s3|position[20]~62_I .lut_mask = "5AA5";

dffeas \stepgen:s3|position[20]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s3|position[20]~62 ),
	.ena(\stepgen:s3|position[11]~37 ),
	.q(\stepgen:s3|position[20] ));
defparam \stepgen:s3|position[20]~I .power_up = "low";
defparam \stepgen:s3|position[20]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[16]~54_I (
	.dataa(\vel0[11] ),
	.datab(\stepgen:s0|position[16] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[15]~52 ),
	.combout(\stepgen:s0|position[16]~54 ),
	.cout(\stepgen:s0|position[16]~55 ));
defparam \stepgen:s0|position[16]~54_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[16]~54_I .lut_mask = "698E";

dffeas \stepgen:s0|position[16]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[16]~54 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[16] ));
defparam \stepgen:s0|position[16]~I .power_up = "low";
defparam \stepgen:s0|position[16]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[17]~56_I (
	.dataa(\vel0[11] ),
	.datab(\stepgen:s0|position[17] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[16]~55 ),
	.combout(\stepgen:s0|position[17]~56 ),
	.cout(\stepgen:s0|position[17]~57 ));
defparam \stepgen:s0|position[17]~56_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[17]~56_I .lut_mask = "9617";

dffeas \stepgen:s0|position[17]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[17]~56 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[17] ));
defparam \stepgen:s0|position[17]~I .power_up = "low";
defparam \stepgen:s0|position[17]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[18]~58_I (
	.dataa(\vel0[11] ),
	.datab(\stepgen:s0|position[18] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[17]~57 ),
	.combout(\stepgen:s0|position[18]~58 ),
	.cout(\stepgen:s0|position[18]~59 ));
defparam \stepgen:s0|position[18]~58_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[18]~58_I .lut_mask = "698E";

dffeas \stepgen:s0|position[18]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[18]~58 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[18] ));
defparam \stepgen:s0|position[18]~I .power_up = "low";
defparam \stepgen:s0|position[18]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[19]~60_I (
	.dataa(\vel0[11] ),
	.datab(\stepgen:s0|position[19] ),
	.datad(vcc),
	.cin(\stepgen:s0|position[18]~59 ),
	.combout(\stepgen:s0|position[19]~60 ),
	.cout(\stepgen:s0|position[19]~61 ));
defparam \stepgen:s0|position[19]~60_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[19]~60_I .lut_mask = "9617";

dffeas \stepgen:s0|position[19]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[19]~60 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[19] ));
defparam \stepgen:s0|position[19]~I .power_up = "low";
defparam \stepgen:s0|position[19]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s0|position[20]~62_I (
	.dataa(\vel0[11] ),
	.datad(\stepgen:s0|position[20] ),
	.cin(\stepgen:s0|position[19]~61 ),
	.combout(\stepgen:s0|position[20]~62 ));
defparam \stepgen:s0|position[20]~62_I .sum_lutc_input = "cin";
defparam \stepgen:s0|position[20]~62_I .lut_mask = "5AA5";

dffeas \stepgen:s0|position[20]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s0|position[20]~62 ),
	.ena(\stepgen:s0|position[11]~53 ),
	.q(\stepgen:s0|position[20] ));
defparam \stepgen:s0|position[20]~I .power_up = "low";
defparam \stepgen:s0|position[20]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[16]~54_I (
	.dataa(\stepgen:s1|position[16] ),
	.datab(\vel1[11] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[15]~53 ),
	.combout(\stepgen:s1|position[16]~54 ),
	.cout(\stepgen:s1|position[16]~55 ));
defparam \stepgen:s1|position[16]~54_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[16]~54_I .lut_mask = "698E";

dffeas \stepgen:s1|position[16]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[16]~54 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[16] ));
defparam \stepgen:s1|position[16]~I .power_up = "low";
defparam \stepgen:s1|position[16]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[17]~56_I (
	.dataa(\stepgen:s1|position[17] ),
	.datab(\vel1[11] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[16]~55 ),
	.combout(\stepgen:s1|position[17]~56 ),
	.cout(\stepgen:s1|position[17]~57 ));
defparam \stepgen:s1|position[17]~56_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[17]~56_I .lut_mask = "9617";

dffeas \stepgen:s1|position[17]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[17]~56 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[17] ));
defparam \stepgen:s1|position[17]~I .power_up = "low";
defparam \stepgen:s1|position[17]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[18]~58_I (
	.dataa(\vel1[11] ),
	.datab(\stepgen:s1|position[18] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[17]~57 ),
	.combout(\stepgen:s1|position[18]~58 ),
	.cout(\stepgen:s1|position[18]~59 ));
defparam \stepgen:s1|position[18]~58_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[18]~58_I .lut_mask = "698E";

dffeas \stepgen:s1|position[18]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[18]~58 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[18] ));
defparam \stepgen:s1|position[18]~I .power_up = "low";
defparam \stepgen:s1|position[18]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[19]~60_I (
	.dataa(\stepgen:s1|position[19] ),
	.datab(\vel1[11] ),
	.datad(vcc),
	.cin(\stepgen:s1|position[18]~59 ),
	.combout(\stepgen:s1|position[19]~60 ),
	.cout(\stepgen:s1|position[19]~61 ));
defparam \stepgen:s1|position[19]~60_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[19]~60_I .lut_mask = "9617";

dffeas \stepgen:s1|position[19]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[19]~60 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[19] ));
defparam \stepgen:s1|position[19]~I .power_up = "low";
defparam \stepgen:s1|position[19]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \stepgen:s1|position[20]~62_I (
	.datab(\vel1[11] ),
	.datad(\stepgen:s1|position[20] ),
	.cin(\stepgen:s1|position[19]~61 ),
	.combout(\stepgen:s1|position[20]~62 ));
defparam \stepgen:s1|position[20]~62_I .sum_lutc_input = "cin";
defparam \stepgen:s1|position[20]~62_I .lut_mask = "3CC3";

dffeas \stepgen:s1|position[20]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\stepgen:s1|position[20]~62 ),
	.ena(\stepgen:s1|position[11]~37 ),
	.q(\stepgen:s1|position[20] ));
defparam \stepgen:s1|position[20]~I .power_up = "low";
defparam \stepgen:s1|position[20]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_outbuf~33_I (
	.dataa(\stepgen:s0|position[20] ),
	.datab(\stepgen:s1|position[20] ),
	.datac(\spibytecnt[2] ),
	.datad(\spibytecnt[3] ),
	.combout(\data_outbuf~33 ));
defparam \data_outbuf~33_I .sum_lutc_input = "datac";
defparam \data_outbuf~33_I .lut_mask = "F0CA";

fiftyfivenm_lcell_comb \data_outbuf~34_I (
	.dataa(\stepgen:s2|position[20] ),
	.datab(\stepgen:s3|position[20] ),
	.datac(\spibytecnt[3] ),
	.datad(\data_outbuf~33 ),
	.combout(\data_outbuf~34 ));
defparam \data_outbuf~34_I .sum_lutc_input = "datac";
defparam \data_outbuf~34_I .lut_mask = "CFA0";

fiftyfivenm_lcell_comb \data_outbuf[4]~0_I (
	.dataa(\data_inbuf~2 ),
	.datab(\data_outbuf~35 ),
	.datad(\data_outbuf~34 ),
	.combout(\data_outbuf[4]~0 ));
defparam \data_outbuf[4]~0_I .sum_lutc_input = "datac";
defparam \data_outbuf[4]~0_I .lut_mask = "DD88";

assign \din[12]~input  = din[12];

fiftyfivenm_lcell_comb \data_outbuf~36_I (
	.dataa(\spibytecnt[2] ),
	.datab(\stepgen:s3|position[4] ),
	.datac(\stepgen:s2|position[4] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~36 ));
defparam \data_outbuf~36_I .sum_lutc_input = "datac";
defparam \data_outbuf~36_I .lut_mask = "AAD8";

fiftyfivenm_lcell_comb \data_outbuf~37_I (
	.dataa(\stepgen:s2|position[12] ),
	.datab(\stepgen:s3|position[12] ),
	.datac(\spibytecnt[0] ),
	.datad(\data_outbuf~36 ),
	.combout(\data_outbuf~37 ));
defparam \data_outbuf~37_I .sum_lutc_input = "datac";
defparam \data_outbuf~37_I .lut_mask = "CFA0";

assign \din[4]~input  = din[4];

fiftyfivenm_lcell_comb \data_outbuf~38_I (
	.dataa(\spibytecnt[0] ),
	.datab(\stepgen:s0|position[4] ),
	.datac(\stepgen:s0|position[12] ),
	.datad(\spibytecnt[2] ),
	.combout(\data_outbuf~38 ));
defparam \data_outbuf~38_I .sum_lutc_input = "datac";
defparam \data_outbuf~38_I .lut_mask = "AAE4";

fiftyfivenm_lcell_comb \data_outbuf~39_I (
	.dataa(\stepgen:s1|position[4] ),
	.datab(\stepgen:s1|position[12] ),
	.datac(\spibytecnt[2] ),
	.datad(\data_outbuf~38 ),
	.combout(\data_outbuf~39 ));
defparam \data_outbuf~39_I .sum_lutc_input = "datac";
defparam \data_outbuf~39_I .lut_mask = "CFA0";

fiftyfivenm_lcell_comb \data_outbuf~40_I (
	.dataa(\din[4]~input ),
	.datab(\spibytecnt[4] ),
	.datac(\data_outbuf[7]~12 ),
	.datad(\data_outbuf~39 ),
	.combout(\data_outbuf~40 ));
defparam \data_outbuf~40_I .sum_lutc_input = "datac";
defparam \data_outbuf~40_I .lut_mask = "CBC8";

fiftyfivenm_lcell_comb \data_outbuf~41_I (
	.dataa(\data_outbuf[7]~12 ),
	.datab(\din[12]~input ),
	.datac(\data_outbuf~37 ),
	.datad(\data_outbuf~40 ),
	.combout(\data_outbuf~41 ));
defparam \data_outbuf~41_I .sum_lutc_input = "datac";
defparam \data_outbuf~41_I .lut_mask = "DDA0";

fiftyfivenm_lcell_comb \data_outbuf~82_I (
	.dataa(\spibytecnt[2] ),
	.datab(\spibytecnt[3] ),
	.datac(\spibytecnt[4] ),
	.datad(\data_outbuf~41 ),
	.combout(\data_outbuf~82 ));
defparam \data_outbuf~82_I .sum_lutc_input = "datac";
defparam \data_outbuf~82_I .lut_mask = "FFE0";

dffeas \data_outbuf[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_outbuf[4]~0 ),
	.asdata(\data_outbuf~82 ),
	.sload(\__ALT_INV__spibytecnt[1] ),
	.ena(\__ALT_INV__SSELr[1] ),
	.q(\data_outbuf[4] ));
defparam \data_outbuf[4]~I .power_up = "low";
defparam \data_outbuf[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_outbuf~56_I (
	.datab(\spibytecnt[4] ),
	.datac(\spibytecnt[0] ),
	.datad(\spibytecnt[2] ),
	.combout(\data_outbuf~56 ));
defparam \data_outbuf~56_I .sum_lutc_input = "datac";
defparam \data_outbuf~56_I .lut_mask = "CF00";

fiftyfivenm_lcell_comb \data_outbuf~54_I (
	.dataa(\stepgen:s0|position[18] ),
	.datab(\stepgen:s1|position[18] ),
	.datac(\spibytecnt[3] ),
	.datad(\spibytecnt[2] ),
	.combout(\data_outbuf~54 ));
defparam \data_outbuf~54_I .sum_lutc_input = "datac";
defparam \data_outbuf~54_I .lut_mask = "FC0A";

fiftyfivenm_lcell_comb \data_outbuf~55_I (
	.dataa(\stepgen:s3|position[18] ),
	.datab(\spibytecnt[3] ),
	.datac(\stepgen:s2|position[18] ),
	.datad(\data_outbuf~54 ),
	.combout(\data_outbuf~55 ));
defparam \data_outbuf~55_I .sum_lutc_input = "datac";
defparam \data_outbuf~55_I .lut_mask = "BBC0";

fiftyfivenm_lcell_comb \data_outbuf[2]~1_I (
	.dataa(\data_inbuf~2 ),
	.datab(\data_outbuf~56 ),
	.datad(\data_outbuf~55 ),
	.combout(\data_outbuf[2]~1 ));
defparam \data_outbuf[2]~1_I .sum_lutc_input = "datac";
defparam \data_outbuf[2]~1_I .lut_mask = "DD88";

assign \din[10]~input  = din[10];

fiftyfivenm_lcell_comb \data_outbuf~57_I (
	.dataa(\spibytecnt[2] ),
	.datab(\stepgen:s2|position[2] ),
	.datac(\stepgen:s3|position[2] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~57 ));
defparam \data_outbuf~57_I .sum_lutc_input = "datac";
defparam \data_outbuf~57_I .lut_mask = "AAE4";

fiftyfivenm_lcell_comb \data_outbuf~58_I (
	.dataa(\spibytecnt[0] ),
	.datab(\stepgen:s2|position[10] ),
	.datac(\stepgen:s3|position[10] ),
	.datad(\data_outbuf~57 ),
	.combout(\data_outbuf~58 ));
defparam \data_outbuf~58_I .sum_lutc_input = "datac";
defparam \data_outbuf~58_I .lut_mask = "F588";

assign \din[2]~input  = din[2];

fiftyfivenm_lcell_comb \data_outbuf~59_I (
	.dataa(\stepgen:s0|position[2] ),
	.datab(\stepgen:s1|position[2] ),
	.datac(\spibytecnt[2] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~59 ));
defparam \data_outbuf~59_I .sum_lutc_input = "datac";
defparam \data_outbuf~59_I .lut_mask = "F0CA";

fiftyfivenm_lcell_comb \data_outbuf~60_I (
	.dataa(\stepgen:s1|position[10] ),
	.datab(\spibytecnt[0] ),
	.datac(\data_outbuf~59 ),
	.datad(\stepgen:s0|position[10] ),
	.combout(\data_outbuf~60 ));
defparam \data_outbuf~60_I .sum_lutc_input = "datac";
defparam \data_outbuf~60_I .lut_mask = "BCB0";

fiftyfivenm_lcell_comb \data_outbuf~61_I (
	.dataa(\din[2]~input ),
	.datab(\data_outbuf[7]~12 ),
	.datac(\spibytecnt[4] ),
	.datad(\data_outbuf~60 ),
	.combout(\data_outbuf~61 ));
defparam \data_outbuf~61_I .sum_lutc_input = "datac";
defparam \data_outbuf~61_I .lut_mask = "E3E0";

fiftyfivenm_lcell_comb \data_outbuf~62_I (
	.dataa(\din[10]~input ),
	.datab(\data_outbuf[7]~12 ),
	.datac(\data_outbuf~58 ),
	.datad(\data_outbuf~61 ),
	.combout(\data_outbuf~62 ));
defparam \data_outbuf~62_I .sum_lutc_input = "datac";
defparam \data_outbuf~62_I .lut_mask = "BBC0";

fiftyfivenm_lcell_comb \data_outbuf~63_I (
	.dataa(\spibytecnt[3] ),
	.datab(\spibytecnt[2] ),
	.datac(\spibytecnt[4] ),
	.datad(\data_outbuf~62 ),
	.combout(\data_outbuf~63 ));
defparam \data_outbuf~63_I .sum_lutc_input = "datac";
defparam \data_outbuf~63_I .lut_mask = "DFC0";

dffeas \data_outbuf[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_outbuf[2]~1 ),
	.asdata(\data_outbuf~63 ),
	.sload(\__ALT_INV__spibytecnt[1] ),
	.ena(\__ALT_INV__SSELr[1] ),
	.q(\data_outbuf[2] ));
defparam \data_outbuf[2]~I .power_up = "low";
defparam \data_outbuf[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_outbuf~74_I (
	.dataa(\spibytecnt[3] ),
	.datab(\spibytecnt[2] ),
	.datac(\spibytecnt[4] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~74 ));
defparam \data_outbuf~74_I .sum_lutc_input = "datac";
defparam \data_outbuf~74_I .lut_mask = "E000";

fiftyfivenm_lcell_comb \data_outbuf~72_I (
	.dataa(\stepgen:s0|position[16] ),
	.datab(\spibytecnt[2] ),
	.datac(\stepgen:s1|position[16] ),
	.datad(\spibytecnt[3] ),
	.combout(\data_outbuf~72 ));
defparam \data_outbuf~72_I .sum_lutc_input = "datac";
defparam \data_outbuf~72_I .lut_mask = "CCE2";

fiftyfivenm_lcell_comb \data_outbuf~73_I (
	.dataa(\stepgen:s3|position[16] ),
	.datab(\stepgen:s2|position[16] ),
	.datac(\spibytecnt[3] ),
	.datad(\data_outbuf~72 ),
	.combout(\data_outbuf~73 ));
defparam \data_outbuf~73_I .sum_lutc_input = "datac";
defparam \data_outbuf~73_I .lut_mask = "AFC0";

fiftyfivenm_lcell_comb \data_outbuf[0]~3_I (
	.dataa(\data_outbuf~74 ),
	.datab(\data_inbuf~2 ),
	.datad(\data_outbuf~73 ),
	.combout(\data_outbuf[0]~3 ));
defparam \data_outbuf[0]~3_I .sum_lutc_input = "datac";
defparam \data_outbuf[0]~3_I .lut_mask = "BB88";

fiftyfivenm_lcell_comb \data_outbuf~75_I (
	.dataa(\spibytecnt[0] ),
	.datab(\spibytecnt[2] ),
	.datac(\stepgen:s3|position[0] ),
	.datad(\stepgen:s2|position[0] ),
	.combout(\data_outbuf~75 ));
defparam \data_outbuf~75_I .sum_lutc_input = "datac";
defparam \data_outbuf~75_I .lut_mask = "D9C8";

fiftyfivenm_lcell_comb \data_outbuf~76_I (
	.dataa(\spibytecnt[0] ),
	.datab(\stepgen:s3|position[8] ),
	.datac(\data_outbuf~75 ),
	.datad(\stepgen:s2|position[8] ),
	.combout(\data_outbuf~76 ));
defparam \data_outbuf~76_I .sum_lutc_input = "datac";
defparam \data_outbuf~76_I .lut_mask = "DAD0";

assign \din[8]~input  = din[8];

assign \din[0]~input  = din[0];

fiftyfivenm_lcell_comb \data_outbuf~77_I (
	.dataa(\stepgen:s1|position[0] ),
	.datab(\stepgen:s0|position[0] ),
	.datac(\spibytecnt[2] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~77 ));
defparam \data_outbuf~77_I .sum_lutc_input = "datac";
defparam \data_outbuf~77_I .lut_mask = "F0AC";

fiftyfivenm_lcell_comb \data_outbuf~78_I (
	.dataa(\stepgen:s0|position[8] ),
	.datab(\stepgen:s1|position[8] ),
	.datac(\data_outbuf~77 ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~78 ));
defparam \data_outbuf~78_I .sum_lutc_input = "datac";
defparam \data_outbuf~78_I .lut_mask = "CAF0";

fiftyfivenm_lcell_comb \data_outbuf~79_I (
	.dataa(\data_outbuf[7]~12 ),
	.datab(\din[0]~input ),
	.datac(\data_outbuf~78 ),
	.datad(\spibytecnt[4] ),
	.combout(\data_outbuf~79 ));
defparam \data_outbuf~79_I .sum_lutc_input = "datac";
defparam \data_outbuf~79_I .lut_mask = "EE50";

fiftyfivenm_lcell_comb \data_outbuf~80_I (
	.dataa(\data_outbuf[7]~12 ),
	.datab(\data_outbuf~76 ),
	.datac(\din[8]~input ),
	.datad(\data_outbuf~79 ),
	.combout(\data_outbuf~80 ));
defparam \data_outbuf~80_I .sum_lutc_input = "datac";
defparam \data_outbuf~80_I .lut_mask = "F588";

fiftyfivenm_lcell_comb \data_outbuf~81_I (
	.datab(\data_outbuf[7]~17 ),
	.datac(\spibytecnt[0] ),
	.datad(\data_outbuf~80 ),
	.combout(\data_outbuf~81 ));
defparam \data_outbuf~81_I .sum_lutc_input = "datac";
defparam \data_outbuf~81_I .lut_mask = "FC30";

dffeas \data_outbuf[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_outbuf[0]~3 ),
	.asdata(\data_outbuf~81 ),
	.sload(\__ALT_INV__spibytecnt[1] ),
	.ena(\__ALT_INV__SSELr[1] ),
	.q(\data_outbuf[0] ));
defparam \data_outbuf[0]~I .power_up = "low";
defparam \data_outbuf[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_sent~8_I (
	.dataa(\SCKr[1] ),
	.datac(\data_outbuf[0] ),
	.datad(\SCKr[2] ),
	.combout(\data_sent~8 ));
defparam \data_sent~8_I .sum_lutc_input = "datac";
defparam \data_sent~8_I .lut_mask = "00A0";

fiftyfivenm_lcell_comb \data_sent[7]~1_I (
	.dataa(\SCKr[2] ),
	.datab(\spibytecnt~5 ),
	.datac(\SCKr[1] ),
	.datad(\SSELr[1] ),
	.combout(\data_sent[7]~1 ));
defparam \data_sent[7]~1_I .sum_lutc_input = "datac";
defparam \data_sent[7]~1_I .lut_mask = "004A";

dffeas \data_sent[0]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_sent~8 ),
	.ena(\data_sent[7]~1 ),
	.q(\data_sent[0] ));
defparam \data_sent[0]~I .power_up = "low";
defparam \data_sent[0]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_outbuf~64_I (
	.dataa(\stepgen:s1|position[17] ),
	.datab(\stepgen:s0|position[17] ),
	.datac(\spibytecnt[2] ),
	.datad(\spibytecnt[3] ),
	.combout(\data_outbuf~64 ));
defparam \data_outbuf~64_I .sum_lutc_input = "datac";
defparam \data_outbuf~64_I .lut_mask = "F0AC";

fiftyfivenm_lcell_comb \data_outbuf~65_I (
	.dataa(\stepgen:s2|position[17] ),
	.datab(\stepgen:s3|position[17] ),
	.datac(\spibytecnt[3] ),
	.datad(\data_outbuf~64 ),
	.combout(\data_outbuf~65 ));
defparam \data_outbuf~65_I .sum_lutc_input = "datac";
defparam \data_outbuf~65_I .lut_mask = "CFA0";

fiftyfivenm_lcell_comb \data_outbuf[1]~2_I (
	.dataa(\data_inbuf~2 ),
	.datab(\data_outbuf~35 ),
	.datad(\data_outbuf~65 ),
	.combout(\data_outbuf[1]~2 ));
defparam \data_outbuf[1]~2_I .sum_lutc_input = "datac";
defparam \data_outbuf[1]~2_I .lut_mask = "DD88";

fiftyfivenm_lcell_comb \data_outbuf~66_I (
	.dataa(\stepgen:s2|position[1] ),
	.datab(\stepgen:s2|position[9] ),
	.datac(\spibytecnt[2] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~66 ));
defparam \data_outbuf~66_I .sum_lutc_input = "datac";
defparam \data_outbuf~66_I .lut_mask = "FC0A";

fiftyfivenm_lcell_comb \data_outbuf~67_I (
	.dataa(\stepgen:s3|position[9] ),
	.datab(\spibytecnt[2] ),
	.datac(\stepgen:s3|position[1] ),
	.datad(\data_outbuf~66 ),
	.combout(\data_outbuf~67 ));
defparam \data_outbuf~67_I .sum_lutc_input = "datac";
defparam \data_outbuf~67_I .lut_mask = "BBC0";

assign \din[9]~input  = din[9];

assign \din[1]~input  = din[1];

fiftyfivenm_lcell_comb \data_outbuf~68_I (
	.dataa(\stepgen:s0|position[1] ),
	.datab(\stepgen:s1|position[1] ),
	.datac(\spibytecnt[2] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~68 ));
defparam \data_outbuf~68_I .sum_lutc_input = "datac";
defparam \data_outbuf~68_I .lut_mask = "F0CA";

fiftyfivenm_lcell_comb \data_outbuf~69_I (
	.dataa(\spibytecnt[0] ),
	.datab(\stepgen:s0|position[9] ),
	.datac(\stepgen:s1|position[9] ),
	.datad(\data_outbuf~68 ),
	.combout(\data_outbuf~69 ));
defparam \data_outbuf~69_I .sum_lutc_input = "datac";
defparam \data_outbuf~69_I .lut_mask = "F588";

fiftyfivenm_lcell_comb \data_outbuf~70_I (
	.dataa(\din[1]~input ),
	.datab(\spibytecnt[4] ),
	.datac(\data_outbuf[7]~12 ),
	.datad(\data_outbuf~69 ),
	.combout(\data_outbuf~70 ));
defparam \data_outbuf~70_I .sum_lutc_input = "datac";
defparam \data_outbuf~70_I .lut_mask = "CBC8";

fiftyfivenm_lcell_comb \data_outbuf~71_I (
	.dataa(\data_outbuf~67 ),
	.datab(\din[9]~input ),
	.datac(\data_outbuf[7]~12 ),
	.datad(\data_outbuf~70 ),
	.combout(\data_outbuf~71 ));
defparam \data_outbuf~71_I .sum_lutc_input = "datac";
defparam \data_outbuf~71_I .lut_mask = "CFA0";

fiftyfivenm_lcell_comb \data_outbuf~84_I (
	.dataa(\spibytecnt[2] ),
	.datab(\spibytecnt[3] ),
	.datac(\spibytecnt[4] ),
	.datad(\data_outbuf~71 ),
	.combout(\data_outbuf~84 ));
defparam \data_outbuf~84_I .sum_lutc_input = "datac";
defparam \data_outbuf~84_I .lut_mask = "1F00";

dffeas \data_outbuf[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_outbuf[1]~2 ),
	.asdata(\data_outbuf~84 ),
	.sload(\__ALT_INV__spibytecnt[1] ),
	.ena(\__ALT_INV__SSELr[1] ),
	.q(\data_outbuf[1] ));
defparam \data_outbuf[1]~I .power_up = "low";
defparam \data_outbuf[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_sent~7_I (
	.dataa(\SCKr[2] ),
	.datab(\data_sent[0] ),
	.datac(\SCKr[1] ),
	.datad(\data_outbuf[1] ),
	.combout(\data_sent~7 ));
defparam \data_sent~7_I .sum_lutc_input = "datac";
defparam \data_sent~7_I .lut_mask = "DC8C";

dffeas \data_sent[1]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_sent~7 ),
	.ena(\data_sent[7]~1 ),
	.q(\data_sent[1] ));
defparam \data_sent[1]~I .power_up = "low";
defparam \data_sent[1]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_sent~6_I (
	.dataa(\SCKr[2] ),
	.datab(\data_outbuf[2] ),
	.datac(\SCKr[1] ),
	.datad(\data_sent[1] ),
	.combout(\data_sent~6 ));
defparam \data_sent~6_I .sum_lutc_input = "datac";
defparam \data_sent~6_I .lut_mask = "EF40";

dffeas \data_sent[2]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_sent~6 ),
	.ena(\data_sent[7]~1 ),
	.q(\data_sent[2] ));
defparam \data_sent[2]~I .power_up = "low";
defparam \data_sent[2]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_outbuf~42_I (
	.dataa(\stepgen:s0|position[19] ),
	.datab(\stepgen:s1|position[19] ),
	.datac(\spibytecnt[2] ),
	.datad(\spibytecnt[3] ),
	.combout(\data_outbuf~42 ));
defparam \data_outbuf~42_I .sum_lutc_input = "datac";
defparam \data_outbuf~42_I .lut_mask = "F0CA";

fiftyfivenm_lcell_comb \data_outbuf~43_I (
	.dataa(\stepgen:s3|position[19] ),
	.datab(\stepgen:s2|position[19] ),
	.datac(\spibytecnt[3] ),
	.datad(\data_outbuf~42 ),
	.combout(\data_outbuf~43 ));
defparam \data_outbuf~43_I .sum_lutc_input = "datac";
defparam \data_outbuf~43_I .lut_mask = "AFC0";

fiftyfivenm_lcell_comb \data_outbuf~44_I (
	.datac(\spibytecnt[0] ),
	.datad(\data_outbuf~43 ),
	.combout(\data_outbuf~44 ));
defparam \data_outbuf~44_I .sum_lutc_input = "datac";
defparam \data_outbuf~44_I .lut_mask = "0F00";

assign \din[11]~input  = din[11];

assign \din[3]~input  = din[3];

fiftyfivenm_lcell_comb \data_outbuf~48_I (
	.dataa(\spibytecnt[2] ),
	.datab(\din[11]~input ),
	.datac(\din[3]~input ),
	.datad(\data_outbuf[7]~12 ),
	.combout(\data_outbuf~48 ));
defparam \data_outbuf~48_I .sum_lutc_input = "datac";
defparam \data_outbuf~48_I .lut_mask = "4450";

fiftyfivenm_lcell_comb \data_outbuf~49_I (
	.dataa(\spibytecnt[3] ),
	.datab(\spibytecnt[1] ),
	.datac(\spibytecnt[4] ),
	.datad(\data_outbuf~48 ),
	.combout(\data_outbuf~49 ));
defparam \data_outbuf~49_I .sum_lutc_input = "datac";
defparam \data_outbuf~49_I .lut_mask = "F3E3";

fiftyfivenm_lcell_comb \data_outbuf~50_I (
	.dataa(\spibytecnt[2] ),
	.datab(\stepgen:s1|position[11] ),
	.datac(\stepgen:s0|position[11] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~50 ));
defparam \data_outbuf~50_I .sum_lutc_input = "datac";
defparam \data_outbuf~50_I .lut_mask = "D8AA";

fiftyfivenm_lcell_comb \data_outbuf~51_I (
	.dataa(\stepgen:s0|position[3] ),
	.datab(\data_outbuf~50 ),
	.datac(\stepgen:s1|position[3] ),
	.datad(\spibytecnt[0] ),
	.combout(\data_outbuf~51 ));
defparam \data_outbuf~51_I .sum_lutc_input = "datac";
defparam \data_outbuf~51_I .lut_mask = "CCE2";

fiftyfivenm_lcell_comb \data_outbuf~83_I (
	.dataa(\spibytecnt[3] ),
	.datac(\spibytecnt[4] ),
	.datad(\data_outbuf~51 ),
	.combout(\data_outbuf~83 ));
defparam \data_outbuf~83_I .sum_lutc_input = "datac";
defparam \data_outbuf~83_I .lut_mask = "F5F0";

fiftyfivenm_lcell_comb \data_outbuf~46_I (
	.dataa(\spibytecnt[0] ),
	.datab(\stepgen:s2|position[3] ),
	.datac(\stepgen:s0|position[11] ),
	.datad(\data_outbuf[7]~12 ),
	.combout(\data_outbuf~46 ));
defparam \data_outbuf~46_I .sum_lutc_input = "datac";
defparam \data_outbuf~46_I .lut_mask = "44A0";

fiftyfivenm_lcell_comb \data_outbuf~45_I (
	.dataa(\spibytecnt[0] ),
	.datab(\stepgen:s2|position[11] ),
	.datac(\spibytecnt[2] ),
	.datad(\stepgen:s3|position[11] ),
	.combout(\data_outbuf~45 ));
defparam \data_outbuf~45_I .sum_lutc_input = "datac";
defparam \data_outbuf~45_I .lut_mask = "F858";

fiftyfivenm_lcell_comb \data_outbuf~47_I (
	.dataa(\spibytecnt[0] ),
	.datab(\stepgen:s3|position[3] ),
	.datac(\data_outbuf~46 ),
	.datad(\data_outbuf~45 ),
	.combout(\data_outbuf~47 ));
defparam \data_outbuf~47_I .sum_lutc_input = "datac";
defparam \data_outbuf~47_I .lut_mask = "EEF0";

fiftyfivenm_lcell_comb \data_outbuf~52_I (
	.dataa(\data_outbuf[7]~12 ),
	.datab(\data_outbuf~49 ),
	.datac(\data_outbuf~83 ),
	.datad(\data_outbuf~47 ),
	.combout(\data_outbuf~52 ));
defparam \data_outbuf~52_I .sum_lutc_input = "datac";
defparam \data_outbuf~52_I .lut_mask = "C8C0";

fiftyfivenm_lcell_comb \data_outbuf~53_I (
	.dataa(\spibytecnt[1] ),
	.datab(\data_outbuf~44 ),
	.datac(\spibytecnt[3] ),
	.datad(\data_outbuf~52 ),
	.combout(\data_outbuf~53 ));
defparam \data_outbuf~53_I .sum_lutc_input = "datac";
defparam \data_outbuf~53_I .lut_mask = "F588";

dffeas \data_outbuf[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_outbuf~53 ),
	.ena(\__ALT_INV__SSELr[1] ),
	.q(\data_outbuf[3] ));
defparam \data_outbuf[3]~I .power_up = "low";
defparam \data_outbuf[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_sent~5_I (
	.dataa(\SCKr[2] ),
	.datab(\data_sent[2] ),
	.datac(\SCKr[1] ),
	.datad(\data_outbuf[3] ),
	.combout(\data_sent~5 ));
defparam \data_sent~5_I .sum_lutc_input = "datac";
defparam \data_sent~5_I .lut_mask = "DC8C";

dffeas \data_sent[3]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_sent~5 ),
	.ena(\data_sent[7]~1 ),
	.q(\data_sent[3] ));
defparam \data_sent[3]~I .power_up = "low";
defparam \data_sent[3]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_sent~4_I (
	.dataa(\SCKr[2] ),
	.datab(\data_outbuf[4] ),
	.datac(\SCKr[1] ),
	.datad(\data_sent[3] ),
	.combout(\data_sent~4 ));
defparam \data_sent~4_I .sum_lutc_input = "datac";
defparam \data_sent~4_I .lut_mask = "EF40";

dffeas \data_sent[4]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_sent~4 ),
	.ena(\data_sent[7]~1 ),
	.q(\data_sent[4] ));
defparam \data_sent[4]~I .power_up = "low";
defparam \data_sent[4]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_sent~3_I (
	.dataa(\SCKr[1] ),
	.datab(\data_outbuf[5] ),
	.datac(\data_sent[4] ),
	.datad(\SCKr[2] ),
	.combout(\data_sent~3 ));
defparam \data_sent~3_I .sum_lutc_input = "datac";
defparam \data_sent~3_I .lut_mask = "F0D8";

dffeas \data_sent[5]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_sent~3 ),
	.ena(\data_sent[7]~1 ),
	.q(\data_sent[5] ));
defparam \data_sent[5]~I .power_up = "low";
defparam \data_sent[5]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_sent~2_I (
	.dataa(\SCKr[1] ),
	.datab(\data_outbuf[6] ),
	.datac(\data_sent[5] ),
	.datad(\SCKr[2] ),
	.combout(\data_sent~2 ));
defparam \data_sent~2_I .sum_lutc_input = "datac";
defparam \data_sent~2_I .lut_mask = "F0D8";

dffeas \data_sent[6]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_sent~2 ),
	.ena(\data_sent[7]~1 ),
	.q(\data_sent[6] ));
defparam \data_sent[6]~I .power_up = "low";
defparam \data_sent[6]~I .is_wysiwyg = "true";

fiftyfivenm_lcell_comb \data_sent~0_I (
	.dataa(\SCKr[2] ),
	.datab(\data_outbuf[7] ),
	.datac(\SCKr[1] ),
	.datad(\data_sent[6] ),
	.combout(\data_sent~0 ));
defparam \data_sent~0_I .sum_lutc_input = "datac";
defparam \data_sent~0_I .lut_mask = "EF40";

dffeas \data_sent[7]~I (
	.clk(\pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl ),
	.d(\data_sent~0 ),
	.ena(\data_sent[7]~1 ),
	.q(\data_sent[7] ));
defparam \data_sent[7]~I .power_up = "low";
defparam \data_sent[7]~I .is_wysiwyg = "true";

assign \nRESET~input  = nRESET;

fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~~I (
	.nosc_ena(\~QUARTUS_CREATED_GND~I ),
	.xe_ye(\~QUARTUS_CREATED_GND~I ),
	.se(\~QUARTUS_CREATED_GND~I ),
	.busy(\~QUARTUS_CREATED_UNVM~ ));
defparam \~QUARTUS_CREATED_UNVM~~I .init_filename = "";
defparam \~QUARTUS_CREATED_UNVM~~I .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~~I .device_id = "";
defparam \~QUARTUS_CREATED_UNVM~~I .init_filename_sim = "";
defparam \~QUARTUS_CREATED_UNVM~~I .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~~I .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~~I .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~~I .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~~I .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~~I .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~~I .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~~I .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~~I .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~~I .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~~I .reserve_block = "true";

assign \~ALTERA_TMS~~ibuf  = \~ALTERA_TMS~ ;

assign \~ALTERA_TCK~~ibuf  = \~ALTERA_TCK~ ;

assign \~ALTERA_TDI~~ibuf  = \~ALTERA_TDI~ ;

assign \~ALTERA_CONFIG_SEL~~ibuf  = \~ALTERA_CONFIG_SEL~ ;

assign \~ALTERA_nCONFIG~~ibuf  = \~ALTERA_nCONFIG~ ;

assign \~ALTERA_nSTATUS~~ibuf  = \~ALTERA_nSTATUS~ ;

assign \~ALTERA_CONF_DONE~~ibuf  = \~ALTERA_CONF_DONE~ ;

fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~~I (
	.soc(\~QUARTUS_CREATED_GND~I ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I ),
	.chsel({\~QUARTUS_CREATED_GND~I ,\~QUARTUS_CREATED_GND~I ,\~QUARTUS_CREATED_GND~I ,\~QUARTUS_CREATED_GND~I ,\~QUARTUS_CREATED_GND~I }),
	.eoc(\~QUARTUS_CREATED_ADC1~ ));
defparam \~QUARTUS_CREATED_ADC1~~I .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~~I .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~~I .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~~I .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~~I .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~~I .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~~I .tsclksel = 0;
defparam \~QUARTUS_CREATED_ADC1~~I .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~~I .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~~I .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~~I .analog_input_pin_mask = 0;

endmodule
