{
	"cts__timing__setup__tns__pre_repair": -32953.0312,
	"cts__timing__setup__ws__pre_repair": -704.2900,
	"cts__clock__skew__setup__pre_repair": 399.2433,
	"cts__clock__skew__hold__pre_repair": 365.6971,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0006,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.1428,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1,
	"cts__timing__drv__hold_violation_count__pre_repair": 3,
	"cts__design__io__pre_repair": 477,
	"cts__design__instance__count__pre_repair": 65942,
	"cts__design__instance__area__pre_repair": 9414.6562,
	"cts__design__instance__count__stdcell__pre_repair": 65942,
	"cts__design__instance__area__stdcell__pre_repair": 9414.6562,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0.0000,
	"cts__design__instance__utilization__pre_repair": 0.4391,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.4391,
	"cts__timing__setup__tns__post_repair": -32953.0195,
	"cts__timing__setup__ws__post_repair": -704.2900,
	"cts__clock__skew__setup__post_repair": 399.2433,
	"cts__clock__skew__hold__post_repair": 365.6971,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0006,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.1428,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1,
	"cts__timing__drv__hold_violation_count__post_repair": 3,
	"cts__design__io__post_repair": 477,
	"cts__design__instance__count__post_repair": 65942,
	"cts__design__instance__area__post_repair": 9414.6562,
	"cts__design__instance__count__stdcell__post_repair": 65942,
	"cts__design__instance__area__stdcell__post_repair": 9414.6562,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0.0000,
	"cts__design__instance__utilization__post_repair": 0.4391,
	"cts__design__instance__utilization__stdcell__post_repair": 0.4391,
	"cts__design__instance__displacement__total": 1814.6700,
	"cts__design__instance__displacement__mean": 0.0270,
	"cts__design__instance__displacement__max": 2.8840,
	"cts__route__wirelength__estimated": 218391.0940,
	"cts__design__instance__count__hold_buffer": 2114,
	"cts__design__instance__displacement__total": 15545.4130,
	"cts__design__instance__displacement__mean": 0.2270,
	"cts__design__instance__displacement__max": 15.4440,
	"cts__route__wirelength__estimated": 235146.2190,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -6636.4800,
	"cts__timing__setup__ws": -274.2100,
	"cts__clock__skew__setup": 396.9101,
	"cts__clock__skew__hold": 363.4449,
	"cts__timing__drv__max_slew_limit": 0.0004,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.1388,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 1,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 477,
	"cts__design__instance__count": 68186,
	"cts__design__instance__area": 9643.6787,
	"cts__design__instance__count__stdcell": 68186,
	"cts__design__instance__area__stdcell": 9643.6787,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0.0000,
	"cts__design__instance__utilization": 0.4498,
	"cts__design__instance__utilization__stdcell": 0.4498
}