	#include <sam.h>
#define TQFP32_1_ARDUINO	    0
#define TQFP32_2_ARDUINO	    1
#define TQFP32_3_ARDUINO	    2
#define TQFP32_4_ARDUINO	    3
#define TQFP32_5_ARDUINO	    4
#define TQFP32_6_ARDUINO	    5
#define TQFP32_7_ARDUINO	    6
#define TQFP32_8_ARDUINO	    7
#define TQFP32_9_ARDUINO	    8
#define TQFP32_10_ARDUINO	    9
#define TQFP32_11_ARDUINO	    10
#define TQFP32_12_ARDUINO	    11
#define TQFP32_13_ARDUINO	    12
#define TQFP32_14_ARDUINO	    13
#define TQFP32_15_ARDUINO	    14
#define TQFP32_16_ARDUINO	    15
#define TQFP32_17_ARDUINO	    16
#define TQFP32_18_ARDUINO	    17
#define TQFP32_19_ARDUINO	    18
#define TQFP32_20_ARDUINO	    19
#define TQFP32_21_ARDUINO	    20
#define TQFP32_22_ARDUINO	    21
#define TQFP32_23_ARDUINO	    22
#define TQFP32_24_ARDUINO	    23
#define TQFP32_25_ARDUINO	    24
#define TQFP32_26_ARDUINO	    25
#define TQFP32_27_ARDUINO	    26
#define TQFP32_28_ARDUINO	    27
#define TQFP32_29_ARDUINO	    28
#define TQFP32_30_ARDUINO	    29
#define TQFP32_31_ARDUINO	    30
#define TQFP32_32_ARDUINO	    31
#define TQFP64_1_ARDUINO	    0
#define TQFP64_2_ARDUINO	    1
#define TQFP64_3_ARDUINO	    2
#define TQFP64_4_ARDUINO	    3
#define TQFP64_5_ARDUINO	    4
#define TQFP64_6_ARDUINO	    5
#define TQFP64_7_ARDUINO	    6
#define TQFP64_8_ARDUINO	    7
#define TQFP64_9_ARDUINO	    8
#define TQFP64_10_ARDUINO	    9
#define TQFP64_11_ARDUINO	    10
#define TQFP64_12_ARDUINO	    11
#define TQFP64_13_ARDUINO	    12
#define TQFP64_14_ARDUINO	    13
#define TQFP64_15_ARDUINO	    14
#define TQFP64_16_ARDUINO	    15
#define TQFP64_17_ARDUINO	    16
#define TQFP64_18_ARDUINO	    17
#define TQFP64_19_ARDUINO	    18
#define TQFP64_20_ARDUINO	    19
#define TQFP64_21_ARDUINO	    20
#define TQFP64_22_ARDUINO	    21
#define TQFP64_23_ARDUINO	    22
#define TQFP64_24_ARDUINO	    23
#define TQFP64_25_ARDUINO	    24
#define TQFP64_26_ARDUINO	    25
#define TQFP64_27_ARDUINO	    26
#define TQFP64_28_ARDUINO	    27
#define TQFP64_29_ARDUINO	    28
#define TQFP64_30_ARDUINO	    29
#define TQFP64_31_ARDUINO	    30
#define TQFP64_32_ARDUINO	    31
#define TQFP64_33_ARDUINO	    32
#define TQFP64_34_ARDUINO	    33
#define TQFP64_35_ARDUINO	    34
#define TQFP64_36_ARDUINO	    35
#define TQFP64_37_ARDUINO	    36
#define TQFP64_38_ARDUINO	    37
#define TQFP64_39_ARDUINO	    38
#define TQFP64_40_ARDUINO	    39
#define TQFP64_41_ARDUINO	    40
#define TQFP64_42_ARDUINO	    41
#define TQFP64_43_ARDUINO	    42
#define TQFP64_44_ARDUINO	    43
#define TQFP64_45_ARDUINO	    44
#define TQFP64_46_ARDUINO	    45
#define TQFP64_47_ARDUINO	    46
#define TQFP64_48_ARDUINO	    47
#define TQFP64_49_ARDUINO	    48
#define TQFP64_50_ARDUINO	    49
#define TQFP64_51_ARDUINO	    50
#define TQFP64_52_ARDUINO	    51
#define TQFP64_53_ARDUINO	    52
#define TQFP64_54_ARDUINO	    53
#define TQFP64_55_ARDUINO	    54
#define TQFP64_56_ARDUINO	    55
#define TQFP64_57_ARDUINO	    56
#define TQFP64_58_ARDUINO	    57
#define TQFP64_59_ARDUINO	    58
#define TQFP64_60_ARDUINO	    59
#define TQFP64_61_ARDUINO	    60
#define TQFP64_62_ARDUINO	    61
#define TQFP64_63_ARDUINO	    62
#define TQFP64_64_ARDUINO	    63
#define TQFP100_1_ARDUINO	    0
#define TQFP100_2_ARDUINO	    1
#define TQFP100_3_ARDUINO	    2
#define TQFP100_4_ARDUINO	    3
#define TQFP100_5_ARDUINO	    4
#define TQFP100_6_ARDUINO	    5
#define TQFP100_7_ARDUINO	    6
#define TQFP100_8_ARDUINO	    7
#define TQFP100_9_ARDUINO	    8
#define TQFP100_10_ARDUINO	    9
#define TQFP100_11_ARDUINO	    10
#define TQFP100_12_ARDUINO	    11
#define TQFP100_13_ARDUINO	    12
#define TQFP100_14_ARDUINO	    13
#define TQFP100_15_ARDUINO	    14
#define TQFP100_16_ARDUINO	    15
#define TQFP100_17_ARDUINO	    16
#define TQFP100_18_ARDUINO	    17
#define TQFP100_19_ARDUINO	    18
#define TQFP100_20_ARDUINO	    19
#define TQFP100_21_ARDUINO	    20
#define TQFP100_22_ARDUINO	    21
#define TQFP100_23_ARDUINO	    22
#define TQFP100_24_ARDUINO	    23
#define TQFP100_25_ARDUINO	    24
#define TQFP100_26_ARDUINO	    25
#define TQFP100_27_ARDUINO	    26
#define TQFP100_28_ARDUINO	    27
#define TQFP100_29_ARDUINO	    28
#define TQFP100_30_ARDUINO	    29
#define TQFP100_31_ARDUINO	    30
#define TQFP100_32_ARDUINO	    31
#define TQFP100_33_ARDUINO	    32
#define TQFP100_34_ARDUINO	    33
#define TQFP100_35_ARDUINO	    34
#define TQFP100_36_ARDUINO	    35
#define TQFP100_37_ARDUINO	    36
#define TQFP100_38_ARDUINO	    37
#define TQFP100_39_ARDUINO	    38
#define TQFP100_40_ARDUINO	    39
#define TQFP100_41_ARDUINO	    40
#define TQFP100_42_ARDUINO	    41
#define TQFP100_43_ARDUINO	    42
#define TQFP100_44_ARDUINO	    43
#define TQFP100_45_ARDUINO	    44
#define TQFP100_46_ARDUINO	    45
#define TQFP100_47_ARDUINO	    46
#define TQFP100_48_ARDUINO	    47
#define TQFP100_49_ARDUINO	    48
#define TQFP100_50_ARDUINO	    49
#define TQFP100_51_ARDUINO	    50
#define TQFP100_52_ARDUINO	    51
#define TQFP100_53_ARDUINO	    52
#define TQFP100_54_ARDUINO	    53
#define TQFP100_55_ARDUINO	    54
#define TQFP100_56_ARDUINO	    55
#define TQFP100_57_ARDUINO	    56
#define TQFP100_58_ARDUINO	    57
#define TQFP100_59_ARDUINO	    58
#define TQFP100_60_ARDUINO	    59
#define TQFP100_61_ARDUINO	    60
#define TQFP100_62_ARDUINO	    61
#define TQFP100_63_ARDUINO	    62
#define TQFP100_64_ARDUINO	    63
#define TQFP100_65_ARDUINO	    64
#define TQFP100_66_ARDUINO	    65
#define TQFP100_67_ARDUINO	    66
#define TQFP100_68_ARDUINO	    67
#define TQFP100_69_ARDUINO	    68
#define TQFP100_70_ARDUINO	    69
#define TQFP100_71_ARDUINO	    70
#define TQFP100_72_ARDUINO	    71
#define TQFP100_73_ARDUINO	    72
#define TQFP100_74_ARDUINO	    73
#define TQFP100_75_ARDUINO	    74
#define TQFP100_76_ARDUINO	    75
#define TQFP100_77_ARDUINO	    76
#define TQFP100_78_ARDUINO	    77
#define TQFP100_79_ARDUINO	    78
#define TQFP100_80_ARDUINO	    79
#define TQFP100_81_ARDUINO	    80
#define TQFP100_82_ARDUINO	    81
#define TQFP100_83_ARDUINO	    82
#define TQFP100_84_ARDUINO	    83
#define TQFP100_85_ARDUINO	    84
#define TQFP100_86_ARDUINO	    85
#define TQFP100_87_ARDUINO	    86
#define TQFP100_88_ARDUINO	    87
#define TQFP100_89_ARDUINO	    88
#define TQFP100_90_ARDUINO	    89
#define TQFP100_91_ARDUINO	    90
#define TQFP100_92_ARDUINO	    91
#define TQFP100_93_ARDUINO	    92
#define TQFP100_94_ARDUINO	    93
#define TQFP100_95_ARDUINO	    94
#define TQFP100_96_ARDUINO	    95
#define TQFP100_97_ARDUINO	    96
#define TQFP100_98_ARDUINO	    97
#define TQFP100_99_ARDUINO	    98
#define TQFP100_100_ARDUINO	    99
#define TQFP128_1_ARDUINO	    0
#define TQFP128_2_ARDUINO	    1
#define TQFP128_3_ARDUINO	    2
#define TQFP128_4_ARDUINO	    3
#define TQFP128_5_ARDUINO	    4
#define TQFP128_6_ARDUINO	    5
#define TQFP128_7_ARDUINO	    6
#define TQFP128_8_ARDUINO	    7
#define TQFP128_9_ARDUINO	    8
#define TQFP128_10_ARDUINO	    9
#define TQFP128_11_ARDUINO	    10
#define TQFP128_12_ARDUINO	    11
#define TQFP128_13_ARDUINO	    12
#define TQFP128_14_ARDUINO	    13
#define TQFP128_15_ARDUINO	    14
#define TQFP128_16_ARDUINO	    15
#define TQFP128_17_ARDUINO	    16
#define TQFP128_18_ARDUINO	    17
#define TQFP128_19_ARDUINO	    18
#define TQFP128_20_ARDUINO	    19
#define TQFP128_21_ARDUINO	    20
#define TQFP128_22_ARDUINO	    21
#define TQFP128_23_ARDUINO	    22
#define TQFP128_24_ARDUINO	    23
#define TQFP128_25_ARDUINO	    24
#define TQFP128_26_ARDUINO	    25
#define TQFP128_27_ARDUINO	    26
#define TQFP128_28_ARDUINO	    27
#define TQFP128_29_ARDUINO	    28
#define TQFP128_30_ARDUINO	    29
#define TQFP128_31_ARDUINO	    30
#define TQFP128_32_ARDUINO	    31
#define TQFP128_33_ARDUINO	    32
#define TQFP128_34_ARDUINO	    33
#define TQFP128_35_ARDUINO	    34
#define TQFP128_36_ARDUINO	    35
#define TQFP128_37_ARDUINO	    36
#define TQFP128_38_ARDUINO	    37
#define TQFP128_39_ARDUINO	    38
#define TQFP128_40_ARDUINO	    39
#define TQFP128_41_ARDUINO	    40
#define TQFP128_42_ARDUINO	    41
#define TQFP128_43_ARDUINO	    42
#define TQFP128_44_ARDUINO	    43
#define TQFP128_45_ARDUINO	    44
#define TQFP128_46_ARDUINO	    45
#define TQFP128_47_ARDUINO	    46
#define TQFP128_48_ARDUINO	    47
#define TQFP128_49_ARDUINO	    48
#define TQFP128_50_ARDUINO	    49
#define TQFP128_51_ARDUINO	    50
#define TQFP128_52_ARDUINO	    51
#define TQFP128_53_ARDUINO	    52
#define TQFP128_54_ARDUINO	    53
#define TQFP128_55_ARDUINO	    54
#define TQFP128_56_ARDUINO	    55
#define TQFP128_57_ARDUINO	    56
#define TQFP128_58_ARDUINO	    57
#define TQFP128_59_ARDUINO	    58
#define TQFP128_60_ARDUINO	    59
#define TQFP128_61_ARDUINO	    60
#define TQFP128_62_ARDUINO	    61
#define TQFP128_63_ARDUINO	    62
#define TQFP128_64_ARDUINO	    63
#define TQFP128_65_ARDUINO	    64
#define TQFP128_66_ARDUINO	    65
#define TQFP128_67_ARDUINO	    66
#define TQFP128_68_ARDUINO	    67
#define TQFP128_69_ARDUINO	    68
#define TQFP128_70_ARDUINO	    69
#define TQFP128_71_ARDUINO	    70
#define TQFP128_72_ARDUINO	    71
#define TQFP128_73_ARDUINO	    72
#define TQFP128_74_ARDUINO	    73
#define TQFP128_75_ARDUINO	    74
#define TQFP128_76_ARDUINO	    75
#define TQFP128_77_ARDUINO	    76
#define TQFP128_78_ARDUINO	    77
#define TQFP128_79_ARDUINO	    78
#define TQFP128_80_ARDUINO	    79
#define TQFP128_81_ARDUINO	    80
#define TQFP128_82_ARDUINO	    81
#define TQFP128_83_ARDUINO	    82
#define TQFP128_84_ARDUINO	    83
#define TQFP128_85_ARDUINO	    84
#define TQFP128_86_ARDUINO	    85
#define TQFP128_87_ARDUINO	    86
#define TQFP128_88_ARDUINO	    87
#define TQFP128_89_ARDUINO	    88
#define TQFP128_90_ARDUINO	    89
#define TQFP128_91_ARDUINO	    90
#define TQFP128_92_ARDUINO	    91
#define TQFP128_93_ARDUINO	    92
#define TQFP128_94_ARDUINO	    93
#define TQFP128_95_ARDUINO	    94
#define TQFP128_96_ARDUINO	    95
#define TQFP128_97_ARDUINO	    96
#define TQFP128_98_ARDUINO	    97
#define TQFP128_99_ARDUINO	    98
#define TQFP128_100_ARDUINO	    99
#define TQFP128_101_ARDUINO	    100
#define TQFP128_102_ARDUINO	    101
#define TQFP128_103_ARDUINO	    102
#define TQFP128_104_ARDUINO	    103
#define TQFP128_105_ARDUINO	    104
#define TQFP128_106_ARDUINO	    105
#define TQFP128_107_ARDUINO	    106
#define TQFP128_108_ARDUINO	    107
#define TQFP128_109_ARDUINO	    108
#define TQFP128_110_ARDUINO	    109
#define TQFP128_111_ARDUINO	    110
#define TQFP128_112_ARDUINO	    111
#define TQFP128_113_ARDUINO	    112
#define TQFP128_114_ARDUINO	    113
#define TQFP128_115_ARDUINO	    114
#define TQFP128_116_ARDUINO	    115
#define TQFP128_117_ARDUINO	    116
#define TQFP128_118_ARDUINO	    117
#define TQFP128_119_ARDUINO	    118
#define TQFP128_120_ARDUINO	    119
#define TQFP128_121_ARDUINO	    120
#define TQFP128_122_ARDUINO	    121
#define TQFP128_123_ARDUINO	    122
#define TQFP128_124_ARDUINO	    123
#define TQFP128_125_ARDUINO	    124
#define TQFP128_126_ARDUINO	    125
#define TQFP128_127_ARDUINO	    126
#define TQFP128_128_ARDUINO	    127
#if SAMxx 
#elif SAMC21N

// use of timer summary
//	- TC2_CH0 : 2 times for PA00, PA12, 
//	- TC7_CH1 : 3 times for PB23, PA21, PB01, 
//	- TC7_CH0 : 3 times for PB22, PA20, PB00, 
//	- TC3_CH1 : 1 times for PA15, 
//	- TC3_CH0 : 1 times for PA14, 
//	- TCC2_CH1 : 2 times for PC05, PA25, 
//	- TCC2_CH0 : 2 times for PC03, PA24, 
//	- TC6_CH1 : 2 times for PB17, PB03, 
//	- TC6_CH0 : 2 times for PB16, PB02, 
//	- TC2_CH1 : 2 times for PA01, PA13, 
//	- TCC0_CH1 : 1 times for PA09, 
//	- TCC0_CH0 : 1 times for PA08, 
//	- NOT_ON_TIMER : 38 times for PC02, PB25, PC01, PA03, PB24, PB21, PB20, PC00, PA02, PC09, PC06, PC08, PC07, PB18, PB19, PC24, PB05, PC26, PA28, PB04, PC25, PA27, PC20, PC21, PB07, PC28, PB06, PC27, PC13, PC12, PC15, PC14, PC11, PC10, PC17, PC16, PC19, PC18, 
//	- TCC0_CH3 : 1 times for PA11, 
//	- TCC0_CH2 : 1 times for PA10, 
//	- TC5_CH1 : 2 times for PB15, PB11, 
//	- TC5_CH0 : 2 times for PB14, PB10, 
//	- TCC0_CH7 : 1 times for PB13, 
//	- TCC0_CH6 : 1 times for PB12, 
//	- TC1_CH0 : 2 times for PA06, PA30, 
//	- TC1_CH1 : 2 times for PA07, PA31, 
//	- TC4_CH0 : 2 times for PA22, PB08, 
//	- TC4_CH1 : 2 times for PA23, PB09, 
//	- TCC1_CH3 : 1 times for PA19, 
//	- TCC1_CH2 : 1 times for PA18, 
//	- TC0_CH0 : 2 times for PA04, PB30, 
//	- TCC1_CH1 : 1 times for PA17, 
//	- TC0_CH1 : 2 times for PA05, PB31, 
//	- TCC1_CH0 : 1 times for PA16, 
#define PA00_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA01_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PC00_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel8,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PC01_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel9,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PC02_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel10,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PC03_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)ADC_Channel11,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PA02_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel0,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA03_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel1,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PB04_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel6,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PB05_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel7,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PB06_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel8,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PB07_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel9,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PB08_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)ADC_Channel2,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PB09_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)ADC_Channel3,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PA04_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH0,(uint8_t)ADC_Channel4,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA05_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH1,(uint8_t)ADC_Channel5,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA06_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)ADC_Channel6,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA07_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)ADC_Channel7,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PC05_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PC06_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PC07_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA08_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH0,(uint8_t)ADC_Channel10,(uint8_t)  EXTERNAL_INT_NMI	,(uint8_t)GCLK_CCL_NONE   } //
#define PA09_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH1,(uint8_t)ADC_Channel11,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PA10_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH2,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA11_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH3,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB10_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PB11_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB12_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH6,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PB13_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH7,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PB14_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PB15_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PC08_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PC09_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PC10_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PC11_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PC12_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PC13_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PC14_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PC15_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA12_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PA13_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PA14_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PA15_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA16_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA17_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA18_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH2,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA19_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH3,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PC16_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PC17_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PC18_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PC19_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PC20_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PC21_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PB16_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PB17_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PB18_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PB19_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PB20_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PB21_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA20_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA21_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA22_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA23_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA24_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PA25_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PB22_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PB23_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PB24_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PB25_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PC24_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PC25_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PC26_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  26,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PC27_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  27,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PC28_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  28,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA27_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  27,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA28_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  28,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PA30_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA31_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB30_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PB31_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PB00_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH0,(uint8_t)ADC_Channel0,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PB01_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH1,(uint8_t)ADC_Channel1,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PB02_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH0,(uint8_t)ADC_Channel2,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PB03_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH1,(uint8_t)ADC_Channel3,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //

#define SUPPLY_ARDUINO	{ (uint8_t) -1,(uint8_t)  PIO_NOT_A_PIN,(uint8_t)  PIO_NOT_A_PIN,(uint8_t) (PER_ATTR_NONE),(uint32_t)  (PIN_ATTR_NONE),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_NONE	,(uint8_t)GCLK_CCL_NONE  } 

//Pinout
#define TQFP100_1	 PA00_ARDUINO
#define TQFP100_2	 PA01_ARDUINO
#define TQFP100_3	 PC00_ARDUINO
#define TQFP100_4	 PC01_ARDUINO
#define TQFP100_5	 PC02_ARDUINO
#define TQFP100_6	 PC03_ARDUINO
#define TQFP100_7	 PA02_ARDUINO
#define TQFP100_8	 PA03_ARDUINO
#define TQFP100_9	 PB04_ARDUINO
#define TQFP100_10	 PB05_ARDUINO
#define TQFP100_11	 SUPPLY_ARDUINO   //
#define TQFP100_11	 SUPPLY_ARDUINO   //
#define TQFP100_11	 SUPPLY_ARDUINO   //
#define TQFP100_12	 SUPPLY_ARDUINO   //
#define TQFP100_12	 SUPPLY_ARDUINO   //
#define TQFP100_12	 SUPPLY_ARDUINO   //
#define TQFP100_13	 PB06_ARDUINO
#define TQFP100_14	 PB07_ARDUINO
#define TQFP100_15	 PB08_ARDUINO
#define TQFP100_16	 PB09_ARDUINO
#define TQFP100_17	 PA04_ARDUINO
#define TQFP100_18	 PA05_ARDUINO
#define TQFP100_19	 PA06_ARDUINO
#define TQFP100_20	 PA07_ARDUINO
#define TQFP100_21	 PC05_ARDUINO
#define TQFP100_22	 PC06_ARDUINO
#define TQFP100_23	 PC07_ARDUINO
#define TQFP100_24	 SUPPLY_ARDUINO   //
#define TQFP100_25	 SUPPLY_ARDUINO   //
#define TQFP100_26	 PA08_ARDUINO
#define TQFP100_27	 PA09_ARDUINO
#define TQFP100_28	 PA10_ARDUINO
#define TQFP100_29	 PA11_ARDUINO
#define TQFP100_30	 PB10_ARDUINO
#define TQFP100_31	 PB11_ARDUINO
#define TQFP100_32	 PB12_ARDUINO
#define TQFP100_33	 PB13_ARDUINO
#define TQFP100_34	 PB14_ARDUINO
#define TQFP100_35	 PB15_ARDUINO
#define TQFP100_36	 SUPPLY_ARDUINO   //
#define TQFP100_37	 SUPPLY_ARDUINO   //
#define TQFP100_38	 PC08_ARDUINO
#define TQFP100_39	 PC09_ARDUINO
#define TQFP100_40	 PC10_ARDUINO
#define TQFP100_41	 PC11_ARDUINO
#define TQFP100_42	 PC12_ARDUINO
#define TQFP100_43	 PC13_ARDUINO
#define TQFP100_44	 PC14_ARDUINO
#define TQFP100_45	 PC15_ARDUINO
#define TQFP100_46	 PA12_ARDUINO
#define TQFP100_47	 PA13_ARDUINO
#define TQFP100_48	 PA14_ARDUINO
#define TQFP100_49	 PA15_ARDUINO
#define TQFP100_50	 SUPPLY_ARDUINO   //
#define TQFP100_51	 SUPPLY_ARDUINO   //
#define TQFP100_52	 PA16_ARDUINO
#define TQFP100_53	 PA17_ARDUINO
#define TQFP100_54	 PA18_ARDUINO
#define TQFP100_55	 PA19_ARDUINO
#define TQFP100_56	 PC16_ARDUINO
#define TQFP100_57	 PC17_ARDUINO
#define TQFP100_58	 PC18_ARDUINO
#define TQFP100_59	 PC19_ARDUINO
#define TQFP100_60	 PC20_ARDUINO
#define TQFP100_61	 PC21_ARDUINO
#define TQFP100_62	 SUPPLY_ARDUINO   //
#define TQFP100_63	 SUPPLY_ARDUINO   //
#define TQFP100_64	 PB16_ARDUINO
#define TQFP100_65	 PB17_ARDUINO
#define TQFP100_66	 PB18_ARDUINO
#define TQFP100_67	 PB19_ARDUINO
#define TQFP100_68	 PB20_ARDUINO
#define TQFP100_69	 PB21_ARDUINO
#define TQFP100_70	 PA20_ARDUINO
#define TQFP100_71	 PA21_ARDUINO
#define TQFP100_72	 PA22_ARDUINO
#define TQFP100_73	 PA23_ARDUINO
#define TQFP100_74	 PA24_ARDUINO
#define TQFP100_75	 PA25_ARDUINO
#define TQFP100_76	 SUPPLY_ARDUINO   //
#define TQFP100_77	 SUPPLY_ARDUINO   //
#define TQFP100_78	 PB22_ARDUINO
#define TQFP100_79	 PB23_ARDUINO
#define TQFP100_80	 PB24_ARDUINO
#define TQFP100_81	 PB25_ARDUINO
#define TQFP100_82	 PC24_ARDUINO
#define TQFP100_83	 PC25_ARDUINO
#define TQFP100_84	 PC26_ARDUINO
#define TQFP100_85	 PC27_ARDUINO
#define TQFP100_86	 PC28_ARDUINO
#define TQFP100_87	 PA27_ARDUINO
#define TQFP100_88	 SUPPLY_ARDUINO   //
#define TQFP100_89	 PA28_ARDUINO
#define TQFP100_90	 SUPPLY_ARDUINO   //
#define TQFP100_90	 SUPPLY_ARDUINO   //
#define TQFP100_90	 SUPPLY_ARDUINO   //
#define TQFP100_91	 SUPPLY_ARDUINO   //
#define TQFP100_91	 SUPPLY_ARDUINO   //
#define TQFP100_91	 SUPPLY_ARDUINO   //
#define TQFP100_92	 SUPPLY_ARDUINO   //
#define TQFP100_92	 SUPPLY_ARDUINO   //
#define TQFP100_92	 SUPPLY_ARDUINO   //
#define TQFP100_93	 PA30_ARDUINO
#define TQFP100_94	 PA31_ARDUINO
#define TQFP100_95	 PB30_ARDUINO
#define TQFP100_96	 PB31_ARDUINO
#define TQFP100_97	 PB00_ARDUINO
#define TQFP100_98	 PB01_ARDUINO
#define TQFP100_99	 PB02_ARDUINO
#define TQFP100_100	 PB03_ARDUINO



#elif SAMC21

// use of timer summary
//	- TC2_CH0 : 2 times for PB16, PB02, 
//	- TC3_CH1 : 2 times for PB23, PB01, 
//	- TC3_CH0 : 3 times for PB22, PA20, PB00, 
//	- TCC2_CH1 : 2 times for PA01, PA13, 
//	- TCC2_CH0 : 2 times for PA00, PA12, 
//	- TC2_CH1 : 2 times for PB17, PB03, 
//	- TCC0_CH1 : 2 times for PA05, PB31, 
//	- TCC0_CH0 : 2 times for PA04, PB30, 
//	- TCC0_CH3 : 1 times for PA11, 
//	- NOT_ON_TIMER : 11 times for PA03, PA02, PA28, PB05, PA27, PB04, PA21, PB07, PB06, PA15, PA16, 
//	- TCC0_CH2 : 2 times for PA10, PA18, 
//	- TCC0_CH5 : 1 times for PB11, 
//	- TCC0_CH4 : 1 times for PB10, 
//	- TCC0_CH7 : 2 times for PB13, PA17, 
//	- TCC0_CH6 : 1 times for PB12, 
//	- TC1_CH0 : 2 times for PB14, PA24, 
//	- TC1_CH1 : 2 times for PB15, PA25, 
//	- TC4_CH0 : 1 times for PA14, 
//	- TC4_CH1 : 1 times for PA19, 
//	- TCC1_CH3 : 1 times for PA09, 
//	- TCC1_CH2 : 1 times for PA08, 
//	- TC0_CH0 : 2 times for PA22, PB08, 
//	- TCC1_CH1 : 2 times for PA07, PA31, 
//	- TC0_CH1 : 2 times for PA23, PB09, 
//	- TCC1_CH0 : 2 times for PA06, PA30, 
#define PA22_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PB08_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH0,(uint8_t)ADC_Channel2,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PB12_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH6,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PA23_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PB09_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH1,(uint8_t)ADC_Channel3,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PB13_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH7,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PA24_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PB10_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH4,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PB14_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PA25_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PB11_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH5,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB15_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PB02_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)ADC_Channel2,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PB16_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PB03_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)ADC_Channel3,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PB17_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA20_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PB00_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)ADC_Channel0,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PB22_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PB01_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)ADC_Channel1,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PB23_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA14_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PA19_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PA04_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH0,(uint8_t)ADC_Channel4,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA08_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH2,(uint8_t)ADC_Channel8,(uint8_t)  EXTERNAL_INT_NMI	,(uint8_t)GCLK_CCL_NONE   } //
#define PB30_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PA05_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH1,(uint8_t)ADC_Channel5,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA09_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH3,(uint8_t)ADC_Channel9,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PB31_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA06_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH0,(uint8_t)ADC_Channel6,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA10_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH2,(uint8_t)ADC_Channel10,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA30_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA07_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH1,(uint8_t)ADC_Channel7,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA11_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH3,(uint8_t)ADC_Channel11,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PA31_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PA00_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA12_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PA01_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA13_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PA17_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH7,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA02_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel0,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA03_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel1,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PA15_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA16_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA18_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH2,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA21_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA27_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  27,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA28_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  28,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PB04_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel6,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PB05_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel7,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PB06_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel8,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PB07_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel9,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //

#define SUPPLY_ARDUINO	{ (uint8_t) -1,(uint8_t)  PIO_NOT_A_PIN,(uint8_t)  PIO_NOT_A_PIN,(uint8_t) (PER_ATTR_NONE),(uint32_t)  (PIN_ATTR_NONE),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_NONE	,(uint8_t)GCLK_CCL_NONE  } 

//Pinout
#define QFN32_21	 PA22_ARDUINO
#define QFN48_31	 PA22_ARDUINO
#define QFN64_43	 PA22_ARDUINO
#define TQFP32_21	 PA22_ARDUINO
#define QFN48_7	 PB08_ARDUINO
#define QFN64_11	 PB08_ARDUINO
#define QFN64_25	 PB12_ARDUINO
#define QFN32_22	 PA23_ARDUINO
#define QFN48_32	 PA23_ARDUINO
#define QFN64_44	 PA23_ARDUINO
#define TQFP32_22	 PA23_ARDUINO
#define QFN48_8	 PB09_ARDUINO
#define QFN64_12	 PB09_ARDUINO
#define QFN64_26	 PB13_ARDUINO
#define QFN32_23	 PA24_ARDUINO
#define QFN48_33	 PA24_ARDUINO
#define QFN64_45	 PA24_ARDUINO
#define TQFP32_23	 PA24_ARDUINO
#define QFN48_19	 PB10_ARDUINO
#define QFN64_23	 PB10_ARDUINO
#define QFN64_27	 PB14_ARDUINO
#define QFN32_24	 PA25_ARDUINO
#define QFN48_34	 PA25_ARDUINO
#define QFN64_46	 PA25_ARDUINO
#define TQFP32_24	 PA25_ARDUINO
#define QFN48_20	 PB11_ARDUINO
#define QFN64_24	 PB11_ARDUINO
#define QFN64_28	 PB15_ARDUINO
#define QFN48_47	 PB02_ARDUINO
#define QFN64_63	 PB02_ARDUINO
#define QFN64_39	 PB16_ARDUINO
#define QFN48_48	 PB03_ARDUINO
#define QFN64_64	 PB03_ARDUINO
#define QFN64_40	 PB17_ARDUINO
#define QFN48_29	 PA20_ARDUINO
#define QFN64_41	 PA20_ARDUINO
#define QFN64_61	 PB00_ARDUINO
#define QFN48_37	 PB22_ARDUINO
#define QFN64_49	 PB22_ARDUINO
#define QFN64_62	 PB01_ARDUINO
#define QFN48_38	 PB23_ARDUINO
#define QFN64_50	 PB23_ARDUINO
#define QFN32_15	 PA14_ARDUINO
#define QFN48_23	 PA14_ARDUINO
#define QFN64_31	 PA14_ARDUINO
#define TQFP32_15	 PA14_ARDUINO
#define QFN32_20	 PA19_ARDUINO
#define QFN48_28	 PA19_ARDUINO
#define QFN64_38	 PA19_ARDUINO
#define TQFP32_20	 PA19_ARDUINO
#define QFN32_5	 PA04_ARDUINO
#define QFN48_9	 PA04_ARDUINO
#define QFN64_13	 PA04_ARDUINO
#define TQFP32_5	 PA04_ARDUINO
#define QFN32_11	 PA08_ARDUINO
#define QFN48_13	 PA08_ARDUINO
#define QFN64_17	 PA08_ARDUINO
#define TQFP32_11	 PA08_ARDUINO
#define QFN64_59	 PB30_ARDUINO
#define QFN32_6	 PA05_ARDUINO
#define QFN48_10	 PA05_ARDUINO
#define QFN64_14	 PA05_ARDUINO
#define TQFP32_6	 PA05_ARDUINO
#define QFN32_12	 PA09_ARDUINO
#define QFN48_14	 PA09_ARDUINO
#define QFN64_18	 PA09_ARDUINO
#define TQFP32_12	 PA09_ARDUINO
#define QFN64_60	 PB31_ARDUINO
#define QFN32_7	 PA06_ARDUINO
#define QFN48_11	 PA06_ARDUINO
#define QFN64_15	 PA06_ARDUINO
#define TQFP32_7	 PA06_ARDUINO
#define QFN32_13	 PA10_ARDUINO
#define QFN48_15	 PA10_ARDUINO
#define QFN64_19	 PA10_ARDUINO
#define TQFP32_13	 PA10_ARDUINO
#define QFN32_31	 PA30_ARDUINO
#define QFN48_45	 PA30_ARDUINO
#define QFN64_57	 PA30_ARDUINO
#define TQFP32_31	 PA30_ARDUINO
#define QFN32_8	 PA07_ARDUINO
#define QFN48_12	 PA07_ARDUINO
#define QFN64_16	 PA07_ARDUINO
#define TQFP32_8	 PA07_ARDUINO
#define QFN32_14	 PA11_ARDUINO
#define QFN48_16	 PA11_ARDUINO
#define QFN64_20	 PA11_ARDUINO
#define TQFP32_14	 PA11_ARDUINO
#define QFN32_32	 PA31_ARDUINO
#define QFN48_46	 PA31_ARDUINO
#define QFN64_58	 PA31_ARDUINO
#define TQFP32_32	 PA31_ARDUINO
#define QFN32_1	 PA00_ARDUINO
#define QFN48_1	 PA00_ARDUINO
#define QFN64_1	 PA00_ARDUINO
#define TQFP32_1	 PA00_ARDUINO
#define QFN48_21	 PA12_ARDUINO
#define QFN64_29	 PA12_ARDUINO
#define QFN32_2	 PA01_ARDUINO
#define QFN48_2	 PA01_ARDUINO
#define QFN64_2	 PA01_ARDUINO
#define TQFP32_2	 PA01_ARDUINO
#define QFN48_22	 PA13_ARDUINO
#define QFN64_30	 PA13_ARDUINO
#define QFN32_18	 PA17_ARDUINO
#define QFN48_26	 PA17_ARDUINO
#define QFN64_36	 PA17_ARDUINO
#define TQFP32_18	 PA17_ARDUINO
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define QFN32_10	 SUPPLY_ARDUINO   //
#define TQFP32_10	 SUPPLY_ARDUINO   //
#define QFN48_18	 SUPPLY_ARDUINO   //
#define QFN64_22	 SUPPLY_ARDUINO   //
#define QFN64_33	 SUPPLY_ARDUINO   //
#define QFN48_35	 SUPPLY_ARDUINO   //
#define QFN64_47	 SUPPLY_ARDUINO   //
#define QFN32_28	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define TQFP32_28	 SUPPLY_ARDUINO   //
#define QFN32_28	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define TQFP32_28	 SUPPLY_ARDUINO   //
#define QFN32_28	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define TQFP32_28	 SUPPLY_ARDUINO   //
#define QFN32_3	 PA02_ARDUINO
#define QFN48_3	 PA02_ARDUINO
#define QFN64_3	 PA02_ARDUINO
#define TQFP32_3	 PA02_ARDUINO
#define QFN32_4	 PA03_ARDUINO
#define QFN48_4	 PA03_ARDUINO
#define QFN64_4	 PA03_ARDUINO
#define TQFP32_4	 PA03_ARDUINO
#define QFN32_16	 PA15_ARDUINO
#define QFN48_24	 PA15_ARDUINO
#define QFN64_32	 PA15_ARDUINO
#define TQFP32_16	 PA15_ARDUINO
#define QFN32_17	 PA16_ARDUINO
#define QFN48_25	 PA16_ARDUINO
#define QFN64_35	 PA16_ARDUINO
#define TQFP32_17	 PA16_ARDUINO
#define QFN32_19	 PA18_ARDUINO
#define QFN48_27	 PA18_ARDUINO
#define QFN64_37	 PA18_ARDUINO
#define TQFP32_19	 PA18_ARDUINO
#define QFN48_30	 PA21_ARDUINO
#define QFN64_42	 PA21_ARDUINO
#define QFN32_25	 PA27_ARDUINO
#define QFN48_39	 PA27_ARDUINO
#define QFN64_51	 PA27_ARDUINO
#define TQFP32_25	 PA27_ARDUINO
#define QFN32_27	 PA28_ARDUINO
#define QFN48_41	 PA28_ARDUINO
#define QFN64_53	 PA28_ARDUINO
#define TQFP32_27	 PA28_ARDUINO
#define QFN64_5	 PB04_ARDUINO
#define QFN64_6	 PB05_ARDUINO
#define QFN64_9	 PB06_ARDUINO
#define QFN64_10	 PB07_ARDUINO
#define QFN32_26	 SUPPLY_ARDUINO   //
#define QFN48_40	 SUPPLY_ARDUINO   //
#define QFN64_52	 SUPPLY_ARDUINO   //
#define TQFP32_26	 SUPPLY_ARDUINO   //
#define QFN48_6	 SUPPLY_ARDUINO   //
#define QFN64_8	 SUPPLY_ARDUINO   //
#define QFN48_6	 SUPPLY_ARDUINO   //
#define QFN64_8	 SUPPLY_ARDUINO   //
#define QFN32_9	 SUPPLY_ARDUINO   //
#define TQFP32_9	 SUPPLY_ARDUINO   //
#define QFN32_9	 SUPPLY_ARDUINO   //
#define TQFP32_9	 SUPPLY_ARDUINO   //
#define QFN32_29	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define TQFP32_29	 SUPPLY_ARDUINO   //
#define QFN32_29	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define TQFP32_29	 SUPPLY_ARDUINO   //
#define QFN32_29	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define TQFP32_29	 SUPPLY_ARDUINO   //
#define QFN32_30	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define TQFP32_30	 SUPPLY_ARDUINO   //
#define QFN32_30	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define TQFP32_30	 SUPPLY_ARDUINO   //
#define QFN32_30	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define TQFP32_30	 SUPPLY_ARDUINO   //
#define QFN32_9	 SUPPLY_ARDUINO   //
#define TQFP32_9	 SUPPLY_ARDUINO   //
#define QFN48_17	 SUPPLY_ARDUINO   //
#define QFN64_21	 SUPPLY_ARDUINO   //
#define QFN64_34	 SUPPLY_ARDUINO   //
#define QFN48_36	 SUPPLY_ARDUINO   //
#define QFN64_48	 SUPPLY_ARDUINO   //



#elif SAMD20 
//C:\temp\arduino\xml\Beast-U3003-pinout.csv

// use of timer summary
//	- NOT_ON_TIMER : 8 times for PA03, PA02, PB05, PA28, PB04, PA27, PB07, PB06, 
//	- TC2_CH0 : 3 times for PA00, PA16, PA12, 
//	- TC5_CH1 : 3 times for PB15, PB11, PA25, 
//	- TC5_CH0 : 3 times for PB14, PB10, PA24, 
//	- TC7_CH1 : 3 times for PB23, PA21, PB01, 
//	- TC7_CH0 : 3 times for PB22, PA20, PB00, 
//	- TC3_CH1 : 2 times for PA15, PA19, 
//	- TC3_CH0 : 2 times for PA14, PA18, 
//	- TC1_CH0 : 3 times for PA06, PA30, PA10, 
//	- TC6_CH1 : 2 times for PB17, PB03, 
//	- TC1_CH1 : 3 times for PA07, PA31, PA11, 
//	- TC6_CH0 : 2 times for PB16, PB02, 
//	- TC4_CH0 : 3 times for PB12, PA22, PB08, 
//	- TC4_CH1 : 3 times for PB13, PA23, PB09, 
//	- TC2_CH1 : 3 times for PA01, PA17, PA13, 
//	- TC0_CH0 : 3 times for PA04, PA08, PB30, 
//	- TC0_CH1 : 3 times for PA05, PA09, PB31, 
#define PB03_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH1,(uint8_t)ADC_Channel11,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PA00_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA01_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA02_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel0,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA03_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel1,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PB04_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel12,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PB05_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel13,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PB06_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel14,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PB07_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel15,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PB08_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)ADC_Channel2,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PB09_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)ADC_Channel3,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PA04_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH0,(uint8_t)ADC_Channel4,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA05_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH1,(uint8_t)ADC_Channel5,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA06_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)ADC_Channel6,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA07_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)ADC_Channel7,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA08_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH0,(uint8_t)ADC_Channel16,(uint8_t)  EXTERNAL_INT_NMI	,(uint8_t)GCLK_CCL_NONE   } //
#define PA09_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH1,(uint8_t)ADC_Channel17,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PA10_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)ADC_Channel18,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA11_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)ADC_Channel19,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB10_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PB11_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB12_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PB13_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PB14_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PB15_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA12_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PA13_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PA14_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PA15_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA16_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA17_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA18_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA19_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PB16_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PB17_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA20_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA21_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA22_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA23_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA24_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PA25_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PB22_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PB23_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA27_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  27,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA28_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  28,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PA30_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA31_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB30_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PB31_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PB00_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH0,(uint8_t)ADC_Channel8,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PB01_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH1,(uint8_t)ADC_Channel9,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PB02_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH0,(uint8_t)ADC_Channel10,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //

#define SUPPLY_ARDUINO	{ (uint8_t) -1,(uint8_t)  PIO_NOT_A_PIN,(uint8_t)  PIO_NOT_A_PIN,(uint8_t) (PER_ATTR_NONE),(uint32_t)  (PIN_ATTR_NONE),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_NONE	,(uint8_t)GCLK_CCL_NONE  } 

//Pinout
#define QFN48_48	 PB03_ARDUINO
#define QFN64_64	 PB03_ARDUINO
#define QFN32_1	 PA00_ARDUINO
#define QFN48_1	 PA00_ARDUINO
#define QFN64_1	 PA00_ARDUINO
#define QFN32_2	 PA01_ARDUINO
#define QFN48_2	 PA01_ARDUINO
#define QFN64_2	 PA01_ARDUINO
#define QFN32_3	 PA02_ARDUINO
#define QFN48_3	 PA02_ARDUINO
#define QFN64_3	 PA02_ARDUINO
#define QFN32_4	 PA03_ARDUINO
#define QFN48_4	 PA03_ARDUINO
#define QFN64_4	 PA03_ARDUINO
#define QFN64_5	 PB04_ARDUINO
#define QFN64_6	 PB05_ARDUINO
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define QFN48_6	 SUPPLY_ARDUINO   //
#define QFN64_8	 SUPPLY_ARDUINO   //
#define QFN48_6	 SUPPLY_ARDUINO   //
#define QFN64_8	 SUPPLY_ARDUINO   //
#define QFN64_9	 PB06_ARDUINO
#define QFN64_10	 PB07_ARDUINO
#define QFN48_7	 PB08_ARDUINO
#define QFN64_11	 PB08_ARDUINO
#define QFN48_8	 PB09_ARDUINO
#define QFN64_12	 PB09_ARDUINO
#define QFN32_5	 PA04_ARDUINO
#define QFN48_9	 PA04_ARDUINO
#define QFN64_13	 PA04_ARDUINO
#define QFN32_6	 PA05_ARDUINO
#define QFN48_10	 PA05_ARDUINO
#define QFN64_14	 PA05_ARDUINO
#define QFN32_7	 PA06_ARDUINO
#define QFN48_11	 PA06_ARDUINO
#define QFN64_15	 PA06_ARDUINO
#define QFN32_8	 PA07_ARDUINO
#define QFN48_12	 PA07_ARDUINO
#define QFN64_16	 PA07_ARDUINO
#define QFN32_9	 SUPPLY_ARDUINO   //
#define QFN32_9	 SUPPLY_ARDUINO   //
#define QFN32_9	 SUPPLY_ARDUINO   //
#define QFN32_10	 SUPPLY_ARDUINO   //
#define QFN32_11	 PA08_ARDUINO
#define QFN48_13	 PA08_ARDUINO
#define QFN64_17	 PA08_ARDUINO
#define QFN32_12	 PA09_ARDUINO
#define QFN48_14	 PA09_ARDUINO
#define QFN64_18	 PA09_ARDUINO
#define QFN32_13	 PA10_ARDUINO
#define QFN48_15	 PA10_ARDUINO
#define QFN64_19	 PA10_ARDUINO
#define QFN32_14	 PA11_ARDUINO
#define QFN48_16	 PA11_ARDUINO
#define QFN64_20	 PA11_ARDUINO
#define QFN48_17	 SUPPLY_ARDUINO   //
#define QFN64_21	 SUPPLY_ARDUINO   //
#define QFN48_18	 SUPPLY_ARDUINO   //
#define QFN64_22	 SUPPLY_ARDUINO   //
#define QFN48_19	 PB10_ARDUINO
#define QFN64_23	 PB10_ARDUINO
#define QFN48_20	 PB11_ARDUINO
#define QFN64_24	 PB11_ARDUINO
#define QFN64_25	 PB12_ARDUINO
#define QFN64_26	 PB13_ARDUINO
#define QFN64_27	 PB14_ARDUINO
#define QFN64_28	 PB15_ARDUINO
#define QFN48_21	 PA12_ARDUINO
#define QFN64_29	 PA12_ARDUINO
#define QFN48_22	 PA13_ARDUINO
#define QFN64_30	 PA13_ARDUINO
#define QFN32_15	 PA14_ARDUINO
#define QFN48_23	 PA14_ARDUINO
#define QFN64_31	 PA14_ARDUINO
#define QFN32_16	 PA15_ARDUINO
#define QFN48_24	 PA15_ARDUINO
#define QFN64_32	 PA15_ARDUINO
#define QFN64_33	 SUPPLY_ARDUINO   //
#define QFN64_34	 SUPPLY_ARDUINO   //
#define QFN32_17	 PA16_ARDUINO
#define QFN48_25	 PA16_ARDUINO
#define QFN64_35	 PA16_ARDUINO
#define QFN32_18	 PA17_ARDUINO
#define QFN48_26	 PA17_ARDUINO
#define QFN64_36	 PA17_ARDUINO
#define QFN32_19	 PA18_ARDUINO
#define QFN48_27	 PA18_ARDUINO
#define QFN64_37	 PA18_ARDUINO
#define QFN32_20	 PA19_ARDUINO
#define QFN48_28	 PA19_ARDUINO
#define QFN64_38	 PA19_ARDUINO
#define QFN64_39	 PB16_ARDUINO
#define QFN64_40	 PB17_ARDUINO
#define QFN48_29	 PA20_ARDUINO
#define QFN64_41	 PA20_ARDUINO
#define QFN48_30	 PA21_ARDUINO
#define QFN64_42	 PA21_ARDUINO
#define QFN32_21	 PA22_ARDUINO
#define QFN48_31	 PA22_ARDUINO
#define QFN64_43	 PA22_ARDUINO
#define QFN32_22	 PA23_ARDUINO
#define QFN48_32	 PA23_ARDUINO
#define QFN64_44	 PA23_ARDUINO
#define QFN32_23	 PA24_ARDUINO
#define QFN48_33	 PA24_ARDUINO
#define QFN64_45	 PA24_ARDUINO
#define QFN32_24	 PA25_ARDUINO
#define QFN48_34	 PA25_ARDUINO
#define QFN64_46	 PA25_ARDUINO
#define QFN48_35	 SUPPLY_ARDUINO   //
#define QFN64_47	 SUPPLY_ARDUINO   //
#define QFN48_36	 SUPPLY_ARDUINO   //
#define QFN64_48	 SUPPLY_ARDUINO   //
#define QFN48_37	 PB22_ARDUINO
#define QFN64_49	 PB22_ARDUINO
#define QFN48_38	 PB23_ARDUINO
#define QFN64_50	 PB23_ARDUINO
#define QFN32_25	 PA27_ARDUINO
#define QFN48_39	 PA27_ARDUINO
#define QFN64_51	 PA27_ARDUINO
#define QFN32_26	 SUPPLY_ARDUINO   //
#define QFN48_40	 SUPPLY_ARDUINO   //
#define QFN64_52	 SUPPLY_ARDUINO   //
#define QFN32_27	 PA28_ARDUINO
#define QFN48_41	 PA28_ARDUINO
#define QFN64_53	 PA28_ARDUINO
#define QFN32_28	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define QFN32_28	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define QFN32_29	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define QFN32_29	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define QFN32_30	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define QFN32_30	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define QFN32_31	 PA30_ARDUINO
#define QFN48_45	 PA30_ARDUINO
#define QFN64_57	 PA30_ARDUINO
#define QFN32_32	 PA31_ARDUINO
#define QFN48_46	 PA31_ARDUINO
#define QFN64_58	 PA31_ARDUINO
#define QFN64_59	 PB30_ARDUINO
#define QFN64_60	 PB31_ARDUINO
#define QFN64_61	 PB00_ARDUINO
#define QFN64_62	 PB01_ARDUINO
#define QFN48_47	 PB02_ARDUINO
#define QFN64_63	 PB02_ARDUINO



#elif SAMD10 | SAMD09 | SAMD11

// use of timer summary
//	- TC1_CH0 : 4 times for PA04, PA14, PA16, PA22, 
//	- TC1_CH1 : 4 times for PA15, PA17, PA05, PA23, 
//	- NOT_ON_TIMER : 8 times for PA03, PA25, PA28, PA27, PA02, PA24, PA08, PA09, 
//	- TC2_CH0 : 3 times for PA30, PA06, PA10, 
//	- TC2_CH1 : 3 times for PA31, PA11, PA07, 
#define PA02_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel0,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA03_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel1,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PA04_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)ADC_Channel2,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA05_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)ADC_Channel3,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA06_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)ADC_Channel4,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA07_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)ADC_Channel5,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA08_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA09_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA10_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)ADC_Channel8,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA11_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)ADC_Channel9,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PA14_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)ADC_Channel6,(uint8_t)  EXTERNAL_INT_NMI	,(uint8_t)GCLK_CCL_NONE   } //
#define PA15_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)ADC_Channel7,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA16_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA17_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA22_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA23_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA27_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  27,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA28_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  28,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA30_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA31_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PA24_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA25_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //

#define SUPPLY_ARDUINO	{ (uint8_t) -1,(uint8_t)  PIO_NOT_A_PIN,(uint8_t)  PIO_NOT_A_PIN,(uint8_t) (PER_ATTR_NONE),(uint32_t)  (PIN_ATTR_NONE),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_NONE	,(uint8_t)GCLK_CCL_NONE  } 

//Pinout
#define QFN24_capless_1	 PA02_ARDUINO
#define SOIC14_capless_13	 PA02_ARDUINO
#define SOIC20_capless_18	 PA02_ARDUINO
#define QFN24_capless_2	 PA03_ARDUINO
#define SOIC20_capless_19	 PA03_ARDUINO
#define QFN24_capless_DB	 SUPPLY_ARDUINO   //
#define SOIC14_capless_DB	 SUPPLY_ARDUINO   //
#define SOIC20_capless_DB	 SUPPLY_ARDUINO   //
#define QFN24_capless_DB	 SUPPLY_ARDUINO   //
#define SOIC14_capless_DB	 SUPPLY_ARDUINO   //
#define SOIC20_capless_DB	 SUPPLY_ARDUINO   //
#define QFN24_capless_DB	 SUPPLY_ARDUINO   //
#define SOIC14_capless_DB	 SUPPLY_ARDUINO   //
#define SOIC20_capless_DB	 SUPPLY_ARDUINO   //
#define QFN24_capless_3	 PA04_ARDUINO
#define SOIC14_capless_14	 PA04_ARDUINO
#define SOIC20_capless_20	 PA04_ARDUINO
#define QFN24_capless_4	 PA05_ARDUINO
#define SOIC14_capless_1	 PA05_ARDUINO
#define SOIC20_capless_1	 PA05_ARDUINO
#define QFN24_capless_5	 PA06_ARDUINO
#define SOIC20_capless_2	 PA06_ARDUINO
#define QFN24_capless_6	 PA07_ARDUINO
#define SOIC20_capless_3	 PA07_ARDUINO
#define QFN24_capless_7	 PA08_ARDUINO
#define SOIC14_capless_2	 PA08_ARDUINO
#define SOIC20_capless_4	 PA08_ARDUINO
#define QFN24_capless_8	 PA09_ARDUINO
#define SOIC14_capless_3	 PA09_ARDUINO
#define SOIC20_capless_5	 PA09_ARDUINO
#define QFN24_capless_9	 PA10_ARDUINO
#define QFN24_capless_10	 PA11_ARDUINO
#define QFN24_capless_11	 PA14_ARDUINO
#define SOIC14_capless_4	 PA14_ARDUINO
#define SOIC20_capless_6	 PA14_ARDUINO
#define QFN24_capless_12	 PA15_ARDUINO
#define SOIC14_capless_5	 PA15_ARDUINO
#define SOIC20_capless_7	 PA15_ARDUINO
#define QFN24_capless_13	 PA16_ARDUINO
#define SOIC20_capless_8	 PA16_ARDUINO
#define QFN24_capless_14	 PA17_ARDUINO
#define QFN24_capless_15	 PA22_ARDUINO
#define SOIC20_capless_9	 PA22_ARDUINO
#define QFN24_capless_16	 PA23_ARDUINO
#define SOIC20_capless_10	 PA23_ARDUINO
#define QFN24_capless_17	 PA27_ARDUINO
#define QFN24_capless_18	 PA28_ARDUINO
#define SOIC14_capless_6	 PA28_ARDUINO
#define SOIC20_capless_11	 PA28_ARDUINO
#define QFN24_capless_19	 PA30_ARDUINO
#define SOIC14_capless_7	 PA30_ARDUINO
#define SOIC20_capless_12	 PA30_ARDUINO
#define QFN24_capless_20	 PA31_ARDUINO
#define SOIC14_capless_8	 PA31_ARDUINO
#define SOIC20_capless_13	 PA31_ARDUINO
#define QFN24_capless_21	 PA24_ARDUINO
#define SOIC14_capless_9	 PA24_ARDUINO
#define SOIC20_capless_14	 PA24_ARDUINO
#define QFN24_capless_22	 PA25_ARDUINO
#define SOIC14_capless_10	 PA25_ARDUINO
#define SOIC20_capless_15	 PA25_ARDUINO
#define QFN24_capless_23	 SUPPLY_ARDUINO   //
#define SOIC14_capless_11	 SUPPLY_ARDUINO   //
#define SOIC20_capless_16	 SUPPLY_ARDUINO   //
#define QFN24_capless_23	 SUPPLY_ARDUINO   //
#define SOIC14_capless_11	 SUPPLY_ARDUINO   //
#define SOIC20_capless_16	 SUPPLY_ARDUINO   //
#define QFN24_capless_24	 SUPPLY_ARDUINO   //
#define SOIC14_capless_12	 SUPPLY_ARDUINO   //
#define SOIC20_capless_17	 SUPPLY_ARDUINO   //
#define QFN24_capless_24	 SUPPLY_ARDUINO   //
#define SOIC14_capless_12	 SUPPLY_ARDUINO   //
#define SOIC20_capless_17	 SUPPLY_ARDUINO   //
#define QFN24_capless_24	 SUPPLY_ARDUINO   //
#define SOIC14_capless_12	 SUPPLY_ARDUINO   //
#define SOIC20_capless_17	 SUPPLY_ARDUINO   //
#define QFN24_capless_23	 SUPPLY_ARDUINO   //
#define SOIC14_capless_11	 SUPPLY_ARDUINO   //
#define SOIC20_capless_16	 SUPPLY_ARDUINO   //



#elif SAML21

// use of timer summary
//	- TC2_CH0 : 2 times for PB16, PB02, 
//	- TC3_CH1 : 3 times for PB23, PA21, PB01, 
//	- TC3_CH0 : 3 times for PB22, PA20, PB00, 
//	- TCC2_CH1 : 2 times for PA01, PA13, 
//	- TCC2_CH0 : 3 times for PA00, PA16, PA12, 
//	- TC2_CH1 : 2 times for PB17, PB03, 
//	- TCC0_CH1 : 2 times for PA05, PB31, 
//	- TCC0_CH0 : 2 times for PA04, PB30, 
//	- NOT_ON_TIMER : 11 times for PA03, PA02, PB05, PA28, PB04, PA27, PB07, PB06, PC16, PC19, PC18, 
//	- TCC0_CH3 : 1 times for PA11, 
//	- TCC0_CH2 : 1 times for PA10, 
//	- TCC0_CH5 : 1 times for PA23, 
//	- TCC0_CH4 : 1 times for PA22, 
//	- TCC0_CH7 : 2 times for PB13, PA17, 
//	- TCC0_CH6 : 1 times for PB12, 
//	- TC1_CH0 : 2 times for PB14, PB10, 
//	- TC1_CH1 : 2 times for PB15, PB11, 
//	- TC4_CH0 : 2 times for PA14, PA18, 
//	- TCC1_CH3 : 2 times for PA09, PA25, 
//	- TC4_CH1 : 2 times for PA15, PA19, 
//	- TCC1_CH2 : 2 times for PA08, PA24, 
//	- TC0_CH0 : 1 times for PB08, 
//	- TCC1_CH1 : 2 times for PA07, PA31, 
//	- TC0_CH1 : 1 times for PB09, 
//	- TCC1_CH0 : 2 times for PA06, PA30, 
#define PA01_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA02_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel0,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA03_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel1,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PB04_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel12,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PB05_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel13,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PB06_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel14,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PB07_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel15,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PB08_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH0,(uint8_t)ADC_Channel2,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PB09_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH1,(uint8_t)ADC_Channel3,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PA04_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH0,(uint8_t)ADC_Channel4,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA05_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH1,(uint8_t)ADC_Channel5,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA06_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH0,(uint8_t)ADC_Channel6,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA07_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH1,(uint8_t)ADC_Channel7,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA08_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH2,(uint8_t)ADC_Channel16,(uint8_t)  EXTERNAL_INT_NMI	,(uint8_t)GCLK_CCL_NONE   } //
#define PA09_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH3,(uint8_t)ADC_Channel17,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PA10_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH2,(uint8_t)ADC_Channel18,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA11_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH3,(uint8_t)ADC_Channel19,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB10_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PB11_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB12_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH6,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PB13_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH7,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PB14_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PB15_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA12_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PA13_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PA14_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PA15_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA16_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA17_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH7,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA18_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA19_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PB16_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PB17_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA20_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA21_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA22_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH4,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA23_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH5,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA24_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH2,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PA25_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH3,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PB22_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PB23_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA27_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  27,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PC16_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC18_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC19_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA28_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  28,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PA30_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA31_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB30_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PB31_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PB00_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)ADC_Channel8,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PB01_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)ADC_Channel9,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PB02_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)ADC_Channel10,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PB03_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)ADC_Channel11,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PA00_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //

#define SUPPLY_ARDUINO	{ (uint8_t) -1,(uint8_t)  PIO_NOT_A_PIN,(uint8_t)  PIO_NOT_A_PIN,(uint8_t) (PER_ATTR_NONE),(uint32_t)  (PIN_ATTR_NONE),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_NONE	,(uint8_t)GCLK_CCL_NONE  } 

//Pinout
#define QFN32_2	 PA01_ARDUINO
#define QFN48_2	 PA01_ARDUINO
#define QFN64_2	 PA01_ARDUINO
#define TQFP32_2	 PA01_ARDUINO
#define QFN32_3	 PA02_ARDUINO
#define QFN48_3	 PA02_ARDUINO
#define QFN64_3	 PA02_ARDUINO
#define TQFP32_3	 PA02_ARDUINO
#define QFN32_4	 PA03_ARDUINO
#define QFN48_4	 PA03_ARDUINO
#define QFN64_4	 PA03_ARDUINO
#define TQFP32_4	 PA03_ARDUINO
#define QFN64_5	 PB04_ARDUINO
#define QFN64_6	 PB05_ARDUINO
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define TQFP32_58	 SUPPLY_ARDUINO   //
#define QFN32_ADVREFN	 SUPPLY_ARDUINO   //
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define TQFP32_59	 SUPPLY_ARDUINO   //
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define TQFP32_60	 SUPPLY_ARDUINO   //
#define QFN48_6	 SUPPLY_ARDUINO   //
#define QFN64_8	 SUPPLY_ARDUINO   //
#define QFN48_6	 SUPPLY_ARDUINO   //
#define QFN64_8	 SUPPLY_ARDUINO   //
#define QFN64_9	 PB06_ARDUINO
#define QFN64_10	 PB07_ARDUINO
#define QFN48_7	 PB08_ARDUINO
#define QFN64_11	 PB08_ARDUINO
#define QFN48_8	 PB09_ARDUINO
#define QFN64_12	 PB09_ARDUINO
#define QFN32_5	 PA04_ARDUINO
#define QFN48_9	 PA04_ARDUINO
#define QFN64_13	 PA04_ARDUINO
#define TQFP32_5	 PA04_ARDUINO
#define QFN32_6	 PA05_ARDUINO
#define QFN48_10	 PA05_ARDUINO
#define QFN64_14	 PA05_ARDUINO
#define TQFP32_6	 PA05_ARDUINO
#define QFN32_7	 PA06_ARDUINO
#define QFN48_11	 PA06_ARDUINO
#define QFN64_15	 PA06_ARDUINO
#define TQFP32_7	 PA06_ARDUINO
#define QFN32_8	 PA07_ARDUINO
#define QFN48_12	 PA07_ARDUINO
#define QFN64_16	 PA07_ARDUINO
#define TQFP32_8	 PA07_ARDUINO
#define QFN32_9	 SUPPLY_ARDUINO   //
#define TQFP32_9	 SUPPLY_ARDUINO   //
#define QFN32_9	 SUPPLY_ARDUINO   //
#define TQFP32_9	 SUPPLY_ARDUINO   //
#define QFN32_9	 SUPPLY_ARDUINO   //
#define TQFP32_9	 SUPPLY_ARDUINO   //
#define QFN32_ADVREFN	 SUPPLY_ARDUINO   //
#define QFN32_10	 SUPPLY_ARDUINO   //
#define TQFP32_71	 SUPPLY_ARDUINO   //
#define QFN32_10	 SUPPLY_ARDUINO   //
#define TQFP32_10	 SUPPLY_ARDUINO   //
#define QFN32_11	 PA08_ARDUINO
#define QFN48_13	 PA08_ARDUINO
#define QFN64_17	 PA08_ARDUINO
#define TQFP32_11	 PA08_ARDUINO
#define QFN32_12	 PA09_ARDUINO
#define QFN48_14	 PA09_ARDUINO
#define QFN64_18	 PA09_ARDUINO
#define TQFP32_12	 PA09_ARDUINO
#define QFN32_13	 PA10_ARDUINO
#define QFN48_15	 PA10_ARDUINO
#define QFN64_19	 PA10_ARDUINO
#define TQFP32_13	 PA10_ARDUINO
#define QFN32_14	 PA11_ARDUINO
#define QFN48_16	 PA11_ARDUINO
#define QFN64_20	 PA11_ARDUINO
#define TQFP32_14	 PA11_ARDUINO
#define QFN48_17	 SUPPLY_ARDUINO   //
#define QFN64_21	 SUPPLY_ARDUINO   //
#define QFN48_18	 SUPPLY_ARDUINO   //
#define QFN64_22	 SUPPLY_ARDUINO   //
#define QFN48_19	 PB10_ARDUINO
#define QFN64_23	 PB10_ARDUINO
#define QFN48_20	 PB11_ARDUINO
#define QFN64_24	 PB11_ARDUINO
#define QFN64_25	 PB12_ARDUINO
#define QFN64_26	 PB13_ARDUINO
#define QFN64_27	 PB14_ARDUINO
#define QFN64_28	 PB15_ARDUINO
#define QFN48_21	 PA12_ARDUINO
#define QFN64_29	 PA12_ARDUINO
#define QFN48_22	 PA13_ARDUINO
#define QFN64_30	 PA13_ARDUINO
#define TQFP32_83	 SUPPLY_ARDUINO   //
#define QFN32_15	 PA14_ARDUINO
#define QFN48_23	 PA14_ARDUINO
#define QFN64_31	 PA14_ARDUINO
#define TQFP32_15	 PA14_ARDUINO
#define QFN32_16	 PA15_ARDUINO
#define QFN48_24	 PA15_ARDUINO
#define QFN64_32	 PA15_ARDUINO
#define TQFP32_16	 PA15_ARDUINO
#define QFN64_33	 SUPPLY_ARDUINO   //
#define QFN64_34	 SUPPLY_ARDUINO   //
#define QFN32_17	 PA16_ARDUINO
#define QFN48_25	 PA16_ARDUINO
#define QFN64_35	 PA16_ARDUINO
#define TQFP32_17	 PA16_ARDUINO
#define QFN32_18	 PA17_ARDUINO
#define QFN48_26	 PA17_ARDUINO
#define QFN64_36	 PA17_ARDUINO
#define TQFP32_18	 PA17_ARDUINO
#define QFN32_19	 PA18_ARDUINO
#define QFN48_27	 PA18_ARDUINO
#define QFN64_37	 PA18_ARDUINO
#define TQFP32_19	 PA18_ARDUINO
#define QFN32_20	 PA19_ARDUINO
#define QFN48_28	 PA19_ARDUINO
#define QFN64_38	 PA19_ARDUINO
#define TQFP32_20	 PA19_ARDUINO
#define QFN64_39	 PB16_ARDUINO
#define QFN64_40	 PB17_ARDUINO
#define QFN48_29	 PA20_ARDUINO
#define QFN64_41	 PA20_ARDUINO
#define QFN48_30	 PA21_ARDUINO
#define QFN64_42	 PA21_ARDUINO
#define TQFP32_97	 SUPPLY_ARDUINO   //
#define QFN32_21	 PA22_ARDUINO
#define QFN48_31	 PA22_ARDUINO
#define QFN64_43	 PA22_ARDUINO
#define TQFP32_21	 PA22_ARDUINO
#define QFN32_22	 PA23_ARDUINO
#define QFN48_32	 PA23_ARDUINO
#define QFN64_44	 PA23_ARDUINO
#define TQFP32_22	 PA23_ARDUINO
#define QFN32_23	 PA24_ARDUINO
#define QFN48_33	 PA24_ARDUINO
#define QFN64_45	 PA24_ARDUINO
#define TQFP32_23	 PA24_ARDUINO
#define QFN32_24	 PA25_ARDUINO
#define QFN48_34	 PA25_ARDUINO
#define QFN64_46	 PA25_ARDUINO
#define TQFP32_24	 PA25_ARDUINO
#define QFN48_35	 SUPPLY_ARDUINO   //
#define QFN64_47	 SUPPLY_ARDUINO   //
#define TQFP32_105	 SUPPLY_ARDUINO   //
#define QFN32_VDDIO	 SUPPLY_ARDUINO   //
#define QFN48_36	 SUPPLY_ARDUINO   //
#define QFN64_48	 SUPPLY_ARDUINO   //
#define QFN32_VDDIO	 SUPPLY_ARDUINO   //
#define QFN48_37	 PB22_ARDUINO
#define QFN64_49	 PB22_ARDUINO
#define QFN48_38	 PB23_ARDUINO
#define QFN64_50	 PB23_ARDUINO
#define QFN32_25	 PA27_ARDUINO
#define QFN48_39	 PA27_ARDUINO
#define QFN64_51	 PA27_ARDUINO
#define TQFP32_25	 PA27_ARDUINO
#define QFN32_DB	 SUPPLY_ARDUINO   //
#define QFN32_26	 SUPPLY_ARDUINO   //
#define QFN48_40	 SUPPLY_ARDUINO   //
#define QFN64_52	 SUPPLY_ARDUINO   //
#define TQFP32_26	 SUPPLY_ARDUINO   //
#define QFN32_27	 SUPPLY_ARDUINO   //
#define QFN48_41	 SUPPLY_ARDUINO   //
#define QFN64_53	 SUPPLY_ARDUINO   //
#define TQFP32_27	 SUPPLY_ARDUINO   //
#define QFN32_27	 SUPPLY_ARDUINO   //
#define QFN48_41	 SUPPLY_ARDUINO   //
#define QFN64_53	 SUPPLY_ARDUINO   //
#define TQFP32_27	 SUPPLY_ARDUINO   //
#define QFN32_27	 SUPPLY_ARDUINO   //
#define QFN48_41	 SUPPLY_ARDUINO   //
#define QFN64_53	 SUPPLY_ARDUINO   //
#define TQFP32_27	 SUPPLY_ARDUINO   //
#define QFN32_DB	 SUPPLY_ARDUINO   //
#define TQFP32_114	 SUPPLY_ARDUINO   //
#define QFN32_28	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define TQFP32_28	 SUPPLY_ARDUINO   //
#define QFN32_28	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define TQFP32_28	 SUPPLY_ARDUINO   //
#define QFN32_28	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define TQFP32_28	 SUPPLY_ARDUINO   //
#define QFN32_29	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define TQFP32_29	 SUPPLY_ARDUINO   //
#define QFN32_29	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define TQFP32_29	 SUPPLY_ARDUINO   //
#define QFN32_30	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define TQFP32_30	 SUPPLY_ARDUINO   //
#define QFN32_30	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define TQFP32_30	 SUPPLY_ARDUINO   //
#define QFN32_30	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define TQFP32_30	 SUPPLY_ARDUINO   //
#define QFN32_31	 PA30_ARDUINO
#define QFN48_45	 PA30_ARDUINO
#define QFN64_57	 PA30_ARDUINO
#define TQFP32_31	 PA30_ARDUINO
#define QFN32_32	 PA31_ARDUINO
#define QFN48_46	 PA31_ARDUINO
#define QFN64_58	 PA31_ARDUINO
#define TQFP32_32	 PA31_ARDUINO
#define QFN64_59	 PB30_ARDUINO
#define QFN64_60	 PB31_ARDUINO
#define QFN64_61	 PB00_ARDUINO
#define QFN32_DB	 SUPPLY_ARDUINO   //
#define TQFP32_125	 SUPPLY_ARDUINO   //
#define QFN64_62	 PB01_ARDUINO
#define QFN48_47	 PB02_ARDUINO
#define QFN64_63	 PB02_ARDUINO
#define QFN48_48	 PB03_ARDUINO
#define QFN64_64	 PB03_ARDUINO
#define QFN32_1	 PA00_ARDUINO
#define QFN48_1	 PA00_ARDUINO
#define QFN64_1	 PA00_ARDUINO
#define TQFP32_1	 PA00_ARDUINO



#elif SAMD21

// use of timer summary
//	- TCC0_CH1 : 3 times for PA05, PA09, PB31, 
//	- TCC0_CH0 : 3 times for PA04, PA08, PB30, 
//	- NOT_ON_TIMER : 24 times for PC02, PC01, PA03, PC04, PC03, PC00, PA02, PC09, PC08, PC07, PB05, PA28, PB04, PA27, PB07, PB06, PC12, PC15, PC11, PC10, PC17, PC16, PC19, PC18, 
//	- TC5_CH1 : 3 times for PB15, PB11, PA25, 
//	- TC5_CH0 : 3 times for PB14, PB10, PA24, 
//	- TC7_CH1 : 4 times for PB23, PA21, PB01, PC13, 
//	- TC7_CH0 : 4 times for PB22, PC05, PA20, PB00, 
//	- TC3_CH1 : 2 times for PA15, PA19, 
//	- TC3_CH0 : 2 times for PA14, PA18, 
//	- TCC2_CH1 : 4 times for PA01, PA17, PC14, PA13, 
//	- TCC2_CH0 : 4 times for PA00, PC06, PA16, PA12, 
//	- TC6_CH1 : 2 times for PB17, PB03, 
//	- TC6_CH0 : 2 times for PB16, PB02, 
//	- TC4_CH0 : 3 times for PB12, PA22, PB08, 
//	- TC4_CH1 : 3 times for PB13, PA23, PB09, 
//	- TCC1_CH1 : 3 times for PA07, PA31, PA11, 
//	- TCC1_CH0 : 3 times for PA06, PA30, PA10, 
#define PB03_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER),(uint8_t) TC6_CH1,(uint8_t)ADC_Channel11,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA00_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA01_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC00_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC01_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PA02_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel0,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA03_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel1,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB04_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel12,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB05_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel13,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC02_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PC03_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PC04_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PB06_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel14,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB07_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel15,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB08_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER),(uint8_t) TC4_CH0,(uint8_t)ADC_Channel2,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB09_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER),(uint8_t) TC4_CH1,(uint8_t)ADC_Channel3,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA04_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER),(uint8_t) TCC0_CH0,(uint8_t)ADC_Channel4,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA05_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER),(uint8_t) TCC0_CH1,(uint8_t)ADC_Channel5,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA06_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER),(uint8_t) TCC1_CH0,(uint8_t)ADC_Channel6,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA07_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER),(uint8_t) TCC1_CH1,(uint8_t)ADC_Channel7,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA08_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH0,(uint8_t)ADC_Channel16,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA09_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH1,(uint8_t)ADC_Channel17,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA10_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH0,(uint8_t)ADC_Channel18,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA11_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH1,(uint8_t)ADC_Channel19,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB10_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TC5_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB11_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB12_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB13_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC05_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TC7_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC06_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC07_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PC08_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PC09_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PB14_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB15_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA12_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA13_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA14_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA15_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA16_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA17_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA18_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA19_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB16_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TC6_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB17_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TC6_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA20_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA21_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA22_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA23_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA24_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA25_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC10_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PC11_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PC12_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PC13_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TC7_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC14_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB22_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TC7_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB23_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TC7_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA27_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  27,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA28_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  28,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC15_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PC16_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PC17_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PC18_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PC19_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA30_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TCC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PA31_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TCC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB30_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TCC0_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB31_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_TIMER),(uint8_t) TCC0_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB00_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER),(uint8_t) TC7_CH0,(uint8_t)ADC_Channel8,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB01_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER),(uint8_t) TC7_CH1,(uint8_t)ADC_Channel9,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //
#define PB02_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG||PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER),(uint8_t) TC6_CH0,(uint8_t)ADC_Channel10,(uint8_t)  NOT_AN_INTERRUPT	,(uint8_t)GCLK_CCL_NONE   } //

#define SUPPLY_ARDUINO	{ (uint8_t) -1,(uint8_t)  PIO_NOT_A_PIN,(uint8_t)  PIO_NOT_A_PIN,(uint8_t) (PER_ATTR_NONE),(uint32_t)  (PIN_ATTR_NONE),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_NONE	,(uint8_t)GCLK_CCL_NONE  } 

//Pinout
#define QFN48_48	 PB03_ARDUINO
#define QFN64_64	 PB03_ARDUINO
#define TQFP100_1	 PB03_ARDUINO
#define QFN32_1	 PA00_ARDUINO
#define QFN48_1	 PA00_ARDUINO
#define QFN64_1	 PA00_ARDUINO
#define TQFP32_1	 PA00_ARDUINO
#define TQFP100_2	 PA00_ARDUINO
#define QFN32_2	 PA01_ARDUINO
#define QFN48_2	 PA01_ARDUINO
#define QFN64_2	 PA01_ARDUINO
#define TQFP32_2	 PA01_ARDUINO
#define TQFP100_3	 PA01_ARDUINO
#define TQFP100_5	 PC00_ARDUINO
#define TQFP100_6	 PC01_ARDUINO
#define QFN32_3	 PA02_ARDUINO
#define QFN48_3	 PA02_ARDUINO
#define QFN64_3	 PA02_ARDUINO
#define TQFP32_3	 PA02_ARDUINO
#define TQFP100_7	 PA02_ARDUINO
#define TQFP100_8	 SUPPLY_ARDUINO   //
#define QFN32_4	 PA03_ARDUINO
#define QFN48_4	 PA03_ARDUINO
#define QFN64_4	 PA03_ARDUINO
#define TQFP32_4	 PA03_ARDUINO
#define TQFP100_9	 PA03_ARDUINO
#define QFN64_5	 PB04_ARDUINO
#define TQFP100_10	 PB04_ARDUINO
#define QFN64_6	 PB05_ARDUINO
#define TQFP100_11	 PB05_ARDUINO
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define TQFP32_DB	 SUPPLY_ARDUINO   //
#define TQFP100_12	 SUPPLY_ARDUINO   //
#define QFN32_GND	 SUPPLY_ARDUINO   //
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define TQFP32_DB	 SUPPLY_ARDUINO   //
#define TQFP100_12	 SUPPLY_ARDUINO   //
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define TQFP32_DB	 SUPPLY_ARDUINO   //
#define TQFP100_12	 SUPPLY_ARDUINO   //
#define TQFP100_13	 PC02_ARDUINO
#define TQFP100_14	 PC03_ARDUINO
#define TQFP100_15	 PC04_ARDUINO
#define QFN48_6	 SUPPLY_ARDUINO   //
#define QFN64_8	 SUPPLY_ARDUINO   //
#define TQFP100_16	 SUPPLY_ARDUINO   //
#define QFN48_6	 SUPPLY_ARDUINO   //
#define QFN64_8	 SUPPLY_ARDUINO   //
#define TQFP100_16	 SUPPLY_ARDUINO   //
#define QFN64_9	 PB06_ARDUINO
#define TQFP100_18	 PB06_ARDUINO
#define QFN64_10	 PB07_ARDUINO
#define TQFP100_19	 PB07_ARDUINO
#define QFN48_7	 PB08_ARDUINO
#define QFN64_11	 PB08_ARDUINO
#define TQFP100_20	 PB08_ARDUINO
#define QFN48_8	 PB09_ARDUINO
#define QFN64_12	 PB09_ARDUINO
#define TQFP100_21	 PB09_ARDUINO
#define QFN32_5	 PA04_ARDUINO
#define QFN48_9	 PA04_ARDUINO
#define QFN64_13	 PA04_ARDUINO
#define TQFP32_5	 PA04_ARDUINO
#define TQFP100_22	 PA04_ARDUINO
#define QFN32_6	 PA05_ARDUINO
#define QFN48_10	 PA05_ARDUINO
#define QFN64_14	 PA05_ARDUINO
#define TQFP32_6	 PA05_ARDUINO
#define TQFP100_23	 PA05_ARDUINO
#define QFN32_7	 PA06_ARDUINO
#define QFN48_11	 PA06_ARDUINO
#define QFN64_15	 PA06_ARDUINO
#define TQFP32_7	 PA06_ARDUINO
#define TQFP100_24	 PA06_ARDUINO
#define QFN32_8	 PA07_ARDUINO
#define QFN48_12	 PA07_ARDUINO
#define QFN64_16	 PA07_ARDUINO
#define TQFP32_8	 PA07_ARDUINO
#define TQFP100_25	 PA07_ARDUINO
#define QFN32_9	 SUPPLY_ARDUINO   //
#define TQFP32_9	 SUPPLY_ARDUINO   //
#define TQFP100_26	 SUPPLY_ARDUINO   //
#define QFN32_9	 SUPPLY_ARDUINO   //
#define TQFP32_9	 SUPPLY_ARDUINO   //
#define TQFP100_26	 SUPPLY_ARDUINO   //
#define QFN32_9	 SUPPLY_ARDUINO   //
#define TQFP32_9	 SUPPLY_ARDUINO   //
#define TQFP100_27	 SUPPLY_ARDUINO   //
#define QFN32_10	 SUPPLY_ARDUINO   //
#define TQFP32_10	 SUPPLY_ARDUINO   //
#define TQFP100_28	 SUPPLY_ARDUINO   //
#define QFN32_11	 PA08_ARDUINO
#define QFN48_13	 PA08_ARDUINO
#define QFN64_17	 PA08_ARDUINO
#define TQFP32_11	 PA08_ARDUINO
#define TQFP100_29	 PA08_ARDUINO
#define QFN32_12	 PA09_ARDUINO
#define QFN48_14	 PA09_ARDUINO
#define QFN64_18	 PA09_ARDUINO
#define TQFP32_12	 PA09_ARDUINO
#define TQFP100_30	 PA09_ARDUINO
#define QFN32_13	 PA10_ARDUINO
#define QFN48_15	 PA10_ARDUINO
#define QFN64_19	 PA10_ARDUINO
#define TQFP32_13	 PA10_ARDUINO
#define TQFP100_31	 PA10_ARDUINO
#define QFN32_14	 PA11_ARDUINO
#define QFN48_16	 PA11_ARDUINO
#define QFN64_20	 PA11_ARDUINO
#define TQFP32_14	 PA11_ARDUINO
#define TQFP100_32	 PA11_ARDUINO
#define QFN48_17	 SUPPLY_ARDUINO   //
#define QFN64_21	 SUPPLY_ARDUINO   //
#define TQFP100_33	 SUPPLY_ARDUINO   //
#define QFN48_18	 SUPPLY_ARDUINO   //
#define QFN64_22	 SUPPLY_ARDUINO   //
#define TQFP100_34	 SUPPLY_ARDUINO   //
#define QFN48_19	 PB10_ARDUINO
#define QFN64_23	 PB10_ARDUINO
#define TQFP100_35	 PB10_ARDUINO
#define QFN48_20	 PB11_ARDUINO
#define QFN64_24	 PB11_ARDUINO
#define TQFP100_36	 PB11_ARDUINO
#define QFN64_25	 PB12_ARDUINO
#define TQFP100_37	 PB12_ARDUINO
#define QFN64_26	 PB13_ARDUINO
#define TQFP100_38	 PB13_ARDUINO
#define TQFP100_39	 PC05_ARDUINO
#define TQFP100_40	 PC06_ARDUINO
#define TQFP100_41	 PC07_ARDUINO
#define TQFP100_42	 PC08_ARDUINO
#define TQFP100_43	 PC09_ARDUINO
#define QFN64_27	 PB14_ARDUINO
#define TQFP100_44	 PB14_ARDUINO
#define QFN64_28	 PB15_ARDUINO
#define TQFP100_45	 PB15_ARDUINO
#define QFN48_21	 PA12_ARDUINO
#define QFN64_29	 PA12_ARDUINO
#define TQFP100_46	 PA12_ARDUINO
#define QFN48_22	 PA13_ARDUINO
#define QFN64_30	 PA13_ARDUINO
#define TQFP100_47	 PA13_ARDUINO
#define QFN32_DB	 SUPPLY_ARDUINO   //
#define TQFP32_DB	 SUPPLY_ARDUINO   //
#define TQFP100_48	 SUPPLY_ARDUINO   //
#define QFN32_15	 PA14_ARDUINO
#define QFN48_23	 PA14_ARDUINO
#define QFN64_31	 PA14_ARDUINO
#define TQFP32_15	 PA14_ARDUINO
#define TQFP100_49	 PA14_ARDUINO
#define QFN32_16	 PA15_ARDUINO
#define QFN48_24	 PA15_ARDUINO
#define QFN64_32	 PA15_ARDUINO
#define TQFP32_16	 PA15_ARDUINO
#define TQFP100_50	 PA15_ARDUINO
#define QFN64_33	 SUPPLY_ARDUINO   //
#define TQFP100_52	 SUPPLY_ARDUINO   //
#define QFN64_34	 SUPPLY_ARDUINO   //
#define TQFP100_53	 SUPPLY_ARDUINO   //
#define QFN32_17	 PA16_ARDUINO
#define QFN48_25	 PA16_ARDUINO
#define QFN64_35	 PA16_ARDUINO
#define TQFP32_17	 PA16_ARDUINO
#define TQFP100_55	 PA16_ARDUINO
#define QFN32_18	 PA17_ARDUINO
#define QFN48_26	 PA17_ARDUINO
#define QFN64_36	 PA17_ARDUINO
#define TQFP32_18	 PA17_ARDUINO
#define TQFP100_56	 PA17_ARDUINO
#define QFN32_19	 PA18_ARDUINO
#define QFN48_27	 PA18_ARDUINO
#define QFN64_37	 PA18_ARDUINO
#define TQFP32_19	 PA18_ARDUINO
#define TQFP100_57	 PA18_ARDUINO
#define QFN32_20	 PA19_ARDUINO
#define QFN48_28	 PA19_ARDUINO
#define QFN64_38	 PA19_ARDUINO
#define TQFP32_20	 PA19_ARDUINO
#define TQFP100_58	 PA19_ARDUINO
#define QFN64_39	 PB16_ARDUINO
#define TQFP100_59	 PB16_ARDUINO
#define QFN64_40	 PB17_ARDUINO
#define TQFP100_60	 PB17_ARDUINO
#define QFN48_29	 PA20_ARDUINO
#define QFN64_41	 PA20_ARDUINO
#define TQFP100_61	 PA20_ARDUINO
#define QFN48_30	 PA21_ARDUINO
#define QFN64_42	 PA21_ARDUINO
#define TQFP100_62	 PA21_ARDUINO
#define TQFP100_64	 SUPPLY_ARDUINO   //
#define TQFP100_64	 SUPPLY_ARDUINO   //
#define QFN32_21	 PA22_ARDUINO
#define QFN48_31	 PA22_ARDUINO
#define QFN64_43	 PA22_ARDUINO
#define TQFP32_21	 PA22_ARDUINO
#define TQFP100_65	 PA22_ARDUINO
#define QFN32_22	 PA23_ARDUINO
#define QFN48_32	 PA23_ARDUINO
#define QFN64_44	 PA23_ARDUINO
#define TQFP32_22	 PA23_ARDUINO
#define TQFP100_66	 PA23_ARDUINO
#define QFN32_23	 PA24_ARDUINO
#define QFN48_33	 PA24_ARDUINO
#define QFN64_45	 PA24_ARDUINO
#define TQFP32_23	 PA24_ARDUINO
#define TQFP100_68	 PA24_ARDUINO
#define QFN32_24	 PA25_ARDUINO
#define QFN48_34	 PA25_ARDUINO
#define QFN64_46	 PA25_ARDUINO
#define TQFP32_24	 PA25_ARDUINO
#define TQFP100_69	 PA25_ARDUINO
#define QFN48_35	 SUPPLY_ARDUINO   //
#define QFN64_47	 SUPPLY_ARDUINO   //
#define TQFP100_70	 SUPPLY_ARDUINO   //
#define QFN48_36	 SUPPLY_ARDUINO   //
#define QFN64_48	 SUPPLY_ARDUINO   //
#define TQFP100_71	 SUPPLY_ARDUINO   //
#define TQFP100_72	 PC10_ARDUINO
#define TQFP100_73	 PC11_ARDUINO
#define TQFP100_74	 PC12_ARDUINO
#define TQFP100_75	 PC13_ARDUINO
#define TQFP100_76	 PC14_ARDUINO
#define TQFP100_77	 SUPPLY_ARDUINO   //
#define TQFP100_77	 SUPPLY_ARDUINO   //
#define TQFP100_77	 SUPPLY_ARDUINO   //
#define QFN48_37	 PB22_ARDUINO
#define QFN64_49	 PB22_ARDUINO
#define TQFP100_78	 PB22_ARDUINO
#define QFN48_38	 PB23_ARDUINO
#define QFN64_50	 PB23_ARDUINO
#define TQFP100_79	 PB23_ARDUINO
#define QFN32_25	 PA27_ARDUINO
#define QFN48_39	 PA27_ARDUINO
#define QFN64_51	 PA27_ARDUINO
#define TQFP32_25	 PA27_ARDUINO
#define TQFP100_80	 PA27_ARDUINO
#define QFN32_DB	 SUPPLY_ARDUINO   //
#define TQFP32_DB	 SUPPLY_ARDUINO   //
#define TQFP100_81	 SUPPLY_ARDUINO   //
#define QFN32_26	 SUPPLY_ARDUINO   //
#define QFN48_40	 SUPPLY_ARDUINO   //
#define QFN64_52	 SUPPLY_ARDUINO   //
#define TQFP32_26	 SUPPLY_ARDUINO   //
#define TQFP100_82	 SUPPLY_ARDUINO   //
#define QFN32_27	 PA28_ARDUINO
#define QFN48_41	 PA28_ARDUINO
#define QFN64_53	 PA28_ARDUINO
#define TQFP32_27	 PA28_ARDUINO
#define TQFP100_83	 PA28_ARDUINO
#define TQFP100_84	 PC15_ARDUINO
#define TQFP100_85	 PC16_ARDUINO
#define TQFP100_86	 PC17_ARDUINO
#define TQFP100_87	 PC18_ARDUINO
#define TQFP100_88	 PC19_ARDUINO
#define QFN32_28	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define TQFP32_28	 SUPPLY_ARDUINO   //
#define TQFP100_89	 SUPPLY_ARDUINO   //
#define QFN32_28	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define TQFP32_28	 SUPPLY_ARDUINO   //
#define TQFP100_89	 SUPPLY_ARDUINO   //
#define QFN32_DB	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define TQFP32_DB	 SUPPLY_ARDUINO   //
#define TQFP100_89	 SUPPLY_ARDUINO   //
#define QFN32_29	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define TQFP32_29	 SUPPLY_ARDUINO   //
#define TQFP100_90	 SUPPLY_ARDUINO   //
#define QFN32_29	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define TQFP32_29	 SUPPLY_ARDUINO   //
#define TQFP100_90	 SUPPLY_ARDUINO   //
#define QFN32_29	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define TQFP32_29	 SUPPLY_ARDUINO   //
#define TQFP100_90	 SUPPLY_ARDUINO   //
#define QFN32_30	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define TQFP32_30	 SUPPLY_ARDUINO   //
#define TQFP100_91	 SUPPLY_ARDUINO   //
#define QFN32_30	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define TQFP32_30	 SUPPLY_ARDUINO   //
#define TQFP100_91	 SUPPLY_ARDUINO   //
#define QFN32_31	 PA30_ARDUINO
#define QFN48_45	 PA30_ARDUINO
#define QFN64_57	 PA30_ARDUINO
#define TQFP32_31	 PA30_ARDUINO
#define TQFP100_92	 PA30_ARDUINO
#define QFN32_32	 PA31_ARDUINO
#define QFN48_46	 PA31_ARDUINO
#define QFN64_58	 PA31_ARDUINO
#define TQFP32_32	 PA31_ARDUINO
#define TQFP100_93	 PA31_ARDUINO
#define QFN64_59	 PB30_ARDUINO
#define TQFP100_94	 PB30_ARDUINO
#define QFN64_60	 PB31_ARDUINO
#define TQFP100_95	 PB31_ARDUINO
#define QFN64_61	 PB00_ARDUINO
#define TQFP100_96	 PB00_ARDUINO
#define QFN32_GND	 SUPPLY_ARDUINO   //
#define TQFP100_97	 SUPPLY_ARDUINO   //
#define QFN64_62	 PB01_ARDUINO
#define TQFP100_98	 PB01_ARDUINO
#define QFN48_47	 PB02_ARDUINO
#define QFN64_63	 PB02_ARDUINO
#define TQFP100_99	 PB02_ARDUINO
#define QFN32_DB	 SUPPLY_ARDUINO   //
#define TQFP32_DB	 SUPPLY_ARDUINO   //
#define TQFP100_100	 SUPPLY_ARDUINO   //
#define QFN32_10	 SUPPLY_ARDUINO   //
#define TQFP32_10	 SUPPLY_ARDUINO   //
#define QFN32_28	 SUPPLY_ARDUINO   //
#define TQFP32_28	 SUPPLY_ARDUINO   //



#elif SAME54 || SAME53 || SAME51 || SAMD51 

// use of timer summary
//	- TC2_CH0 : 2 times for PA00, PA16, 
//	- TC7_CH1 : 3 times for PB01, PB23, PA21, 
//	- TC7_CH0 : 3 times for PB00, PB22, PA20, 
//	- TCC2_CH2 : 1 times for PA24, 
//	- TC3_CH1 : 1 times for PA19, 
//	- TC3_CH0 : 1 times for PA18, 
//	- TCC2_CH1 : 2 times for PA31, PA15, 
//	- TCC2_CH0 : 2 times for PA30, PA14, 
//	- TC6_CH1 : 2 times for PB03, PB17, 
//	- TC6_CH0 : 2 times for PB02, PB16, 
//	- TCC3_CH0 : 1 times for PB12, 
//	- TC2_CH1 : 2 times for PA01, PA17, 
//	- TCC3_CH1 : 1 times for PB13, 
//	- TCC0_CH1 : 3 times for PC11, PC17, PD08, 
//	- TCC0_CH0 : 3 times for PC04, PC10, PC16, 
//	- NOT_ON_TIMER : 25 times for PC02, PC01, PC03, PC00, PC06, PC05, PC07, PC24, PB05, PC26, PB04, PC25, PB07, PC28, PB06, PC27, PB25, PA03, PB24, PA02, PC31, PC30, PD01, PD00, PA27, 
//	- TCC0_CH3 : 3 times for PD10, PC13, PC19, 
//	- TCC0_CH2 : 3 times for PC12, PC18, PD09, 
//	- TC5_CH1 : 3 times for PB15, PB11, PA25, 
//	- TCC0_CH5 : 3 times for PD12, PC21, PC15, 
//	- TC5_CH0 : 2 times for PB14, PB10, 
//	- TCC0_CH4 : 3 times for PD11, PC20, PC14, 
//	- TCC0_CH7 : 2 times for PC23, PA13, 
//	- TCC0_CH6 : 2 times for PC22, PA12, 
//	- TCC4_CH1 : 1 times for PB31, 
//	- TCC4_CH0 : 1 times for PB30, 
//	- TC1_CH0 : 2 times for PA06, PA10, 
//	- TC1_CH1 : 2 times for PA07, PA11, 
//	- TC4_CH0 : 2 times for PB08, PA22, 
//	- TCC1_CH5 : 1 times for PB29, 
//	- TCC1_CH4 : 1 times for PB28, 
//	- TC4_CH1 : 2 times for PB09, PA23, 
//	- TCC1_CH3 : 2 times for PB27, PB21, 
//	- TCC1_CH2 : 2 times for PB26, PB20, 
//	- TC0_CH0 : 2 times for PA04, PA08, 
//	- TCC1_CH1 : 2 times for PD21, PB19, 
//	- TC0_CH1 : 2 times for PA05, PA09, 
//	- TCC1_CH0 : 2 times for PD20, PB18, 
#define PA23_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA22_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA21_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA20_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PA19_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PA18_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PA17_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PA16_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA13_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH7,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PA12_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH6,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PB11_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PB10_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA11_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)ADC_Channel11,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PA10_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)ADC_Channel10,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PA09_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH1,(uint8_t)ADC_Channel9,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PA08_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH0,(uint8_t)ADC_Channel8,(uint8_t)  EXTERNAL_INT_NMI	,(uint8_t)GCLK_CCL_NONE   } //
#define PA07_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH1,(uint8_t)ADC_Channel7,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PA06_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC1_CH0,(uint8_t)ADC_Channel6,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PA05_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH1,(uint8_t)ADC_Channel5,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA04_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC0_CH0,(uint8_t)ADC_Channel4,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PB09_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH1,(uint8_t)ADC_Channel3,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PB08_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC4_CH0,(uint8_t)ADC_Channel2,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PA03_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel1,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PA02_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel0,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PC03_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel5,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PB18_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PB19_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PB12_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC3_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PB17_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PB30_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC4_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PB01_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH1,(uint8_t)ADC_Channel13,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PB02_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH0,(uint8_t)ADC_Channel14,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PB31_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC4_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PC11_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PC12_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH2,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PC13_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH3,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PC02_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  2,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel4,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PC01_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel11,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PC00_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel10,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA01_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PB03_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  3,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH1,(uint8_t)ADC_Channel15,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PB04_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel6,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PB05_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel7,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PD01_ARDUINO	{ (uint8_t) PORTD,(uint8_t)  1,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel15,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PB06_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel8,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PC04_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  4,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PC05_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  5,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PC06_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  6,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PC07_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PB15_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PC22_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH6,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PC23_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH7,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PB13_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  13,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC3_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PD10_ARDUINO	{ (uint8_t) PORTD,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH3,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PD11_ARDUINO	{ (uint8_t) PORTD,(uint8_t)  11,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH4,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PD12_ARDUINO	{ (uint8_t) PORTD,(uint8_t)  12,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER),(uint8_t) TCC0_CH5,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PC10_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  10,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PD08_ARDUINO	{ (uint8_t) PORTD,(uint8_t)  8,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PD00_ARDUINO	{ (uint8_t) PORTD,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel14,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PD09_ARDUINO	{ (uint8_t) PORTD,(uint8_t)  9,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH2,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PB14_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PB07_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  7,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel9,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PC14_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH4,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PC15_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH5,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PA14_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  14,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PA15_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  15,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PC16_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PC17_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  17,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_1	,(uint8_t)GCLK_CCL_NONE   } //
#define PC18_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  18,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH2,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_2	,(uint8_t)GCLK_CCL_NONE   } //
#define PC19_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  19,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC0_CH3,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_3	,(uint8_t)GCLK_CCL_NONE   } //
#define PC20_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER),(uint8_t) TCC0_CH4,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PC21_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER),(uint8_t) TCC0_CH5,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PB20_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH2,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_4	,(uint8_t)GCLK_CCL_NONE   } //
#define PB21_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH3,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_5	,(uint8_t)GCLK_CCL_NONE   } //
#define PA24_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH2,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PA25_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC5_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PB22_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  22,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_6	,(uint8_t)GCLK_CCL_NONE   } //
#define PB23_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  23,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_7	,(uint8_t)GCLK_CCL_NONE   } //
#define PB24_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PB25_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PB26_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  26,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH2,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PB27_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  27,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH3,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_13	,(uint8_t)GCLK_CCL_NONE   } //
#define PB28_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  28,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH4,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PB29_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  29,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH5,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PC24_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  24,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_8	,(uint8_t)GCLK_CCL_NONE   } //
#define PC25_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  25,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_9	,(uint8_t)GCLK_CCL_NONE   } //
#define PC26_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  26,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PC27_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  27,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PC28_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  28,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_SERCOM),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_12	,(uint8_t)GCLK_CCL_NONE   } //
#define PA27_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  27,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PD20_ARDUINO	{ (uint8_t) PORTD,(uint8_t)  20,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_10	,(uint8_t)GCLK_CCL_NONE   } //
#define PB16_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  16,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC6_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PD21_ARDUINO	{ (uint8_t) PORTD,(uint8_t)  21,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC1_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_11	,(uint8_t)GCLK_CCL_NONE   } //
#define PC31_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel13,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PB00_ARDUINO	{ (uint8_t) PORTB,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_STD|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC7_CH0,(uint8_t)ADC_Channel12,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA00_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  0,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_STD|PER_ATTR_SERCOM_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_0	,(uint8_t)GCLK_CCL_NONE   } //
#define PA30_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH0,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //
#define PA31_ARDUINO	{ (uint8_t) PORTA,(uint8_t)  31,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_TIMER_ALT|PER_ATTR_SERCOM_STD),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_TIMER|PIN_ATTR_SERCOM),(uint8_t) TCC2_CH1,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_15	,(uint8_t)GCLK_CCL_NONE   } //
#define PC30_ARDUINO	{ (uint8_t) PORTC,(uint8_t)  30,(uint8_t)  PIO_MULTI,(uint8_t) (PER_ATTR_DRIVE_STRONG|PER_ATTR_ADC_ALT),(uint32_t)  (PIN_ATTR_NONE|PIN_ATTR_DIGITAL|PIN_ATTR_EXTINT|PIN_ATTR_ANALOG|PIN_ATTR_ADC),(uint8_t) NOT_ON_TIMER,(uint8_t)ADC_Channel12,(uint8_t)  EXTERNAL_INT_14	,(uint8_t)GCLK_CCL_NONE   } //

#define SUPPLY_ARDUINO	{ (uint8_t) -1,(uint8_t)  PIO_NOT_A_PIN,(uint8_t)  PIO_NOT_A_PIN,(uint8_t) (PER_ATTR_NONE),(uint32_t)  (PIN_ATTR_NONE),(uint8_t) NOT_ON_TIMER,(uint8_t)No_ADC_Channel,(uint8_t)  EXTERNAL_INT_NONE	,(uint8_t)GCLK_CCL_NONE  } 

//Pinout
#define QFN48_32	 PA23_ARDUINO
#define QFN64_44	 PA23_ARDUINO
#define QFN64_C2	 PA23_ARDUINO
#define TQFP100_73	 PA23_ARDUINO
#define TQFP128_93	 PA23_ARDUINO
#define QFN48_31	 PA22_ARDUINO
#define QFN64_43	 PA22_ARDUINO
#define QFN64_C1	 PA22_ARDUINO
#define TQFP100_72	 PA22_ARDUINO
#define TQFP128_92	 PA22_ARDUINO
#define QFN48_30	 PA21_ARDUINO
#define QFN64_42	 PA21_ARDUINO
#define QFN64_D3	 PA21_ARDUINO
#define TQFP100_71	 PA21_ARDUINO
#define TQFP128_89	 PA21_ARDUINO
#define QFN48_29	 PA20_ARDUINO
#define QFN64_41	 PA20_ARDUINO
#define QFN64_D2	 PA20_ARDUINO
#define TQFP100_70	 PA20_ARDUINO
#define TQFP128_88	 PA20_ARDUINO
#define QFN48_28	 PA19_ARDUINO
#define QFN64_38	 PA19_ARDUINO
#define QFN64_E2	 PA19_ARDUINO
#define TQFP100_55	 PA19_ARDUINO
#define TQFP128_69	 PA19_ARDUINO
#define QFN48_27	 PA18_ARDUINO
#define QFN64_37	 PA18_ARDUINO
#define QFN64_E1	 PA18_ARDUINO
#define TQFP100_54	 PA18_ARDUINO
#define TQFP128_68	 PA18_ARDUINO
#define QFN48_26	 PA17_ARDUINO
#define QFN64_36	 PA17_ARDUINO
#define QFN64_F1	 PA17_ARDUINO
#define TQFP100_53	 PA17_ARDUINO
#define TQFP128_67	 PA17_ARDUINO
#define QFN48_25	 PA16_ARDUINO
#define QFN64_35	 PA16_ARDUINO
#define QFN64_G1	 PA16_ARDUINO
#define TQFP100_52	 PA16_ARDUINO
#define TQFP128_66	 PA16_ARDUINO
#define QFN48_22	 PA13_ARDUINO
#define QFN64_30	 PA13_ARDUINO
#define QFN64_G2	 PA13_ARDUINO
#define TQFP100_47	 PA13_ARDUINO
#define TQFP128_61	 PA13_ARDUINO
#define QFN48_21	 PA12_ARDUINO
#define QFN64_29	 PA12_ARDUINO
#define QFN64_F2	 PA12_ARDUINO
#define TQFP100_46	 PA12_ARDUINO
#define TQFP128_60	 PA12_ARDUINO
#define QFN48_20	 PB11_ARDUINO
#define QFN64_24	 PB11_ARDUINO
#define QFN64_G4	 PB11_ARDUINO
#define TQFP100_33	 PB11_ARDUINO
#define TQFP128_40	 PB11_ARDUINO
#define QFN48_19	 PB10_ARDUINO
#define QFN64_23	 PB10_ARDUINO
#define QFN64_H6	 PB10_ARDUINO
#define TQFP100_32	 PB10_ARDUINO
#define TQFP128_39	 PB10_ARDUINO
#define QFN48_16	 PA11_ARDUINO
#define QFN64_20	 PA11_ARDUINO
#define QFN64_G5	 PA11_ARDUINO
#define TQFP100_29	 PA11_ARDUINO
#define TQFP128_36	 PA11_ARDUINO
#define QFN48_15	 PA10_ARDUINO
#define QFN64_19	 PA10_ARDUINO
#define QFN64_H7	 PA10_ARDUINO
#define TQFP100_28	 PA10_ARDUINO
#define TQFP128_35	 PA10_ARDUINO
#define QFN48_14	 PA09_ARDUINO
#define QFN64_18	 PA09_ARDUINO
#define QFN64_G6	 PA09_ARDUINO
#define TQFP100_27	 PA09_ARDUINO
#define TQFP128_34	 PA09_ARDUINO
#define QFN48_13	 PA08_ARDUINO
#define QFN64_17	 PA08_ARDUINO
#define QFN64_H8	 PA08_ARDUINO
#define TQFP100_26	 PA08_ARDUINO
#define TQFP128_33	 PA08_ARDUINO
#define QFN48_12	 PA07_ARDUINO
#define QFN64_16	 PA07_ARDUINO
#define QFN64_G8	 PA07_ARDUINO
#define TQFP100_20	 PA07_ARDUINO
#define TQFP128_24	 PA07_ARDUINO
#define QFN48_11	 PA06_ARDUINO
#define QFN64_15	 PA06_ARDUINO
#define QFN64_G7	 PA06_ARDUINO
#define TQFP100_19	 PA06_ARDUINO
#define TQFP128_23	 PA06_ARDUINO
#define QFN48_10	 PA05_ARDUINO
#define QFN64_14	 PA05_ARDUINO
#define QFN64_F6	 PA05_ARDUINO
#define TQFP100_18	 PA05_ARDUINO
#define TQFP128_22	 PA05_ARDUINO
#define QFN48_9	 PA04_ARDUINO
#define QFN64_13	 PA04_ARDUINO
#define QFN64_F7	 PA04_ARDUINO
#define TQFP100_17	 PA04_ARDUINO
#define TQFP128_21	 PA04_ARDUINO
#define QFN48_8	 PB09_ARDUINO
#define QFN64_12	 PB09_ARDUINO
#define QFN64_F8	 PB09_ARDUINO
#define TQFP100_16	 PB09_ARDUINO
#define TQFP128_20	 PB09_ARDUINO
#define QFN48_7	 PB08_ARDUINO
#define QFN64_11	 PB08_ARDUINO
#define QFN64_F5	 PB08_ARDUINO
#define TQFP100_15	 PB08_ARDUINO
#define TQFP128_19	 PB08_ARDUINO
#define QFN48_4	 PA03_ARDUINO
#define QFN64_4	 PA03_ARDUINO
#define QFN64_D6	 PA03_ARDUINO
#define TQFP100_8	 PA03_ARDUINO
#define TQFP128_10	 PA03_ARDUINO
#define QFN48_3	 PA02_ARDUINO
#define QFN64_3	 PA02_ARDUINO
#define QFN64_C7	 PA02_ARDUINO
#define TQFP100_7	 PA02_ARDUINO
#define TQFP128_9	 PA02_ARDUINO
#define TQFP100_6	 PC03_ARDUINO
#define TQFP128_8	 PC03_ARDUINO
#define TQFP100_66	 PB18_ARDUINO
#define TQFP128_84	 PB18_ARDUINO
#define TQFP100_67	 PB19_ARDUINO
#define TQFP128_85	 PB19_ARDUINO
#define QFN64_25	 PB12_ARDUINO
#define QFN64_H5	 PB12_ARDUINO
#define TQFP100_34	 PB12_ARDUINO
#define TQFP128_41	 PB12_ARDUINO
#define QFN64_40	 PB17_ARDUINO
#define QFN64_D1	 PB17_ARDUINO
#define TQFP100_65	 PB17_ARDUINO
#define TQFP128_83	 PB17_ARDUINO
#define QFN64_59	 PB30_ARDUINO
#define QFN64_A6	 PB30_ARDUINO
#define TQFP100_95	 PB30_ARDUINO
#define TQFP128_121	 PB30_ARDUINO
#define QFN64_62	 PB01_ARDUINO
#define QFN64_B7	 PB01_ARDUINO
#define TQFP100_98	 PB01_ARDUINO
#define TQFP128_126	 PB01_ARDUINO
#define QFN48_47	 PB02_ARDUINO
#define QFN64_63	 PB02_ARDUINO
#define QFN64_A8	 PB02_ARDUINO
#define TQFP100_99	 PB02_ARDUINO
#define TQFP128_127	 PB02_ARDUINO
#define QFN64_60	 PB31_ARDUINO
#define QFN64_B6	 PB31_ARDUINO
#define TQFP100_96	 PB31_ARDUINO
#define TQFP128_122	 PB31_ARDUINO
#define TQFP100_41	 PC11_ARDUINO
#define TQFP128_55	 PC11_ARDUINO
#define TQFP100_42	 PC12_ARDUINO
#define TQFP128_56	 PC12_ARDUINO
#define TQFP100_43	 PC13_ARDUINO
#define TQFP128_57	 PC13_ARDUINO
#define TQFP100_5	 PC02_ARDUINO
#define TQFP128_7	 PC02_ARDUINO
#define TQFP128_6	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define TQFP100_4	 PC01_ARDUINO
#define TQFP128_4	 PC01_ARDUINO
#define TQFP100_3	 PC00_ARDUINO
#define TQFP128_3	 PC00_ARDUINO
#define QFN48_2	 PA01_ARDUINO
#define QFN64_2	 PA01_ARDUINO
#define QFN64_C8	 PA01_ARDUINO
#define TQFP100_2	 PA01_ARDUINO
#define TQFP128_2	 PA01_ARDUINO
#define QFN48_48	 PB03_ARDUINO
#define QFN64_64	 PB03_ARDUINO
#define QFN64_C6	 PB03_ARDUINO
#define TQFP100_100	 PB03_ARDUINO
#define TQFP128_128	 PB03_ARDUINO
#define QFN64_5	 PB04_ARDUINO
#define QFN64_D7	 PB04_ARDUINO
#define TQFP100_9	 PB04_ARDUINO
#define TQFP128_11	 PB04_ARDUINO
#define QFN64_6	 PB05_ARDUINO
#define QFN64_D8	 PB05_ARDUINO
#define TQFP100_10	 PB05_ARDUINO
#define TQFP128_12	 PB05_ARDUINO
#define QFN48_6	 SUPPLY_ARDUINO   //
#define QFN64_8	 SUPPLY_ARDUINO   //
#define QFN64_E8	 SUPPLY_ARDUINO   //
#define TQFP100_12	 SUPPLY_ARDUINO   //
#define TQFP128_15	 SUPPLY_ARDUINO   //
#define TQFP128_16	 PD01_ARDUINO
#define QFN64_9	 PB06_ARDUINO
#define QFN64_E7	 PB06_ARDUINO
#define TQFP100_13	 PB06_ARDUINO
#define TQFP128_17	 PB06_ARDUINO
#define TQFP128_27	 PC04_ARDUINO
#define TQFP100_21	 PC05_ARDUINO
#define TQFP128_28	 PC05_ARDUINO
#define TQFP100_22	 PC06_ARDUINO
#define TQFP128_29	 PC06_ARDUINO
#define TQFP100_23	 PC07_ARDUINO
#define TQFP128_30	 PC07_ARDUINO
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define TQFP100_25	 SUPPLY_ARDUINO   //
#define TQFP128_32	 SUPPLY_ARDUINO   //
#define TQFP100_25	 SUPPLY_ARDUINO   //
#define TQFP128_32	 SUPPLY_ARDUINO   //
#define QFN48_17	 SUPPLY_ARDUINO   //
#define QFN64_21	 SUPPLY_ARDUINO   //
#define QFN64_E4	 SUPPLY_ARDUINO   //
#define TQFP100_30	 SUPPLY_ARDUINO   //
#define TQFP128_37	 SUPPLY_ARDUINO   //
#define QFN48_17	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define QFN64_F4	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define QFN64_F4	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN64_28	 PB15_ARDUINO
#define QFN64_H3	 PB15_ARDUINO
#define TQFP100_37	 PB15_ARDUINO
#define TQFP128_44	 PB15_ARDUINO
#define TQFP128_76	 PC22_ARDUINO
#define TQFP128_77	 PC23_ARDUINO
#define QFN64_26	 PB13_ARDUINO
#define QFN64_H4	 PB13_ARDUINO
#define TQFP100_35	 PB13_ARDUINO
#define TQFP128_42	 PB13_ARDUINO
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define TQFP100_63	 SUPPLY_ARDUINO   //
#define TQFP128_79	 SUPPLY_ARDUINO   //
#define TQFP100_63	 SUPPLY_ARDUINO   //
#define TQFP128_79	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define TQFP128_54	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define QFN64_F4	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define TQFP100_39	 SUPPLY_ARDUINO   //
#define TQFP128_46	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define TQFP128_49	 PD10_ARDUINO
#define TQFP128_50	 PD11_ARDUINO
#define TQFP128_51	 PD12_ARDUINO
#define TQFP100_40	 PC10_ARDUINO
#define TQFP128_52	 PC10_ARDUINO
#define TQFP128_47	 PD08_ARDUINO
#define TQFP128_13	 PD00_ARDUINO
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define QFN64_E5	 SUPPLY_ARDUINO   //
#define TQFP100_11	 SUPPLY_ARDUINO   //
#define TQFP128_14	 SUPPLY_ARDUINO   //
#define TQFP128_48	 PD09_ARDUINO
#define QFN64_27	 PB14_ARDUINO
#define QFN64_G3	 PB14_ARDUINO
#define TQFP100_36	 PB14_ARDUINO
#define TQFP128_43	 PB14_ARDUINO
#define QFN64_10	 PB07_ARDUINO
#define QFN64_E6	 PB07_ARDUINO
#define TQFP100_14	 PB07_ARDUINO
#define TQFP128_18	 PB07_ARDUINO
#define TQFP100_44	 PC14_ARDUINO
#define TQFP128_58	 PC14_ARDUINO
#define TQFP100_45	 PC15_ARDUINO
#define TQFP128_59	 PC15_ARDUINO
#define QFN48_23	 PA14_ARDUINO
#define QFN64_31	 PA14_ARDUINO
#define QFN64_H1	 PA14_ARDUINO
#define TQFP100_48	 PA14_ARDUINO
#define TQFP128_62	 PA14_ARDUINO
#define QFN48_24	 PA15_ARDUINO
#define QFN64_32	 PA15_ARDUINO
#define QFN64_H2	 PA15_ARDUINO
#define TQFP100_49	 PA15_ARDUINO
#define TQFP128_63	 PA15_ARDUINO
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define QFN64_F3	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define QFN64_F3	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN64_34	 SUPPLY_ARDUINO   //
#define QFN64_E3	 SUPPLY_ARDUINO   //
#define TQFP100_51	 SUPPLY_ARDUINO   //
#define TQFP128_65	 SUPPLY_ARDUINO   //
#define QFN64_34	 SUPPLY_ARDUINO   //
#define QFN64_E3	 SUPPLY_ARDUINO   //
#define TQFP100_51	 SUPPLY_ARDUINO   //
#define TQFP128_65	 SUPPLY_ARDUINO   //
#define TQFP100_56	 PC16_ARDUINO
#define TQFP128_70	 PC16_ARDUINO
#define TQFP100_57	 PC17_ARDUINO
#define TQFP128_71	 PC17_ARDUINO
#define TQFP100_58	 PC18_ARDUINO
#define TQFP128_72	 PC18_ARDUINO
#define TQFP100_59	 PC19_ARDUINO
#define TQFP128_73	 PC19_ARDUINO
#define TQFP100_60	 PC20_ARDUINO
#define TQFP128_74	 PC20_ARDUINO
#define TQFP100_61	 PC21_ARDUINO
#define TQFP128_75	 PC21_ARDUINO
#define QFN48_17	 SUPPLY_ARDUINO   //
#define QFN64_21	 SUPPLY_ARDUINO   //
#define QFN64_E4	 SUPPLY_ARDUINO   //
#define TQFP100_30	 SUPPLY_ARDUINO   //
#define TQFP128_37	 SUPPLY_ARDUINO   //
#define TQFP100_68	 PB20_ARDUINO
#define TQFP128_86	 PB20_ARDUINO
#define TQFP100_69	 PB21_ARDUINO
#define TQFP128_87	 PB21_ARDUINO
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define TQFP128_91	 SUPPLY_ARDUINO   //
#define QFN48_33	 PA24_ARDUINO
#define QFN64_45	 PA24_ARDUINO
#define QFN64_B1	 PA24_ARDUINO
#define TQFP100_74	 PA24_ARDUINO
#define TQFP128_94	 PA24_ARDUINO
#define QFN48_34	 PA25_ARDUINO
#define QFN64_46	 PA25_ARDUINO
#define QFN64_A1	 PA25_ARDUINO
#define TQFP100_75	 PA25_ARDUINO
#define TQFP128_95	 PA25_ARDUINO
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define QFN64_B2	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_36	 SUPPLY_ARDUINO   //
#define QFN64_48	 SUPPLY_ARDUINO   //
#define QFN64_C3	 SUPPLY_ARDUINO   //
#define TQFP100_77	 SUPPLY_ARDUINO   //
#define TQFP128_97	 SUPPLY_ARDUINO   //
#define QFN48_36	 SUPPLY_ARDUINO   //
#define QFN64_48	 SUPPLY_ARDUINO   //
#define QFN64_C3	 SUPPLY_ARDUINO   //
#define TQFP100_77	 SUPPLY_ARDUINO   //
#define TQFP128_97	 SUPPLY_ARDUINO   //
#define QFN48_37	 PB22_ARDUINO
#define QFN64_49	 PB22_ARDUINO
#define QFN64_A2	 PB22_ARDUINO
#define TQFP100_78	 PB22_ARDUINO
#define TQFP128_98	 PB22_ARDUINO
#define QFN48_38	 PB23_ARDUINO
#define QFN64_50	 PB23_ARDUINO
#define QFN64_A3	 PB23_ARDUINO
#define TQFP100_79	 PB23_ARDUINO
#define TQFP128_99	 PB23_ARDUINO
#define TQFP100_80	 PB24_ARDUINO
#define TQFP128_100	 PB24_ARDUINO
#define TQFP100_81	 PB25_ARDUINO
#define TQFP128_101	 PB25_ARDUINO
#define TQFP128_102	 PB26_ARDUINO
#define TQFP128_103	 PB27_ARDUINO
#define TQFP128_104	 PB28_ARDUINO
#define TQFP128_105	 PB29_ARDUINO
#define TQFP100_31	 SUPPLY_ARDUINO   //
#define TQFP100_38	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define TQFP100_38	 SUPPLY_ARDUINO   //
#define TQFP128_107	 SUPPLY_ARDUINO   //
#define TQFP100_50	 SUPPLY_ARDUINO   //
#define TQFP100_62	 SUPPLY_ARDUINO   //
#define TQFP100_82	 PC24_ARDUINO
#define TQFP128_108	 PC24_ARDUINO
#define TQFP100_83	 PC25_ARDUINO
#define TQFP128_109	 PC25_ARDUINO
#define TQFP100_84	 PC26_ARDUINO
#define TQFP128_110	 PC26_ARDUINO
#define TQFP100_85	 PC27_ARDUINO
#define TQFP128_111	 PC27_ARDUINO
#define TQFP100_86	 PC28_ARDUINO
#define TQFP128_112	 PC28_ARDUINO
#define QFN48_39	 PA27_ARDUINO
#define QFN64_51	 PA27_ARDUINO
#define QFN64_B3	 PA27_ARDUINO
#define TQFP100_87	 PA27_ARDUINO
#define TQFP128_113	 PA27_ARDUINO
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_40	 SUPPLY_ARDUINO   //
#define QFN64_52	 SUPPLY_ARDUINO   //
#define QFN64_B4	 SUPPLY_ARDUINO   //
#define TQFP100_88	 SUPPLY_ARDUINO   //
#define TQFP128_114	 SUPPLY_ARDUINO   //
#define QFN64_A4	 SUPPLY_ARDUINO   //
#define QFN48_41	 SUPPLY_ARDUINO   //
#define QFN64_53	 SUPPLY_ARDUINO   //
#define QFN64_A4	 SUPPLY_ARDUINO   //
#define TQFP100_89	 SUPPLY_ARDUINO   //
#define TQFP128_115	 SUPPLY_ARDUINO   //
#define QFN48_41	 SUPPLY_ARDUINO   //
#define QFN64_53	 SUPPLY_ARDUINO   //
#define QFN64_A4	 SUPPLY_ARDUINO   //
#define TQFP100_89	 SUPPLY_ARDUINO   //
#define TQFP128_115	 SUPPLY_ARDUINO   //
#define QFN48_41	 SUPPLY_ARDUINO   //
#define QFN64_53	 SUPPLY_ARDUINO   //
#define QFN64_A4	 SUPPLY_ARDUINO   //
#define TQFP100_89	 SUPPLY_ARDUINO   //
#define TQFP128_115	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define QFN64_C4	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define QFN64_C4	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define QFN64_C4	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define QFN64_C4	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define QFN64_A5	 SUPPLY_ARDUINO   //
#define TQFP100_91	 SUPPLY_ARDUINO   //
#define TQFP128_117	 SUPPLY_ARDUINO   //
#define QFN48_43	 SUPPLY_ARDUINO   //
#define QFN64_55	 SUPPLY_ARDUINO   //
#define QFN64_A5	 SUPPLY_ARDUINO   //
#define TQFP100_91	 SUPPLY_ARDUINO   //
#define TQFP128_117	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define QFN64_B5	 SUPPLY_ARDUINO   //
#define TQFP100_92	 SUPPLY_ARDUINO   //
#define TQFP128_118	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define QFN64_B5	 SUPPLY_ARDUINO   //
#define TQFP100_92	 SUPPLY_ARDUINO   //
#define TQFP128_118	 SUPPLY_ARDUINO   //
#define QFN48_44	 SUPPLY_ARDUINO   //
#define QFN64_56	 SUPPLY_ARDUINO   //
#define QFN64_B5	 SUPPLY_ARDUINO   //
#define TQFP100_92	 SUPPLY_ARDUINO   //
#define TQFP128_118	 SUPPLY_ARDUINO   //
#define TQFP128_80	 PD20_ARDUINO
#define QFN64_39	 PB16_ARDUINO
#define QFN64_D4	 PB16_ARDUINO
#define TQFP100_64	 PB16_ARDUINO
#define TQFP128_82	 PB16_ARDUINO
#define TQFP128_81	 PD21_ARDUINO
#define TQFP128_124	 PC31_ARDUINO
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN64_61	 PB00_ARDUINO
#define QFN64_A7	 PB00_ARDUINO
#define TQFP100_97	 PB00_ARDUINO
#define TQFP128_125	 PB00_ARDUINO
#define QFN48_DB	 SUPPLY_ARDUINO   //
#define QFN64_DB	 SUPPLY_ARDUINO   //
#define TQFP100_DB	 SUPPLY_ARDUINO   //
#define TQFP128_DB	 SUPPLY_ARDUINO   //
#define QFN48_18	 SUPPLY_ARDUINO   //
#define QFN48_18	 SUPPLY_ARDUINO   //
#define QFN48_35	 SUPPLY_ARDUINO   //
#define QFN48_35	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN48_42	 SUPPLY_ARDUINO   //
#define QFN64_22	 SUPPLY_ARDUINO   //
#define QFN64_22	 SUPPLY_ARDUINO   //
#define QFN64_33	 SUPPLY_ARDUINO   //
#define QFN64_33	 SUPPLY_ARDUINO   //
#define QFN64_47	 SUPPLY_ARDUINO   //
#define QFN64_47	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define QFN64_54	 SUPPLY_ARDUINO   //
#define TQFP100_24	 SUPPLY_ARDUINO   //
#define TQFP100_24	 SUPPLY_ARDUINO   //
#define TQFP100_31	 SUPPLY_ARDUINO   //
#define TQFP128_25	 SUPPLY_ARDUINO   //
#define TQFP128_26	 SUPPLY_ARDUINO   //
#define QFN48_1	 PA00_ARDUINO
#define QFN64_1	 PA00_ARDUINO
#define QFN64_B8	 PA00_ARDUINO
#define TQFP100_1	 PA00_ARDUINO
#define TQFP128_1	 PA00_ARDUINO
#define TQFP100_50	 SUPPLY_ARDUINO   //
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define QFN64_E5	 SUPPLY_ARDUINO   //
#define TQFP100_11	 SUPPLY_ARDUINO   //
#define TQFP128_14	 SUPPLY_ARDUINO   //
#define QFN48_5	 SUPPLY_ARDUINO   //
#define QFN64_7	 SUPPLY_ARDUINO   //
#define QFN64_E5	 SUPPLY_ARDUINO   //
#define TQFP100_11	 SUPPLY_ARDUINO   //
#define TQFP128_14	 SUPPLY_ARDUINO   //
#define QFN48_6	 SUPPLY_ARDUINO   //
#define QFN64_8	 SUPPLY_ARDUINO   //
#define QFN64_E8	 SUPPLY_ARDUINO   //
#define TQFP100_12	 SUPPLY_ARDUINO   //
#define TQFP128_15	 SUPPLY_ARDUINO   //
#define TQFP100_62	 SUPPLY_ARDUINO   //
#define TQFP100_76	 SUPPLY_ARDUINO   //
#define TQFP100_76	 SUPPLY_ARDUINO   //
#define TQFP100_90	 SUPPLY_ARDUINO   //
#define TQFP100_90	 SUPPLY_ARDUINO   //
#define TQFP128_31	 SUPPLY_ARDUINO   //
#define TQFP128_31	 SUPPLY_ARDUINO   //
#define TQFP128_38	 SUPPLY_ARDUINO   //
#define TQFP128_38	 SUPPLY_ARDUINO   //
#define TQFP128_45	 SUPPLY_ARDUINO   //
#define TQFP128_45	 SUPPLY_ARDUINO   //
#define TQFP128_53	 SUPPLY_ARDUINO   //
#define TQFP128_53	 SUPPLY_ARDUINO   //
#define TQFP128_64	 SUPPLY_ARDUINO   //
#define TQFP128_64	 SUPPLY_ARDUINO   //
#define TQFP128_78	 SUPPLY_ARDUINO   //
#define TQFP128_78	 SUPPLY_ARDUINO   //
#define TQFP128_90	 SUPPLY_ARDUINO   //
#define TQFP128_90	 SUPPLY_ARDUINO   //
#define TQFP128_96	 SUPPLY_ARDUINO   //
#define TQFP128_96	 SUPPLY_ARDUINO   //
#define TQFP128_106	 SUPPLY_ARDUINO   //
#define TQFP128_106	 SUPPLY_ARDUINO   //
#define TQFP128_116	 SUPPLY_ARDUINO   //
#define TQFP128_116	 SUPPLY_ARDUINO   //
#define QFN48_45	 PA30_ARDUINO
#define QFN64_57	 PA30_ARDUINO
#define QFN64_C5	 PA30_ARDUINO
#define TQFP100_93	 PA30_ARDUINO
#define TQFP128_119	 PA30_ARDUINO
#define QFN48_46	 PA31_ARDUINO
#define QFN64_58	 PA31_ARDUINO
#define QFN64_D5	 PA31_ARDUINO
#define TQFP100_94	 PA31_ARDUINO
#define TQFP128_120	 PA31_ARDUINO
#define TQFP128_123	 PC30_ARDUINO



	#endif