#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan  6 14:30:36 2022
# Process ID: 8156
# Current directory: C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11988 C:\Users\wlt\Desktop\step_into_mips\test\func_test_v0.01_n4ddr\soc_sram_func\run_vivado\project_1\project_1.xpr
# Log file: C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/vivado.log
# Journal file: C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1\vivado.jou
# Running On: DESKTOP-R7LDCND, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 21333 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.477 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/defines.vh C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/defines2.vh}
WARNING: [filemgmt 56-12] File 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/defines.vh' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/defines2.vh' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mips.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopr.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/instdec.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/div.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/signext.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mmu.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/my_mul.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/maindec.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Writedata_handler.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/eqcmp.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/pc.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/hazard.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux2.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux3.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenr.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/floprc.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenrc.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/adder.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Readdata_handler.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/aludec.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/sl2.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/alu.v C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/regfile.v}
update_compile_order -fileset sources_1
close [ open C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v w ]
add_files C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
export_ip_user_files -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset clk_pll
set_property top clk_pll [get_fileset clk_pll]
move_files -fileset [get_fileset clk_pll] [get_files -of_objects [get_fileset sources_1] C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci]
generate_target all [get_files C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
export_ip_user_files -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci] -directory C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset data_ram
set_property top data_ram [get_fileset data_ram]
move_files -fileset [get_fileset data_ram] [get_files -of_objects [get_fileset sources_1] C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci]
generate_target all [get_files C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1567.477 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset inst_ram
set_property top inst_ram [get_fileset inst_ram]
move_files -fileset [get_fileset inst_ram] [get_files -of_objects [get_fileset sources_1] C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
launch_run {clk_pll_synth_1 data_ram_synth_1 inst_ram_synth_1}
[Thu Jan  6 15:30:46 2022] Launched clk_pll_synth_1, data_ram_synth_1, inst_ram_synth_1...
Run output will be captured here:
clk_pll_synth_1: C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/runme.log
data_ram_synth_1: C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/runme.log
inst_ram_synth_1: C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.477 ; gain = 0.000
wait_on_run clk_pll_synth_1

[Thu Jan  6 15:30:52 2022] Waiting for clk_pll_synth_1 to finish...
[Thu Jan  6 15:30:57 2022] Waiting for clk_pll_synth_1 to finish...
[Thu Jan  6 15:31:02 2022] Waiting for clk_pll_synth_1 to finish...
[Thu Jan  6 15:31:07 2022] Waiting for clk_pll_synth_1 to finish...
[Thu Jan  6 15:31:17 2022] Waiting for clk_pll_synth_1 to finish...
[Thu Jan  6 15:31:27 2022] Waiting for clk_pll_synth_1 to finish...
[Thu Jan  6 15:31:38 2022] Waiting for clk_pll_synth_1 to finish...
[Thu Jan  6 15:31:48 2022] Waiting for clk_pll_synth_1 to finish...
[Thu Jan  6 15:32:08 2022] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.887 ; gain = 9.039
Command: synth_design -top clk_pll -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89397]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89397]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_pll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_pll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1247.887 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6f9ba226
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_pll, cache-ID = d1fe8f40edbcc54c
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_pll_utilization_synth.rpt -pb clk_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 15:32:06 2022...
[Thu Jan  6 15:32:08 2022] clk_pll_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:16 . Memory (MB): peak = 1567.477 ; gain = 0.000
wait_on_run clk_pll_synth_1
wait_on_run data_ram_synth_1

[Thu Jan  6 15:32:08 2022] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.887 ; gain = 9.039
Command: synth_design -top clk_pll -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89397]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89397]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_pll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_pll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1247.887 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6f9ba226
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_pll, cache-ID = d1fe8f40edbcc54c
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_pll_utilization_synth.rpt -pb clk_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 15:32:06 2022...
[Thu Jan  6 15:32:08 2022] clk_pll_synth_1 finished
[Thu Jan  6 15:32:08 2022] Waiting for data_ram_synth_1 to finish...
[Thu Jan  6 15:32:13 2022] Waiting for data_ram_synth_1 to finish...
[Thu Jan  6 15:32:18 2022] Waiting for data_ram_synth_1 to finish...
[Thu Jan  6 15:32:23 2022] Waiting for data_ram_synth_1 to finish...
[Thu Jan  6 15:32:34 2022] Waiting for data_ram_synth_1 to finish...
[Thu Jan  6 15:32:44 2022] Waiting for data_ram_synth_1 to finish...
[Thu Jan  6 15:32:54 2022] Waiting for data_ram_synth_1 to finish...
[Thu Jan  6 15:33:04 2022] Waiting for data_ram_synth_1 to finish...
[Thu Jan  6 15:33:24 2022] Waiting for data_ram_synth_1 to finish...
[Thu Jan  6 15:33:44 2022] Waiting for data_ram_synth_1 to finish...

*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Command: synth_design -top data_ram -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_ram' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (11#1) [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1437.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1437.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:09 . Memory (MB): peak = 1437.703 ; gain = 190.121
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1437.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e2a9cb7d
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1437.703 ; gain = 190.121
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP data_ram, cache-ID = 572b7c45ae7092e4
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_ram_utilization_synth.rpt -pb data_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 15:33:39 2022...
[Thu Jan  6 15:33:44 2022] data_ram_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:01:36 . Memory (MB): peak = 1567.477 ; gain = 0.000
wait_on_run clk_pll_synth_1
wait_on_run data_ram_synth_1
wait_on_run inst_ram_synth_1

[Thu Jan  6 15:33:44 2022] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.887 ; gain = 9.039
Command: synth_design -top clk_pll -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89397]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89397]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_pll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_pll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1247.887 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6f9ba226
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 1247.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_pll, cache-ID = d1fe8f40edbcc54c
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_pll_utilization_synth.rpt -pb clk_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 15:32:06 2022...
[Thu Jan  6 15:33:44 2022] clk_pll_synth_1 finished
[Thu Jan  6 15:33:44 2022] Waiting for data_ram_synth_1 to finish...

*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Command: synth_design -top data_ram -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_ram' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (11#1) [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1437.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1437.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:09 . Memory (MB): peak = 1437.703 ; gain = 190.121
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1437.703 ; gain = 190.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1437.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e2a9cb7d
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1437.703 ; gain = 190.121
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP data_ram, cache-ID = 572b7c45ae7092e4
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_ram_utilization_synth.rpt -pb data_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 15:33:39 2022...
[Thu Jan  6 15:33:44 2022] data_ram_synth_1 finished
[Thu Jan  6 15:33:44 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:33:49 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:33:54 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:33:59 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:34:09 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:34:19 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:34:29 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:34:39 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:35:00 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:35:20 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:35:40 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:36:00 2022] Waiting for inst_ram_synth_1 to finish...
[Thu Jan  6 15:36:40 2022] Waiting for inst_ram_synth_1 to finish...

*** Running vivado
    with args -log inst_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_ram.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source inst_ram.tcl -notrace
Command: synth_design -top inst_ram -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10764
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1249.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'inst_ram' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: inst_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: inst_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 131072 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 131072 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 131072 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 131072 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 116 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.294452 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (11#1) [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:70]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[15] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[14] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[13] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[12] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper_init__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[15] in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[14] in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[13] in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[12] in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized103 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:46 ; elapsed = 00:01:52 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1840.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1840.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1840.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:59 ; elapsed = 00:02:07 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:59 ; elapsed = 00:02:07 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:07 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:10 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:17 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:25 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:26 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:26 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:02:32 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:02:32 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:32 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:02:32 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |     5|
|3     |LUT6     |   275|
|4     |MUXF7    |   108|
|5     |RAMB36E1 |   116|
|113   |FDRE     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 1840.723 ; gain = 591.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4392 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:02:26 . Memory (MB): peak = 1840.723 ; gain = 591.582
Synthesis Optimization Complete : Time (s): cpu = 00:02:23 ; elapsed = 00:02:33 . Memory (MB): peak = 1840.723 ; gain = 591.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1840.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1840.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2f0a9668
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 1840.723 ; gain = 591.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1/inst_ram.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP inst_ram, cache-ID = 667d6358f11b27b2
INFO: [Coretcl 2-1174] Renamed 218 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1/inst_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file inst_ram_utilization_synth.rpt -pb inst_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 15:36:35 2022...
[Thu Jan  6 15:36:40 2022] inst_ram_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:02:56 . Memory (MB): peak = 1567.477 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Readdata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Readdata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Writedata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writedata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
ERROR: [VRFC 10-2934] 'r7M' is already declared [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol equalM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v:229]
ERROR: [VRFC 10-2865] module 'datapath' ignored due to previous errors [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Readdata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Readdata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Writedata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writedata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol equalM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v:229]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol readdataM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:103]
INFO: [VRFC 10-2458] undeclared symbol aluoutconvertM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:120]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:133]
INFO: [VRFC 10-2458] undeclared symbol memwriteM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:149]
ERROR: [VRFC 10-2989] 'writeregW' is not declared [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:108]
ERROR: [VRFC 10-2865] module 'mycpu_top' ignored due to previous errors [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:54]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Readdata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Readdata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Writedata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writedata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol equalM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol readdataM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:103]
INFO: [VRFC 10-2458] undeclared symbol aluoutconvertM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:120]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:133]
INFO: [VRFC 10-2458] undeclared symbol memwriteM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:149]
INFO: [VRFC 10-2458] undeclared symbol writeregW, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.477 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.477 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Readdata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Readdata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Writedata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writedata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol equalM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol readdataM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:104]
INFO: [VRFC 10-2458] undeclared symbol aluoutconvertM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:121]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:134]
INFO: [VRFC 10-2458] undeclared symbol memwriteM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_paddr' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:121]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'readdataM' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:187]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=13)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=6)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.my_mul
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.Writedata_handler
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.Readdata_handler
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1567.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.477 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0x00000000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
$finish called at time : 2087 ns : File "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Readdata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Readdata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Writedata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writedata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol equalM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol readdataM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:104]
INFO: [VRFC 10-2458] undeclared symbol aluoutconvertM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:121]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:134]
INFO: [VRFC 10-2458] undeclared symbol memwriteM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.477 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_paddr' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:121]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'readdataM' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:187]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=13)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=6)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.my_mul
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.Writedata_handler
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.Readdata_handler
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1567.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1567.477 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1567.477 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1567.477 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/inst_sram_en}} {{/tb_top/soc_lite/u_cpu/inst_sram_wen}} {{/tb_top/soc_lite/u_cpu/inst_sram_addr}} {{/tb_top/soc_lite/u_cpu/inst_sram_wdata}} {{/tb_top/soc_lite/u_cpu/inst_sram_rdata}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1567.477 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/asciiF}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 19516 KB (Peak: 19516 KB), Simulation CPU Usage: 13483 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_paddr' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:121]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'readdataM' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:187]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1567.477 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1567.477 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 19496 KB (Peak: 19496 KB), Simulation CPU Usage: 12108 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Readdata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Readdata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Writedata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writedata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol equalM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol readdataM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:104]
INFO: [VRFC 10-2458] undeclared symbol aluoutconvertM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:121]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:134]
INFO: [VRFC 10-2458] undeclared symbol memwriteM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.477 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_paddr' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:121]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'readdataM' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:187]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=13)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=6)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.my_mul
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.Writedata_handler
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.Readdata_handler
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1567.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1567.477 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1567.477 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   7757 ns] Error!!!
    reference: PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0xxxxxxxxX
--------------------------------------------------------------
$finish called at time : 7797 ns : File "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
save_wave_config {C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/tb_top_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/tb_top_behav.wcfg
set_property xsim.view {C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/tb_top_behav.wcfg C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/tb_top_behav.wcfg C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/tb_top_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 16:58:57 2022...
