#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug  2 07:12:39 2022
# Process ID: 13323
# Current directory: /home/muheet/uart_afi/nova_project
# Command line: vivado nova_project.xpr
# Log file: /home/muheet/uart_afi/nova_project/vivado.log
# Journal file: /home/muheet/uart_afi/nova_project/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/muheet/.Xilinx/Vivado/Vivado_init.tcl'
no such variable
    (read trace on "::env(HDK_SHELL_DIR)")
    invoked from within
"source $::env(HDK_SHELL_DIR)/hlx/hlx_setup.tcl"
    (file "/home/muheet/.Xilinx/Vivado/Vivado_init.tcl" line 1)
start_gui
open_project nova_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 7601.367 ; gain = 82.238 ; free physical = 3081 ; free virtual = 20762
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd}
Reading block design file </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd>...
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_1
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_2
Successfully read diagram <nova_project> from block design file </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd>
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_crossbar_1]
endgroup
delete_bd_objs [get_bd_intf_nets axi_crossbar_0_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_2/S_AXI] [get_bd_intf_pins axi_crossbar_1/M02_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_crossbar_0]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.M00_A00_BASE_ADDR {0x0000000000000000}] [get_bd_cells axi_crossbar_0]
endgroup
startgroup
set_property -dict [list CONFIG.ADDR_RANGES.VALUE_SRC USER] [get_bd_cells axi_crossbar_1]
set_property -dict [list CONFIG.ADDR_RANGES {1} CONFIG.M00_A00_BASE_ADDR {0x0000000080000000} CONFIG.M02_A00_BASE_ADDR {0x0000000000000000}] [get_bd_cells axi_crossbar_1]
endgroup
save_bd_design
Wrote  : </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd> 
Wrote  : </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/ui/bd_a3b58cc6.ui> 
generate_target all [get_files  /home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd]
CRITICAL WARNING: [BD 41-1353] Slave segment </axi_uartlite_0/S_AXI/Reg> is mapped at disjoint addresses in address space </S_AXI_0/SEG_axi_uartlite_0_Reg> at <0x4060_0000 [ 64K ]> and in address space </S01_AXI_0/SEG_axi_uartlite_0_Reg> at <0x0008_0000 [ 64K ]>. It is illegal to have the same slave segment assigned to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, to addresses that are subsets of a larger aligned address, or to contiguous addresses that can be combined.
CRITICAL WARNING: [BD 41-1356] Slave segment </DDR_AXI4/Reg> is not assigned into address space </S_AXI_0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </DDR_AXI4/Reg> is not assigned into address space </S01_AXI_0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </DDR_AXI4/Reg> is not assigned into address space </DMA_PCIS_AXI4>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /DDR_AXI4'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /DDR_AXI4'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /DDR_AXI4'
Wrote  : </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_dwidth_converter_2/s_axi_awid'(16) to pin: '/axi_crossbar_1/m_axi_awid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_crossbar_1/m_axi_bid'(5) to pin: '/axi_dwidth_converter_2/s_axi_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_dwidth_converter_2/s_axi_arid'(16) to pin: '/axi_crossbar_1/m_axi_arid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_crossbar_1/m_axi_rid'(5) to pin: '/axi_dwidth_converter_2/s_axi_rid'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/uart_afi/nova_project/nova_project.gen/sources_1/bd/nova_project/synth/nova_project.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_dwidth_converter_2/s_axi_awid'(16) to pin: '/axi_crossbar_1/m_axi_awid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_crossbar_1/m_axi_bid'(5) to pin: '/axi_dwidth_converter_2/s_axi_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_dwidth_converter_2/s_axi_arid'(16) to pin: '/axi_crossbar_1/m_axi_arid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_crossbar_1/m_axi_rid'(5) to pin: '/axi_dwidth_converter_2/s_axi_rid'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/uart_afi/nova_project/nova_project.gen/sources_1/bd/nova_project/sim/nova_project.v
VHDL Output written to : /home/muheet/uart_afi/nova_project/nova_project.gen/sources_1/bd/nova_project/hdl/nova_project_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_crossbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_crossbar_1 .
Exporting to file /home/muheet/uart_afi/nova_project/nova_project.gen/sources_1/bd/nova_project/hw_handoff/nova_project.hwh
Generated Block Design Tcl file /home/muheet/uart_afi/nova_project/nova_project.gen/sources_1/bd/nova_project/hw_handoff/nova_project_bd.tcl
Generated Hardware Definition File /home/muheet/uart_afi/nova_project/nova_project.gen/sources_1/bd/nova_project/synth/nova_project.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 9404.805 ; gain = 0.000 ; free physical = 248 ; free virtual = 11231
export_ip_user_files -of_objects [get_files /home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd] -directory /home/muheet/uart_afi/nova_project/nova_project.ip_user_files/sim_scripts -ip_user_files_dir /home/muheet/uart_afi/nova_project/nova_project.ip_user_files -ipstatic_source_dir /home/muheet/uart_afi/nova_project/nova_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/muheet/uart_afi/nova_project/nova_project.cache/compile_simlib/modelsim} {questa=/home/muheet/uart_afi/nova_project/nova_project.cache/compile_simlib/questa} {ies=/home/muheet/uart_afi/nova_project/nova_project.cache/compile_simlib/ies} {xcelium=/home/muheet/uart_afi/nova_project/nova_project.cache/compile_simlib/xcelium} {vcs=/home/muheet/uart_afi/nova_project/nova_project.cache/compile_simlib/vcs} {riviera=/home/muheet/uart_afi/nova_project/nova_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  2 07:19:42 2022...
