module mux2(pcPlusFour , ALUresult , andResult, inaddr);
input [31:0] pcPlusFour,ALUresult;
output [31:0]inaddr ;
input andResult;
reg [31:0]inaddr;
always@(pcPlusFour or ALUresult or andResult)
begin
if (andResult==1'b0) inaddr=pcPlusFour ;
else inaddr=ALUresult;
end
endmodule
