INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_Projects/encrypt_test_4/encrypt_test_4.srcs/sources_1/new/encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_Projects/encrypt_test_4/encrypt_test_4.srcs/sources_1/new/gen_round_keyz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_round_keyz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_Projects/encrypt_test_4/encrypt_test_4.srcs/sources_1/new/sBoxLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sBoxLayer
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clock' is not allowed [F:/Vivado_Projects/encrypt_test_4/encrypt_test_4.srcs/sources_1/new/sBoxLayer.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_Projects/encrypt_test_4/encrypt_test_4.srcs/sim_1/new/encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_tb
