Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,16879
design__instance__area,123213
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,2
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,65
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,1.736624836921692
power__switching__total,2.5331811904907227
power__leakage__total,1.4011571636274311E-7
power__total,4.269805908203125
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.49429395309240975
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4305181610842616
timing__hold__ws__corner:nom_tt_025C_1v80,0.31100178868036554
timing__setup__ws__corner:nom_tt_025C_1v80,7.301851774341835
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.311002
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,15.980533
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,164
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,65
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.615639556758988
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.5075098263067132
timing__hold__ws__corner:nom_ss_100C_1v60,0.85177667330321
timing__setup__ws__corner:nom_ss_100C_1v60,-2.62374307484491
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-53.86332599068812
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.62374307484491
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.851777
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,24
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-2.623743
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,24
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,65
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.42063267948226746
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.37538842541393835
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10952805639133764
timing__setup__ws__corner:nom_ff_n40C_1v95,9.09631329340009
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109528
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.314342
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,200
design__max_fanout_violation__count,65
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.4114847745675431
clock__skew__worst_setup,0.36578310860013197
timing__hold__ws,0.10711243306603974
timing__setup__ws,-3.1513530454917227
timing__hold__tns,0.0
timing__setup__tns,-66.27199598898615
timing__hold__wns,0
timing__setup__wns,-3.1513530454917227
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107112
timing__hold_r2r_vio__count,0
timing__setup_vio__count,72
timing__setup_r2r__ws,-3.151353
timing__setup_r2r_vio__count,72
design__die__bbox,0.0 0.0 1030.4 225.76
design__core__bbox,2.76 2.72 1027.64 223.04
design__io,45
design__die__area,232623
design__core__area,225802
design__instance__count__stdcell,16879
design__instance__area__stdcell,123213
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.54567
design__instance__utilization__stdcell,0.54567
design__instance__count__class:buffer,6
design__instance__count__class:inverter,234
design__instance__count__class:sequential_cell,1335
design__instance__count__class:multi_input_combinational_cell,9485
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,14187
design__instance__count__class:tap_cell,3278
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,329778
design__violations,0
design__instance__count__class:timing_repair_buffer,2008
design__instance__count__class:clock_buffer,72
design__instance__count__class:clock_inverter,414
design__instance__count__setup_buffer,2
design__instance__count__hold_buffer,1084
antenna__violating__nets,7
antenna__violating__pins,11
route__antenna_violation__count,7
antenna_diodes_count,47
design__instance__count__class:antenna_cell,47
route__net,13539
route__net__special,2
route__drc_errors__iter:1,7296
route__wirelength__iter:1,379254
route__drc_errors__iter:2,3899
route__wirelength__iter:2,376618
route__drc_errors__iter:3,3528
route__wirelength__iter:3,375459
route__drc_errors__iter:4,388
route__wirelength__iter:4,375101
route__drc_errors__iter:5,42
route__wirelength__iter:5,375010
route__drc_errors__iter:6,4
route__wirelength__iter:6,375016
route__drc_errors__iter:7,0
route__wirelength__iter:7,375006
route__drc_errors,0
route__wirelength,375006
route__vias,96185
route__vias__singlecut,96185
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,641.42
timing__unannotated_net__count__corner:nom_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,65
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.479211905943235
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.41585289167031836
timing__hold__ws__corner:min_tt_025C_1v80,0.3086787579579401
timing__setup__ws__corner:min_tt_025C_1v80,7.37909310097401
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308679
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.072935
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,122
design__max_fanout_violation__count__corner:min_ss_100C_1v60,65
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5897498212263323
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.48327754277439633
timing__hold__ws__corner:min_ss_100C_1v60,0.8493217480817289
timing__setup__ws__corner:min_ss_100C_1v60,-2.089549925565095
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-41.28313097112654
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-2.089549925565095
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.849322
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,24
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.089550
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,24
timing__unannotated_net__count__corner:min_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,65
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4114847745675431
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.36578310860013197
timing__hold__ws__corner:min_ff_n40C_1v95,0.10711243306603974
timing__setup__ws__corner:min_ff_n40C_1v95,9.150870542551575
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107112
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.373638
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,2
design__max_fanout_violation__count__corner:max_tt_025C_1v80,65
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5050693339849602
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.44146829108583036
timing__hold__ws__corner:max_tt_025C_1v80,0.31470393848298456
timing__setup__ws__corner:max_tt_025C_1v80,7.221267344043359
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.314704
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.908052
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,200
design__max_fanout_violation__count__corner:max_ss_100C_1v60,65
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6367189178345011
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.528309411172108
timing__hold__ws__corner:max_ss_100C_1v60,0.8610763457096928
timing__setup__ws__corner:max_ss_100C_1v60,-3.1513530454917227
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-66.27199598898615
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-3.1513530454917227
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.861076
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,24
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-3.151353
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,24
timing__unannotated_net__count__corner:max_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,65
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4263836349124739
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3814918766644325
timing__hold__ws__corner:max_ff_n40C_1v95,0.11207945999638734
timing__setup__ws__corner:max_ff_n40C_1v95,9.036235127035608
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112079
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.259607
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,46
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.34387
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79412
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.456127
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.538976
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00576197
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.538976
design_powergrid__voltage__worst,0.538976
design_powergrid__voltage__worst__net:VPWR,1.34387
design_powergrid__drop__worst,0.538976
design_powergrid__drop__worst__net:VPWR,0.456127
design_powergrid__voltage__worst__net:VGND,0.538976
design_powergrid__drop__worst__net:VGND,0.538976
ir__voltage__worst,1.3400000000000000799360577730112709105014801025390625
ir__drop__avg,0.0058799999999999998101518627890982315875589847564697265625
ir__drop__worst,0.456000000000000016431300764452316798269748687744140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
