<!-- set: ai sw=1 ts=1 sta et -->
<!-- A diagram for the iCE40 PLB "Block RAM" is shown in;
      http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/iCE/iCE40LPHXFamilyDataSheet.pdf
  -->
<pb_type name="BLK_TL-RAM" height="2" xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- Read port -->
 <output name="RDATA" num_pins="16"/>
 <input  name="RADDR"  num_pins="11"/>
 <input  name="RE"     num_pins="1"/>
 <input  name="RCLKE"  num_pins="1"/>
 <clock  name="RCLK"   num_pins="1"/>
 <!-- Write port -->
 <input  name="WDATA" num_pins="16"/>
 <input  name="MASK"  num_pins="16"/>
 <input  name="WADDR"  num_pins="11"/>
 <input  name="WE"     num_pins="1"/>
 <input  name="WCLKE"  num_pins="1"/>
 <clock  name="WCLK"   num_pins="1"/>

 <xi:include href="../../../../primitives/sb_ram/sb_ram.pb_type.xml"/>

 <interconnect>
  <direct name="RDATA00" input="SB_RAM.RDATA[0]"  output="BLK_TL-RAM.RDATA[0]"/>
  <direct name="RDATA01" input="SB_RAM.RDATA[1]"  output="BLK_TL-RAM.RDATA[1]"/>
  <direct name="RDATA02" input="SB_RAM.RDATA[2]"  output="BLK_TL-RAM.RDATA[2]"/>
  <direct name="RDATA03" input="SB_RAM.RDATA[3]"  output="BLK_TL-RAM.RDATA[3]"/>
  <direct name="RDATA04" input="SB_RAM.RDATA[4]"  output="BLK_TL-RAM.RDATA[4]"/>
  <direct name="RDATA05" input="SB_RAM.RDATA[5]"  output="BLK_TL-RAM.RDATA[5]"/>
  <direct name="RDATA06" input="SB_RAM.RDATA[6]"  output="BLK_TL-RAM.RDATA[6]"/>
  <direct name="RDATA07" input="SB_RAM.RDATA[7]"  output="BLK_TL-RAM.RDATA[7]"/>
  <direct name="RDATA08" input="SB_RAM.RDATA[8]"  output="BLK_TL-RAM.RDATA[8]"/>
  <direct name="RDATA09" input="SB_RAM.RDATA[9]"  output="BLK_TL-RAM.RDATA[9]"/>
  <direct name="RDATA10" input="SB_RAM.RDATA[10]" output="BLK_TL-RAM.RDATA[10]"/>
  <direct name="RDATA11" input="SB_RAM.RDATA[11]" output="BLK_TL-RAM.RDATA[11]"/>
  <direct name="RDATA12" input="SB_RAM.RDATA[12]" output="BLK_TL-RAM.RDATA[12]"/>
  <direct name="RDATA13" input="SB_RAM.RDATA[13]" output="BLK_TL-RAM.RDATA[13]"/>
  <direct name="RDATA14" input="SB_RAM.RDATA[14]" output="BLK_TL-RAM.RDATA[14]"/>
  <direct name="RDATA15" input="SB_RAM.RDATA[15]" output="BLK_TL-RAM.RDATA[15]"/>

  <direct name="RADDR00" input="BLK_TL-RAM.RADDR[0]"  output="SB_RAM.RADDR[0]"/>
  <direct name="RADDR01" input="BLK_TL-RAM.RADDR[1]"  output="SB_RAM.RADDR[1]"/>
  <direct name="RADDR02" input="BLK_TL-RAM.RADDR[2]"  output="SB_RAM.RADDR[2]"/>
  <direct name="RADDR03" input="BLK_TL-RAM.RADDR[3]"  output="SB_RAM.RADDR[3]"/>
  <direct name="RADDR04" input="BLK_TL-RAM.RADDR[4]"  output="SB_RAM.RADDR[4]"/>
  <direct name="RADDR05" input="BLK_TL-RAM.RADDR[5]"  output="SB_RAM.RADDR[5]"/>
  <direct name="RADDR06" input="BLK_TL-RAM.RADDR[6]"  output="SB_RAM.RADDR[6]"/>
  <direct name="RADDR07" input="BLK_TL-RAM.RADDR[7]"  output="SB_RAM.RADDR[7]"/>
  <direct name="RADDR08" input="BLK_TL-RAM.RADDR[8]"  output="SB_RAM.RADDR[8]"/>
  <direct name="RADDR09" input="BLK_TL-RAM.RADDR[9]"  output="SB_RAM.RADDR[9]"/>
  <direct name="RADDR10" input="BLK_TL-RAM.RADDR[10]" output="SB_RAM.RADDR[10]"/>

  <direct name="RE"      input="BLK_TL-RAM.RE"        output="SB_RAM.RE" />
  <direct name="RCLKE"   input="BLK_TL-RAM.RCLKE"     output="SB_RAM.RCLKE" />
  <direct name="RCLK"    input="BLK_TL-RAM.RCLK"      output="SB_RAM.RCLK" />

  <direct name="WDATA00" input="BLK_TL-RAM.WDATA[0]" output="SB_RAM.WDATA[0]"/>
  <direct name="WDATA01" input="BLK_TL-RAM.WDATA[1]" output="SB_RAM.WDATA[1]"/>
  <direct name="WDATA02" input="BLK_TL-RAM.WDATA[2]" output="SB_RAM.WDATA[2]"/>
  <direct name="WDATA03" input="BLK_TL-RAM.WDATA[3]" output="SB_RAM.WDATA[3]"/>
  <direct name="WDATA04" input="BLK_TL-RAM.WDATA[4]" output="SB_RAM.WDATA[4]"/>
  <direct name="WDATA05" input="BLK_TL-RAM.WDATA[5]" output="SB_RAM.WDATA[5]"/>
  <direct name="WDATA06" input="BLK_TL-RAM.WDATA[6]" output="SB_RAM.WDATA[6]"/>
  <direct name="WDATA07" input="BLK_TL-RAM.WDATA[7]" output="SB_RAM.WDATA[7]"/>
  <direct name="WDATA08" input="BLK_TL-RAM.WDATA[8]" output="SB_RAM.WDATA[8]"/>
  <direct name="WDATA09" input="BLK_TL-RAM.WDATA[9]" output="SB_RAM.WDATA[9]"/>
  <direct name="WDATA10" input="BLK_TL-RAM.WDATA[10]" output="SB_RAM.WDATA[10]"/>
  <direct name="WDATA11" input="BLK_TL-RAM.WDATA[11]" output="SB_RAM.WDATA[11]"/>
  <direct name="WDATA12" input="BLK_TL-RAM.WDATA[12]" output="SB_RAM.WDATA[12]"/>
  <direct name="WDATA13" input="BLK_TL-RAM.WDATA[13]" output="SB_RAM.WDATA[13]"/>
  <direct name="WDATA14" input="BLK_TL-RAM.WDATA[14]" output="SB_RAM.WDATA[14]"/>
  <direct name="WDATA15" input="BLK_TL-RAM.WDATA[15]" output="SB_RAM.WDATA[15]"/>

  <direct name="MASK00" input="BLK_TL-RAM.MASK[0]" output="SB_RAM.MASK[0]"/>
  <direct name="MASK01" input="BLK_TL-RAM.MASK[1]" output="SB_RAM.MASK[1]"/>
  <direct name="MASK02" input="BLK_TL-RAM.MASK[2]" output="SB_RAM.MASK[2]"/>
  <direct name="MASK03" input="BLK_TL-RAM.MASK[3]" output="SB_RAM.MASK[3]"/>
  <direct name="MASK04" input="BLK_TL-RAM.MASK[4]" output="SB_RAM.MASK[4]"/>
  <direct name="MASK05" input="BLK_TL-RAM.MASK[5]" output="SB_RAM.MASK[5]"/>
  <direct name="MASK06" input="BLK_TL-RAM.MASK[6]" output="SB_RAM.MASK[6]"/>
  <direct name="MASK07" input="BLK_TL-RAM.MASK[7]" output="SB_RAM.MASK[7]"/>
  <direct name="MASK08" input="BLK_TL-RAM.MASK[8]" output="SB_RAM.MASK[8]"/>
  <direct name="MASK09" input="BLK_TL-RAM.MASK[9]" output="SB_RAM.MASK[9]"/>
  <direct name="MASK10" input="BLK_TL-RAM.MASK[10]" output="SB_RAM.MASK[10]"/>
  <direct name="MASK11" input="BLK_TL-RAM.MASK[11]" output="SB_RAM.MASK[11]"/>
  <direct name="MASK12" input="BLK_TL-RAM.MASK[12]" output="SB_RAM.MASK[12]"/>
  <direct name="MASK13" input="BLK_TL-RAM.MASK[13]" output="SB_RAM.MASK[13]"/>
  <direct name="MASK14" input="BLK_TL-RAM.MASK[14]" output="SB_RAM.MASK[14]"/>
  <direct name="MASK15" input="BLK_TL-RAM.MASK[15]" output="SB_RAM.MASK[15]"/>

  <direct name="WADDR00" input="BLK_TL-RAM.WADDR[0]"  output="SB_RAM.WADDR[0]"/>
  <direct name="WADDR01" input="BLK_TL-RAM.WADDR[1]"  output="SB_RAM.WADDR[1]"/>
  <direct name="WADDR02" input="BLK_TL-RAM.WADDR[2]"  output="SB_RAM.WADDR[2]"/>
  <direct name="WADDR03" input="BLK_TL-RAM.WADDR[3]"  output="SB_RAM.WADDR[3]"/>
  <direct name="WADDR04" input="BLK_TL-RAM.WADDR[4]"  output="SB_RAM.WADDR[4]"/>
  <direct name="WADDR05" input="BLK_TL-RAM.WADDR[5]"  output="SB_RAM.WADDR[5]"/>
  <direct name="WADDR06" input="BLK_TL-RAM.WADDR[6]"  output="SB_RAM.WADDR[6]"/>
  <direct name="WADDR07" input="BLK_TL-RAM.WADDR[7]"  output="SB_RAM.WADDR[7]"/>
  <direct name="WADDR08" input="BLK_TL-RAM.WADDR[8]"  output="SB_RAM.WADDR[8]"/>
  <direct name="WADDR09" input="BLK_TL-RAM.WADDR[9]"  output="SB_RAM.WADDR[9]"/>
  <direct name="WADDR10" input="BLK_TL-RAM.WADDR[10]" output="SB_RAM.WADDR[10]"/>

  <direct name="WE"    input="BLK_TL-RAM.WE"          output="SB_RAM.WE" />
  <direct name="WCLKE" input="BLK_TL-RAM.WCLKE"       output="SB_RAM.WCLKE" />
  <direct name="WCLK"  input="BLK_TL-RAM.WCLK"        output="SB_RAM.WCLK" />
 </interconnect>

 <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
  <fc_override fc_type="abs" fc_val="2" port_name="RDATA" segment_name="local"/>
  <fc_override fc_type="abs" fc_val="2" port_name="RADDR"  segment_name="local"/>
  <fc_override fc_type="abs" fc_val="2" port_name="RE"     segment_name="local"/>
  <fc_override fc_type="abs" fc_val="2" port_name="RCLKE"  segment_name="local"/>
  <fc_override fc_type="abs" fc_val="2" port_name="RCLK"   segment_name="local"/>
  <fc_override fc_type="abs" fc_val="2" port_name="WDATA" segment_name="local"/>
  <fc_override fc_type="abs" fc_val="2" port_name="MASK"  segment_name="local"/>
  <fc_override fc_type="abs" fc_val="2" port_name="WADDR"  segment_name="local"/>
  <fc_override fc_type="abs" fc_val="2" port_name="WE"     segment_name="local"/>
  <fc_override fc_type="abs" fc_val="2" port_name="WCLKE"  segment_name="local"/>
  <fc_override fc_type="abs" fc_val="2" port_name="WCLK"   segment_name="local"/>
 </fc>

 <pinlocations pattern="custom">
  <!-- RAM Tile -->
   <loc side="right" xoffset="0" yoffset="1">
   BLK_TL-RAM.RDATA[8:15]
   BLK_TL-RAM.MASK[8:15]
   BLK_TL-RAM.WDATA[8:15]
   BLK_TL-RAM.RADDR
   BLK_TL-RAM.RCLKE
   BLK_TL-RAM.RCLK
   BLK_TL-RAM.RE
  </loc>
  <loc side="right" xoffset="0" yoffset="0">
   BLK_TL-RAM.RDATA[0:7]
   BLK_TL-RAM.MASK[0:7]
   BLK_TL-RAM.WDATA[0:7]
   BLK_TL-RAM.WADDR
   BLK_TL-RAM.WCLKE
   BLK_TL-RAM.WCLK
   BLK_TL-RAM.WE
  </loc>
 </pinlocations>

  <switchblock_locations pattern="external_full_internal_straight"/>
 <metadata>
  <meta name="hlc_tile">ramt_tile</meta>
 </metadata>
</pb_type>
<!-- End RAM -->
