// Seed: 3827137528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout supply0 id_1;
  wire id_20;
  assign id_1 = 1'b0;
endmodule
module module_0 #(
    parameter id_19 = 32'd32,
    parameter id_21 = 32'd60,
    parameter id_3  = 32'd76,
    parameter id_9  = 32'd68
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire _id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_13,
      id_5,
      id_8,
      id_16,
      id_13,
      id_4,
      id_10,
      id_13,
      id_10,
      id_2,
      id_15,
      id_13,
      id_2,
      id_10,
      id_11,
      id_13,
      id_2
  );
  inout wire id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  wire [module_1 : 1] id_18, _id_19, id_20, _id_21, id_22, id_23, id_24, id_25;
  logic [1 : id_9] id_26 = id_3;
  logic id_27[id_21  ==  id_3 : id_19] = -1 - id_20;
endmodule
