// Seed: 1710298045
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3
);
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd85,
    parameter id_9  = 32'd89
) (
    output wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    output wire id_8,
    input uwire _id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12,
    output tri1 id_13
);
  assign id_8  = (id_11) & 1 == -1 & id_3;
  assign id_13 = 1;
  wire _id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_7,
      id_4
  );
  assign id_0 = id_7;
  assign id_2 = id_3;
  wire [id_15 : id_9] id_16;
  parameter id_17 = 1;
endmodule
