Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/sed/Desktop/prueba/timer/prescaler.vhd" in Library work.
Architecture behavioral of Entity prescaler is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/prueba/timer/prescalersimple.vhd" in Library work.
Architecture behavioral of Entity prescalersimple is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/prueba/timer/cont.vhd" in Library work.
Architecture behavioral of Entity cont is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/prueba/timer/post_div.vhd" in Library work.
Architecture behavioral of Entity post_div is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/prueba/timer/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/prueba/timer/decoder.vhd" in Library work.
Architecture dataflow of Entity decoder is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/prueba/timer/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <prescaler> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <prescalersimple> in library <work> (architecture <behavioral>) with generics.
	width = 200

Analyzing hierarchy for entity <prescalersimple> in library <work> (architecture <behavioral>) with generics.
	width = 50000000

Analyzing hierarchy for entity <cont> in library <work> (architecture <behavioral>) with generics.
	width = 25

Analyzing hierarchy for entity <post_div> in library <work> (architecture <behavioral>) with generics.
	width = 25

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <prescaler> in library <work> (Architecture <behavioral>).
Entity <prescaler> analyzed. Unit <prescaler> generated.

Analyzing generic Entity <prescalersimple.1> in library <work> (Architecture <behavioral>).
	width = 200
Entity <prescalersimple.1> analyzed. Unit <prescalersimple.1> generated.

Analyzing generic Entity <prescalersimple.2> in library <work> (Architecture <behavioral>).
	width = 50000000
Entity <prescalersimple.2> analyzed. Unit <prescalersimple.2> generated.

Analyzing generic Entity <cont> in library <work> (Architecture <behavioral>).
	width = 25
Entity <cont> analyzed. Unit <cont> generated.

Analyzing generic Entity <post_div> in library <work> (Architecture <behavioral>).
	width = 25
Entity <post_div> analyzed. Unit <post_div> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/sed/Desktop/prueba/timer/mux.vhd" line 74: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/sed/Desktop/prueba/timer/mux.vhd" line 52: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sel_mux>, <dig4>, <dig3>, <dig2>, <dig1>
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <decoder> in library <work> (Architecture <dataflow>).
Entity <decoder> analyzed. Unit <decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <prescaler>.
    Related source file is "C:/Users/sed/Desktop/prueba/timer/prescaler.vhd".
    Found 1-bit register for signal <sal>.
    Found 32-bit up counter for signal <cont>.
    Found 32-bit adder for signal <cont$add0000> created at line 33.
    Found 32-bit comparator greatequal for signal <cont$cmp_ge0000> created at line 34.
    Found 32-bit register for signal <pulse>.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <prescaler> synthesized.


Synthesizing Unit <prescalersimple_1>.
    Related source file is "C:/Users/sed/Desktop/prueba/timer/prescalersimple.vhd".
    Found 1-bit register for signal <sal>.
    Found 32-bit up counter for signal <cont>.
    Found 32-bit adder for signal <cont$add0000> created at line 23.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <prescalersimple_1> synthesized.


Synthesizing Unit <prescalersimple_2>.
    Related source file is "C:/Users/sed/Desktop/prueba/timer/prescalersimple.vhd".
    Found 1-bit register for signal <sal>.
    Found 32-bit up counter for signal <cont>.
    Found 32-bit adder for signal <cont$add0000> created at line 23.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <prescalersimple_2> synthesized.


Synthesizing Unit <cont>.
    Related source file is "C:/Users/sed/Desktop/prueba/timer/cont.vhd".
    Using one-hot encoding for signal <prev_ent>.
    Using one-hot encoding for signal <prev_pres>.
    Found 26-bit register for signal <sal>.
    Found 32-bit up counter for signal <cont>.
    Found 32-bit adder for signal <cont$addsub0000> created at line 30.
    Found 2-bit register for signal <prev_ent>.
    Found 2-bit register for signal <prev_pres>.
    Summary:
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cont> synthesized.


Synthesizing Unit <post_div>.
    Related source file is "C:/Users/sed/Desktop/prueba/timer/post_div.vhd".
WARNING:Xst:643 - "C:/Users/sed/Desktop/prueba/timer/post_div.vhd" line 57: The result of a 32x9-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/sed/Desktop/prueba/timer/post_div.vhd" line 59: The result of a 32x8-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/sed/Desktop/prueba/timer/post_div.vhd" line 52: The result of a 26x10-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/sed/Desktop/prueba/timer/post_div.vhd" line 62: The result of a 32x5-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 4-bit register for signal <dig1>.
    Found 4-bit register for signal <dig2>.
    Found 4-bit register for signal <dig3>.
    Found 4-bit register for signal <dig4>.
    Found 32x9-bit multiplier for signal <$mult0001> created at line 57.
    Found 32-bit adder for signal <a$add0000>.
    Found 32-bit adder for signal <a$add0001>.
    Found 32-bit adder for signal <a$add0002>.
    Found 32-bit adder for signal <a$addsub0000>.
    Found 32-bit adder for signal <a$addsub0001>.
    Found 32-bit adder for signal <a$addsub0002>.
    Found 22-bit subtractor for signal <a$addsub0003> created at line 52.
    Found 22-bit subtractor for signal <a$addsub0004> created at line 57.
    Found 32-bit subtractor for signal <a$addsub0005> created at line 57.
    Found 26x5-bit multiplier for signal <a$mult0005> created at line 54.
    Found 32x8-bit multiplier for signal <a$mult0006> created at line 59.
    Found 26x10-bit multiplier for signal <a$mult0007> created at line 52.
    Found 32x5-bit multiplier for signal <a$mult0008> created at line 62.
    Found 22-bit subtractor for signal <a$sub0000> created at line 62.
    Found 26-bit subtractor for signal <sub0000$sub0000> created at line 52.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  11 Adder/Subtractor(s).
	inferred   5 Multiplier(s).
Unit <post_div> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/Users/sed/Desktop/prueba/timer/mux.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <num>.
    Found 1-of-4 decoder for signal <digctrl>.
    Found 2-bit up counter for signal <sel_mux>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <mux> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "C:/Users/sed/Desktop/prueba/timer/decoder.vhd".
    Found 16x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/sed/Desktop/prueba/timer/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 5
 26x10-bit multiplier                                  : 1
 26x5-bit multiplier                                   : 1
 32x5-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
 32x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 15
 22-bit subtractor                                     : 3
 26-bit subtractor                                     : 1
 32-bit adder                                          : 10
 32-bit subtractor                                     : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 32-bit up counter                                     : 4
# Registers                                            : 11
 1-bit register                                        : 3
 2-bit register                                        : 2
 26-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 4
# Comparators                                          : 1
 32-bit comparator greatequal                          : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <pulse_0> in Unit <Inst_prescaler> is equivalent to the following 13 FFs/Latches, which will be removed : <pulse_2> <pulse_3> <pulse_10> <pulse_11> <pulse_16> <pulse_18> <pulse_24> <pulse_26> <pulse_27> <pulse_28> <pulse_29> <pulse_30> <pulse_31> 
INFO:Xst:2261 - The FF/Latch <pulse_6> in Unit <Inst_prescaler> is equivalent to the following 2 FFs/Latches, which will be removed : <pulse_8> <pulse_9> 
INFO:Xst:2261 - The FF/Latch <pulse_14> in Unit <Inst_prescaler> is equivalent to the following FF/Latch, which will be removed : <pulse_15> 
INFO:Xst:2261 - The FF/Latch <pulse_7> in Unit <Inst_prescaler> is equivalent to the following 9 FFs/Latches, which will be removed : <pulse_12> <pulse_13> <pulse_17> <pulse_19> <pulse_20> <pulse_21> <pulse_22> <pulse_23> <pulse_25> 
INFO:Xst:2261 - The FF/Latch <pulse_1> in Unit <Inst_prescaler> is equivalent to the following FF/Latch, which will be removed : <pulse_5> 
WARNING:Xst:1293 - FF/Latch <pulse_0> has a constant value of 0 in block <Inst_prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <prev_ent_1> of sequential type is unconnected in block <Inst_cont>.
WARNING:Xst:2677 - Node <prev_pres_1> of sequential type is unconnected in block <Inst_cont>.
WARNING:Xst:2677 - Node <prev_ent_1> of sequential type is unconnected in block <cont>.
WARNING:Xst:2677 - Node <prev_pres_1> of sequential type is unconnected in block <cont>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 5
 26x10-bit multiplier                                  : 1
 26x5-bit multiplier                                   : 1
 32x5-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
 32x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 15
 14-bit adder                                          : 1
 22-bit subtractor                                     : 3
 26-bit adder                                          : 1
 26-bit subtractor                                     : 1
 32-bit adder                                          : 7
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 32-bit up counter                                     : 4
# Registers                                            : 79
 Flip-Flops                                            : 79
# Comparators                                          : 1
 32-bit comparator greatequal                          : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <pulse_0> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_2> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_3> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_10> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_11> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_16> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_18> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_24> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_26> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_27> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_28> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_29> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_30> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_31> has a constant value of 0 in block <prescaler>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pulse_6> in Unit <prescaler> is equivalent to the following 2 FFs/Latches, which will be removed : <pulse_8> <pulse_9> 
INFO:Xst:2261 - The FF/Latch <pulse_14> in Unit <prescaler> is equivalent to the following FF/Latch, which will be removed : <pulse_15> 
INFO:Xst:2261 - The FF/Latch <pulse_7> in Unit <prescaler> is equivalent to the following 9 FFs/Latches, which will be removed : <pulse_12> <pulse_13> <pulse_17> <pulse_19> <pulse_20> <pulse_21> <pulse_22> <pulse_23> <pulse_25> 
INFO:Xst:2261 - The FF/Latch <pulse_1> in Unit <prescaler> is equivalent to the following FF/Latch, which will be removed : <pulse_5> 
WARNING:Xst:2677 - Node <cont_26> of sequential type is unconnected in block <cont>.
WARNING:Xst:2677 - Node <cont_27> of sequential type is unconnected in block <cont>.
WARNING:Xst:2677 - Node <cont_28> of sequential type is unconnected in block <cont>.
WARNING:Xst:2677 - Node <cont_29> of sequential type is unconnected in block <cont>.
WARNING:Xst:2677 - Node <cont_30> of sequential type is unconnected in block <cont>.
WARNING:Xst:2677 - Node <cont_31> of sequential type is unconnected in block <cont>.

Optimizing unit <top> ...

Optimizing unit <prescaler> ...

Optimizing unit <cont> ...

Optimizing unit <post_div> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 17.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 176
 Flip-Flops                                            : 176

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 1520
#      GND                         : 1
#      INV                         : 114
#      LUT1                        : 240
#      LUT2                        : 147
#      LUT3                        : 45
#      LUT4                        : 55
#      MUXCY                       : 480
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 433
# FlipFlops/Latches                : 176
#      FD                          : 16
#      FDE                         : 26
#      FDR                         : 101
#      FDRE                        : 29
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11
# MULTs                            : 8
#      MULT18X18                   : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      320  out of   1920    16%  
 Number of Slice Flip Flops:            176  out of   3840     4%  
 Number of 4 input LUTs:                601  out of   3840    15%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    173     9%  
 Number of MULT18X18s:                    8  out of     12    66%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
clk_gl                             | BUFGP                     | 158   |
Inst_prescalersimple1/sal          | NONE(Inst_mux/sel_mux_0)  | 2     |
Inst_prescalersimple2/sal          | NONE(Inst_post_div/dig4_3)| 16    |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.521ns (Maximum Frequency: 95.047MHz)
   Minimum input arrival time before clock: 9.558ns
   Maximum output required time after clock: 9.994ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gl'
  Clock period: 10.521ns (frequency: 95.047MHz)
  Total number of paths / destination ports: 63851 / 328
-------------------------------------------------------------------------
Delay:               10.521ns (Levels of Logic = 32)
  Source:            Inst_prescalersimple1/cont_1 (FF)
  Destination:       Inst_prescalersimple1/sal (FF)
  Source Clock:      clk_gl rising
  Destination Clock: clk_gl rising

  Data Path: Inst_prescalersimple1/cont_1 to Inst_prescalersimple1/sal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  Inst_prescalersimple1/cont_1 (Inst_prescalersimple1/cont_1)
     LUT1:I0->O            1   0.479   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<1>_rt (Inst_prescalersimple1/Madd_cont_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<1> (Inst_prescalersimple1/Madd_cont_add0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<2> (Inst_prescalersimple1/Madd_cont_add0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<3> (Inst_prescalersimple1/Madd_cont_add0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<4> (Inst_prescalersimple1/Madd_cont_add0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<5> (Inst_prescalersimple1/Madd_cont_add0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<6> (Inst_prescalersimple1/Madd_cont_add0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<7> (Inst_prescalersimple1/Madd_cont_add0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<8> (Inst_prescalersimple1/Madd_cont_add0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<9> (Inst_prescalersimple1/Madd_cont_add0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<10> (Inst_prescalersimple1/Madd_cont_add0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<11> (Inst_prescalersimple1/Madd_cont_add0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<12> (Inst_prescalersimple1/Madd_cont_add0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<13> (Inst_prescalersimple1/Madd_cont_add0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<14> (Inst_prescalersimple1/Madd_cont_add0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<15> (Inst_prescalersimple1/Madd_cont_add0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<16> (Inst_prescalersimple1/Madd_cont_add0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<17> (Inst_prescalersimple1/Madd_cont_add0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<18> (Inst_prescalersimple1/Madd_cont_add0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<19> (Inst_prescalersimple1/Madd_cont_add0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/Madd_cont_add0000_cy<20> (Inst_prescalersimple1/Madd_cont_add0000_cy<20>)
     XORCY:CI->O           1   0.786   0.976  Inst_prescalersimple1/Madd_cont_add0000_xor<21> (Inst_prescalersimple1/cont_add0000<21>)
     LUT4:I0->O            1   0.479   0.000  Inst_prescalersimple1/cont_cmp_eq0000_wg_lut<0> (Inst_prescalersimple1/cont_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<0> (Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<1> (Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<2> (Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<3> (Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.055   0.000  Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<4> (Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<5> (Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<6> (Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.246   1.580  Inst_prescalersimple1/cont_cmp_eq0000_wg_cy<7> (Inst_prescalersimple1/cont_cmp_eq0000)
     INV:I->O              1   0.479   0.681  Inst_prescalersimple1/sal_not00011_INV_0 (Inst_prescalersimple1/sal_not0001)
     FDR:R                     0.892          Inst_prescalersimple1/sal
    ----------------------------------------
    Total                     10.521ns (6.244ns logic, 4.277ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_prescalersimple1/sal'
  Clock period: 4.047ns (frequency: 247.081MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               4.047ns (Levels of Logic = 1)
  Source:            Inst_mux/sel_mux_0 (FF)
  Destination:       Inst_mux/sel_mux_0 (FF)
  Source Clock:      Inst_prescalersimple1/sal rising
  Destination Clock: Inst_prescalersimple1/sal rising

  Data Path: Inst_mux/sel_mux_0 to Inst_mux/sel_mux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.626   1.305  Inst_mux/sel_mux_0 (Inst_mux/sel_mux_0)
     LUT2:I0->O            2   0.479   0.745  Inst_mux/sel_mux_cmp_eq00001 (Inst_mux/sel_mux_cmp_eq0000)
     FDR:R                     0.892          Inst_mux/sel_mux_0
    ----------------------------------------
    Total                      4.047ns (1.997ns logic, 2.050ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gl'
  Total number of paths / destination ports: 1853 / 99
-------------------------------------------------------------------------
Offset:              9.558ns (Levels of Logic = 25)
  Source:            sel1_gl (PAD)
  Destination:       Inst_prescaler/sal (FF)
  Destination Clock: clk_gl rising

  Data Path: sel1_gl to Inst_prescaler/sal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  sel1_gl_IBUF (sel1_gl_IBUF)
     LUT4:I0->O           10   0.479   1.259  Inst_prescaler/pulse_mux0000<12>1 (Inst_prescaler/pulse_mux0000<12>)
     LUT2:I0->O            1   0.479   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_lut<5> (Inst_prescaler/Mcompar_cont_cmp_ge0000_lut<5>)
     MUXCY:S->O            1   0.435   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<5> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<6> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<7> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<8> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<9> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<10> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<11> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<12> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<13> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<14> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<15> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<16> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<17> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<18> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<19> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<20> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<21> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<21>)
     MUXCY:CI->O           1   0.055   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<22> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<23> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<24> (Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<24>)
     MUXCY:CI->O          33   0.246   1.580  Inst_prescaler/Mcompar_cont_cmp_ge0000_cy<25> (Inst_prescaler/cont_cmp_ge0000)
     INV:I->O              1   0.479   0.681  Inst_prescaler/sal_not00011_INV_0 (Inst_prescaler/sal_not0001)
     FDR:R                     0.892          Inst_prescaler/sal
    ----------------------------------------
    Total                      9.558ns (4.779ns logic, 4.779ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_prescalersimple1/sal'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              9.994ns (Levels of Logic = 4)
  Source:            Inst_mux/sel_mux_0 (FF)
  Destination:       num_gl<6> (PAD)
  Source Clock:      Inst_prescalersimple1/sal rising

  Data Path: Inst_mux/sel_mux_0 to num_gl<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.626   1.305  Inst_mux/sel_mux_0 (Inst_mux/sel_mux_0)
     LUT3:I0->O            1   0.479   0.000  Inst_mux/Mmux_num_3 (Inst_mux/Mmux_num_3)
     MUXF5:I1->O           7   0.314   1.201  Inst_mux/Mmux_num_2_f5 (signal_salmux<0>)
     LUT4:I0->O            1   0.479   0.681  Inst_decoder/Mrom_led41 (num_gl_4_OBUF)
     OBUF:I->O                 4.909          num_gl_4_OBUF (num_gl<4>)
    ----------------------------------------
    Total                      9.994ns (6.807ns logic, 3.187ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_prescalersimple2/sal'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              9.540ns (Levels of Logic = 4)
  Source:            Inst_post_div/dig4_1 (FF)
  Destination:       num_gl<6> (PAD)
  Source Clock:      Inst_prescalersimple2/sal rising

  Data Path: Inst_post_div/dig4_1 to num_gl<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.626   0.851  Inst_post_div/dig4_1 (Inst_post_div/dig4_1)
     LUT3:I1->O            1   0.479   0.000  Inst_mux/Mmux_num_41 (Inst_mux/Mmux_num_41)
     MUXF5:I0->O           7   0.314   1.201  Inst_mux/Mmux_num_2_f5_0 (signal_salmux<1>)
     LUT4:I0->O            1   0.479   0.681  Inst_decoder/Mrom_led21 (num_gl_2_OBUF)
     OBUF:I->O                 4.909          num_gl_2_OBUF (num_gl<2>)
    ----------------------------------------
    Total                      9.540ns (6.807ns logic, 2.733ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.06 secs
 
--> 

Total memory usage is 266228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :   11 (   0 filtered)

