

================================================================
== Vitis HLS Report for 'relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s'
================================================================
* Date:           Mon Mar 10 19:11:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.607 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.60>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:39->firmware/myproject.cpp:72]   --->   Operation 2 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%layer13_out_31_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_31_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 3 'read' 'layer13_out_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%layer13_out_28_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_28_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 4 'read' 'layer13_out_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%layer13_out_27_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_27_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 5 'read' 'layer13_out_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer13_out_19_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_19_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 6 'read' 'layer13_out_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer13_out_16_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_16_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 7 'read' 'layer13_out_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer13_out_15_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_15_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 8 'read' 'layer13_out_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer13_out_14_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_14_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 9 'read' 'layer13_out_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer13_out_12_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_12_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 10 'read' 'layer13_out_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer13_out_11_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_11_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 11 'read' 'layer13_out_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer13_out_9_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_9_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 12 'read' 'layer13_out_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer13_out_5_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_5_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 13 'read' 'layer13_out_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer13_out_0_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %layer13_out_0_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72]   --->   Operation 14 'read' 'layer13_out_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.63ns)   --->   "%icmp_ln45 = icmp_sgt  i11 %layer13_out_0_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 15 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i11 %layer13_out_0_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 16 'trunc' 'trunc_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.96ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i9 %trunc_ln46, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 17 'select' 'select_ln45' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.63ns)   --->   "%icmp_ln45_41 = icmp_sgt  i11 %layer13_out_5_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 18 'icmp' 'icmp_ln45_41' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln46_41 = trunc i11 %layer13_out_5_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 19 'trunc' 'trunc_ln46_41' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.96ns)   --->   "%select_ln45_41 = select i1 %icmp_ln45_41, i9 %trunc_ln46_41, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 20 'select' 'select_ln45_41' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.63ns)   --->   "%icmp_ln45_42 = icmp_sgt  i11 %layer13_out_9_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 21 'icmp' 'icmp_ln45_42' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln46_42 = trunc i11 %layer13_out_9_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 22 'trunc' 'trunc_ln46_42' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.96ns)   --->   "%select_ln45_42 = select i1 %icmp_ln45_42, i9 %trunc_ln46_42, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 23 'select' 'select_ln45_42' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.63ns)   --->   "%icmp_ln45_43 = icmp_sgt  i11 %layer13_out_11_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 24 'icmp' 'icmp_ln45_43' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln46_43 = trunc i11 %layer13_out_11_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 25 'trunc' 'trunc_ln46_43' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.96ns)   --->   "%select_ln45_43 = select i1 %icmp_ln45_43, i9 %trunc_ln46_43, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 26 'select' 'select_ln45_43' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.63ns)   --->   "%icmp_ln45_44 = icmp_sgt  i11 %layer13_out_12_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 27 'icmp' 'icmp_ln45_44' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln46_44 = trunc i11 %layer13_out_12_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 28 'trunc' 'trunc_ln46_44' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.96ns)   --->   "%select_ln45_44 = select i1 %icmp_ln45_44, i9 %trunc_ln46_44, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 29 'select' 'select_ln45_44' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.63ns)   --->   "%icmp_ln45_45 = icmp_sgt  i11 %layer13_out_14_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 30 'icmp' 'icmp_ln45_45' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln46_45 = trunc i11 %layer13_out_14_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 31 'trunc' 'trunc_ln46_45' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.96ns)   --->   "%select_ln45_45 = select i1 %icmp_ln45_45, i9 %trunc_ln46_45, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 32 'select' 'select_ln45_45' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.63ns)   --->   "%icmp_ln45_46 = icmp_sgt  i11 %layer13_out_15_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 33 'icmp' 'icmp_ln45_46' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln46_46 = trunc i11 %layer13_out_15_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 34 'trunc' 'trunc_ln46_46' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.96ns)   --->   "%select_ln45_46 = select i1 %icmp_ln45_46, i9 %trunc_ln46_46, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 35 'select' 'select_ln45_46' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.63ns)   --->   "%icmp_ln45_47 = icmp_sgt  i11 %layer13_out_16_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 36 'icmp' 'icmp_ln45_47' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln46_47 = trunc i11 %layer13_out_16_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 37 'trunc' 'trunc_ln46_47' <Predicate = (icmp_ln45_47)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.96ns)   --->   "%select_ln45_47 = select i1 %icmp_ln45_47, i9 %trunc_ln46_47, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 38 'select' 'select_ln45_47' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.63ns)   --->   "%icmp_ln45_48 = icmp_sgt  i11 %layer13_out_19_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 39 'icmp' 'icmp_ln45_48' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln46_48 = trunc i11 %layer13_out_19_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 40 'trunc' 'trunc_ln46_48' <Predicate = (icmp_ln45_48)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.96ns)   --->   "%select_ln45_48 = select i1 %icmp_ln45_48, i9 %trunc_ln46_48, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 41 'select' 'select_ln45_48' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.63ns)   --->   "%icmp_ln45_49 = icmp_sgt  i11 %layer13_out_27_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 42 'icmp' 'icmp_ln45_49' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln46_49 = trunc i11 %layer13_out_27_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 43 'trunc' 'trunc_ln46_49' <Predicate = (icmp_ln45_49)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.96ns)   --->   "%select_ln45_49 = select i1 %icmp_ln45_49, i9 %trunc_ln46_49, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 44 'select' 'select_ln45_49' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.63ns)   --->   "%icmp_ln45_50 = icmp_sgt  i11 %layer13_out_28_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 45 'icmp' 'icmp_ln45_50' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln46_50 = trunc i11 %layer13_out_28_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 46 'trunc' 'trunc_ln46_50' <Predicate = (icmp_ln45_50)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.96ns)   --->   "%select_ln45_50 = select i1 %icmp_ln45_50, i9 %trunc_ln46_50, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 47 'select' 'select_ln45_50' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.63ns)   --->   "%icmp_ln45_51 = icmp_sgt  i11 %layer13_out_31_val_read, i11 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 48 'icmp' 'icmp_ln45_51' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln46_51 = trunc i11 %layer13_out_31_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:72]   --->   Operation 49 'trunc' 'trunc_ln46_51' <Predicate = (icmp_ln45_51)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.96ns)   --->   "%select_ln45_51 = select i1 %icmp_ln45_51, i9 %trunc_ln46_51, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 50 'select' 'select_ln45_51' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv = insertvalue i108 <undef>, i9 %select_ln45" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 51 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i108 %mrv, i9 %select_ln45_41" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 52 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i108 %mrv_1, i9 %select_ln45_42" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 53 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i108 %mrv_2, i9 %select_ln45_43" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 54 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i108 %mrv_3, i9 %select_ln45_44" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 55 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i108 %mrv_4, i9 %select_ln45_45" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 56 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i108 %mrv_5, i9 %select_ln45_46" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 57 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i108 %mrv_6, i9 %select_ln45_47" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 58 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i108 %mrv_7, i9 %select_ln45_48" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 59 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i108 %mrv_8, i9 %select_ln45_49" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 60 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i108 %mrv_9, i9 %select_ln45_50" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 61 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i108 %mrv_10, i9 %select_ln45_51" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 62 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i108 %mrv_11" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72]   --->   Operation 63 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.607ns
The critical path consists of the following:
	wire read operation ('layer13_out_0_val_read', firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72) on port 'layer13_out_0_val' (firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:72) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72) [26]  (1.639 ns)
	'select' operation 9 bit ('res', firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:72) [28]  (0.968 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
