<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_pioc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_pioc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__pioc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5e03248d744f70fd258f5e400af8114f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a5e03248d744f70fd258f5e400af8114f">REG_PIOC_PER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1200U)</td></tr>
<tr class="memdesc:a5e03248d744f70fd258f5e400af8114f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) PIO Enable Register  <a href="#a5e03248d744f70fd258f5e400af8114f">More...</a><br /></td></tr>
<tr class="separator:a5e03248d744f70fd258f5e400af8114f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106aa363d1502ea19fb52f783b37bc2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a106aa363d1502ea19fb52f783b37bc2d">REG_PIOC_PDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1204U)</td></tr>
<tr class="memdesc:a106aa363d1502ea19fb52f783b37bc2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) PIO Disable Register  <a href="#a106aa363d1502ea19fb52f783b37bc2d">More...</a><br /></td></tr>
<tr class="separator:a106aa363d1502ea19fb52f783b37bc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5353f1ef343fc23335ace86a5b40bfdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a5353f1ef343fc23335ace86a5b40bfdb">REG_PIOC_PSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1208U)</td></tr>
<tr class="memdesc:a5353f1ef343fc23335ace86a5b40bfdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) PIO Status Register  <a href="#a5353f1ef343fc23335ace86a5b40bfdb">More...</a><br /></td></tr>
<tr class="separator:a5353f1ef343fc23335ace86a5b40bfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15ce5a7b3a9bdb1fa2ce5e0c359a521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#ab15ce5a7b3a9bdb1fa2ce5e0c359a521">REG_PIOC_OER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1210U)</td></tr>
<tr class="memdesc:ab15ce5a7b3a9bdb1fa2ce5e0c359a521"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Enable Register  <a href="#ab15ce5a7b3a9bdb1fa2ce5e0c359a521">More...</a><br /></td></tr>
<tr class="separator:ab15ce5a7b3a9bdb1fa2ce5e0c359a521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529953892e8a52f64349378ffc6ca14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a529953892e8a52f64349378ffc6ca14b">REG_PIOC_ODR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1214U)</td></tr>
<tr class="memdesc:a529953892e8a52f64349378ffc6ca14b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Disable Register  <a href="#a529953892e8a52f64349378ffc6ca14b">More...</a><br /></td></tr>
<tr class="separator:a529953892e8a52f64349378ffc6ca14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada0a7710746db02bf01e02a233d1f721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#ada0a7710746db02bf01e02a233d1f721">REG_PIOC_OSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1218U)</td></tr>
<tr class="memdesc:ada0a7710746db02bf01e02a233d1f721"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Status Register  <a href="#ada0a7710746db02bf01e02a233d1f721">More...</a><br /></td></tr>
<tr class="separator:ada0a7710746db02bf01e02a233d1f721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5d14d56b5cb3e570ef5ee5fdab8137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#aee5d14d56b5cb3e570ef5ee5fdab8137">REG_PIOC_IFER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1220U)</td></tr>
<tr class="memdesc:aee5d14d56b5cb3e570ef5ee5fdab8137"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Glitch Input Filter Enable Register  <a href="#aee5d14d56b5cb3e570ef5ee5fdab8137">More...</a><br /></td></tr>
<tr class="separator:aee5d14d56b5cb3e570ef5ee5fdab8137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9366f7110327f74031369b7e01c796c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a9366f7110327f74031369b7e01c796c8">REG_PIOC_IFDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1224U)</td></tr>
<tr class="memdesc:a9366f7110327f74031369b7e01c796c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Glitch Input Filter Disable Register  <a href="#a9366f7110327f74031369b7e01c796c8">More...</a><br /></td></tr>
<tr class="separator:a9366f7110327f74031369b7e01c796c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ab746dcd90461d9925d26a7a05ee80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#aa5ab746dcd90461d9925d26a7a05ee80">REG_PIOC_IFSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1228U)</td></tr>
<tr class="memdesc:aa5ab746dcd90461d9925d26a7a05ee80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Glitch Input Filter Status Register  <a href="#aa5ab746dcd90461d9925d26a7a05ee80">More...</a><br /></td></tr>
<tr class="separator:aa5ab746dcd90461d9925d26a7a05ee80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82bcf64a297ea5a730c84a42e4ad1845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a82bcf64a297ea5a730c84a42e4ad1845">REG_PIOC_SODR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1230U)</td></tr>
<tr class="memdesc:a82bcf64a297ea5a730c84a42e4ad1845"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Set Output Data Register  <a href="#a82bcf64a297ea5a730c84a42e4ad1845">More...</a><br /></td></tr>
<tr class="separator:a82bcf64a297ea5a730c84a42e4ad1845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd334123b5fee715e62344825356debf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#abd334123b5fee715e62344825356debf">REG_PIOC_CODR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1234U)</td></tr>
<tr class="memdesc:abd334123b5fee715e62344825356debf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Clear Output Data Register  <a href="#abd334123b5fee715e62344825356debf">More...</a><br /></td></tr>
<tr class="separator:abd334123b5fee715e62344825356debf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa29ae65141df48fd5f5139c90c182640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#aa29ae65141df48fd5f5139c90c182640">REG_PIOC_ODSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E1238U)</td></tr>
<tr class="memdesc:aa29ae65141df48fd5f5139c90c182640"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Data Status Register  <a href="#aa29ae65141df48fd5f5139c90c182640">More...</a><br /></td></tr>
<tr class="separator:aa29ae65141df48fd5f5139c90c182640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de1ff31f5c725b802821d4e557874f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a8de1ff31f5c725b802821d4e557874f2">REG_PIOC_PDSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E123CU)</td></tr>
<tr class="memdesc:a8de1ff31f5c725b802821d4e557874f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pin Data Status Register  <a href="#a8de1ff31f5c725b802821d4e557874f2">More...</a><br /></td></tr>
<tr class="separator:a8de1ff31f5c725b802821d4e557874f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada50d93680fe7a784dbedd07cf5fea34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#ada50d93680fe7a784dbedd07cf5fea34">REG_PIOC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1240U)</td></tr>
<tr class="memdesc:ada50d93680fe7a784dbedd07cf5fea34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Interrupt Enable Register  <a href="#ada50d93680fe7a784dbedd07cf5fea34">More...</a><br /></td></tr>
<tr class="separator:ada50d93680fe7a784dbedd07cf5fea34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841265b1a13349be829a98482fde2b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a841265b1a13349be829a98482fde2b14">REG_PIOC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1244U)</td></tr>
<tr class="memdesc:a841265b1a13349be829a98482fde2b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Interrupt Disable Register  <a href="#a841265b1a13349be829a98482fde2b14">More...</a><br /></td></tr>
<tr class="separator:a841265b1a13349be829a98482fde2b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9c06e66665886b1830ac33b7a67aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a4c9c06e66665886b1830ac33b7a67aa3">REG_PIOC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1248U)</td></tr>
<tr class="memdesc:a4c9c06e66665886b1830ac33b7a67aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Interrupt Mask Register  <a href="#a4c9c06e66665886b1830ac33b7a67aa3">More...</a><br /></td></tr>
<tr class="separator:a4c9c06e66665886b1830ac33b7a67aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e4a6456fd77ef639ca3273ac2289cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a62e4a6456fd77ef639ca3273ac2289cb">REG_PIOC_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E124CU)</td></tr>
<tr class="memdesc:a62e4a6456fd77ef639ca3273ac2289cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Interrupt Status Register  <a href="#a62e4a6456fd77ef639ca3273ac2289cb">More...</a><br /></td></tr>
<tr class="separator:a62e4a6456fd77ef639ca3273ac2289cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec442b232638fe54d6ee7df550e2e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a0ec442b232638fe54d6ee7df550e2e5c">REG_PIOC_MDER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1250U)</td></tr>
<tr class="memdesc:a0ec442b232638fe54d6ee7df550e2e5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Multi-driver Enable Register  <a href="#a0ec442b232638fe54d6ee7df550e2e5c">More...</a><br /></td></tr>
<tr class="separator:a0ec442b232638fe54d6ee7df550e2e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa524ff4779d97e2f46ff4f2b4e295b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#aa524ff4779d97e2f46ff4f2b4e295b9b">REG_PIOC_MDDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1254U)</td></tr>
<tr class="memdesc:aa524ff4779d97e2f46ff4f2b4e295b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Multi-driver Disable Register  <a href="#aa524ff4779d97e2f46ff4f2b4e295b9b">More...</a><br /></td></tr>
<tr class="separator:aa524ff4779d97e2f46ff4f2b4e295b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e7f4860896acca839c46d96b1e84ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a31e7f4860896acca839c46d96b1e84ce">REG_PIOC_MDSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1258U)</td></tr>
<tr class="memdesc:a31e7f4860896acca839c46d96b1e84ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Multi-driver Status Register  <a href="#a31e7f4860896acca839c46d96b1e84ce">More...</a><br /></td></tr>
<tr class="separator:a31e7f4860896acca839c46d96b1e84ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2652c1b03576a384c17724d7bd6bd2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a2652c1b03576a384c17724d7bd6bd2e3">REG_PIOC_PUDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1260U)</td></tr>
<tr class="memdesc:a2652c1b03576a384c17724d7bd6bd2e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pull-up Disable Register  <a href="#a2652c1b03576a384c17724d7bd6bd2e3">More...</a><br /></td></tr>
<tr class="separator:a2652c1b03576a384c17724d7bd6bd2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61805699bea48dc7a58bc95143666a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#ae61805699bea48dc7a58bc95143666a1">REG_PIOC_PUER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1264U)</td></tr>
<tr class="memdesc:ae61805699bea48dc7a58bc95143666a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pull-up Enable Register  <a href="#ae61805699bea48dc7a58bc95143666a1">More...</a><br /></td></tr>
<tr class="separator:ae61805699bea48dc7a58bc95143666a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e3546151af6c2db8d4d39896dbf4278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a9e3546151af6c2db8d4d39896dbf4278">REG_PIOC_PUSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1268U)</td></tr>
<tr class="memdesc:a9e3546151af6c2db8d4d39896dbf4278"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pad Pull-up Status Register  <a href="#a9e3546151af6c2db8d4d39896dbf4278">More...</a><br /></td></tr>
<tr class="separator:a9e3546151af6c2db8d4d39896dbf4278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fcc214e84acc0d0ce0df98282ccefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a30fcc214e84acc0d0ce0df98282ccefb">REG_PIOC_ABSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E1270U)</td></tr>
<tr class="memdesc:a30fcc214e84acc0d0ce0df98282ccefb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Peripheral AB Select Register  <a href="#a30fcc214e84acc0d0ce0df98282ccefb">More...</a><br /></td></tr>
<tr class="separator:a30fcc214e84acc0d0ce0df98282ccefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315acf6d60d670414a057c2be7044504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a315acf6d60d670414a057c2be7044504">REG_PIOC_SCIFSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1280U)</td></tr>
<tr class="memdesc:a315acf6d60d670414a057c2be7044504"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) System Clock Glitch Input Filter Select Register  <a href="#a315acf6d60d670414a057c2be7044504">More...</a><br /></td></tr>
<tr class="separator:a315acf6d60d670414a057c2be7044504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a091d4f5e57e1377dcc039e55e103f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a35a091d4f5e57e1377dcc039e55e103f">REG_PIOC_DIFSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1284U)</td></tr>
<tr class="memdesc:a35a091d4f5e57e1377dcc039e55e103f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Debouncing Input Filter Select Register  <a href="#a35a091d4f5e57e1377dcc039e55e103f">More...</a><br /></td></tr>
<tr class="separator:a35a091d4f5e57e1377dcc039e55e103f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc5e1fa1c2e591a8e92636229fc8cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a6fc5e1fa1c2e591a8e92636229fc8cdf">REG_PIOC_IFDGSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1288U)</td></tr>
<tr class="memdesc:a6fc5e1fa1c2e591a8e92636229fc8cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Glitch or Debouncing Input Filter Clock Selection Status Register  <a href="#a6fc5e1fa1c2e591a8e92636229fc8cdf">More...</a><br /></td></tr>
<tr class="separator:a6fc5e1fa1c2e591a8e92636229fc8cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f215bd19a38b1cb9ce71e70885c0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a59f215bd19a38b1cb9ce71e70885c0ba">REG_PIOC_SCDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E128CU)</td></tr>
<tr class="memdesc:a59f215bd19a38b1cb9ce71e70885c0ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Slow Clock Divider Debouncing Register  <a href="#a59f215bd19a38b1cb9ce71e70885c0ba">More...</a><br /></td></tr>
<tr class="separator:a59f215bd19a38b1cb9ce71e70885c0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee065eabe774ee640006db04cd17421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a4ee065eabe774ee640006db04cd17421">REG_PIOC_OWER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12A0U)</td></tr>
<tr class="memdesc:a4ee065eabe774ee640006db04cd17421"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Write Enable  <a href="#a4ee065eabe774ee640006db04cd17421">More...</a><br /></td></tr>
<tr class="separator:a4ee065eabe774ee640006db04cd17421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a0715d8034146c26be225c9c755bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a39a0715d8034146c26be225c9c755bac">REG_PIOC_OWDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12A4U)</td></tr>
<tr class="memdesc:a39a0715d8034146c26be225c9c755bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Write Disable  <a href="#a39a0715d8034146c26be225c9c755bac">More...</a><br /></td></tr>
<tr class="separator:a39a0715d8034146c26be225c9c755bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477aa0fc6c24d1d8d597eb8fa272245b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a477aa0fc6c24d1d8d597eb8fa272245b">REG_PIOC_OWSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12A8U)</td></tr>
<tr class="memdesc:a477aa0fc6c24d1d8d597eb8fa272245b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Write Status Register  <a href="#a477aa0fc6c24d1d8d597eb8fa272245b">More...</a><br /></td></tr>
<tr class="separator:a477aa0fc6c24d1d8d597eb8fa272245b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae516a4b22ffe262b01f5fc09f688aad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#ae516a4b22ffe262b01f5fc09f688aad4">REG_PIOC_AIMER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12B0U)</td></tr>
<tr class="memdesc:ae516a4b22ffe262b01f5fc09f688aad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Enable Register  <a href="#ae516a4b22ffe262b01f5fc09f688aad4">More...</a><br /></td></tr>
<tr class="separator:ae516a4b22ffe262b01f5fc09f688aad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732d331101ed7852730002f350701f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a732d331101ed7852730002f350701f35">REG_PIOC_AIMDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12B4U)</td></tr>
<tr class="memdesc:a732d331101ed7852730002f350701f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Disables Register  <a href="#a732d331101ed7852730002f350701f35">More...</a><br /></td></tr>
<tr class="separator:a732d331101ed7852730002f350701f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac128989868cfefd6d7ca1ab4171584c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#ac128989868cfefd6d7ca1ab4171584c1">REG_PIOC_AIMMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12B8U)</td></tr>
<tr class="memdesc:ac128989868cfefd6d7ca1ab4171584c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Mask Register  <a href="#ac128989868cfefd6d7ca1ab4171584c1">More...</a><br /></td></tr>
<tr class="separator:ac128989868cfefd6d7ca1ab4171584c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4acf3d55e48631bdfac0b134cf7962cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a4acf3d55e48631bdfac0b134cf7962cf">REG_PIOC_ESR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12C0U)</td></tr>
<tr class="memdesc:a4acf3d55e48631bdfac0b134cf7962cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Edge Select Register  <a href="#a4acf3d55e48631bdfac0b134cf7962cf">More...</a><br /></td></tr>
<tr class="separator:a4acf3d55e48631bdfac0b134cf7962cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda8e08648e8d4791f6e29b3e9881c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#acda8e08648e8d4791f6e29b3e9881c81">REG_PIOC_LSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12C4U)</td></tr>
<tr class="memdesc:acda8e08648e8d4791f6e29b3e9881c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Level Select Register  <a href="#acda8e08648e8d4791f6e29b3e9881c81">More...</a><br /></td></tr>
<tr class="separator:acda8e08648e8d4791f6e29b3e9881c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f305243b60fe50604f22b22734c9dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a5f305243b60fe50604f22b22734c9dab">REG_PIOC_ELSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12C8U)</td></tr>
<tr class="memdesc:a5f305243b60fe50604f22b22734c9dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Edge/Level Status Register  <a href="#a5f305243b60fe50604f22b22734c9dab">More...</a><br /></td></tr>
<tr class="separator:a5f305243b60fe50604f22b22734c9dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82159dd9b522dcb883eb3b2c6f57a2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a82159dd9b522dcb883eb3b2c6f57a2b4">REG_PIOC_FELLSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12D0U)</td></tr>
<tr class="memdesc:a82159dd9b522dcb883eb3b2c6f57a2b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Falling Edge/Low Level Select Register  <a href="#a82159dd9b522dcb883eb3b2c6f57a2b4">More...</a><br /></td></tr>
<tr class="separator:a82159dd9b522dcb883eb3b2c6f57a2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad255cdf0ec711823521b5b8199b93419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#ad255cdf0ec711823521b5b8199b93419">REG_PIOC_REHLSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12D4U)</td></tr>
<tr class="memdesc:ad255cdf0ec711823521b5b8199b93419"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Rising Edge/ High Level Select Register  <a href="#ad255cdf0ec711823521b5b8199b93419">More...</a><br /></td></tr>
<tr class="separator:ad255cdf0ec711823521b5b8199b93419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45111f6ebfb1f4f149850019e8ea10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#ab45111f6ebfb1f4f149850019e8ea10a">REG_PIOC_FRLHSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12D8U)</td></tr>
<tr class="memdesc:ab45111f6ebfb1f4f149850019e8ea10a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Fall/Rise - Low/High Status Register  <a href="#ab45111f6ebfb1f4f149850019e8ea10a">More...</a><br /></td></tr>
<tr class="separator:ab45111f6ebfb1f4f149850019e8ea10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615d15e41a1153512c48fedae5daf010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a615d15e41a1153512c48fedae5daf010">REG_PIOC_LOCKSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12E0U)</td></tr>
<tr class="memdesc:a615d15e41a1153512c48fedae5daf010"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Lock Status  <a href="#a615d15e41a1153512c48fedae5daf010">More...</a><br /></td></tr>
<tr class="separator:a615d15e41a1153512c48fedae5daf010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f9196378642d70eb0cc11a2a44eff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a96f9196378642d70eb0cc11a2a44eff1">REG_PIOC_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E12E4U)</td></tr>
<tr class="memdesc:a96f9196378642d70eb0cc11a2a44eff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Write Protect Mode Register  <a href="#a96f9196378642d70eb0cc11a2a44eff1">More...</a><br /></td></tr>
<tr class="separator:a96f9196378642d70eb0cc11a2a44eff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a16225380d6ccf758fab0d661ab577e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pioc_8h.html#a4a16225380d6ccf758fab0d661ab577e">REG_PIOC_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12E8U)</td></tr>
<tr class="memdesc:a4a16225380d6ccf758fab0d661ab577e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Write Protect Status Register  <a href="#a4a16225380d6ccf758fab0d661ab577e">More...</a><br /></td></tr>
<tr class="separator:a4a16225380d6ccf758fab0d661ab577e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a30fcc214e84acc0d0ce0df98282ccefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30fcc214e84acc0d0ce0df98282ccefb">&#9670;&nbsp;</a></span>REG_PIOC_ABSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ABSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E1270U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Peripheral AB Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00106">106</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a732d331101ed7852730002f350701f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732d331101ed7852730002f350701f35">&#9670;&nbsp;</a></span>REG_PIOC_AIMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_AIMDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Additional Interrupt Modes Disables Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00115">115</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="ae516a4b22ffe262b01f5fc09f688aad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae516a4b22ffe262b01f5fc09f688aad4">&#9670;&nbsp;</a></span>REG_PIOC_AIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_AIMER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Additional Interrupt Modes Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00114">114</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="ac128989868cfefd6d7ca1ab4171584c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac128989868cfefd6d7ca1ab4171584c1">&#9670;&nbsp;</a></span>REG_PIOC_AIMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_AIMMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Additional Interrupt Modes Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00116">116</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="abd334123b5fee715e62344825356debf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd334123b5fee715e62344825356debf">&#9670;&nbsp;</a></span>REG_PIOC_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_CODR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1234U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Clear Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00093">93</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a35a091d4f5e57e1377dcc039e55e103f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35a091d4f5e57e1377dcc039e55e103f">&#9670;&nbsp;</a></span>REG_PIOC_DIFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_DIFSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1284U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Debouncing Input Filter Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00108">108</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a5f305243b60fe50604f22b22734c9dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f305243b60fe50604f22b22734c9dab">&#9670;&nbsp;</a></span>REG_PIOC_ELSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ELSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Edge/Level Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00119">119</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a4acf3d55e48631bdfac0b134cf7962cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4acf3d55e48631bdfac0b134cf7962cf">&#9670;&nbsp;</a></span>REG_PIOC_ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ESR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Edge Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00117">117</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a82159dd9b522dcb883eb3b2c6f57a2b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82159dd9b522dcb883eb3b2c6f57a2b4">&#9670;&nbsp;</a></span>REG_PIOC_FELLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_FELLSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Falling Edge/Low Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00120">120</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="ab45111f6ebfb1f4f149850019e8ea10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45111f6ebfb1f4f149850019e8ea10a">&#9670;&nbsp;</a></span>REG_PIOC_FRLHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_FRLHSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Fall/Rise - Low/High Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00122">122</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a841265b1a13349be829a98482fde2b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841265b1a13349be829a98482fde2b14">&#9670;&nbsp;</a></span>REG_PIOC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00097">97</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="ada50d93680fe7a784dbedd07cf5fea34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada50d93680fe7a784dbedd07cf5fea34">&#9670;&nbsp;</a></span>REG_PIOC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00096">96</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a6fc5e1fa1c2e591a8e92636229fc8cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc5e1fa1c2e591a8e92636229fc8cdf">&#9670;&nbsp;</a></span>REG_PIOC_IFDGSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IFDGSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1288U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Glitch or Debouncing Input Filter Clock Selection Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00109">109</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a9366f7110327f74031369b7e01c796c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9366f7110327f74031369b7e01c796c8">&#9670;&nbsp;</a></span>REG_PIOC_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IFDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Glitch Input Filter Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00090">90</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="aee5d14d56b5cb3e570ef5ee5fdab8137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5d14d56b5cb3e570ef5ee5fdab8137">&#9670;&nbsp;</a></span>REG_PIOC_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IFER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Glitch Input Filter Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00089">89</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="aa5ab746dcd90461d9925d26a7a05ee80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ab746dcd90461d9925d26a7a05ee80">&#9670;&nbsp;</a></span>REG_PIOC_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IFSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Glitch Input Filter Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00091">91</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a4c9c06e66665886b1830ac33b7a67aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9c06e66665886b1830ac33b7a67aa3">&#9670;&nbsp;</a></span>REG_PIOC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1248U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00098">98</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a62e4a6456fd77ef639ca3273ac2289cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e4a6456fd77ef639ca3273ac2289cb">&#9670;&nbsp;</a></span>REG_PIOC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E124CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00099">99</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a615d15e41a1153512c48fedae5daf010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a615d15e41a1153512c48fedae5daf010">&#9670;&nbsp;</a></span>REG_PIOC_LOCKSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_LOCKSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Lock Status </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00123">123</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="acda8e08648e8d4791f6e29b3e9881c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda8e08648e8d4791f6e29b3e9881c81">&#9670;&nbsp;</a></span>REG_PIOC_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_LSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00118">118</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="aa524ff4779d97e2f46ff4f2b4e295b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa524ff4779d97e2f46ff4f2b4e295b9b">&#9670;&nbsp;</a></span>REG_PIOC_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_MDDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Multi-driver Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00101">101</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a0ec442b232638fe54d6ee7df550e2e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec442b232638fe54d6ee7df550e2e5c">&#9670;&nbsp;</a></span>REG_PIOC_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_MDER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1250U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Multi-driver Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00100">100</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a31e7f4860896acca839c46d96b1e84ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31e7f4860896acca839c46d96b1e84ce">&#9670;&nbsp;</a></span>REG_PIOC_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_MDSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Multi-driver Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00102">102</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a529953892e8a52f64349378ffc6ca14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a529953892e8a52f64349378ffc6ca14b">&#9670;&nbsp;</a></span>REG_PIOC_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ODR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00087">87</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="aa29ae65141df48fd5f5139c90c182640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa29ae65141df48fd5f5139c90c182640">&#9670;&nbsp;</a></span>REG_PIOC_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ODSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E1238U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Data Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00094">94</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="ab15ce5a7b3a9bdb1fa2ce5e0c359a521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15ce5a7b3a9bdb1fa2ce5e0c359a521">&#9670;&nbsp;</a></span>REG_PIOC_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_OER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00086">86</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="ada0a7710746db02bf01e02a233d1f721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada0a7710746db02bf01e02a233d1f721">&#9670;&nbsp;</a></span>REG_PIOC_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_OSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00088">88</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a39a0715d8034146c26be225c9c755bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a0715d8034146c26be225c9c755bac">&#9670;&nbsp;</a></span>REG_PIOC_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_OWDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Write Disable </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00112">112</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a4ee065eabe774ee640006db04cd17421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee065eabe774ee640006db04cd17421">&#9670;&nbsp;</a></span>REG_PIOC_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_OWER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Write Enable </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00111">111</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a477aa0fc6c24d1d8d597eb8fa272245b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477aa0fc6c24d1d8d597eb8fa272245b">&#9670;&nbsp;</a></span>REG_PIOC_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_OWSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Write Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00113">113</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a106aa363d1502ea19fb52f783b37bc2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106aa363d1502ea19fb52f783b37bc2d">&#9670;&nbsp;</a></span>REG_PIOC_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) PIO Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00084">84</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a8de1ff31f5c725b802821d4e557874f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8de1ff31f5c725b802821d4e557874f2">&#9670;&nbsp;</a></span>REG_PIOC_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PDSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E123CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pin Data Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00095">95</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a5e03248d744f70fd258f5e400af8114f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e03248d744f70fd258f5e400af8114f">&#9670;&nbsp;</a></span>REG_PIOC_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) PIO Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00083">83</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a5353f1ef343fc23335ace86a5b40bfdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5353f1ef343fc23335ace86a5b40bfdb">&#9670;&nbsp;</a></span>REG_PIOC_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) PIO Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00085">85</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a2652c1b03576a384c17724d7bd6bd2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2652c1b03576a384c17724d7bd6bd2e3">&#9670;&nbsp;</a></span>REG_PIOC_PUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PUDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1260U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pull-up Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00103">103</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="ae61805699bea48dc7a58bc95143666a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61805699bea48dc7a58bc95143666a1">&#9670;&nbsp;</a></span>REG_PIOC_PUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PUER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1264U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pull-up Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00104">104</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a9e3546151af6c2db8d4d39896dbf4278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e3546151af6c2db8d4d39896dbf4278">&#9670;&nbsp;</a></span>REG_PIOC_PUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PUSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1268U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pad Pull-up Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00105">105</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="ad255cdf0ec711823521b5b8199b93419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad255cdf0ec711823521b5b8199b93419">&#9670;&nbsp;</a></span>REG_PIOC_REHLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_REHLSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E12D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Rising Edge/ High Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00121">121</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a59f215bd19a38b1cb9ce71e70885c0ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f215bd19a38b1cb9ce71e70885c0ba">&#9670;&nbsp;</a></span>REG_PIOC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_SCDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E128CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Slow Clock Divider Debouncing Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00110">110</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a315acf6d60d670414a057c2be7044504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a315acf6d60d670414a057c2be7044504">&#9670;&nbsp;</a></span>REG_PIOC_SCIFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_SCIFSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1280U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) System Clock Glitch Input Filter Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00107">107</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a82bcf64a297ea5a730c84a42e4ad1845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82bcf64a297ea5a730c84a42e4ad1845">&#9670;&nbsp;</a></span>REG_PIOC_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_SODR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1230U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Set Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00092">92</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a96f9196378642d70eb0cc11a2a44eff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f9196378642d70eb0cc11a2a44eff1">&#9670;&nbsp;</a></span>REG_PIOC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E12E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00124">124</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
<a id="a4a16225380d6ccf758fab0d661ab577e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a16225380d6ccf758fab0d661ab577e">&#9670;&nbsp;</a></span>REG_PIOC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E12E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pioc_8h_source.html#l00125">125</a> of file <a class="el" href="instance__pioc_8h_source.html">instance_pioc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
