$date
	Wed Mar 30 16:41:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module minterm_mux_tb $end
$scope module name $end
$var wire 4 ! sw [3:0] $end
$var reg 1 " led $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
b0 !
$end
#10000
b1 !
#20000
b10 !
#30000
1"
b11 !
#40000
b100 !
#50000
0"
b101 !
#60000
1"
b110 !
#70000
0"
b111 !
#80000
1"
b1000 !
#90000
b1001 !
#100000
b1010 !
#110000
0"
b1011 !
#120000
b1100 !
#130000
1"
b1101 !
#140000
0"
b1110 !
#150000
b1111 !
#160000
