{
    "code": "module TopModule (\n    input logic [3:0] in_vector,\n    output logic [3:0] out_vector,\n    output logic bit0,\n    output logic bit1,\n    output logic bit2,\n    output logic bit3\n);\n\nassign out_vector = in_vector;\nassign bit0 = in_vector[0];\nassign bit1 = in_vector[1];\nassign bit2 = in_vector[2];\nassign bit3 = in_vector[3];\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    },
    "iterations_used": 3
}