{
  "name": "ostd::arch::irq::HwIrqLine::ack",
  "span": "ostd/src/arch/x86/irq/mod.rs:45:5: 45:29",
  "mir": "fn ostd::arch::irq::HwIrqLine::ack(_1: &arch::irq::HwIrqLine) -> () {\n    let mut _0: ();\n    let mut _2: bool;\n    let mut _3: usize;\n    let mut _4: u8;\n    let mut _5: !;\n    let  _6: ();\n    let  _7: &dyn arch::kernel::apic::Apic;\n    let mut _8: &dyn cpu::id::current::PinCurrentCpu;\n    let  _9: &task::preempt::guard::DisabledPreemptGuard;\n    let  _10: task::preempt::guard::DisabledPreemptGuard;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = ((*_1).0: u8);\n        _3 = move _4 as usize;\n        StorageDead(_4);\n        _2 = arch::cpu::context::CpuException::is_cpu_exception(move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        switchInt(move _2) -> [0: bb3, otherwise: bb2];\n    }\n    bb2: {\n        StorageDead(_3);\n        _5 = core::panicking::panic(\"assertion failed: !cpu::context::CpuException::is_cpu_exception(self.irq_num as usize)\") -> unwind unreachable;\n    }\n    bb3: {\n        StorageDead(_3);\n        StorageDead(_2);\n        _10 = task::preempt::guard::disable_preempt() -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _9 = &_10;\n        _8 = _9 as &dyn cpu::id::current::PinCurrentCpu;\n        _7 = arch::kernel::apic::get_or_init(_8) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _6 = <dyn arch::kernel::apic::Apic as arch::kernel::apic::Apic>::eoi(_7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        drop(_10) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        return;\n    }\n}\n"
}