Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 24 11:06:21 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.463        0.000                      0                 2160        0.096        0.000                      0                 2160        3.750        0.000                       0                   960  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.463        0.000                      0                 2160        0.096        0.000                      0                 2160        3.750        0.000                       0                   960  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 1.510ns (16.375%)  route 7.712ns (83.625%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.549     5.070    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X12Y24         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.060     6.648    U_Core/U_ControlUnit/Q[1]
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.772 f  U_Core/U_ControlUnit/i__carry__1_i_16/O
                         net (fo=6, routed)           1.233     8.005    U_Core/U_ControlUnit/q_reg[30][15]
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.129 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.506     8.635    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.124     8.759 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.654     9.413    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.537 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.484    10.021    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.145 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.135    11.279    U_Core/U_ControlUnit/q_reg[31]
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  U_Core/U_ControlUnit/q[23]_i_4/O
                         net (fo=1, routed)           1.179    12.583    U_Core/U_ControlUnit/q[23]_i_4_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.707 r  U_Core/U_ControlUnit/q[23]_i_1__1/O
                         net (fo=2, routed)           0.838    13.545    U_Core/U_ControlUnit/D[21]
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.669 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.623    14.292    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X12Y28         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.438    14.779    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X12Y28         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.755    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.510ns (16.629%)  route 7.571ns (83.371%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.549     5.070    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X12Y24         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.060     6.648    U_Core/U_ControlUnit/Q[1]
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.772 f  U_Core/U_ControlUnit/i__carry__1_i_16/O
                         net (fo=6, routed)           1.233     8.005    U_Core/U_ControlUnit/q_reg[30][15]
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.129 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.506     8.635    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.124     8.759 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.654     9.413    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.537 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.484    10.021    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.145 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.135    11.279    U_Core/U_ControlUnit/q_reg[31]
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  U_Core/U_ControlUnit/q[23]_i_4/O
                         net (fo=1, routed)           1.179    12.583    U_Core/U_ControlUnit/q[23]_i_4_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.707 r  U_Core/U_ControlUnit/q[23]_i_1__1/O
                         net (fo=2, routed)           0.838    13.545    U_Core/U_ControlUnit/D[21]
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.669 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.482    14.151    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X12Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.439    14.780    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.756    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 1.678ns (18.501%)  route 7.392ns (81.499%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.618     5.139    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.169     6.764    U_ROM/Q[3]
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.888 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.645     7.533    U_ROM/q[13]_i_3_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.626     8.283    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I2_O)        0.124     8.407 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.264     8.672    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=37, routed)          0.900     9.695    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.150     9.845 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.985    10.830    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.328    11.158 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.193    12.351    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    12.475 r  U_Core/U_ControlUnit/q[12]_i_1__1/O
                         net (fo=2, routed)           1.069    13.544    U_Core/U_ControlUnit/D[10]
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.668 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.541    14.209    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIA0
    SLICE_X12Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.436    14.777    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.841    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.209    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 1.678ns (18.536%)  route 7.375ns (81.464%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.618     5.139    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.169     6.764    U_ROM/Q[3]
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.888 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.645     7.533    U_ROM/q[13]_i_3_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.626     8.283    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I2_O)        0.124     8.407 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.264     8.672    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=37, routed)          0.900     9.695    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.150     9.845 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.985    10.830    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.328    11.158 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.193    12.351    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    12.475 r  U_Core/U_ControlUnit/q[12]_i_1__1/O
                         net (fo=2, routed)           1.069    13.544    U_Core/U_ControlUnit/D[10]
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.668 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.524    14.192    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIA0
    SLICE_X12Y26         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.435    14.776    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X12Y26         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.840    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 1.651ns (18.494%)  route 7.276ns (81.506%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.618     5.139    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.169     6.764    U_ROM/Q[3]
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.888 r  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.645     7.533    U_ROM/q[13]_i_3_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.657 r  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.626     8.283    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I2_O)        0.124     8.407 f  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.264     8.672    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.796 f  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=37, routed)          0.926     9.722    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X7Y27          LUT3 (Prop_lut3_I1_O)        0.119     9.841 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.492    11.333    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.332    11.665 r  U_Core/U_ControlUnit/q[21]_i_3/O
                         net (fo=1, routed)           0.899    12.564    U_Core/U_ControlUnit/q[21]_i_3_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.688 r  U_Core/U_ControlUnit/q[21]_i_1__1/O
                         net (fo=2, routed)           0.629    13.316    U_Core/U_ControlUnit/D[19]
    SLICE_X13Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.440 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.626    14.067    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X12Y28         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.438    14.779    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X12Y28         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.776    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 1.678ns (18.838%)  route 7.230ns (81.162%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.618     5.139    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.169     6.764    U_ROM/Q[3]
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.888 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.645     7.533    U_ROM/q[13]_i_3_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.626     8.283    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I2_O)        0.124     8.407 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.264     8.672    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=37, routed)          0.900     9.695    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.150     9.845 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.985    10.830    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.328    11.158 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.309    12.467    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124    12.591 r  U_Core/U_ControlUnit/q[3]_i_1__1/O
                         net (fo=2, routed)           0.742    13.333    U_Core/U_ControlUnit/D[1]
    SLICE_X7Y22          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.590    14.047    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIB1
    SLICE_X10Y23         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.436    14.777    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y23         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.774    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 1.622ns (18.036%)  route 7.371ns (81.964%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.549     5.070    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X12Y25         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=57, routed)          1.283     6.872    U_Core/U_ControlUnit/Q[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.996 r  U_Core/U_ControlUnit/i__carry_i_13/O
                         net (fo=115, routed)         1.391     8.387    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[3]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     8.511 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_16/O
                         net (fo=1, routed)           0.480     8.990    U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_16_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.124     9.114 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_14/O
                         net (fo=2, routed)           0.821     9.935    U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_14_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I2_O)        0.152    10.087 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[16]_i_9/O
                         net (fo=2, routed)           0.993    11.080    U_Core/U_ControlUnit/q_reg[15]_2
    SLICE_X6Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.412 r  U_Core/U_ControlUnit/q[16]_i_4/O
                         net (fo=1, routed)           0.910    12.322    U_Core/U_ControlUnit/q[16]_i_4_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I3_O)        0.124    12.446 r  U_Core/U_ControlUnit/q[16]_i_1__1/O
                         net (fo=2, routed)           0.962    13.409    U_Core/U_ControlUnit/D[14]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.533 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.531    14.064    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIC0
    SLICE_X12Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.436    14.777    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.841    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 1.678ns (19.095%)  route 7.110ns (80.905%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.618     5.139    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.169     6.764    U_ROM/Q[3]
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.888 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.645     7.533    U_ROM/q[13]_i_3_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.626     8.283    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I2_O)        0.124     8.407 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.264     8.672    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=37, routed)          0.900     9.695    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.150     9.845 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.985    10.830    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.328    11.158 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.074    12.232    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124    12.356 r  U_Core/U_ControlUnit/q[7]_i_1__1/O
                         net (fo=2, routed)           0.751    13.107    U_Core/U_ControlUnit/D[5]
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.124    13.231 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.696    13.927    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIA1
    SLICE_X8Y24          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.433    14.774    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y24          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y24          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.741    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 1.678ns (19.081%)  route 7.116ns (80.919%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.618     5.139    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.169     6.764    U_ROM/Q[3]
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.888 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.645     7.533    U_ROM/q[13]_i_3_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.626     8.283    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I2_O)        0.124     8.407 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.264     8.672    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=37, routed)          0.900     9.695    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.150     9.845 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.985    10.830    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.328    11.158 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.130    12.288    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.412 r  U_Core/U_ControlUnit/q[25]_i_1__1/O
                         net (fo=2, routed)           0.905    13.317    U_Core/U_ControlUnit/D[23]
    SLICE_X12Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.441 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.492    13.933    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X14Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X14Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.748    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 1.678ns (18.875%)  route 7.212ns (81.125%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.618     5.139    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.169     6.764    U_ROM/Q[3]
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.888 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.645     7.533    U_ROM/q[13]_i_3_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.626     8.283    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I2_O)        0.124     8.407 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.264     8.672    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=37, routed)          0.900     9.695    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.150     9.845 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.985    10.830    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.328    11.158 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.237    12.395    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.519 r  U_Core/U_ControlUnit/q[24]_i_1__1/O
                         net (fo=2, routed)           0.863    13.382    U_Core/U_ControlUnit/D[22]
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.506 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.524    14.029    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA0
    SLICE_X14Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X14Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.845    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -14.029    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.365%)  route 0.275ns (62.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.583     1.466    u_APB_Master/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  u_APB_Master/temp_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  u_APB_Master/temp_wdata_reg[12]/Q
                         net (fo=12, routed)          0.275     1.905    u_ram/Q[12]
    RAMB36_X0Y4          RAMB36E1                                     r  u_ram/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.863     1.991    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.809    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.562     1.445    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.054     1.640    u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0[2]
    SLICE_X8Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.685 r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.685    u_FND_CTRL/u_APB_SlaveIntf_FND/p_0_in[2]
    SLICE_X8Y15          FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.830     1.957    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[2]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.121     1.579    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.566     1.449    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X15Y43         FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.054     1.644    u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg_n_0_[27]
    SLICE_X14Y43         LUT4 (Prop_lut4_I2_O)        0.045     1.689 r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.689    u_GPIOC/u_APB_SlaveIntf_GPIO/p_0_in[27]
    SLICE_X14Y43         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.836     1.963    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.121     1.583    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.556     1.439    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X15Y21         FDCE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[17]/Q
                         net (fo=1, routed)           0.054     1.634    u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg_n_0_[17]
    SLICE_X14Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.679 r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA[17]_i_1__2/O
                         net (fo=1, routed)           0.000     1.679    u_GPIOD/u_APB_SlaveIntf_GPIO/p_0_in[17]
    SLICE_X14Y21         FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.824     1.951    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.121     1.573    u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.563     1.446    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[21]/Q
                         net (fo=1, routed)           0.056     1.643    u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg_n_0_[21]
    SLICE_X14Y37         LUT4 (Prop_lut4_I2_O)        0.045     1.688 r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA[21]_i_1__2/O
                         net (fo=1, routed)           0.000     1.688    u_GPIOD/u_APB_SlaveIntf_GPIO/p_0_in[21]
    SLICE_X14Y37         FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.832     1.959    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120     1.579    u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.556     1.439    u_GPIOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.056     1.636    u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg_n_0_[18]
    SLICE_X10Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.681 r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     1.681    u_GPIOA/u_APB_SlaveIntf_GPIO/p_0_in[18]
    SLICE_X10Y21         FDRE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.824     1.951    u_GPIOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[18]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.120     1.572    u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.003%)  route 0.314ns (68.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.585     1.468    u_APB_Master/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  u_APB_Master/temp_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_APB_Master/temp_wdata_reg[8]/Q
                         net (fo=12, routed)          0.314     1.923    u_ram/Q[8]
    RAMB36_X0Y4          RAMB36E1                                     r  u_ram/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.863     1.991    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.809    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_GPIOB/u_APB_SlaveIntf_GPIO/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOB/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.564     1.447    u_GPIOB/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X15Y39         FDCE                                         r  u_GPIOB/u_APB_SlaveIntf_GPIO/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_GPIOB/u_APB_SlaveIntf_GPIO/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.080     1.668    u_GPIOB/u_APB_SlaveIntf_GPIO/slv_reg2_reg_n_0_[27]
    SLICE_X14Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.713 r  u_GPIOB/u_APB_SlaveIntf_GPIO/PRDATA[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.713    u_GPIOB/u_APB_SlaveIntf_GPIO/p_0_in[27]
    SLICE_X14Y39         FDRE                                         r  u_GPIOB/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.834     1.961    u_GPIOB/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  u_GPIOB/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.121     1.581    u_GPIOB/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_GPIOB/u_APB_SlaveIntf_GPIO/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOB/u_APB_SlaveIntf_GPIO/PRDATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.564     1.447    u_GPIOB/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X15Y39         FDCE                                         r  u_GPIOB/u_APB_SlaveIntf_GPIO/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_GPIOB/u_APB_SlaveIntf_GPIO/slv_reg2_reg[15]/Q
                         net (fo=1, routed)           0.087     1.675    u_GPIOB/u_APB_SlaveIntf_GPIO/slv_reg2_reg_n_0_[15]
    SLICE_X14Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.720 r  u_GPIOB/u_APB_SlaveIntf_GPIO/PRDATA[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.720    u_GPIOB/u_APB_SlaveIntf_GPIO/p_0_in[15]
    SLICE_X14Y39         FDRE                                         r  u_GPIOB/u_APB_SlaveIntf_GPIO/PRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.834     1.961    u_GPIOB/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  u_GPIOB/u_APB_SlaveIntf_GPIO/PRDATA_reg[15]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.120     1.580    u_GPIOB/u_APB_SlaveIntf_GPIO/PRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.562     1.445    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[13]/Q
                         net (fo=1, routed)           0.087     1.673    u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg_n_0_[13]
    SLICE_X14Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.718 r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.718    u_GPIOC/u_APB_SlaveIntf_GPIO/p_0_in[13]
    SLICE_X14Y35         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.831     1.958    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[13]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.120     1.578    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    u_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y25   U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y24   U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y24   U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y24   U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y28   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y28   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y28   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y28   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[19]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y23    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK



