--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\FPGA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml arithmetic_logic_unit.twx arithmetic_logic_unit.ncd -o
arithmetic_logic_unit.twr arithmetic_logic_unit.pcf

Design file:              arithmetic_logic_unit.ncd
Physical constraint file: arithmetic_logic_unit.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Add         |    5.288(R)|   -0.049(R)|CLK_BUFGP         |   0.000|
ClearF      |    5.292(R)|    0.720(R)|CLK_BUFGP         |   0.000|
Clr         |    5.929(R)|   -0.198(R)|CLK_BUFGP         |   0.000|
Complement  |    6.574(R)|   -0.433(R)|CLK_BUFGP         |   0.000|
ComplementF |    5.402(R)|    0.632(R)|CLK_BUFGP         |   0.000|
ROLl        |    4.929(R)|   -0.101(R)|CLK_BUFGP         |   0.000|
RORr        |    5.434(R)|   -0.706(R)|CLK_BUFGP         |   0.000|
Val         |    3.687(R)|    0.225(R)|CLK_BUFGP         |   0.000|
increment   |    5.294(R)|    0.045(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
ACC<0>        |    7.309(R)|CLK_BUFGP         |   0.000|
ACC<1>        |    7.071(R)|CLK_BUFGP         |   0.000|
ACC<2>        |    7.654(R)|CLK_BUFGP         |   0.000|
ACC<3>        |    9.072(R)|CLK_BUFGP         |   0.000|
ACC<4>        |    7.954(R)|CLK_BUFGP         |   0.000|
ACC<5>        |    9.241(R)|CLK_BUFGP         |   0.000|
ACC<6>        |    8.185(R)|CLK_BUFGP         |   0.000|
ACC<7>        |    7.843(R)|CLK_BUFGP         |   0.000|
ACC<8>        |    7.367(R)|CLK_BUFGP         |   0.000|
ACC<9>        |    7.200(R)|CLK_BUFGP         |   0.000|
ACC<10>       |    7.995(R)|CLK_BUFGP         |   0.000|
ACC<11>       |    8.448(R)|CLK_BUFGP         |   0.000|
DataOutput<0> |    8.424(R)|CLK_BUFGP         |   0.000|
DataOutput<1> |    7.289(R)|CLK_BUFGP         |   0.000|
DataOutput<2> |    8.382(R)|CLK_BUFGP         |   0.000|
DataOutput<3> |    8.265(R)|CLK_BUFGP         |   0.000|
DataOutput<4> |    8.414(R)|CLK_BUFGP         |   0.000|
DataOutput<5> |    9.241(R)|CLK_BUFGP         |   0.000|
DataOutput<6> |    8.211(R)|CLK_BUFGP         |   0.000|
DataOutput<7> |    7.850(R)|CLK_BUFGP         |   0.000|
DataOutput<8> |    7.367(R)|CLK_BUFGP         |   0.000|
DataOutput<9> |    7.414(R)|CLK_BUFGP         |   0.000|
DataOutput<10>|    8.246(R)|CLK_BUFGP         |   0.000|
DataOutput<11>|    8.422(R)|CLK_BUFGP         |   0.000|
Flag          |    7.546(R)|CLK_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.954|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 01 19:11:36 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4495 MB



