// Seed: 66944075
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7
);
  wire id_9;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    input tri id_1,
    output wire id_2,
    output tri id_3,
    output tri0 id_4,
    input wor id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri id_11,
    input wire id_12,
    input supply0 id_13,
    output uwire id_14,
    input wor id_15,
    output tri id_16,
    input tri id_17,
    input tri0 id_18,
    input tri id_19
);
  wire id_21;
  xnor (id_14, id_15, id_17, id_18, id_19, id_21, id_5, id_6, id_7, id_9);
  module_0();
endmodule
