--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\ISE14.7\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml TYPE_LEARNER_SCH.twx TYPE_LEARNER_SCH.ncd -o
TYPE_LEARNER_SCH.twr TYPE_LEARNER_SCH.pcf -ucf GenIO.ucf

Design file:              TYPE_LEARNER_SCH.ncd
Physical constraint file: TYPE_LEARNER_SCH.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5131 paths analyzed, 676 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.640ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_10/state_FSM_FFd4 (SLICE_X58Y2.G2), 306 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/current_str_idx_1_2 (FF)
  Destination:          XLXI_10/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.640ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/current_str_idx_1_2 to XLXI_10/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y6.YQ       Tcko                  0.587   XLXI_10/current_str_idx_1_2
                                                       XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.G3      net (fanout=20)       2.093   XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.X       Tif5x                 1.025   XLXI_10/Mrom__varindex0002
                                                       XLXI_10/Mrom__varindex00021_F
                                                       XLXI_10/Mrom__varindex00021
    SLICE_X65Y10.G1      net (fanout=4)        1.357   XLXI_10/Mrom__varindex0002
    SLICE_X65Y10.Y       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153_SW1
    SLICE_X65Y10.F1      net (fanout=1)        0.476   XLXI_10/state_cmp_ne0005153_SW1/O
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153
    SLICE_X60Y1.F2       net (fanout=6)        1.371   XLXI_10/state_cmp_ne0005
    SLICE_X60Y1.X        Tilo                  0.759   XLXI_10/state_FSM_FFd4-In55
                                                       XLXI_10/state_FSM_FFd4-In55
    SLICE_X58Y3.G4       net (fanout=1)        0.410   XLXI_10/state_FSM_FFd4-In55
    SLICE_X58Y3.X        Tif5x                 1.152   XLXI_10/state_FSM_FFd4-In76
                                                       XLXI_10/state_FSM_FFd4-In76_F
                                                       XLXI_10/state_FSM_FFd4-In76
    SLICE_X58Y2.G2       net (fanout=1)        0.110   XLXI_10/state_FSM_FFd4-In76
    SLICE_X58Y2.CLK      Tgck                  0.892   XLXI_10/state_FSM_FFd4
                                                       XLXI_10/state_FSM_FFd4-In1911
                                                       XLXI_10/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.640ns (5.823ns logic, 5.817ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/current_str_idx_1_2 (FF)
  Destination:          XLXI_10/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.606ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/current_str_idx_1_2 to XLXI_10/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y6.YQ       Tcko                  0.587   XLXI_10/current_str_idx_1_2
                                                       XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.F3      net (fanout=20)       2.059   XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.X       Tif5x                 1.025   XLXI_10/Mrom__varindex0002
                                                       XLXI_10/Mrom__varindex00021_G
                                                       XLXI_10/Mrom__varindex00021
    SLICE_X65Y10.G1      net (fanout=4)        1.357   XLXI_10/Mrom__varindex0002
    SLICE_X65Y10.Y       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153_SW1
    SLICE_X65Y10.F1      net (fanout=1)        0.476   XLXI_10/state_cmp_ne0005153_SW1/O
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153
    SLICE_X60Y1.F2       net (fanout=6)        1.371   XLXI_10/state_cmp_ne0005
    SLICE_X60Y1.X        Tilo                  0.759   XLXI_10/state_FSM_FFd4-In55
                                                       XLXI_10/state_FSM_FFd4-In55
    SLICE_X58Y3.G4       net (fanout=1)        0.410   XLXI_10/state_FSM_FFd4-In55
    SLICE_X58Y3.X        Tif5x                 1.152   XLXI_10/state_FSM_FFd4-In76
                                                       XLXI_10/state_FSM_FFd4-In76_F
                                                       XLXI_10/state_FSM_FFd4-In76
    SLICE_X58Y2.G2       net (fanout=1)        0.110   XLXI_10/state_FSM_FFd4-In76
    SLICE_X58Y2.CLK      Tgck                  0.892   XLXI_10/state_FSM_FFd4
                                                       XLXI_10/state_FSM_FFd4-In1911
                                                       XLXI_10/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.606ns (5.823ns logic, 5.783ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/current_str_idx_0 (FF)
  Destination:          XLXI_10/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.456ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/current_str_idx_0 to XLXI_10/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y7.YQ       Tcko                  0.587   XLXI_10/current_str_idx<1>
                                                       XLXI_10/current_str_idx_0
    SLICE_X54Y16.G4      net (fanout=39)       2.048   XLXI_10/current_str_idx<0>
    SLICE_X54Y16.Y       Tilo                  0.759   N371
                                                       XLXI_10/Mrom__varindex00023_SW0
    SLICE_X55Y17.G1      net (fanout=2)        0.217   N33
    SLICE_X55Y17.X       Tif5x                 1.025   N64
                                                       XLXI_10/state_cmp_ne0005138_SW0_F
                                                       XLXI_10/state_cmp_ne0005138_SW0
    SLICE_X65Y10.F2      net (fanout=2)        1.422   N64
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153
    SLICE_X60Y1.F2       net (fanout=6)        1.371   XLXI_10/state_cmp_ne0005
    SLICE_X60Y1.X        Tilo                  0.759   XLXI_10/state_FSM_FFd4-In55
                                                       XLXI_10/state_FSM_FFd4-In55
    SLICE_X58Y3.G4       net (fanout=1)        0.410   XLXI_10/state_FSM_FFd4-In55
    SLICE_X58Y3.X        Tif5x                 1.152   XLXI_10/state_FSM_FFd4-In76
                                                       XLXI_10/state_FSM_FFd4-In76_F
                                                       XLXI_10/state_FSM_FFd4-In76
    SLICE_X58Y2.G2       net (fanout=1)        0.110   XLXI_10/state_FSM_FFd4-In76
    SLICE_X58Y2.CLK      Tgck                  0.892   XLXI_10/state_FSM_FFd4
                                                       XLXI_10/state_FSM_FFd4-In1911
                                                       XLXI_10/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.456ns (5.878ns logic, 5.578ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/state_FSM_FFd1 (SLICE_X63Y3.F4), 529 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/current_str_idx_1_2 (FF)
  Destination:          XLXI_10/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.535ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/current_str_idx_1_2 to XLXI_10/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y6.YQ       Tcko                  0.587   XLXI_10/current_str_idx_1_2
                                                       XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.G3      net (fanout=20)       2.093   XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.X       Tif5x                 1.025   XLXI_10/Mrom__varindex0002
                                                       XLXI_10/Mrom__varindex00021_F
                                                       XLXI_10/Mrom__varindex00021
    SLICE_X65Y10.G1      net (fanout=4)        1.357   XLXI_10/Mrom__varindex0002
    SLICE_X65Y10.Y       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153_SW1
    SLICE_X65Y10.F1      net (fanout=1)        0.476   XLXI_10/state_cmp_ne0005153_SW1/O
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153
    SLICE_X62Y2.G3       net (fanout=6)        1.408   XLXI_10/state_cmp_ne0005
    SLICE_X62Y2.Y        Tilo                  0.759   XLXI_10/state_FSM_FFd1-In68
                                                       XLXI_10/state_FSM_FFd1-In121
    SLICE_X62Y3.F4       net (fanout=2)        0.044   N104
    SLICE_X62Y3.X        Tilo                  0.759   N75
                                                       XLXI_10/state_FSM_FFd1-In132_SW0
    SLICE_X63Y3.G3       net (fanout=1)        0.055   N75
    SLICE_X63Y3.Y        Tilo                  0.704   XLXI_10/state_FSM_FFd1
                                                       XLXI_10/state_FSM_FFd1-In132
    SLICE_X63Y3.F4       net (fanout=1)        0.023   XLXI_10/state_FSM_FFd1-In132/O
    SLICE_X63Y3.CLK      Tfck                  0.837   XLXI_10/state_FSM_FFd1
                                                       XLXI_10/state_FSM_FFd1-In176
                                                       XLXI_10/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.535ns (6.079ns logic, 5.456ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/current_str_idx_1_2 (FF)
  Destination:          XLXI_10/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.504ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/current_str_idx_1_2 to XLXI_10/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y6.YQ       Tcko                  0.587   XLXI_10/current_str_idx_1_2
                                                       XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.G3      net (fanout=20)       2.093   XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.X       Tif5x                 1.025   XLXI_10/Mrom__varindex0002
                                                       XLXI_10/Mrom__varindex00021_F
                                                       XLXI_10/Mrom__varindex00021
    SLICE_X65Y10.G1      net (fanout=4)        1.357   XLXI_10/Mrom__varindex0002
    SLICE_X65Y10.Y       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153_SW1
    SLICE_X65Y10.F1      net (fanout=1)        0.476   XLXI_10/state_cmp_ne0005153_SW1/O
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153
    SLICE_X62Y2.G3       net (fanout=6)        1.408   XLXI_10/state_cmp_ne0005
    SLICE_X62Y2.Y        Tilo                  0.759   XLXI_10/state_FSM_FFd1-In68
                                                       XLXI_10/state_FSM_FFd1-In121
    SLICE_X62Y2.F4       net (fanout=2)        0.044   N104
    SLICE_X62Y2.X        Tilo                  0.759   XLXI_10/state_FSM_FFd1-In68
                                                       XLXI_10/state_FSM_FFd1-In68
    SLICE_X63Y3.G4       net (fanout=1)        0.024   XLXI_10/state_FSM_FFd1-In68
    SLICE_X63Y3.Y        Tilo                  0.704   XLXI_10/state_FSM_FFd1
                                                       XLXI_10/state_FSM_FFd1-In132
    SLICE_X63Y3.F4       net (fanout=1)        0.023   XLXI_10/state_FSM_FFd1-In132/O
    SLICE_X63Y3.CLK      Tfck                  0.837   XLXI_10/state_FSM_FFd1
                                                       XLXI_10/state_FSM_FFd1-In176
                                                       XLXI_10/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.504ns (6.079ns logic, 5.425ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/current_str_idx_1_2 (FF)
  Destination:          XLXI_10/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.501ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/current_str_idx_1_2 to XLXI_10/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y6.YQ       Tcko                  0.587   XLXI_10/current_str_idx_1_2
                                                       XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.F3      net (fanout=20)       2.059   XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.X       Tif5x                 1.025   XLXI_10/Mrom__varindex0002
                                                       XLXI_10/Mrom__varindex00021_G
                                                       XLXI_10/Mrom__varindex00021
    SLICE_X65Y10.G1      net (fanout=4)        1.357   XLXI_10/Mrom__varindex0002
    SLICE_X65Y10.Y       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153_SW1
    SLICE_X65Y10.F1      net (fanout=1)        0.476   XLXI_10/state_cmp_ne0005153_SW1/O
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153
    SLICE_X62Y2.G3       net (fanout=6)        1.408   XLXI_10/state_cmp_ne0005
    SLICE_X62Y2.Y        Tilo                  0.759   XLXI_10/state_FSM_FFd1-In68
                                                       XLXI_10/state_FSM_FFd1-In121
    SLICE_X62Y3.F4       net (fanout=2)        0.044   N104
    SLICE_X62Y3.X        Tilo                  0.759   N75
                                                       XLXI_10/state_FSM_FFd1-In132_SW0
    SLICE_X63Y3.G3       net (fanout=1)        0.055   N75
    SLICE_X63Y3.Y        Tilo                  0.704   XLXI_10/state_FSM_FFd1
                                                       XLXI_10/state_FSM_FFd1-In132
    SLICE_X63Y3.F4       net (fanout=1)        0.023   XLXI_10/state_FSM_FFd1-In132/O
    SLICE_X63Y3.CLK      Tfck                  0.837   XLXI_10/state_FSM_FFd1
                                                       XLXI_10/state_FSM_FFd1-In176
                                                       XLXI_10/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.501ns (6.079ns logic, 5.422ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/state_FSM_FFd2 (SLICE_X65Y2.F3), 282 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/current_str_idx_1_2 (FF)
  Destination:          XLXI_10/state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.738ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/current_str_idx_1_2 to XLXI_10/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y6.YQ       Tcko                  0.587   XLXI_10/current_str_idx_1_2
                                                       XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.G3      net (fanout=20)       2.093   XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.X       Tif5x                 1.025   XLXI_10/Mrom__varindex0002
                                                       XLXI_10/Mrom__varindex00021_F
                                                       XLXI_10/Mrom__varindex00021
    SLICE_X65Y10.G1      net (fanout=4)        1.357   XLXI_10/Mrom__varindex0002
    SLICE_X65Y10.Y       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153_SW1
    SLICE_X65Y10.F1      net (fanout=1)        0.476   XLXI_10/state_cmp_ne0005153_SW1/O
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153
    SLICE_X64Y3.F3       net (fanout=6)        1.414   XLXI_10/state_cmp_ne0005
    SLICE_X64Y3.X        Tilo                  0.759   XLXI_10/state_FSM_FFd2-In18
                                                       XLXI_10/state_FSM_FFd2-In18
    SLICE_X65Y2.G3       net (fanout=1)        0.055   XLXI_10/state_FSM_FFd2-In18
    SLICE_X65Y2.Y        Tilo                  0.704   XLXI_10/state_FSM_FFd2
                                                       XLXI_10/state_FSM_FFd2-In53
    SLICE_X65Y2.F3       net (fanout=1)        0.023   XLXI_10/state_FSM_FFd2-In53/O
    SLICE_X65Y2.CLK      Tfck                  0.837   XLXI_10/state_FSM_FFd2
                                                       XLXI_10/state_FSM_FFd2-In79
                                                       XLXI_10/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.738ns (5.320ns logic, 5.418ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/current_str_idx_1_2 (FF)
  Destination:          XLXI_10/state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.704ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/current_str_idx_1_2 to XLXI_10/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y6.YQ       Tcko                  0.587   XLXI_10/current_str_idx_1_2
                                                       XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.F3      net (fanout=20)       2.059   XLXI_10/current_str_idx_1_2
    SLICE_X55Y13.X       Tif5x                 1.025   XLXI_10/Mrom__varindex0002
                                                       XLXI_10/Mrom__varindex00021_G
                                                       XLXI_10/Mrom__varindex00021
    SLICE_X65Y10.G1      net (fanout=4)        1.357   XLXI_10/Mrom__varindex0002
    SLICE_X65Y10.Y       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153_SW1
    SLICE_X65Y10.F1      net (fanout=1)        0.476   XLXI_10/state_cmp_ne0005153_SW1/O
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153
    SLICE_X64Y3.F3       net (fanout=6)        1.414   XLXI_10/state_cmp_ne0005
    SLICE_X64Y3.X        Tilo                  0.759   XLXI_10/state_FSM_FFd2-In18
                                                       XLXI_10/state_FSM_FFd2-In18
    SLICE_X65Y2.G3       net (fanout=1)        0.055   XLXI_10/state_FSM_FFd2-In18
    SLICE_X65Y2.Y        Tilo                  0.704   XLXI_10/state_FSM_FFd2
                                                       XLXI_10/state_FSM_FFd2-In53
    SLICE_X65Y2.F3       net (fanout=1)        0.023   XLXI_10/state_FSM_FFd2-In53/O
    SLICE_X65Y2.CLK      Tfck                  0.837   XLXI_10/state_FSM_FFd2
                                                       XLXI_10/state_FSM_FFd2-In79
                                                       XLXI_10/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.704ns (5.320ns logic, 5.384ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/current_str_idx_0 (FF)
  Destination:          XLXI_10/state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.554ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/current_str_idx_0 to XLXI_10/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y7.YQ       Tcko                  0.587   XLXI_10/current_str_idx<1>
                                                       XLXI_10/current_str_idx_0
    SLICE_X54Y16.G4      net (fanout=39)       2.048   XLXI_10/current_str_idx<0>
    SLICE_X54Y16.Y       Tilo                  0.759   N371
                                                       XLXI_10/Mrom__varindex00023_SW0
    SLICE_X55Y17.G1      net (fanout=2)        0.217   N33
    SLICE_X55Y17.X       Tif5x                 1.025   N64
                                                       XLXI_10/state_cmp_ne0005138_SW0_F
                                                       XLXI_10/state_cmp_ne0005138_SW0
    SLICE_X65Y10.F2      net (fanout=2)        1.422   N64
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_10/state_cmp_ne0005
                                                       XLXI_10/state_cmp_ne0005153
    SLICE_X64Y3.F3       net (fanout=6)        1.414   XLXI_10/state_cmp_ne0005
    SLICE_X64Y3.X        Tilo                  0.759   XLXI_10/state_FSM_FFd2-In18
                                                       XLXI_10/state_FSM_FFd2-In18
    SLICE_X65Y2.G3       net (fanout=1)        0.055   XLXI_10/state_FSM_FFd2-In18
    SLICE_X65Y2.Y        Tilo                  0.704   XLXI_10/state_FSM_FFd2
                                                       XLXI_10/state_FSM_FFd2-In53
    SLICE_X65Y2.F3       net (fanout=1)        0.023   XLXI_10/state_FSM_FFd2-In53/O
    SLICE_X65Y2.CLK      Tfck                  0.837   XLXI_10/state_FSM_FFd2
                                                       XLXI_10/state_FSM_FFd2-In79
                                                       XLXI_10/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.554ns (5.375ns logic, 5.179ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_8/shift_register_data_8 (SLICE_X66Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/shift_register_data_9 (FF)
  Destination:          XLXI_8/shift_register_data_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/shift_register_data_9 to XLXI_8/shift_register_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y35.XQ      Tcko                  0.474   XLXI_8/shift_register_data<9>
                                                       XLXI_8/shift_register_data_9
    SLICE_X66Y35.BY      net (fanout=2)        0.407   XLXI_8/shift_register_data<9>
    SLICE_X66Y35.CLK     Tckdi       (-Th)    -0.152   XLXI_8/shift_register_data<9>
                                                       XLXI_8/shift_register_data_8
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.626ns logic, 0.407ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_15/I_ModeCtrl/cntMod30_0 (SLICE_X55Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_15/I_ModeCtrl/cntMod30_0 (FF)
  Destination:          XLXI_15/I_ModeCtrl/cntMod30_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.049ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_15/I_ModeCtrl/cntMod30_0 to XLXI_15/I_ModeCtrl/cntMod30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.XQ      Tcko                  0.473   XLXI_15/I_ModeCtrl/cntMod30<0>
                                                       XLXI_15/I_ModeCtrl/cntMod30_0
    SLICE_X55Y72.BX      net (fanout=7)        0.483   XLXI_15/I_ModeCtrl/cntMod30<0>
    SLICE_X55Y72.CLK     Tckdi       (-Th)    -0.093   XLXI_15/I_ModeCtrl/cntMod30<0>
                                                       XLXI_15/I_ModeCtrl/cntMod30_0
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.566ns logic, 0.483ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/which_str_0 (SLICE_X52Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/which_str_0 (FF)
  Destination:          XLXI_10/which_str_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/which_str_0 to XLXI_10/which_str_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y15.XQ      Tcko                  0.474   XLXI_10/which_str<0>
                                                       XLXI_10/which_str_0
    SLICE_X52Y15.BX      net (fanout=22)       0.454   XLXI_10/which_str<0>
    SLICE_X52Y15.CLK     Tckdi       (-Th)    -0.134   XLXI_10/which_str<0>
                                                       XLXI_10/which_str_0
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.608ns logic, 0.454ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_15/XLXI_3/CLKA
  Logical resource: XLXI_15/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_15/XLXI_3/CLKA
  Logical resource: XLXI_15/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_15/XLXI_3/CLKA
  Logical resource: XLXI_15/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   11.640|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5131 paths, 0 nets, and 1631 connections

Design statistics:
   Minimum period:  11.640ns{1}   (Maximum frequency:  85.911MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 24 18:58:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



