

================================================================
== Vitis HLS Report for 'AxiStream2Axi'
================================================================
* Date:           Sun Jul 21 20:36:54 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1555211|  1555211|  15.552 ms|  15.552 ms|  1555211|  1555211|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |                                                 |                                       |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
        |                     Instance                    |                 Module                |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_64  |AxiStream2Axi_Pipeline_MMIterOutLoop2  |  1555203|  1555203|  15.552 ms|  15.552 ms|  1555201|  1555201|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      58|    116|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    244|    -|
|Register         |        -|    -|      73|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     131|    362|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |                     Instance                    |                 Module                | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_64  |AxiStream2Axi_Pipeline_MMIterOutLoop2  |        0|   0|  58|  116|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |Total                                            |                                       |        0|   0|  58|  116|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         10|    1|         10|
    |ap_done               |   9|          2|    1|          2|
    |dout_blk_n            |   9|          2|    1|          2|
    |gmem2_blk_n_AW        |   9|          2|    1|          2|
    |gmem2_blk_n_B         |   9|          2|    1|          2|
    |ldata_read            |   9|          2|    1|          2|
    |m_axi_gmem2_AWADDR    |  14|          3|   64|        192|
    |m_axi_gmem2_AWBURST   |   9|          2|    2|          4|
    |m_axi_gmem2_AWCACHE   |   9|          2|    4|          8|
    |m_axi_gmem2_AWID      |   9|          2|    1|          2|
    |m_axi_gmem2_AWLEN     |  14|          3|   32|         96|
    |m_axi_gmem2_AWLOCK    |   9|          2|    2|          4|
    |m_axi_gmem2_AWPROT    |   9|          2|    3|          6|
    |m_axi_gmem2_AWQOS     |   9|          2|    4|          8|
    |m_axi_gmem2_AWREGION  |   9|          2|    4|          8|
    |m_axi_gmem2_AWSIZE    |   9|          2|    3|          6|
    |m_axi_gmem2_AWUSER    |   9|          2|    1|          2|
    |m_axi_gmem2_AWVALID   |  14|          3|    1|          3|
    |m_axi_gmem2_BREADY    |  14|          3|    1|          3|
    |m_axi_gmem2_WVALID    |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 244|         52|  129|        364|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   9|   0|    9|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_93                                               |  62|   0|   62|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |  73|   0|   73|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  AxiStream2Axi|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  AxiStream2Axi|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  AxiStream2Axi|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  AxiStream2Axi|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  AxiStream2Axi|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  AxiStream2Axi|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  AxiStream2Axi|  return value|
|ldata_dout            |   in|   32|     ap_fifo|          ldata|       pointer|
|ldata_num_data_valid  |   in|    3|     ap_fifo|          ldata|       pointer|
|ldata_fifo_cap        |   in|    3|     ap_fifo|          ldata|       pointer|
|ldata_empty_n         |   in|    1|     ap_fifo|          ldata|       pointer|
|ldata_read            |  out|    1|     ap_fifo|          ldata|       pointer|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|          gmem2|       pointer|
|dout_dout             |   in|   64|     ap_fifo|           dout|       pointer|
|dout_num_data_valid   |   in|    3|     ap_fifo|           dout|       pointer|
|dout_fifo_cap         |   in|    3|     ap_fifo|           dout|       pointer|
|dout_empty_n          |   in|    1|     ap_fifo|           dout|       pointer|
|dout_read             |  out|    1|     ap_fifo|           dout|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%dout_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dout"   --->   Operation 10 'read' 'dout_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dout_1, i32 2, i32 63" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1379 = sext i62 %trunc_ln" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 12 'sext' 'sext_ln1379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln1379" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 13 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem2_addr, i64 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 14 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%empty_55 = wait i32 @_ssdm_op_Wait"   --->   Operation 15 'wait' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln1379 = call void @AxiStream2Axi_Pipeline_MMIterOutLoop2, i32 %gmem2, i62 %trunc_ln, i32 %ldata" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 16 'call' 'call_ln1379' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln1379 = call void @AxiStream2Axi_Pipeline_MMIterOutLoop2, i32 %gmem2, i62 %trunc_ln, i32 %ldata" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 17 'call' 'call_ln1379' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 18 [5/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 18 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 19 [4/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 19 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 20 [3/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 20 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 21 [2/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 21 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 1555200, void @empty_14, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 25 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln1386 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 26 'ret' 'ret_ln1386' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dout_1            (read         ) [ 0000000000]
trunc_ln          (partselect   ) [ 0011100000]
sext_ln1379       (sext         ) [ 0000000000]
gmem2_addr        (getelementptr) [ 0001111111]
empty             (writereq     ) [ 0000000000]
empty_55          (wait         ) [ 0000000000]
call_ln1379       (call         ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
empty_56          (writeresp    ) [ 0000000000]
ret_ln1386        (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2Axi_Pipeline_MMIterOutLoop2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="dout_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_writeresp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="22" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_56/5 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="62" slack="2"/>
<pin id="68" dir="0" index="3" bw="32" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1379/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="trunc_ln_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="62" slack="0"/>
<pin id="75" dir="0" index="1" bw="64" slack="0"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="0" index="3" bw="7" slack="0"/>
<pin id="78" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="sext_ln1379_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="62" slack="1"/>
<pin id="85" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1379/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="gmem2_addr_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="trunc_ln_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="62" slack="1"/>
<pin id="95" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="99" class="1005" name="gmem2_addr_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="3"/>
<pin id="101" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="50" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="83" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="86" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="96"><net_src comp="73" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="98"><net_src comp="93" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="102"><net_src comp="86" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="56" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: AxiStream2Axi : ldata | {3 4 }
	Port: AxiStream2Axi : gmem2 | {}
	Port: AxiStream2Axi : dout | {1 }
  - Chain level:
	State 1
	State 2
		gmem2_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   | grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_64 |   118   |    56   |
|----------|-------------------------------------------------|---------|---------|
|   read   |                dout_1_read_fu_50                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
| writeresp|               grp_writeresp_fu_56               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|partselect|                  trunc_ln_fu_73                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   sext   |                sext_ln1379_fu_83                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |   118   |    56   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|gmem2_addr_reg_99|   32   |
| trunc_ln_reg_93 |   62   |
+-----------------+--------+
|      Total      |   94   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_56 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_56 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|---------------------|------|------|------|--------||---------||---------||---------|
|        Total        |      |      |      |   66   ||  3.176  ||    0    ||    9    |
|---------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   118  |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |    9   |
|  Register |    -   |   94   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   212  |   65   |
+-----------+--------+--------+--------+
