<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>urjc.es</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ads_axi_quad_spi</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ext_spi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_spi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.EXT_SPI_CLK.ASSOCIATED_BUSIF">ads_quad_spi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.EXT_SPI_CLK.ASSOCIATED_RESET">ads_drdy_o</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ads_quad_spi</spirit:name>
      <spirit:busType spirit:vendor="urjc" spirit:library="user" spirit:name="spi_ads_dry" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="urjc" spirit:library="user" spirit:name="spi_ads_dry_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_mosi</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ads_mosi</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_miso</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ads_miso</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_ss</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ads_ss</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_sck</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ads_sck</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_dry</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ads_drdy_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ads_drdy_o</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ads_drdy_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADS_DRDY_O.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>quad_spi_intc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>quad_spi_intc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.QUAD_SPI_INTC.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ads_axi_quad_spi_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1a56293b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ads_axi_quad_spi_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1a56293b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a5b1ca14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a7b0c705</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ext_spi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>quad_spi_intc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ads_drdy_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ads_drdy_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ads_miso</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ads_mosi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ads_sck</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ads_ss</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axi_quad_spi_0/axi_quad_spi_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ads_axi_quad_spi_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a7634794</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_quad_spi" xilinx:version="3.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axi_quad_spi_0/axi_quad_spi_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ads_axi_quad_spi_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_quad_spi" xilinx:version="3.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ads_axi_quad_spi_v1_0/data/ads_axi_quad_spi.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ads_axi_quad_spi_v1_0/data/ads_axi_quad_spi.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ads_axi_quad_spi_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ads_axi_quad_spi_v1_0/src/ads_axi_quad_spi.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ads_axi_quad_spi_v1_0/src/ads_axi_quad_spi.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ads_axi_quad_spi_v1_0/src/ads_axi_quad_spi_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ads_axi_quad_spi_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/BeST_1_negro_Vitis.png</spirit:name>
        <spirit:userFileType>image</spirit:userFileType>
        <spirit:userFileType>LOGO</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ads_axi_quad_spi_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ads_axi_quad_spi_v1.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-03-31T14:20:30Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409c3f3_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80f2436_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2179f56b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667b97aa_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296f3e18_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e6e21a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7783f8_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b13a3c2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478adf5a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216f432d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d20d079_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c514aee_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793d06da_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d410a4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e34fc8_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f57b59_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c80507a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491808ce_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdd10a4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b786100_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba1b6bd_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77521cd1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584f943e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283b0715_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7428e4bd_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225e7c67_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa921f2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b069ad9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61aaa453_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5804bcde_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765f8ba_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cddf0a2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193e546e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d06a3f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb82aac_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f288f6_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec1312f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f9addf_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cd629b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a4a9bd_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e71e912_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653359d4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2edbc2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43710cb6_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3820e77d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e949037_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ca2142_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fc85b3_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d0da64_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726aa1b5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4434de7f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7edfde54_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac5647_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7692d6fa_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38026bcc_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f40f35_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3818e0f8_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206c52b4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d9ba8f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f5cf54_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a400571_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a79fc7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198b608e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cfd77_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6e6a51_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48177ec9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7124c7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e29974b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48856de3_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670e73a7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447c6741_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c2ab5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e19046_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b97f58e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2070be77_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fff1e72_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b280367_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4cef33_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468ba055_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c56ba7b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa727fa_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745ec88d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1674f4d1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d91fd6_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7510c5ab_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ea0f16_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ec603c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315b6c7d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6bd3b5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208513c4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18578570_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc71903_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15299d26_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1146b6f3_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167071ac_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b35a2b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632b1948_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e6d1e1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec73c89_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1d2e66_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19992b2f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf118d3_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f86ba25_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe6fa65_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7321c9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a4abec_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8b82aa_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fef64ad_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4332941d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cf8180_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531d12cb_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17722be8_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574b6e51_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d310b7c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b85cce_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607228e9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1576f2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5051dd71_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16fabf7a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c34143_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc362be_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f040317_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6622c6a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104cbdd2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274de30f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa0f30c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445dc1ce_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325d19db_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e3c9c7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c7a29_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ea180c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab0b450_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c9840f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148d2125_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416ccba1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33843a85_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e72ac50_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c24f87_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f462f6b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1848b623_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24fa4223_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19991246_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27cfb109_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278e2927_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f25afb_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d633457_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebdd233_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1677cb55_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e25397a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bf11d2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3f637_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a271f9a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc77481_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_axi_quad_spi_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="98b235ea"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9234cb94"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="61c3564f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a0a6f17f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="11420736"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
