Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 06:54:15 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps/post_route_timing.rpt
| Design       : td_fused_top_td_fused_tdf7_fmaps
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12/ENARDEN
                                                              3.775         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12/ENBWREN
                                                              4.011         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8/ENBWREN
                                                              4.013         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8/ENARDEN
                                                              4.107         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8/ENARDEN
                                                              4.155         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10/REGCEB
                                                              4.230         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9/REGCEB
                                                              4.272         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[42]/CE
                                                              4.303         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15/ENBWREN
                                                              4.350         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15/ENBWREN
                                                              4.351         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9/ENARDEN
                                                              4.365         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[40]/CE
                                                              4.398         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[41]/CE
                                                              4.398         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[28]/D
                                                              4.411         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[29]/D
                                                              4.423         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_14/ENBWREN
                                                              4.429         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9/ENBWREN
                                                              4.474         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12/REGCEB
                                                              4.479         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11/ENARDEN
                                                              4.480         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[47]/D
                                                              4.490         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10/ENBWREN
                                                              4.505         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8/ENBWREN
                                                              4.509         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10/ENARDEN
                                                              4.511         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10/ENBWREN
                                                              4.534         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[44]/D
                                                              4.556         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[45]/D
                                                              4.562         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[43]/CE
                                                              4.597         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[47]/CE
                                                              4.609         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12/ENBWREN
                                                              4.662         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11/ENBWREN
                                                              4.669         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[44]/CE
                                                              4.669         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[45]/CE
                                                              4.669         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[46]/CE
                                                              4.669         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[41]/D
                                                              4.682         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10/REGCEB
                                                              4.748         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12/REGCEB
                                                              4.770         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11/REGCEB
                                                              4.777         
td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/addr0_t1_reg[8]/C
                               td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[10]
                                                              4.787         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[50]/CE
                                                              4.797         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[38]/CE
                                                              4.800         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10/ENARDEN
                                                              4.806         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_14/ENARDEN
                                                              4.823         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[46]/CE
                                                              4.838         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15/ENARDEN
                                                              4.839         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[40]/D
                                                              4.850         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[47]/CE
                                                              4.861         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[46]/D
                                                              4.863         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9/REGCEB
                                                              4.892         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6/REGCEB
                                                              4.898         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[48]/CE
                                                              4.900         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[49]/CE
                                                              4.900         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15/ENARDEN
                                                              4.900         
td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11/ADDRARDADDR[4]
                                                              4.901         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[36]/CE
                                                              4.904         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[37]/CE
                                                              4.904         
td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/addr1_t1_reg[6]/C
                               td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6/ADDRARDADDR[8]
                                                              4.906         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_7/ENBWREN
                                                              4.911         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12_cooolgate_en_gate_263_cooolDelFlop/D
                                                              4.911         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_13/ENBWREN
                                                              4.915         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12/ENARDEN
                                                              4.922         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[44]/CE
                                                              4.933         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[45]/CE
                                                              4.933         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11/ENBWREN
                                                              4.934         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9/ENARDEN
                                                              4.945         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_7/ENARDEN
                                                              5.005         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15/WEA[0]
                                                              5.013         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11/ENARDEN
                                                              5.041         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[50]/D
                                                              5.045         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9/WEA[0]
                                                              5.056         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[50]/CE
                                                              5.057         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[30]/CE
                                                              5.060         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6/ENBWREN
                                                              5.063         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_1/ENARDEN
                                                              5.083         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[31]/CE
                                                              5.092         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8/REGCEB
                                                              5.097         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_1/ENBWREN
                                                              5.098         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[51]/CE
                                                              5.099         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8_cooolgate_en_gate_361_cooolDelFlop/D
                                                              5.100         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[39]/CE
                                                              5.103         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12/WEA[0]
                                                              5.120         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11/WEA[0]
                                                              5.125         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[48]/D
                                                              5.140         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6/ENARDEN
                                                              5.145         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[49]/D
                                                              5.147         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[48]/CE
                                                              5.152         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[49]/CE
                                                              5.152         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[40]/CE
                                                              5.153         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[41]/CE
                                                              5.153         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[42]/CE
                                                              5.153         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[43]/CE
                                                              5.153         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_7/REGCEB
                                                              5.157         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10/WEA[0]
                                                              5.159         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[28]/CE
                                                              5.163         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[29]/CE
                                                              5.163         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_14/REGCEB
                                                              5.165         
td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9/ADDRARDADDR[4]
                                                              5.181         
empty_n_reg/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/d1_t1_reg[47]/D
                                                              5.188         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8/WEA[0]
                                                              5.217         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8_cooolgate_en_gate_204_cooolDelFlop/D
                                                              5.239         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_14/WEA[0]
                                                              5.253         



