set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_TOOL_VERSION "16.1"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -library "kernel_system_calc_initpop_system" -name MISC_FILE [file join $::quartus(qip_path) "kernel_system_calc_initpop_system.cmp"]
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_TARGETED_DEVICE_FAMILY "Arria 10"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_GENERATED_DEVICE_FAMILY "{Arria 10}"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "kernel_system_calc_initpop_system" -name MISC_FILE [file join $::quartus(qip_path) "../kernel_system_calc_initpop_system.ip"]
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_NAME "a2VybmVsX3N5c3RlbV9jYWxjX2luaXRwb3Bfc3lzdGVt"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MTQ4ODgwODM5NA==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::QXJyaWEgMTA=::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::MTBBWDExNVMyRjQ1STFTRw==::QXV0byBERVZJQ0U="
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::MQ==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19BVk1fTUVNR01FTTBfRERSX1BPUlRfMF8wX1JXX0FERFJFU1NfV0lEVEg=::LTE=::QXV0byBBRERSRVNTX1dJRFRI"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9DTE9DS19SQVRF::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9DTE9DS19ET01BSU4=::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9SRVNFVF9ET01BSU4=::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVDJYX0NMT0NLX1JBVEU=::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVDJYX0NMT0NLX0RPTUFJTg==::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "kernel_system_calc_initpop_system" -library "kernel_system_calc_initpop_system" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVDJYX1JFU0VUX0RPTUFJTg==::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_global_assignment -entity "calc_initpop_system" -library "calc_initpop_system_140" -name IP_COMPONENT_NAME "Y2FsY19pbml0cG9wX3N5c3RlbQ=="
set_global_assignment -entity "calc_initpop_system" -library "calc_initpop_system_140" -name IP_COMPONENT_DISPLAY_NAME "Y2FsY19pbml0cG9wX3N5c3RlbQ=="
set_global_assignment -entity "calc_initpop_system" -library "calc_initpop_system_140" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "calc_initpop_system" -library "calc_initpop_system_140" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "calc_initpop_system" -library "calc_initpop_system_140" -name IP_COMPONENT_VERSION "MTQuMA=="
set_global_assignment -entity "calc_initpop_system" -library "calc_initpop_system_140" -name IP_COMPONENT_GROUP "QWNjZWxlcmF0b3Jz"

set_global_assignment -library "kernel_system_calc_initpop_system" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/kernel_system_calc_initpop_system.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_work_group_dispatcher.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_id_iterator.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_work_item_iterator.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_multistage_adder.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_start_signal_chain_element.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_finish_signal_chain_element.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_task_copy_finish_detector.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_kernel_finish_detector.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_multistage_accumulator.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fifo.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_shift_register.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_int_mult.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/sv_mult27.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_sitofp.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_data_fifo.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ll_fifo.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ll_ram_fifo.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_valid_fifo_counter.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_staging_reg.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_top.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_pipelined.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_enabled.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_basic_coalescer.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_simple.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_streaming.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_burst_master.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_bursting_load_stores.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_non_aligned_write.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_read_cache.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_atomic.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_prefetch_block.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_wide_wrapper.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_streaming_prefetch.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_permute_address.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_aligned_burst_coalesced_lsu.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_mul_a10.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_sincos_s5.v"]
set_global_assignment -library "calc_initpop_system_140" -name VHDL_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/dspba_library_package.vhd"]
set_global_assignment -library "calc_initpop_system_140" -name VHDL_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/dspba_library.vhd"]
set_global_assignment -library "calc_initpop_system_140" -name VHDL_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sincos_s5.vhd"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sincos_s5_memoryC0_uid394_tableGensinPiZ_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sincos_s5_memoryC0_uid400_tableGencosPiZ_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sincos_s5_memoryC1_uid396_tableGensinPiZ_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sincos_s5_memoryC1_uid402_tableGencosPiZ_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sincos_s5_memoryC2_uid398_tableGensinPiZ_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sincos_s5_memoryC2_uid404_tableGencosPiZ_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sincos_s5_rrTable_uid194_rrx_uid34_fpSinCosXTest_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sincos_s5_rrTable_uid195_rrx_uid34_fpSinCosXTest_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_full_detector.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_stall_free_sink.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_sub_a10.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_mdot2_a10.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_dot2_a10.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_multadd_a10.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_add_a10.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_cmp.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_floor.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_ceil.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_fptosi.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_sqrt_s5.v"]
set_global_assignment -library "calc_initpop_system_140" -name VHDL_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sqrt_s5.vhd"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sqrt_s5_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sqrt_s5_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/fp_sqrt_s5_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_exp_a10_top.v"]
set_global_assignment -library "calc_initpop_system_140" -name VHDL_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_exp_a10.vhd"]
set_global_assignment -library "calc_initpop_system_140" -name VHDL_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_exp_a10_450.vhd"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_exp_a10_450_floatTable_eA_uid96_fpExpETest_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_exp_a10_450_floatTable_kPPreZHigh_uid62_fpExpETest_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_exp_a10_450_floatTable_kPPreZLow_uid65_fpExpETest_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_exp_a10_floatTable_eA_uid96_fpExpETest_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_exp_a10_floatTable_kPPreZHigh_uid62_fpExpETest_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_exp_a10_floatTable_kPPreZLow_uid65_fpExpETest_lutmem.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_div_s5.v"]
set_global_assignment -library "calc_initpop_system_140" -name SOURCE_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_div_s5.hex"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_enable_sink.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_embedded_workgroup_issuer.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_embedded_workgroup_issuer_complex.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_embedded_workgroup_issuer_fifo.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_work_group_limiter.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_barrier.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_barrier_simple.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fifo_reorder.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_loop_limiter.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_toggle_detect.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_debug_mem.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/calc_initpop.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/calc_initpop_system.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_fp_uitofp.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_int_div32u.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_arb2.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_arb_intf.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_avm_to_ic.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ic_intf.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ic_master_endpoint.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ic_slave_endpoint.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ic_slave_rrp.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ic_slave_wrp.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ic_rrp_reg.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ic_wrp_reg.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ic_to_avm.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_atomics_nostall.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_atomics_arb_stall.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/lsu_ic_top.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_mem2x.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_mem_staging_reg.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_address_to_bankaddress.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ic_local_mem_router.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_ic_local_mem_router_terminator.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_mem1x.v"]
set_global_assignment -library "calc_initpop_system_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "calc_initpop_system_140/synth/acl_printf_counter.v"]
