<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<!-- Mirrored from www.yilectronics.com/Courses/ENGR338L/ENGR338L_2017f/StudentLabs/lschultz/Lab8/Lab8.html by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 15 Dec 2017 18:08:19 GMT -->
<head>

  
  <meta content="text/html; charset=ISO-8859-1" http-equiv="content-type"><title></title>
  

  
  
  <meta http-equiv="content-type" content="text/html; charset=utf-8">

  
  <meta http-equiv="content-type" content="text/html; charset=utf-8">

  
  <meta http-equiv="content-type" content="text/html; charset=utf-8">

  
  <meta name="generator" content="LibreOffice 5.1.6.2 (Linux)">

  
  <style type="text/css">
		@page { margin: 0.79in }
		p { margin-bottom: 0.1in; line-height: 120% }
	</style>
  
  <meta http-equiv="content-type" content="text/html; charset=utf-8">

  
  <meta name="generator" content="LibreOffice 5.1.6.2 (Linux)">

  
  <style type="text/css">
		@page { margin: 0.79in }
		p { margin-bottom: 0.1in; line-height: 120% }
	</style>
  
  <meta http-equiv="content-type" content="text/html; charset=utf-8">

  
  <meta name="generator" content="LibreOffice 5.1.6.2 (Linux)">

  
  <style type="text/css">
		@page { margin: 0.79in }
		p { margin-bottom: 0.1in; line-height: 120% }
	</style>
  
  <meta http-equiv="content-type" content="text/html; charset=utf-8">

  
  <meta name="generator" content="LibreOffice 5.1.6.2 (Linux)">

  
  <style type="text/css">
		@page { margin: 0.79in }
		p { margin-bottom: 0.1in; line-height: 120% }</style>
  
  <meta http-equiv="content-type" content="text/html; charset=utf-8">

  
  <meta name="generator" content="LibreOffice 5.1.6.2 (Linux)">

  
  <style type="text/css">
		@page { margin: 0.79in }
		p { margin-bottom: 0.1in; line-height: 120% }
	</style>
  
  <meta http-equiv="content-type" content="text/html; charset=utf-8">

  
  <meta name="generator" content="LibreOffice 5.1.6.2 (Linux)">

  
  <style type="text/css">
		@page { margin: 0.79in }
		p { margin-bottom: 0.1in; line-height: 120% }
	</style></head><body style="color: rgb(0, 0, 0); background-color: rgb(255, 230, 204);" alink="#000099" link="#000099" vlink="#990099">
<span style="font-family: Comic Sans MS;">ENGR338 Lab 2017
Fall</span><span style="font-family: &quot;Comic Sans MS&quot;;"></span><br>

<span style="font-family: Comic Sans MS;">
Name:&nbsp; Lane Schultz<br>
<br>
</span>
<div style="text-align: center;"><big style="font-weight: bold;"><big><big><span style="font-family: &quot;Comic Sans MS&quot;;">Lab 8: The Flip Flops</span></big></big></big><br>
</div>

<span style="font-family: Comic Sans MS;"></span><span style="font-family: Comic Sans MS;"></span><br>

An SR latch was built. Buttons were used to connect inputs to high and
low voltages to display logic. Below are the five states attained for
the SR latch.<br>

<br>

<div style="text-align: center;"><img style="width: 1360px; height: 355px;" alt="" src="figures/AllSRLatch.png"><br>
</div>

<div style="text-align: center;">Figure 1: The logic for the SR latch
via lights is shown above.<br>
</div>

The characteristic table for the SR latch is shown below.<br>

<br>

<div style="text-align: center;">Table 1: The logic for the SR latch is
shown below.<br>
<img style="width: 262px; height: 148px;" alt="" src="figures/SRTable.png"><br>
</div>

<br>

An SR flip flop was built.&nbsp; Several state of logic were recorded.
Unlike the SR latch, the SR flip flow has a clock input. This controls
whethher S and R will have any effect on the circuit. If the clock
input is set to zero volts, then the circuit will store the previous
state of the circuit (wheter a light is turned on or off). Below is a
demonstration of the logic.<br>

<br>

<br>

<div align="center">
<iframe src="https://www.youtube.com/embed/Z7LDv4Upo4w" allowfullscreen="" frameborder="0" height="315" width="560"></iframe>
</div>

<br>

<br>

The characteristic table for the SR flip flow is shown below.<br>

<br>

<div style="text-align: center;">Table 2: The logic for the SR flip
flop is shown below.<br>
<img style="width: 260px; height: 166px;" alt="" src="figures/SRFlopTable.png"><br>
</div>

<br>

A JK flip flop was built. The logic is shown below.<br>

<br>

<br>

<div align="center">
<iframe src="https://www.youtube.com/embed/zmN4_6CLeis" allowfullscreen="" frameborder="0" height="315" width="560"></iframe></div>

<br>

<br>

The charactericstic table for the JK flip flop is shown below.<br>

<br>

<div style="text-align: center;">Table 3: The logic for the JK flip
flop is shown below.<br>
<img style="width: 261px; height: 187px;" alt="" src="figures/JKTable.png"><br>
<br>
<div style="text-align: left;">The JK flip flop toggling did not
function as expected. One possible reason for this unexpected behavior
was that two-three input NAND gates were used at the stage that required two-two input NAND gates. The following was the toggling figure attained from the oscillosocpe:<br>
<br>
<div style="text-align: center;"><img style="width: 594px; height: 445px;" alt="" src="figures/IMG_1785.jpg"><br>
Figure 2: The toggling behavior for the JK flip flop is shown above.<br>
</div>
</div>

</div>

</body>
<!-- Mirrored from www.yilectronics.com/Courses/ENGR338L/ENGR338L_2017f/StudentLabs/lschultz/Lab8/Lab8.html by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 15 Dec 2017 18:11:03 GMT -->
</html>