<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/44849108737</prism:url><dc:identifier>SCOPUS_ID:44849108737</dc:identifier><eid>2-s2.0-44849108737</eid><prism:doi>10.1109/COMMAD.2006.4429895</prism:doi><article-number>4429895</article-number><dc:title>Quantum-dot field programmable gate array: Enhanced routing</dc:title><prism:aggregationType>Conference Proceeding</prism:aggregationType><srctype>p</srctype><subtype>cp</subtype><subtypeDescription>Conference Paper</subtypeDescription><citedby-count>4</citedby-count><prism:publicationName>Conference on Optoelectronic and Microelectronic Materials and Devices, Proceedings, COMMAD</prism:publicationName><source-id>37801</source-id><prism:isbn>1424405785</prism:isbn><prism:isbn>9781424405787</prism:isbn><prism:startingPage>121</prism:startingPage><prism:endingPage>124</prism:endingPage><prism:pageRange>121-124</prism:pageRange><prism:coverDate>2006-12-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="10739720800"><ce:initials>A.</ce:initials><ce:indexed-name>Jazbec A.</ce:indexed-name><ce:surname>Jazbec</ce:surname><ce:given-name>Andrej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Jazbec A.</ce:indexed-name><ce:surname>Jazbec</ce:surname><ce:given-name>Andrej</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/10739720800</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>FPGA (Field Programmable Gate Array) architecture contains configurable logic blocks (CLB) and programmable interconnects. CLB is used to implement most of the logic in FPGA. A hierarchy of programmable interconnects called Programmable Switch Matrix (PSM) allows the logic blocks of FPGA to be interconnected as needed by the system designer. Logic blocks and interconnects can be programmed after the manufacturing process by the customer/designer so that FPGA can perform whatever logical function is needed. Wherever a vertical and a horizontal line intersect there is a switch matrix interconnect point. In this article FPGA based on quantum-dot cellular automata (QCA) technology is presented. The research is dedicated mostly to PSM. © 2006 IEEE.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/44849108737" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=44849108737&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=44849108737&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="10739720800"><ce:initials>A.</ce:initials><ce:indexed-name>Jazbec A.</ce:indexed-name><ce:surname>Jazbec</ce:surname><ce:given-name>Andrej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Jazbec A.</ce:indexed-name><ce:surname>Jazbec</ce:surname><ce:given-name>Andrej</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/10739720800</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="35613179800"><ce:initials>N.</ce:initials><ce:indexed-name>Zimic N.</ce:indexed-name><ce:surname>Zimic</ce:surname><ce:given-name>Nikolaj</ce:given-name><preferred-name><ce:initials>N.</ce:initials><ce:indexed-name>Zimic N.</ce:indexed-name><ce:surname>Zimic</ce:surname><ce:given-name>Nikolaj</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/35613179800</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="3" auid="6506903357"><ce:initials>I.L.</ce:initials><ce:indexed-name>Bajec I.L.</ce:indexed-name><ce:surname>Bajec</ce:surname><ce:given-name>Iztok Lebar</ce:given-name><preferred-name><ce:initials>I.L.</ce:initials><ce:indexed-name>Bajec I.</ce:indexed-name><ce:surname>Bajec</ce:surname><ce:given-name>Iztok Lebar</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6506903357</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="4" auid="25925313600"><ce:initials>P.</ce:initials><ce:indexed-name>Pecar P.</ce:indexed-name><ce:surname>Pečar</ce:surname><ce:given-name>Primož</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Pečar P.</ce:indexed-name><ce:surname>Pečar</ce:surname><ce:given-name>Primož</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/25925313600</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="5" auid="7007175863"><ce:initials>M.</ce:initials><ce:indexed-name>Mraz M.</ce:indexed-name><ce:surname>Mraz</ce:surname><ce:given-name>Miha</ce:given-name><preferred-name><ce:initials>M.</ce:initials><ce:indexed-name>Mraz M.</ce:indexed-name><ce:surname>Mraz</ce:surname><ce:given-name>Miha</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7007175863</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>FPGA</author-keyword><author-keyword>QCA</author-keyword><author-keyword>routing</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">(OTDR) technology</mainterm><mainterm weight="a" candidate="n">Configurable Logic Blocks (CLB)</mainterm><mainterm weight="a" candidate="n">Field programmable gate array (FPGA)</mainterm><mainterm weight="a" candidate="n">Logic blocks</mainterm><mainterm weight="a" candidate="n">Manufacturing processes</mainterm><mainterm weight="a" candidate="n">Microelectronic materials</mainterm><mainterm weight="a" candidate="n">Programmable interconnects</mainterm><mainterm weight="a" candidate="n">Quantum dot cellular automata (QCA)</mainterm><mainterm weight="a" candidate="n">switch matrices</mainterm><mainterm weight="a" candidate="n">System designers</mainterm></idxterms><subject-areas><subject-area code="2504" abbrev="MATE">Electronic, Optical and Magnetic Materials</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2016" month="11" day="22" timestamp="2016-11-22T12:25:37.000037+00:00"/><ait:date-sort year="2006" month="12" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2008 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:doi>10.1109/COMMAD.2006.4429895</ce:doi><itemid idtype="PUI">351795245</itemid><itemid idtype="CPX">20082411315215</itemid><itemid idtype="SCP">44849108737</itemid><itemid idtype="SGR">44849108737</itemid></itemidlist><history><date-created year="2008" month="06" day="13"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="cp"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords><author-keyword>FPGA</author-keyword><author-keyword>QCA</author-keyword><author-keyword>routing</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">Quantum-dot field programmable gate array: Enhanced routing</titletext></citation-title><author-group><author auid="10739720800" seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Jazbec A.</ce:indexed-name><ce:surname>Jazbec</ce:surname><ce:given-name>Andrej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Jazbec A.</ce:indexed-name><ce:surname>Jazbec</ce:surname><ce:given-name>Andrej</ce:given-name></preferred-name></author><author auid="35613179800" seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Zimic N.</ce:indexed-name><ce:surname>Zimic</ce:surname><ce:given-name>Nikolaj</ce:given-name><preferred-name><ce:initials>N.</ce:initials><ce:indexed-name>Zimic N.</ce:indexed-name><ce:surname>Zimic</ce:surname><ce:given-name>Nikolaj</ce:given-name></preferred-name></author><author auid="6506903357" seq="3"><ce:initials>I.L.</ce:initials><ce:indexed-name>Bajec I.L.</ce:indexed-name><ce:surname>Bajec</ce:surname><ce:given-name>Iztok Lebar</ce:given-name><preferred-name><ce:initials>I.L.</ce:initials><ce:indexed-name>Bajec I.</ce:indexed-name><ce:surname>Bajec</ce:surname><ce:given-name>Iztok Lebar</ce:given-name></preferred-name></author><author auid="25925313600" seq="4"><ce:initials>P.</ce:initials><ce:indexed-name>Pecar P.</ce:indexed-name><ce:surname>Pečar</ce:surname><ce:given-name>Primož</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Pečar P.</ce:indexed-name><ce:surname>Pečar</ce:surname><ce:given-name>Primož</ce:given-name></preferred-name></author><author auid="7007175863" seq="5"><ce:initials>M.</ce:initials><ce:indexed-name>Mraz M.</ce:indexed-name><ce:surname>Mraz</ce:surname><ce:given-name>Miha</ce:given-name><preferred-name><ce:initials>M.</ce:initials><ce:indexed-name>Mraz M.</ce:indexed-name><ce:surname>Mraz</ce:surname><ce:given-name>Miha</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>University of Ljubljana</organization><organization>Faculty of Computer and Information Science</organization><city-group>1000 Ljubljana</city-group><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>A.</ce:initials><ce:indexed-name>Jazbec A.</ce:indexed-name><ce:surname>Jazbec</ce:surname></person><affiliation country="svn"><organization>University of Ljubljana</organization><organization>Faculty of Computer and Information Science</organization><city-group>1000 Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>FPGA (Field Programmable Gate Array) architecture contains configurable logic blocks (CLB) and programmable interconnects. CLB is used to implement most of the logic in FPGA. A hierarchy of programmable interconnects called Programmable Switch Matrix (PSM) allows the logic blocks of FPGA to be interconnected as needed by the system designer. Logic blocks and interconnects can be programmed after the manufacturing process by the customer/designer so that FPGA can perform whatever logical function is needed. Wherever a vertical and a horizontal line intersect there is a switch matrix interconnect point. In this article FPGA based on quantum-dot cellular automata (QCA) technology is presented. The research is dedicated mostly to PSM. © 2006 IEEE.</ce:para></abstract></abstracts><source srcid="37801" type="p" country="usa"><sourcetitle>Conference on Optoelectronic and Microelectronic Materials and Devices, Proceedings, COMMAD</sourcetitle><sourcetitle-abbrev>Conf Optoelectron Microelectron Mater Dev Proc COMMAD</sourcetitle-abbrev><issuetitle>COMMAD'06 - Proceedings of the 2006 Conference on Optoelectronic and Microelectronic Materials and Devices</issuetitle><isbn length="10" level="volume">1424405785</isbn><isbn length="13" level="volume">9781424405787</isbn><volisspag><pagerange first="121" last="124"/></volisspag><article-number>4429895</article-number><publicationyear first="2006"/><publicationdate><year>2006</year><date-text xfab-added="true">2006</date-text></publicationdate><additional-srcinfo><conferenceinfo><confevent><confname>2006 Conference on Optoelectronic and Microelectronic Materials and Devices, COMMAD 2006</confname><conflocation country="aus"><city-group>Perth</city-group></conflocation><confdate><startdate year="2006" month="12" day="06"/><enddate year="2006" month="12" day="08"/></confdate><confcatnumber>06EX1505C</confcatnumber><confcode>72156</confcode><confsponsors complete="n"><confsponsor>The University of Western Australia</confsponsor><confsponsor>Australian Research Council Nanotechnology Network (ARCNN)</confsponsor><confsponsor>Australian Research Network for Advanced Materials (ARNAM)</confsponsor><confsponsor>AVT Services</confsponsor><confsponsor>UWA Press</confsponsor></confsponsors></confevent><confpublication><procpagecount>var.pagings</procpagecount></confpublication></conferenceinfo></additional-srcinfo></source><enhancement><classificationgroup><classifications type="ASJC"><classification>2504</classification></classifications><classifications type="CPXCLASS"><classification>912.1</classification><classification>901</classification><classification>803</classification><classification>741.3</classification><classification>921.1</classification><classification>721.2</classification><classification>716</classification><classification>714.2</classification><classification>408</classification><classification>721.1</classification></classifications><classifications type="SUBJABBR"><classification>MATE</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="7"><reference id="1"><ref-info><ref-title><ref-titletext>CMOS design near the limit of scaling</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0036508201</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Y.</ce:initials><ce:indexed-name>Taur Y.</ce:indexed-name><ce:surname>Taur</ce:surname></author></ref-authors><ref-sourcetitle>IBM J. RES. &amp; DEV</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="46"/><pagerange first="213" last="222"/></ref-volisspag></ref-info><ref-fulltext>Taur Y.:CMOS design near the limit of scaling. IBM J. RES. &amp; DEV. 46 (2002) 213-222.</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>Quantum cellular automata</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0027266749</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.S.</ce:initials><ce:indexed-name>Lent C.S.</ce:indexed-name><ce:surname>Lent</ce:surname></author><author seq="2"><ce:initials>P.D.</ce:initials><ce:indexed-name>Tougaw P.D.</ce:indexed-name><ce:surname>Tougaw</ce:surname></author><author seq="3"><ce:initials>W.</ce:initials><ce:indexed-name>Porod W.</ce:indexed-name><ce:surname>Porod</ce:surname></author><author seq="4"><ce:initials>G.H.</ce:initials><ce:indexed-name>Bernstein G.H.</ce:indexed-name><ce:surname>Bernstein</ce:surname></author></ref-authors><ref-sourcetitle>Nanotechnology</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><voliss volume="4"/><pagerange first="49" last="57"/></ref-volisspag></ref-info><ref-fulltext>Lent C.S., Tougaw P.D., Porod W., Bernstein G.H.: Quantum cellular automata. Nanotechnology 4 (1993) 49-57.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Logical devices implemented using quantum cellular automata</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">36449009014</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.D.</ce:initials><ce:indexed-name>Tougaw P.D.</ce:indexed-name><ce:surname>Tougaw</ce:surname></author><author seq="2"><ce:initials>C.S.</ce:initials><ce:indexed-name>Lent C.S.</ce:indexed-name><ce:surname>Lent</ce:surname></author></ref-authors><ref-sourcetitle>J. Appl. Phys</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><voliss volume="75"/><pagerange first="1818" last="1825"/></ref-volisspag></ref-info><ref-fulltext>Tougaw P.D., Lent CS.: Logical devices implemented using quantum cellular automata. J. Appl. Phys. 75 (1994) 1818-1825.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>Quantum-dot Devices and Quantum-dot Cellular Automata</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031222090</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Porod W.</ce:indexed-name><ce:surname>Porod</ce:surname></author></ref-authors><ref-sourcetitle>J. Franklin Inst</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="334 B"/><pagerange first="1147" last="1175"/></ref-volisspag></ref-info><ref-fulltext>Porod W.: Quantum-dot Devices and Quantum-dot Cellular Automata. J. Franklin Inst.334B (1997) 1147-1175.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>Power gain and dissipation in quantum-dot cellular automata</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0037080524</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Timler J.</ce:indexed-name><ce:surname>Timler</ce:surname></author><author seq="2"><ce:initials>C.S.</ce:initials><ce:indexed-name>Lent C.S.</ce:indexed-name><ce:surname>Lent</ce:surname></author></ref-authors><ref-sourcetitle>J. Appl. Phys</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="91"/><pagerange first="823" last="831"/></ref-volisspag></ref-info><ref-fulltext>Timler J., Lent CS.: Power gain and dissipation in quantum-dot cellular automata. J. Appl. Phys. 91 (2002) 823-831.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>A Potentially Implementable FPGA for Quantum Dot Cellular Automata</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">3142722452</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Niemier M.</ce:indexed-name><ce:surname>Niemier</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Rodrigues A.</ce:indexed-name><ce:surname>Rodrigues</ce:surname></author><author seq="3"><ce:initials>P.</ce:initials><ce:indexed-name>Kogge P.</ce:indexed-name><ce:surname>Kogge</ce:surname></author></ref-authors><ref-sourcetitle>1st Workshop on Non-Silicon Computation (NSC-1)</ref-sourcetitle><ref-publicationyear first="2002"/><ref-text>Boston, MS</ref-text></ref-info><ref-fulltext>M. Niemier, A. Rodrigues, P. Kogge: A Potentially Implementable FPGA for Quantum Dot Cellular Automata. 1st Workshop on Non-Silicon Computation (NSC-1), Boston, MS. (2002).</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>Bistable saturation in coupled quantum dots for quantum cellular automata</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">13744260744</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.S.</ce:initials><ce:indexed-name>Lent C.S.</ce:indexed-name><ce:surname>Lent</ce:surname></author><author seq="2"><ce:initials>P.D.</ce:initials><ce:indexed-name>Tougaw P.D.</ce:indexed-name><ce:surname>Tougaw</ce:surname></author><author seq="3"><ce:initials>W.</ce:initials><ce:indexed-name>Porod W.</ce:indexed-name><ce:surname>Porod</ce:surname></author></ref-authors><ref-sourcetitle>J. Appl. Phys</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><voliss volume="62"/><pagerange first="714" last="716"/></ref-volisspag></ref-info><ref-fulltext>Lent C.S., Tougaw P.D., Porod W.:Bistable saturation in coupled quantum dots for quantum cellular automata. J. Appl. Phys. 62 (1994) 714-716.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>