//
// File created by:  xrun
// Do not modify this file
//
-XLMODE
/home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/.mapi//xcelium.d/run.lnx8664.18.03.d
-RUNMODE
-NOCOPYRIGHT
-NOSTDOUT
-NOWARN
DLNOHV
-NOWARN
DLNOHV
-NOWARN
DLCLAP
-ALLOWREDEFINITION
-INCDIR
/home/ykhuang/research/
-XMLIBDIRPATH
/home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/.mapi/
-CDSLIB
/home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/.mapi//xcelium.d/run.lnx8664.18.03.d/cdsrun.lib
/home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/.mapi//dummyMapi.vams
-HDLVAR
/home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/.mapi//xcelium.d/run.lnx8664.18.03.d/hdlrun.var
-xmfatal
NOTCMP
/home/ykhuang/research/Stimulator_Model/CH_SEL_MUX_V2/verilogams/verilog.vams
/home/ykhuang/research/Stimulator_Model/Current_Source/verilogams/verilog.vams
/home/ykhuang/research/Stimulator_Model/Digital_Stimulus_ST_V2/functional/verilog.v
/home/ykhuang/research/Stimulator_Model/Current_Mirror/verilogams/verilog.vams
/home/ykhuang/research/Stimulator_Model/H_Bridge/verilogams/verilog.vams
-amscompilefile
"file:/home/ykhuang/research/Stimulator_Model/H_Bridge/verilogams/verilog.vams lib:Stimulator_Model cell:H_Bridge view:verilogams"
-amscompilefile
"file:/home/ykhuang/research/Stimulator_Model/Current_Mirror/verilogams/verilog.vams lib:Stimulator_Model cell:Current_Mirror view:verilogams"
-amscompilefile
"file:/home/ykhuang/research/Stimulator_Model/Digital_Stimulus_ST_V2/functional/verilog.v lib:Stimulator_Model cell:Digital_Stimulus_ST_V2 view:functional"
-amscompilefile
"file:/home/ykhuang/research/Stimulator_Model/Current_Source/verilogams/verilog.vams lib:Stimulator_Model cell:Current_Source view:verilogams"
-amscompilefile
"file:/home/ykhuang/research/Stimulator_Model/CH_SEL_MUX_V2/verilogams/verilog.vams lib:Stimulator_Model cell:CH_SEL_MUX_V2 view:verilogams"
-MESSAGES
-UPDATE
-XLLIBSTORE
/home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/.mapi//xcelium.d/run.lnx8664.18.03.d/xllibs
-ALLOWUNBOUND
-HASVLOGAMSINPUT
-amscommfile
/home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/.mapi//xcelium.d/AMSD/ams_spice_in/amscomm.list
