Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 927bccb5aca244ee8208c7fdf137ddfa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_6_1_sim_behav xil_defaultlib.example_6_1_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'j' [C:/DigitalLogic/EGO1/example_6_1_EGO1.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'j' [C:/DigitalLogic/EGO1/example_6_1_EGO1.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jk_flip_flop
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.example_6_1
Compiling module xil_defaultlib.example_6_1_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot example_6_1_sim_behav
