// Seed: 1416477083
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3(
      .id_0(1),
      .id_1(id_2),
      .id_2(id_4),
      .id_3(1 + id_4),
      .id_4(1'b0),
      .id_5(id_4),
      .id_6(1),
      .id_7(1),
      .id_8(id_4),
      .id_9(1),
      .id_10(1'b0),
      .id_11(!id_1),
      .id_12(1),
      .id_13(1),
      .id_14(1),
      .id_15(id_5),
      .id_16(),
      .id_17(id_2),
      .id_18(""),
      .id_19(),
      .id_20(1'b0),
      .id_21(id_2),
      .id_22(id_2),
      .id_23(1),
      .id_24(id_5),
      .id_25(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_29;
  assign id_9  = 1;
  assign id_19 = {id_28{1}} ? 1'h0 + 1 : id_22;
  module_0 modCall_1 (
      id_2,
      id_18
  );
  assign modCall_1.id_1 = 0;
  wire id_30;
  nor primCall (
      id_18,
      id_12,
      id_26,
      id_17,
      id_9,
      id_3,
      id_10,
      id_25,
      id_2,
      id_23,
      id_13,
      id_21,
      id_29,
      id_28,
      id_14,
      id_1,
      id_11,
      id_6
  );
endmodule
