 
****************************************
Report : qor
Design : test_pe_unq1
Version: L-2016.03-SP5-5
Date   : Fri May 10 12:24:26 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          8.72
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:        597
  Leaf Cell Count:               1566
  Buf/Inv Cell Count:             265
  Buf Cell Count:                   0
  Inv Cell Count:                 265
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1469
  Sequential Cell Count:           97
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1984.323620
  Noncombinational Area:   505.385983
  Buf/Inv Area:            140.238005
  Total Buffer Area:             0.00
  Total Inverter Area:         140.24
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2489.709603
  Design Area:            2489.709603


  Design Rules
  -----------------------------------
  Total Number of Nets:          1772
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.10
  Mapping Optimization:                3.24
  -----------------------------------------
  Overall Compile Time:               14.92
  Overall Compile Wall Clock Time:    15.85

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
