# Generated by Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
autoidx 4885
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-63.10"
module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
  parameter \WIDTH 4
  parameter \DEFAULT_VALUE 4'0100
  attribute \src "register_rw.v:19.2-26.5"
  wire width 4 $0\dffreg[3:0]
  wire width 4 $auto$clk2fflogic.cc:156:execute$4111
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4113
  wire width 4 $auto$clk2fflogic.cc:192:execute$4117
  wire $auto$rtlil.cc:2167:Eqx$4116
  wire width 4 $procmux$3573_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 4 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 4 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 4 \dffreg
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  cell $ff $auto$clk2fflogic.cc:158:execute$4112
    parameter \WIDTH 4
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4111
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4114
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4113
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4113 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4116
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4118
    parameter \WIDTH 4
    connect \D $0\dffreg[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4117
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4119
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4111
    connect \B $auto$clk2fflogic.cc:192:execute$4117
    connect \S $auto$rtlil.cc:2167:Eqx$4116
    connect \Y \dffreg
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3573
    parameter \WIDTH 4
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3573_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3576
    parameter \WIDTH 4
    connect \A $procmux$3573_Y
    connect \B 4'0100
    connect \S \rst
    connect \Y $0\dffreg[3:0]
  end
  connect \data_out \dffreg
end
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-63.10"
module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw
  parameter \WIDTH 8
  parameter \DEFAULT_VALUE 8'01100110
  attribute \src "register_rw.v:19.2-26.5"
  wire width 8 $0\dffreg[7:0]
  wire width 8 $auto$clk2fflogic.cc:156:execute$4121
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4123
  wire width 8 $auto$clk2fflogic.cc:192:execute$4127
  wire $auto$rtlil.cc:2167:Eqx$4126
  wire width 8 $procmux$3568_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 8 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 8 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 8 \dffreg
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  cell $ff $auto$clk2fflogic.cc:158:execute$4122
    parameter \WIDTH 8
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4121
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4124
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4123
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4123 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4126
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4128
    parameter \WIDTH 8
    connect \D $0\dffreg[7:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4127
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4129
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$4121
    connect \B $auto$clk2fflogic.cc:192:execute$4127
    connect \S $auto$rtlil.cc:2167:Eqx$4126
    connect \Y \dffreg
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3568
    parameter \WIDTH 8
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3568_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3571
    parameter \WIDTH 8
    connect \A $procmux$3568_Y
    connect \B 8'01100110
    connect \S \rst
    connect \Y $0\dffreg[7:0]
  end
  connect \data_out \dffreg
end
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-63.10"
module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw
  parameter \WIDTH 6
  parameter \DEFAULT_VALUE 6'110100
  attribute \src "register_rw.v:19.2-26.5"
  wire width 6 $0\dffreg[5:0]
  wire width 6 $auto$clk2fflogic.cc:156:execute$4131
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4133
  wire width 6 $auto$clk2fflogic.cc:192:execute$4137
  wire $auto$rtlil.cc:2167:Eqx$4136
  wire width 6 $procmux$3563_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 6 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 6 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 6 \dffreg
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  cell $ff $auto$clk2fflogic.cc:158:execute$4132
    parameter \WIDTH 6
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4131
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4134
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4133
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4133 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4136
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4138
    parameter \WIDTH 6
    connect \D $0\dffreg[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4137
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4139
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$4131
    connect \B $auto$clk2fflogic.cc:192:execute$4137
    connect \S $auto$rtlil.cc:2167:Eqx$4136
    connect \Y \dffreg
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3563
    parameter \WIDTH 6
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3563_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3566
    parameter \WIDTH 6
    connect \A $procmux$3563_Y
    connect \B 6'110100
    connect \S \rst
    connect \Y $0\dffreg[5:0]
  end
  connect \data_out \dffreg
end
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-63.10"
module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
  parameter \WIDTH 5
  parameter \DEFAULT_VALUE 5'10100
  attribute \src "register_rw.v:19.2-26.5"
  wire width 5 $0\dffreg[4:0]
  wire width 5 $auto$clk2fflogic.cc:156:execute$4141
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4143
  wire width 5 $auto$clk2fflogic.cc:192:execute$4147
  wire $auto$rtlil.cc:2167:Eqx$4146
  wire width 5 $procmux$2028_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 5 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 5 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 5 \dffreg
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  cell $ff $auto$clk2fflogic.cc:158:execute$4142
    parameter \WIDTH 5
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4141
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4144
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4143
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4143 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4146
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4148
    parameter \WIDTH 5
    connect \D $0\dffreg[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4147
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4149
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$4141
    connect \B $auto$clk2fflogic.cc:192:execute$4147
    connect \S $auto$rtlil.cc:2167:Eqx$4146
    connect \Y \dffreg
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$2028
    parameter \WIDTH 5
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$2028_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$2031
    parameter \WIDTH 5
    connect \A $procmux$2028_Y
    connect \B 5'10100
    connect \S \rst
    connect \Y $0\dffreg[4:0]
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \hdlname "\\hyperram"
attribute \src "hyperram.v:2.1-1076.10"
module \hyperram
  parameter \DEFAULT_TCSH 4
  parameter \DEFAULT_TPRE 4
  parameter \DEFAULT_TACC 6
  parameter \DEFAULT_TPOST 4
  parameter \DEFAULT_TIMEOUT 8
  parameter \FIXED_LATENCY 1
  parameter \DOUBLE_LATENCY 1
  parameter \MIN_TACC 2
  parameter \MIN_TIMEOUT 4
  parameter \S_IDLE 0
  parameter \S_PRE 1
  parameter \S_CA 2
  parameter \S_LATENCY 3
  parameter \S_WRITE 4
  parameter \S_READ 5
  parameter \S_POST 6
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1001$1139_CHECK[0:0]$1460
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1001$1139_EN[0:0]$1461
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1004$1140_CHECK[0:0]$1462
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1004$1140_EN[0:0]$1463
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1007$1141_CHECK[0:0]$1464
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1007$1141_EN[0:0]$1465
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1012$1142_CHECK[0:0]$1466
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1012$1142_EN[0:0]$1467
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1015$1143_CHECK[0:0]$1468
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1015$1143_EN[0:0]$1469
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1018$1144_CHECK[0:0]$1470
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1018$1144_EN[0:0]$1471
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1021$1145_CHECK[0:0]$1472
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1021$1145_EN[0:0]$1473
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1024$1146_CHECK[0:0]$1474
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1024$1146_EN[0:0]$1475
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1029$1147_CHECK[0:0]$1476
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1033$1148_CHECK[0:0]$1478
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1033$1148_EN[0:0]$1479
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1035$1149_CHECK[0:0]$1480
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1035$1149_EN[0:0]$1481
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1039$1150_CHECK[0:0]$1482
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1039$1150_EN[0:0]$1483
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1047$1152_CHECK[0:0]$1486
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1047$1152_EN[0:0]$1487
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1052$1153_CHECK[0:0]$1488
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1052$1153_EN[0:0]$1489
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1055$1154_CHECK[0:0]$1490
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1055$1154_EN[0:0]$1491
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1056$1155_CHECK[0:0]$1492
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1056$1155_EN[0:0]$1493
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1057$1156_CHECK[0:0]$1494
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1057$1156_EN[0:0]$1495
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1058$1157_CHECK[0:0]$1496
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1058$1157_EN[0:0]$1497
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1066$1158_CHECK[0:0]$1498
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1066$1158_EN[0:0]$1499
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1067$1159_CHECK[0:0]$1500
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1068$1160_CHECK[0:0]$1502
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:1069$1161_CHECK[0:0]$1504
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:385$1080_EN[0:0]$1863
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:386$1082_CHECK[0:0]$1865
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:395$1084_CHECK[0:0]$1350
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:395$1084_EN[0:0]$1351
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:398$1085_CHECK[0:0]$1352
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:398$1085_EN[0:0]$1353
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:848$1086_CHECK[0:0]$1354
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:854$1087_CHECK[0:0]$1356
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:855$1088_CHECK[0:0]$1358
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:861$1089_CHECK[0:0]$1360
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:861$1089_EN[0:0]$1361
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:862$1090_CHECK[0:0]$1362
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:863$1091_CHECK[0:0]$1364
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:866$1092_CHECK[0:0]$1366
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:866$1092_EN[0:0]$1367
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:868$1093_CHECK[0:0]$1368
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:868$1093_EN[0:0]$1369
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:871$1094_CHECK[0:0]$1370
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:871$1094_EN[0:0]$1371
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:873$1095_CHECK[0:0]$1372
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:873$1095_EN[0:0]$1373
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:873$1096_CHECK[0:0]$1374
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:875$1097_CHECK[0:0]$1376
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:883$1098_CHECK[0:0]$1378
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:883$1098_EN[0:0]$1379
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:885$1099_CHECK[0:0]$1380
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:885$1099_EN[0:0]$1381
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:889$1100_CHECK[0:0]$1382
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:889$1100_EN[0:0]$1383
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:890$1101_CHECK[0:0]$1384
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:890$1101_EN[0:0]$1385
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:891$1102_CHECK[0:0]$1386
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:891$1102_EN[0:0]$1387
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:892$1103_CHECK[0:0]$1388
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:892$1103_EN[0:0]$1389
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:893$1104_CHECK[0:0]$1390
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:893$1104_EN[0:0]$1391
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:894$1105_CHECK[0:0]$1392
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:894$1105_EN[0:0]$1393
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:900$1106_CHECK[0:0]$1394
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:900$1106_EN[0:0]$1395
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:901$1107_CHECK[0:0]$1396
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:901$1107_EN[0:0]$1397
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:902$1108_CHECK[0:0]$1398
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:902$1108_EN[0:0]$1399
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:903$1109_CHECK[0:0]$1400
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:903$1109_EN[0:0]$1401
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:911$1110_CHECK[0:0]$1402
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:911$1110_EN[0:0]$1403
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:913$1111_CHECK[0:0]$1404
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:913$1111_EN[0:0]$1405
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:917$1112_CHECK[0:0]$1406
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:917$1112_EN[0:0]$1407
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:919$1113_CHECK[0:0]$1408
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:919$1113_EN[0:0]$1409
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:926$1114_CHECK[0:0]$1410
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:926$1114_EN[0:0]$1411
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:927$1115_CHECK[0:0]$1412
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:928$1116_CHECK[0:0]$1414
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:929$1117_CHECK[0:0]$1416
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:931$1118_CHECK[0:0]$1418
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:931$1118_EN[0:0]$1419
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:937$1119_CHECK[0:0]$1420
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:937$1119_EN[0:0]$1421
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:941$1120_CHECK[0:0]$1422
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:941$1120_EN[0:0]$1423
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:944$1121_CHECK[0:0]$1424
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:944$1121_EN[0:0]$1425
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:947$1122_CHECK[0:0]$1426
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:947$1122_EN[0:0]$1427
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:950$1123_CHECK[0:0]$1428
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:950$1123_EN[0:0]$1429
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:953$1124_CHECK[0:0]$1430
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:953$1124_EN[0:0]$1431
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:956$1125_CHECK[0:0]$1432
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:956$1125_EN[0:0]$1433
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:959$1126_CHECK[0:0]$1434
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:959$1126_EN[0:0]$1435
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:962$1127_CHECK[0:0]$1436
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:962$1127_EN[0:0]$1437
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:965$1128_CHECK[0:0]$1438
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:965$1128_EN[0:0]$1439
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:968$1129_CHECK[0:0]$1440
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:968$1129_EN[0:0]$1441
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:974$1130_CHECK[0:0]$1442
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:974$1130_EN[0:0]$1443
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:977$1131_CHECK[0:0]$1444
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:977$1131_EN[0:0]$1445
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:980$1132_CHECK[0:0]$1446
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:980$1132_EN[0:0]$1447
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:983$1133_CHECK[0:0]$1448
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:983$1133_EN[0:0]$1449
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:987$1134_CHECK[0:0]$1450
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:987$1134_EN[0:0]$1451
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:989$1135_CHECK[0:0]$1452
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:989$1135_EN[0:0]$1453
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:993$1136_CHECK[0:0]$1454
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:993$1136_EN[0:0]$1455
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:995$1137_CHECK[0:0]$1456
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:995$1137_EN[0:0]$1457
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:997$1138_CHECK[0:0]$1458
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$formal$hyperram.v:997$1138_EN[0:0]$1459
  attribute \src "hyperram.v:389.1-1073.4"
  wire $0$past$hyperram.v:1046$1061$0[0:0]$1331
  attribute \src "hyperram.v:116.1-262.4"
  wire width 48 $0\CA_r[47:0]
  attribute \src "hyperram.v:276.1-324.4"
  wire $0\bus_clk_r[0:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire width 3 $0\bus_state_r[2:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire $0\busy_r[0:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire width 6 $0\cycle_cnt_r[5:0]
  attribute \src "hyperram.v:276.1-324.4"
  wire width 32 $0\datar_r[31:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire width 32 $0\dataw_r[31:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire $0\double_latency_r[0:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire $0\fixed_latency_r[0:0]
  attribute \src "hyperram.v:276.1-324.4"
  wire width 3 $0\read_cnt_r[2:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire $0\read_timeout_r[0:0]
  attribute \src "hyperram.v:276.1-324.4"
  wire $0\rwds_2x_latency_r[0:0]
  attribute \src "hyperram.v:276.1-324.4"
  wire $0\rwds_r[0:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire width 4 $0\sel_r[3:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire width 4 $0\tacc_r[3:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire width 4 $0\tcsh_r[3:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire width 4 $0\tpost_r[3:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire width 4 $0\tpre_r[3:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire width 5 $0\trmax_r[4:0]
  attribute \src "hyperram.v:116.1-262.4"
  wire $0\valid_r[0:0]
  wire width 4 $add$hyperram.v:1047$1807_Y
  wire width 7 $add$hyperram.v:974$1660_Y
  wire width 2 $add$hyperram.v:987$1697_Y
  wire width 2 $add$hyperram.v:989$1704_Y
  wire $and$hyperram.v:0$1506_Y
  wire $and$hyperram.v:0$1515_Y
  wire $auto$clk2fflogic.cc:156:execute$4151
  wire $auto$clk2fflogic.cc:156:execute$4161
  wire width 3 $auto$clk2fflogic.cc:156:execute$4171
  wire $auto$clk2fflogic.cc:156:execute$4181
  wire width 32 $auto$clk2fflogic.cc:156:execute$4191
  wire width 4 $auto$clk2fflogic.cc:156:execute$4201
  wire width 4 $auto$clk2fflogic.cc:156:execute$4211
  wire width 4 $auto$clk2fflogic.cc:156:execute$4221
  wire width 4 $auto$clk2fflogic.cc:156:execute$4231
  wire width 5 $auto$clk2fflogic.cc:156:execute$4241
  wire $auto$clk2fflogic.cc:156:execute$4251
  wire $auto$clk2fflogic.cc:156:execute$4261
  wire width 32 $auto$clk2fflogic.cc:156:execute$4271
  wire width 48 $auto$clk2fflogic.cc:156:execute$4281
  wire width 4 $auto$clk2fflogic.cc:156:execute$4291
  wire $auto$clk2fflogic.cc:156:execute$4301
  wire $auto$clk2fflogic.cc:156:execute$4311
  wire width 3 $auto$clk2fflogic.cc:156:execute$4321
  wire $auto$clk2fflogic.cc:156:execute$4331
  wire width 6 $auto$clk2fflogic.cc:156:execute$4341
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:168:execute$4153
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4203
  wire $auto$clk2fflogic.cc:192:execute$4157
  wire $auto$clk2fflogic.cc:192:execute$4167
  wire width 3 $auto$clk2fflogic.cc:192:execute$4177
  wire $auto$clk2fflogic.cc:192:execute$4187
  wire width 32 $auto$clk2fflogic.cc:192:execute$4197
  wire width 4 $auto$clk2fflogic.cc:192:execute$4207
  wire width 4 $auto$clk2fflogic.cc:192:execute$4217
  wire width 4 $auto$clk2fflogic.cc:192:execute$4227
  wire width 4 $auto$clk2fflogic.cc:192:execute$4237
  wire width 5 $auto$clk2fflogic.cc:192:execute$4247
  wire $auto$clk2fflogic.cc:192:execute$4257
  wire $auto$clk2fflogic.cc:192:execute$4267
  wire width 32 $auto$clk2fflogic.cc:192:execute$4277
  wire width 48 $auto$clk2fflogic.cc:192:execute$4287
  wire width 4 $auto$clk2fflogic.cc:192:execute$4297
  wire $auto$clk2fflogic.cc:192:execute$4307
  wire $auto$clk2fflogic.cc:192:execute$4317
  wire width 3 $auto$clk2fflogic.cc:192:execute$4327
  wire $auto$clk2fflogic.cc:192:execute$4337
  wire width 6 $auto$clk2fflogic.cc:192:execute$4347
  wire $auto$rtlil.cc:2167:Eqx$4156
  wire $auto$rtlil.cc:2167:Eqx$4206
  wire $auto$rtlil.cc:2817:Anyseq$4372
  wire $auto$rtlil.cc:2817:Anyseq$4374
  wire $auto$rtlil.cc:2817:Anyseq$4376
  wire $auto$rtlil.cc:2817:Anyseq$4378
  wire $auto$rtlil.cc:2817:Anyseq$4380
  wire $auto$rtlil.cc:2817:Anyseq$4382
  wire $auto$rtlil.cc:2817:Anyseq$4384
  wire $auto$rtlil.cc:2817:Anyseq$4386
  wire $auto$rtlil.cc:2817:Anyseq$4388
  wire $auto$rtlil.cc:2817:Anyseq$4390
  wire $auto$rtlil.cc:2817:Anyseq$4392
  wire $auto$rtlil.cc:2817:Anyseq$4394
  wire $auto$rtlil.cc:2817:Anyseq$4396
  wire $auto$rtlil.cc:2817:Anyseq$4398
  wire $auto$rtlil.cc:2817:Anyseq$4400
  wire $auto$rtlil.cc:2817:Anyseq$4402
  wire $auto$rtlil.cc:2817:Anyseq$4404
  wire $auto$rtlil.cc:2817:Anyseq$4406
  wire $auto$rtlil.cc:2817:Anyseq$4408
  wire $auto$rtlil.cc:2817:Anyseq$4410
  wire $auto$rtlil.cc:2817:Anyseq$4412
  wire $auto$rtlil.cc:2817:Anyseq$4414
  wire $auto$rtlil.cc:2817:Anyseq$4416
  wire $auto$rtlil.cc:2817:Anyseq$4418
  wire $auto$rtlil.cc:2817:Anyseq$4420
  wire $auto$rtlil.cc:2817:Anyseq$4422
  wire $auto$rtlil.cc:2817:Anyseq$4424
  wire $auto$rtlil.cc:2817:Anyseq$4426
  wire $auto$rtlil.cc:2817:Anyseq$4428
  wire $auto$rtlil.cc:2817:Anyseq$4430
  wire $auto$rtlil.cc:2817:Anyseq$4432
  wire $auto$rtlil.cc:2817:Anyseq$4434
  wire $auto$rtlil.cc:2817:Anyseq$4436
  wire $auto$rtlil.cc:2817:Anyseq$4438
  wire $auto$rtlil.cc:2817:Anyseq$4440
  wire $auto$rtlil.cc:2817:Anyseq$4442
  wire $auto$rtlil.cc:2817:Anyseq$4444
  wire $auto$rtlil.cc:2817:Anyseq$4446
  wire $auto$rtlil.cc:2817:Anyseq$4448
  wire $auto$rtlil.cc:2817:Anyseq$4450
  wire $auto$rtlil.cc:2817:Anyseq$4452
  wire $auto$rtlil.cc:2817:Anyseq$4454
  wire $auto$rtlil.cc:2817:Anyseq$4456
  wire $auto$rtlil.cc:2817:Anyseq$4458
  wire $auto$rtlil.cc:2817:Anyseq$4460
  wire $auto$rtlil.cc:2817:Anyseq$4462
  wire $auto$rtlil.cc:2817:Anyseq$4464
  wire $auto$rtlil.cc:2817:Anyseq$4466
  wire $auto$rtlil.cc:2817:Anyseq$4468
  wire $auto$rtlil.cc:2817:Anyseq$4470
  wire $auto$rtlil.cc:2817:Anyseq$4472
  wire $auto$rtlil.cc:2817:Anyseq$4474
  wire $auto$rtlil.cc:2817:Anyseq$4476
  wire $auto$rtlil.cc:2817:Anyseq$4478
  wire $auto$rtlil.cc:2817:Anyseq$4480
  wire $auto$rtlil.cc:2817:Anyseq$4482
  wire $auto$rtlil.cc:2817:Anyseq$4484
  wire $auto$rtlil.cc:2817:Anyseq$4486
  wire $auto$rtlil.cc:2817:Anyseq$4488
  wire $auto$rtlil.cc:2817:Anyseq$4490
  wire $auto$rtlil.cc:2817:Anyseq$4492
  wire $auto$rtlil.cc:2817:Anyseq$4494
  wire $auto$rtlil.cc:2817:Anyseq$4496
  wire $auto$rtlil.cc:2817:Anyseq$4498
  wire $auto$rtlil.cc:2817:Anyseq$4500
  wire $auto$rtlil.cc:2817:Anyseq$4502
  wire $auto$rtlil.cc:2817:Anyseq$4504
  wire $auto$rtlil.cc:2817:Anyseq$4506
  wire $auto$rtlil.cc:2817:Anyseq$4508
  wire $auto$rtlil.cc:2817:Anyseq$4510
  wire $auto$rtlil.cc:2817:Anyseq$4512
  wire $auto$rtlil.cc:2817:Anyseq$4514
  wire $auto$rtlil.cc:2817:Anyseq$4516
  wire $auto$rtlil.cc:2817:Anyseq$4518
  wire $auto$rtlil.cc:2817:Anyseq$4520
  wire $auto$rtlil.cc:2817:Anyseq$4522
  wire $auto$rtlil.cc:2817:Anyseq$4524
  wire $auto$rtlil.cc:2817:Anyseq$4526
  wire $auto$rtlil.cc:2817:Anyseq$4528
  wire $auto$rtlil.cc:2817:Anyseq$4530
  wire $auto$rtlil.cc:2817:Anyseq$4532
  wire $auto$rtlil.cc:2817:Anyseq$4534
  wire $auto$rtlil.cc:2817:Anyseq$4536
  wire $auto$rtlil.cc:2817:Anyseq$4538
  wire $auto$rtlil.cc:2817:Anyseq$4540
  wire $auto$rtlil.cc:2817:Anyseq$4542
  wire $auto$rtlil.cc:2817:Anyseq$4544
  wire $auto$rtlil.cc:2817:Anyseq$4546
  wire $auto$rtlil.cc:2817:Anyseq$4548
  wire $auto$rtlil.cc:2817:Anyseq$4550
  wire $auto$rtlil.cc:2817:Anyseq$4552
  wire $auto$rtlil.cc:2817:Anyseq$4554
  wire $auto$rtlil.cc:2817:Anyseq$4556
  wire $auto$rtlil.cc:2817:Anyseq$4558
  wire $auto$rtlil.cc:2817:Anyseq$4560
  wire $auto$rtlil.cc:2817:Anyseq$4562
  wire $auto$rtlil.cc:2817:Anyseq$4564
  wire $auto$rtlil.cc:2817:Anyseq$4566
  wire $auto$rtlil.cc:2817:Anyseq$4568
  wire $auto$rtlil.cc:2817:Anyseq$4570
  wire $auto$rtlil.cc:2817:Anyseq$4572
  wire $auto$rtlil.cc:2817:Anyseq$4574
  wire $auto$rtlil.cc:2817:Anyseq$4576
  wire $auto$rtlil.cc:2817:Anyseq$4578
  wire $auto$rtlil.cc:2817:Anyseq$4580
  wire $auto$rtlil.cc:2817:Anyseq$4582
  wire $auto$rtlil.cc:2817:Anyseq$4584
  wire $auto$rtlil.cc:2817:Anyseq$4586
  wire $auto$rtlil.cc:2817:Anyseq$4588
  wire $auto$rtlil.cc:2817:Anyseq$4590
  wire $auto$rtlil.cc:2817:Anyseq$4592
  wire $auto$rtlil.cc:2817:Anyseq$4594
  wire $auto$rtlil.cc:2817:Anyseq$4596
  wire $auto$rtlil.cc:2817:Anyseq$4598
  wire $auto$rtlil.cc:2817:Anyseq$4600
  wire $auto$rtlil.cc:2817:Anyseq$4602
  wire $auto$rtlil.cc:2817:Anyseq$4604
  wire $auto$rtlil.cc:2817:Anyseq$4606
  wire $auto$rtlil.cc:2817:Anyseq$4608
  wire $auto$rtlil.cc:2817:Anyseq$4610
  wire $auto$rtlil.cc:2817:Anyseq$4612
  wire $auto$rtlil.cc:2817:Anyseq$4614
  wire $auto$rtlil.cc:2817:Anyseq$4616
  wire $auto$rtlil.cc:2817:Anyseq$4618
  wire $auto$rtlil.cc:2817:Anyseq$4620
  wire $auto$rtlil.cc:2817:Anyseq$4622
  wire $auto$rtlil.cc:2817:Anyseq$4624
  wire $auto$rtlil.cc:2817:Anyseq$4626
  wire $auto$rtlil.cc:2817:Anyseq$4628
  wire $auto$rtlil.cc:2817:Anyseq$4630
  wire $auto$rtlil.cc:2817:Anyseq$4632
  wire $auto$rtlil.cc:2817:Anyseq$4634
  wire $auto$rtlil.cc:2817:Anyseq$4636
  wire $auto$rtlil.cc:2817:Anyseq$4638
  wire $auto$rtlil.cc:2817:Anyseq$4640
  wire $auto$rtlil.cc:2817:Anyseq$4642
  wire $auto$rtlil.cc:2817:Anyseq$4644
  wire $auto$rtlil.cc:2817:Anyseq$4646
  wire $auto$rtlil.cc:2817:Anyseq$4648
  wire $auto$rtlil.cc:2817:Anyseq$4650
  wire $auto$rtlil.cc:2817:Anyseq$4652
  wire $auto$rtlil.cc:2817:Anyseq$4654
  wire $auto$rtlil.cc:2817:Anyseq$4656
  wire $auto$rtlil.cc:2817:Anyseq$4658
  wire $auto$rtlil.cc:2817:Anyseq$4660
  wire $auto$rtlil.cc:2817:Anyseq$4662
  wire $auto$rtlil.cc:2817:Anyseq$4664
  wire $auto$rtlil.cc:2817:Anyseq$4666
  wire $auto$rtlil.cc:2817:Anyseq$4668
  wire $auto$rtlil.cc:2817:Anyseq$4670
  wire $auto$rtlil.cc:2817:Anyseq$4672
  wire $auto$rtlil.cc:2817:Anyseq$4674
  wire $auto$rtlil.cc:2817:Anyseq$4676
  wire $auto$rtlil.cc:2817:Anyseq$4678
  wire $auto$rtlil.cc:2817:Anyseq$4680
  wire $auto$rtlil.cc:2817:Anyseq$4682
  wire $auto$rtlil.cc:2817:Anyseq$4684
  wire $auto$rtlil.cc:2817:Anyseq$4686
  wire $auto$rtlil.cc:2817:Anyseq$4688
  wire $auto$rtlil.cc:2817:Anyseq$4690
  wire $auto$rtlil.cc:2817:Anyseq$4692
  wire $auto$rtlil.cc:2817:Anyseq$4694
  wire $auto$rtlil.cc:2817:Anyseq$4696
  wire $auto$rtlil.cc:2817:Anyseq$4698
  wire $auto$rtlil.cc:2817:Anyseq$4700
  wire $auto$rtlil.cc:2817:Anyseq$4702
  wire $auto$rtlil.cc:2817:Anyseq$4704
  wire $auto$rtlil.cc:2817:Anyseq$4706
  wire $auto$rtlil.cc:2817:Anyseq$4708
  wire $auto$rtlil.cc:2817:Anyseq$4710
  wire $auto$rtlil.cc:2817:Anyseq$4712
  wire $auto$rtlil.cc:2817:Anyseq$4714
  wire $auto$rtlil.cc:2817:Anyseq$4716
  wire $auto$rtlil.cc:2817:Anyseq$4718
  wire $auto$rtlil.cc:2817:Anyseq$4720
  attribute \src "hyperram.v:334.66-334.85"
  wire width 32 $auto$wreduce.cc:454:run$4080
  attribute \src "hyperram.v:987.97-987.105"
  wire width 32 $auto$wreduce.cc:454:run$4081
  attribute \src "hyperram.v:342.45-342.58"
  wire width 32 $auto$wreduce.cc:454:run$4082
  attribute \src "hyperram.v:987.55-987.81"
  wire width 32 $auto$wreduce.cc:454:run$4083
  attribute \src "hyperram.v:987.55-987.90"
  wire width 32 $auto$wreduce.cc:454:run$4084
  attribute \src "hyperram.v:989.54-989.81"
  wire width 32 $auto$wreduce.cc:454:run$4085
  attribute \src "hyperram.v:989.54-989.90"
  wire width 32 $auto$wreduce.cc:454:run$4086
  attribute \src "hyperram.v:993.51-993.62"
  wire width 32 $auto$wreduce.cc:454:run$4087
  attribute \src "hyperram.v:334.66-334.85"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4089
  wire width 3 $auto$wreduce.cc:454:run$4090
  attribute \src "hyperram.v:143.21-143.36"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4091
  attribute \src "hyperram.v:221.23-221.34"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4092
  attribute \src "hyperram.v:311.21-311.35"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4093
  attribute \src "hyperram.v:89.43-89.62"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4094
  attribute \src "hyperram.v:91.43-91.66"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4095
  attribute \src "hyperram.v:91.73-91.101"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4096
  attribute \src "hyperram.v:172.16-172.56"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4097
  attribute \src "hyperram.v:286.16-286.43"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4098
  attribute \src "hyperram.v:91.22-91.103"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4099
  attribute \src "hyperram.v:97.22-97.96"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4100
  attribute \src "hyperram.v:99.22-99.104"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4101
  attribute \src "hyperram.v:1000.24-1000.55"
  wire $eq$hyperram.v:1000$1728_Y
  attribute \src "hyperram.v:1000.61-1000.83"
  wire $eq$hyperram.v:1000$1730_Y
  attribute \src "hyperram.v:1001.36-1001.52"
  wire $eq$hyperram.v:1001$1732_Y
  attribute \src "hyperram.v:1003.25-1003.54"
  wire $eq$hyperram.v:1003$1737_Y
  attribute \src "hyperram.v:1003.60-1003.88"
  wire $eq$hyperram.v:1003$1738_Y
  attribute \src "hyperram.v:1003.95-1003.116"
  wire $eq$hyperram.v:1003$1741_Y
  attribute \src "hyperram.v:1004.32-1004.54"
  wire $eq$hyperram.v:1004$1743_Y
  attribute \src "hyperram.v:1006.24-1006.52"
  wire $eq$hyperram.v:1006$1748_Y
  attribute \src "hyperram.v:1006.58-1006.79"
  wire $eq$hyperram.v:1006$1750_Y
  attribute \src "hyperram.v:1007.32-1007.53"
  wire $eq$hyperram.v:1007$1752_Y
  attribute \src "hyperram.v:1014.24-1014.52"
  wire $eq$hyperram.v:1014$1760_Y
  attribute \src "hyperram.v:1032.9-1032.32"
  wire $eq$hyperram.v:1032$1785_Y
  attribute \src "hyperram.v:1038.8-1038.27"
  wire $eq$hyperram.v:1038$1789_Y
  attribute \src "hyperram.v:1038.33-1038.57"
  wire $eq$hyperram.v:1038$1790_Y
  attribute \src "hyperram.v:1038.92-1038.113"
  wire $eq$hyperram.v:1038$1794_Y
  attribute \src "hyperram.v:1047.33-1047.68"
  wire $eq$hyperram.v:1047$1808_Y
  attribute \src "hyperram.v:1055.16-1055.41"
  wire $eq$hyperram.v:1055$1816_Y
  attribute \src "hyperram.v:1056.16-1056.41"
  wire $eq$hyperram.v:1056$1817_Y
  attribute \src "hyperram.v:1057.16-1057.41"
  wire $eq$hyperram.v:1057$1818_Y
  attribute \src "hyperram.v:1058.16-1058.41"
  wire $eq$hyperram.v:1058$1819_Y
  attribute \src "hyperram.v:1066.29-1066.53"
  wire $eq$hyperram.v:1066$1833_Y
  attribute \src "hyperram.v:1067.26-1067.47"
  wire $eq$hyperram.v:1067$1834_Y
  attribute \src "hyperram.v:1068.29-1068.60"
  wire $eq$hyperram.v:1068$1835_Y
  attribute \src "hyperram.v:1069.28-1069.53"
  wire $eq$hyperram.v:1069$1837_Y
  attribute \src "hyperram.v:239.10-239.26"
  wire $eq$hyperram.v:239$1208_Y
  attribute \src "hyperram.v:239.32-239.47"
  wire $eq$hyperram.v:239$1209_Y
  attribute \src "hyperram.v:296.9-296.25"
  wire $eq$hyperram.v:296$1232_Y
  attribute \src "hyperram.v:849.11-849.33"
  wire $eq$hyperram.v:849$1523_Y
  attribute \src "hyperram.v:860.42-860.62"
  wire $eq$hyperram.v:860$1531_Y
  attribute \src "hyperram.v:861.24-861.47"
  wire $eq$hyperram.v:861$1533_Y
  attribute \src "hyperram.v:862.24-862.47"
  wire $eq$hyperram.v:862$1534_Y
  attribute \src "hyperram.v:863.25-863.50"
  wire $eq$hyperram.v:863$1535_Y
  attribute \src "hyperram.v:866.27-866.52"
  wire $eq$hyperram.v:866$1537_Y
  attribute \src "hyperram.v:868.27-868.49"
  wire $eq$hyperram.v:868$1538_Y
  attribute \src "hyperram.v:871.26-871.49"
  wire $eq$hyperram.v:871$1540_Y
  attribute \src "hyperram.v:873.26-873.44"
  wire $eq$hyperram.v:873$1541_Y
  attribute \src "hyperram.v:875.12-875.53"
  wire $eq$hyperram.v:875$1542_Y
  attribute \src "hyperram.v:876.12-876.55"
  wire $eq$hyperram.v:876$1543_Y
  attribute \src "hyperram.v:889.16-889.31"
  wire $eq$hyperram.v:889$1551_Y
  attribute \src "hyperram.v:890.16-890.31"
  wire $eq$hyperram.v:890$1552_Y
  attribute \src "hyperram.v:891.16-891.31"
  wire $eq$hyperram.v:891$1553_Y
  attribute \src "hyperram.v:892.16-892.31"
  wire $eq$hyperram.v:892$1554_Y
  attribute \src "hyperram.v:893.16-893.31"
  wire $eq$hyperram.v:893$1555_Y
  attribute \src "hyperram.v:894.16-894.31"
  wire $eq$hyperram.v:894$1556_Y
  attribute \src "hyperram.v:900.16-900.34"
  wire $eq$hyperram.v:900$1558_Y
  attribute \src "hyperram.v:901.16-901.34"
  wire $eq$hyperram.v:901$1559_Y
  attribute \src "hyperram.v:902.16-902.34"
  wire $eq$hyperram.v:902$1560_Y
  attribute \src "hyperram.v:903.16-903.34"
  wire $eq$hyperram.v:903$1561_Y
  attribute \src "hyperram.v:917.30-917.62"
  wire $eq$hyperram.v:917$1572_Y
  attribute \src "hyperram.v:931.30-931.58"
  wire $eq$hyperram.v:931$1581_Y
  attribute \src "hyperram.v:943.7-943.34"
  wire $eq$hyperram.v:943$1590_Y
  attribute \src "hyperram.v:946.7-946.33"
  wire $eq$hyperram.v:946$1594_Y
  attribute \src "hyperram.v:964.24-964.46"
  wire $eq$hyperram.v:964$1635_Y
  attribute \src "hyperram.v:973.24-973.57"
  wire $eq$hyperram.v:973$1656_Y
  attribute \src "hyperram.v:974.27-974.64"
  wire $eq$hyperram.v:974$1661_Y
  attribute \src "hyperram.v:977.31-977.52"
  wire $eq$hyperram.v:977$1670_Y
  attribute \src "hyperram.v:980.30-980.46"
  wire $eq$hyperram.v:980$1679_Y
  attribute \src "hyperram.v:983.35-983.51"
  wire $eq$hyperram.v:983$1688_Y
  attribute \src "hyperram.v:987.40-987.105"
  wire $eq$hyperram.v:987$1703_Y
  attribute \src "hyperram.v:989.39-989.105"
  wire $eq$hyperram.v:989$1710_Y
  attribute \src "hyperram.v:993.36-993.66"
  wire $eq$hyperram.v:993$1721_Y
  attribute \src "hyperram.v:995.38-995.53"
  wire $eq$hyperram.v:995$1722_Y
  attribute \src "hyperram.v:997.38-997.53"
  wire $eq$hyperram.v:997$1723_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1001$1139_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1001$1139_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1004$1140_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1004$1140_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1007$1141_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1007$1141_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1012$1142_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1015$1143_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1015$1143_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1018$1144_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1018$1144_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1021$1145_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1021$1145_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1024$1146_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1024$1146_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1029$1147_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1033$1148_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1033$1148_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1035$1149_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1035$1149_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$1150_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$1150_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1047$1152_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1047$1152_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1052$1153_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1052$1153_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1055$1154_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1055$1154_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1056$1155_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1056$1155_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$1156_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$1156_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1058$1157_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1058$1157_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1066$1158_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1066$1158_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1067$1159_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1068$1160_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1069$1161_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:395$1084_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:395$1084_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:398$1085_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:398$1085_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:848$1086_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:848$1086_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$1087_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:855$1088_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:861$1089_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:861$1089_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:862$1090_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:863$1091_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:866$1092_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:866$1092_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:868$1093_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:868$1093_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:871$1094_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:871$1094_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:873$1095_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:873$1095_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:873$1096_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:875$1097_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:883$1098_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:883$1098_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:885$1099_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:885$1099_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$1100_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$1100_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:890$1101_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:890$1101_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$1102_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$1102_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:892$1103_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:892$1103_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$1104_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$1104_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:894$1105_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:894$1105_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:900$1106_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:900$1106_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:901$1107_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:901$1107_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:902$1108_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:902$1108_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:903$1109_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:903$1109_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:911$1110_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:911$1110_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:913$1111_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:913$1111_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:917$1112_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:917$1112_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:919$1113_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:919$1113_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:926$1114_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:926$1114_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:927$1115_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:928$1116_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$1117_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$1118_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$1118_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$1119_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$1119_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:941$1120_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:941$1120_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$1121_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$1121_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:947$1122_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:947$1122_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:950$1123_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:950$1123_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:953$1124_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:953$1124_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:956$1125_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:956$1125_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$1126_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$1126_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$1127_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$1127_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$1128_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$1128_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$1129_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$1129_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$1130_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$1130_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:977$1131_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:977$1131_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:980$1132_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:980$1132_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:983$1133_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:983$1133_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:987$1134_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:987$1134_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:989$1135_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:989$1135_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:993$1136_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:993$1136_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:995$1137_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:995$1137_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:997$1138_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:997$1138_EN
  attribute \src "hyperram.v:172.17-172.35"
  wire $ge$hyperram.v:172$1193_Y
  attribute \src "hyperram.v:174.18-174.40"
  wire $ge$hyperram.v:174$1196_Y
  attribute \src "hyperram.v:854.24-854.42"
  wire $ge$hyperram.v:854$1526_Y
  attribute \src "hyperram.v:855.25-855.47"
  wire $ge$hyperram.v:855$1527_Y
  attribute \src "hyperram.v:865.8-865.37"
  wire $ge$hyperram.v:865$1536_Y
  attribute \src "hyperram.v:870.8-870.33"
  wire $ge$hyperram.v:870$1539_Y
  attribute \src "hyperram.v:1000.7-1000.12"
  wire $logic_and$hyperram.v:1000$1727_Y
  attribute \src "hyperram.v:1000.7-1000.56"
  wire $logic_and$hyperram.v:1000$1729_Y
  attribute \src "hyperram.v:1000.7-1000.84"
  wire $logic_and$hyperram.v:1000$1731_Y
  attribute \src "hyperram.v:1003.7-1003.90"
  wire $logic_and$hyperram.v:1003$1740_Y
  attribute \src "hyperram.v:1003.7-1003.117"
  wire $logic_and$hyperram.v:1003$1742_Y
  attribute \src "hyperram.v:1006.7-1006.53"
  wire $logic_and$hyperram.v:1006$1749_Y
  attribute \src "hyperram.v:1006.7-1006.80"
  wire $logic_and$hyperram.v:1006$1751_Y
  attribute \src "hyperram.v:1011.6-1011.28"
  wire $logic_and$hyperram.v:1011$1754_Y
  attribute \src "hyperram.v:1014.7-1014.53"
  wire $logic_and$hyperram.v:1014$1761_Y
  attribute \src "hyperram.v:1014.7-1014.96"
  wire $logic_and$hyperram.v:1014$1764_Y
  attribute \src "hyperram.v:1017.7-1017.64"
  wire $logic_and$hyperram.v:1017$1768_Y
  attribute \src "hyperram.v:1020.7-1020.47"
  wire $logic_and$hyperram.v:1020$1771_Y
  attribute \src "hyperram.v:1020.7-1020.81"
  wire $logic_and$hyperram.v:1020$1773_Y
  attribute \src "hyperram.v:1020.7-1020.104"
  wire $logic_and$hyperram.v:1020$1775_Y
  attribute \src "hyperram.v:1020.7-1020.122"
  wire $logic_and$hyperram.v:1020$1776_Y
  attribute \src "hyperram.v:1031.7-1031.64"
  wire $logic_and$hyperram.v:1031$1784_Y
  attribute \src "hyperram.v:1032.8-1032.61"
  wire $logic_and$hyperram.v:1032$1787_Y
  attribute \src "hyperram.v:1038.91-1038.136"
  wire $logic_and$hyperram.v:1038$1795_Y
  attribute \src "hyperram.v:1046.7-1046.65"
  wire $logic_and$hyperram.v:1046$1803_Y
  attribute \src "hyperram.v:1046.7-1046.102"
  wire $logic_and$hyperram.v:1046$1804_Y
  attribute \src "hyperram.v:1046.7-1046.134"
  wire $logic_and$hyperram.v:1046$1806_Y
  attribute \src "hyperram.v:1050.7-1050.62"
  wire $logic_and$hyperram.v:1050$1811_Y
  attribute \src "hyperram.v:1050.7-1050.99"
  wire $logic_and$hyperram.v:1050$1813_Y
  attribute \src "hyperram.v:1064.6-1064.35"
  wire $logic_and$hyperram.v:1064$1821_Y
  attribute \src "hyperram.v:1064.6-1064.45"
  wire $logic_and$hyperram.v:1064$1823_Y
  attribute \src "hyperram.v:1065.7-1065.75"
  wire $logic_and$hyperram.v:1065$1830_Y
  attribute \src "hyperram.v:1065.7-1065.86"
  wire $logic_and$hyperram.v:1065$1832_Y
  attribute \src "hyperram.v:145.9-145.31"
  wire $logic_and$hyperram.v:145$1185_Y
  attribute \src "hyperram.v:164.9-164.62"
  wire $logic_and$hyperram.v:164$1192_Y
  attribute \src "hyperram.v:244.24-244.63"
  wire $logic_and$hyperram.v:244$1213_Y
  attribute \src "hyperram.v:269.21-269.70"
  wire $logic_and$hyperram.v:269$1220_Y
  attribute \src "hyperram.v:269.21-269.97"
  wire $logic_and$hyperram.v:269$1222_Y
  attribute \src "hyperram.v:269.103-269.146"
  wire $logic_and$hyperram.v:269$1225_Y
  attribute \src "hyperram.v:308.10-308.37"
  wire $logic_and$hyperram.v:308$1234_Y
  attribute \src "hyperram.v:308.43-308.66"
  wire $logic_and$hyperram.v:308$1235_Y
  attribute \src "hyperram.v:395.10-395.15"
  wire $logic_and$hyperram.v:395$1509_Y
  attribute \src "hyperram.v:395.26-395.31"
  wire $logic_and$hyperram.v:395$1513_Y
  attribute \src "hyperram.v:396.17-396.22"
  wire $logic_and$hyperram.v:396$1518_Y
  attribute \src "hyperram.v:860.7-860.63"
  wire $logic_and$hyperram.v:860$1532_Y
  attribute \src "hyperram.v:936.6-936.34"
  wire $logic_and$hyperram.v:936$1582_Y
  attribute \src "hyperram.v:947.64-947.102"
  wire $logic_and$hyperram.v:947$1597_Y
  attribute \src "hyperram.v:953.115-953.149"
  wire $logic_and$hyperram.v:953$1612_Y
  attribute \src "hyperram.v:961.7-961.48"
  wire $logic_and$hyperram.v:961$1627_Y
  attribute \src "hyperram.v:961.7-961.82"
  wire $logic_and$hyperram.v:961$1629_Y
  attribute \src "hyperram.v:964.7-964.47"
  wire $logic_and$hyperram.v:964$1636_Y
  attribute \src "hyperram.v:964.7-964.81"
  wire $logic_and$hyperram.v:964$1638_Y
  attribute \src "hyperram.v:967.7-967.82"
  wire $logic_and$hyperram.v:967$1647_Y
  attribute \src "hyperram.v:967.7-967.99"
  wire $logic_and$hyperram.v:967$1648_Y
  attribute \src "hyperram.v:973.7-973.58"
  wire $logic_and$hyperram.v:973$1657_Y
  attribute \src "hyperram.v:973.7-973.85"
  wire $logic_and$hyperram.v:973$1659_Y
  attribute \src "hyperram.v:976.7-976.79"
  wire $logic_and$hyperram.v:976$1669_Y
  attribute \src "hyperram.v:979.7-979.52"
  wire $logic_and$hyperram.v:979$1676_Y
  attribute \src "hyperram.v:979.7-979.77"
  wire $logic_and$hyperram.v:979$1678_Y
  attribute \src "hyperram.v:982.7-982.51"
  wire $logic_and$hyperram.v:982$1685_Y
  attribute \src "hyperram.v:982.7-982.79"
  wire $logic_and$hyperram.v:982$1687_Y
  attribute \src "hyperram.v:985.7-985.81"
  wire $logic_and$hyperram.v:985$1696_Y
  attribute \src "hyperram.v:992.7-992.83"
  wire $logic_and$hyperram.v:992$1718_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1508_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1511_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1517_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1623_Y
  attribute \src "hyperram.v:1011.22-1011.28"
  wire $logic_not$hyperram.v:1011$1753_Y
  attribute \src "hyperram.v:1014.80-1014.95"
  wire $logic_not$hyperram.v:1014$1762_Y
  attribute \src "hyperram.v:1020.7-1020.20"
  wire $logic_not$hyperram.v:1020$1769_Y
  attribute \src "hyperram.v:1020.85-1020.104"
  wire $logic_not$hyperram.v:1020$1774_Y
  attribute \src "hyperram.v:1035.33-1035.48"
  wire $logic_not$hyperram.v:1035$1788_Y
  attribute \src "hyperram.v:1065.79-1065.86"
  wire $logic_not$hyperram.v:1065$1831_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $logic_not$hyperram.v:164$1188_Y
  attribute \src "hyperram.v:269.101-269.147"
  wire $logic_not$hyperram.v:269$1226_Y
  attribute \src "hyperram.v:308.23-308.37"
  wire $logic_not$hyperram.v:308$1233_Y
  attribute \src "hyperram.v:332.51-332.62"
  wire $logic_not$hyperram.v:332$1243_Y
  attribute \src "hyperram.v:885.26-885.36"
  wire $logic_not$hyperram.v:885$1549_Y
  attribute \src "hyperram.v:913.28-913.40"
  wire $logic_not$hyperram.v:913$1567_Y
  attribute \src "hyperram.v:919.30-919.40"
  wire $logic_not$hyperram.v:919$1573_Y
  attribute \src "hyperram.v:927.27-927.36"
  wire $logic_not$hyperram.v:927$1577_Y
  attribute \src "hyperram.v:1003.24-1003.89"
  wire $logic_or$hyperram.v:1003$1739_Y
  attribute \src "hyperram.v:1014.58-1014.95"
  wire $logic_or$hyperram.v:1014$1763_Y
  attribute \src "hyperram.v:1038.7-1038.58"
  wire $logic_or$hyperram.v:1038$1791_Y
  attribute \src "hyperram.v:1038.7-1038.86"
  wire $logic_or$hyperram.v:1038$1793_Y
  attribute \src "hyperram.v:1038.7-1038.137"
  wire $logic_or$hyperram.v:1038$1796_Y
  attribute \src "hyperram.v:1046.107-1046.133"
  wire $logic_or$hyperram.v:1046$1805_Y
  attribute \src "hyperram.v:164.27-164.61"
  wire $logic_or$hyperram.v:164$1191_Y
  attribute \src "hyperram.v:239.9-239.48"
  wire $logic_or$hyperram.v:239$1210_Y
  attribute \src "hyperram.v:308.9-308.67"
  wire $logic_or$hyperram.v:308$1236_Y
  attribute \src "hyperram.v:395.10-395.38"
  wire $logic_or$hyperram.v:395$1514_Y
  attribute \src "hyperram.v:941.32-941.81"
  wire $logic_or$hyperram.v:941$1589_Y
  attribute \src "hyperram.v:944.30-944.77"
  wire $logic_or$hyperram.v:944$1593_Y
  attribute \src "hyperram.v:947.38-947.103"
  wire $logic_or$hyperram.v:947$1598_Y
  attribute \src "hyperram.v:947.38-947.133"
  wire $logic_or$hyperram.v:947$1600_Y
  attribute \src "hyperram.v:950.33-950.84"
  wire $logic_or$hyperram.v:950$1604_Y
  attribute \src "hyperram.v:953.39-953.110"
  wire $logic_or$hyperram.v:953$1610_Y
  attribute \src "hyperram.v:953.39-953.151"
  wire $logic_or$hyperram.v:953$1613_Y
  attribute \src "hyperram.v:956.32-956.82"
  wire $logic_or$hyperram.v:956$1617_Y
  attribute \src "hyperram.v:959.32-959.82"
  wire $logic_or$hyperram.v:959$1621_Y
  attribute \src "hyperram.v:269.131-269.145"
  wire $lt$hyperram.v:269$1224_Y
  attribute \src "hyperram.v:1012.20-1012.37"
  wire $ne$hyperram.v:1012$1755_Y
  attribute \src "hyperram.v:1023.7-1023.28"
  wire $ne$hyperram.v:1023$1777_Y
  attribute \src "hyperram.v:1032.38-1032.60"
  wire $ne$hyperram.v:1032$1786_Y
  attribute \src "hyperram.v:1046.8-1046.37"
  wire $ne$hyperram.v:1046$1801_Y
  attribute \src "hyperram.v:1050.67-1050.98"
  wire $ne$hyperram.v:1050$1812_Y
  attribute \src "hyperram.v:1052.30-1052.55"
  wire $ne$hyperram.v:1052$1815_Y
  attribute \src "hyperram.v:244.47-244.62"
  wire $ne$hyperram.v:244$1212_Y
  attribute \src "hyperram.v:269.49-269.69"
  wire $ne$hyperram.v:269$1219_Y
  attribute \src "hyperram.v:269.75-269.96"
  wire $ne$hyperram.v:269$1221_Y
  attribute \src "hyperram.v:399.16-399.37"
  wire $ne$hyperram.v:399$1519_Y
  attribute \src "hyperram.v:961.53-961.81"
  wire $ne$hyperram.v:961$1628_Y
  attribute \src "hyperram.v:962.30-962.63"
  wire $ne$hyperram.v:962$1630_Y
  attribute \src "hyperram.v:1069.39-1069.53"
  wire $not$hyperram.v:1069$1836_Y
  attribute \src "hyperram.v:109.22-109.30"
  wire $not$hyperram.v:109$1179_Y
  attribute \src "hyperram.v:155.18-155.25"
  wire $not$hyperram.v:155$1186_Y
  attribute \src "hyperram.v:849.20-849.33"
  wire $not$hyperram.v:849$1522_Y
  attribute \src "hyperram.v:931.42-931.58"
  wire $not$hyperram.v:931$1580_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1014$1049$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1014$1050$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1046$1061$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1046$1062$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $past$hyperram.v:1051$1066$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 32 $past$hyperram.v:1066$1076$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:1067$1077$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1068$1078$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1069$1079$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:861$998$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:862$999$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:863$1000$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 5 $past$hyperram.v:865$1001$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:870$1003$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:875$1005$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:876$1006$0
  wire $procmux$2033_Y
  wire $procmux$2037_Y
  wire $procmux$2057_Y
  wire $procmux$2061_Y
  wire $procmux$2069_Y
  wire $procmux$2077_Y
  wire $procmux$2082_Y
  wire $procmux$2084_Y
  wire $procmux$2089_Y
  wire $procmux$2091_Y
  wire $procmux$2096_Y
  wire $procmux$2098_Y
  wire $procmux$2103_Y
  wire $procmux$2105_Y
  wire $procmux$2110_Y
  wire $procmux$2112_Y
  wire $procmux$2117_Y
  wire $procmux$2119_Y
  wire $procmux$2124_Y
  wire $procmux$2126_Y
  wire $procmux$2131_Y
  wire $procmux$2133_Y
  wire $procmux$2141_Y
  wire $procmux$2149_Y
  wire $procmux$2154_Y
  wire $procmux$2159_Y
  wire $procmux$2164_Y
  wire $procmux$2169_Y
  wire $procmux$2178_Y
  wire $procmux$2180_Y
  wire $procmux$2189_Y
  wire $procmux$2191_Y
  wire $procmux$2199_Y
  wire $procmux$2200_CMP
  wire $procmux$2201_Y
  wire $procmux$2209_Y
  wire $procmux$2211_Y
  wire $procmux$2218_Y
  wire $procmux$2220_Y
  wire $procmux$2227_Y
  wire $procmux$2229_Y
  wire $procmux$2235_Y
  wire $procmux$2237_Y
  wire $procmux$2243_Y
  wire $procmux$2245_Y
  wire $procmux$2250_Y
  wire $procmux$2252_Y
  wire $procmux$2257_Y
  wire $procmux$2259_Y
  wire $procmux$2263_Y
  wire $procmux$2265_Y
  wire $procmux$2269_Y
  wire $procmux$2271_Y
  wire $procmux$2280_Y
  wire $procmux$2287_Y
  wire $procmux$2289_Y
  wire $procmux$2297_Y
  wire $procmux$2303_Y
  wire $procmux$2305_Y
  wire $procmux$2312_Y
  wire $procmux$2317_Y
  wire $procmux$2319_Y
  wire $procmux$2325_Y
  wire $procmux$2329_Y
  wire $procmux$2331_Y
  wire $procmux$2336_Y
  wire $procmux$2341_Y
  wire $procmux$2346_Y
  wire $procmux$2351_Y
  wire $procmux$2356_Y
  wire $procmux$2358_Y
  wire $procmux$2363_Y
  wire $procmux$2365_Y
  wire $procmux$2370_Y
  wire $procmux$2372_Y
  wire $procmux$2377_Y
  wire $procmux$2379_Y
  wire $procmux$2383_Y
  wire $procmux$2387_Y
  wire $procmux$2395_Y
  wire $procmux$2403_Y
  wire $procmux$2411_Y
  wire $procmux$2415_Y
  wire $procmux$2417_Y
  wire $procmux$2421_Y
  wire $procmux$2423_Y
  wire $procmux$2431_Y
  wire $procmux$2435_Y
  wire $procmux$2439_Y
  wire $procmux$2443_Y
  wire $procmux$2447_Y
  wire $procmux$2451_Y
  wire $procmux$2455_Y
  wire $procmux$2459_Y
  wire $procmux$2463_Y
  wire $procmux$2467_Y
  wire $procmux$2471_Y
  wire $procmux$2475_Y
  wire $procmux$2479_Y
  wire $procmux$2483_Y
  wire $procmux$2487_Y
  wire $procmux$2491_Y
  wire $procmux$2495_Y
  wire $procmux$2499_Y
  wire $procmux$2503_Y
  wire $procmux$2507_Y
  wire $procmux$2511_Y
  wire $procmux$2515_Y
  wire $procmux$2519_Y
  wire $procmux$2523_Y
  wire $procmux$2527_Y
  wire $procmux$2531_Y
  wire $procmux$2535_Y
  wire $procmux$2539_Y
  wire $procmux$2544_Y
  wire $procmux$2546_Y
  wire $procmux$2551_Y
  wire $procmux$2553_Y
  wire $procmux$2558_Y
  wire $procmux$2560_Y
  wire $procmux$2565_Y
  wire $procmux$2567_Y
  wire $procmux$2571_Y
  wire $procmux$2575_Y
  wire $procmux$2582_Y
  wire $procmux$2587_Y
  wire $procmux$2589_Y
  wire $procmux$2596_Y
  wire $procmux$2601_Y
  wire $procmux$2603_Y
  wire $procmux$2607_Y
  wire $procmux$2611_Y
  wire $procmux$2615_Y
  wire $procmux$2619_Y
  wire $procmux$2623_Y
  wire $procmux$2627_Y
  wire $procmux$2635_Y
  wire $procmux$2639_Y
  wire $procmux$2643_Y
  wire $procmux$2647_Y
  wire $procmux$2651_Y
  wire $procmux$2655_Y
  wire $procmux$2659_Y
  wire $procmux$2663_Y
  wire $procmux$2672_Y
  wire $procmux$2674_Y
  wire $procmux$2679_Y
  wire $procmux$2681_Y
  wire $procmux$2686_Y
  wire $procmux$2688_Y
  wire $procmux$2693_Y
  wire $procmux$2695_Y
  wire $procmux$2699_Y
  wire $procmux$2703_Y
  wire $procmux$2711_Y
  wire $procmux$2715_Y
  wire $procmux$2719_Y
  wire $procmux$2720_CMP
  wire $procmux$2721_Y
  wire $procmux$2725_Y
  wire $procmux$2727_Y
  wire $procmux$2734_Y
  wire $procmux$2735_CMP
  wire $procmux$2736_Y
  wire $procmux$2743_Y
  wire $procmux$2745_Y
  wire $procmux$2751_Y
  wire $procmux$2753_Y
  wire $procmux$2759_Y
  wire $procmux$2761_Y
  wire $procmux$2766_Y
  wire $procmux$2767_CMP
  wire $procmux$2768_Y
  wire $procmux$2773_Y
  wire $procmux$2775_Y
  wire $procmux$2779_Y
  wire $procmux$2781_Y
  wire $procmux$2785_Y
  wire $procmux$2787_Y
  wire $procmux$2791_Y
  wire $procmux$2795_Y
  wire $procmux$2803_Y
  wire $procmux$2811_Y
  wire $procmux$2819_Y
  wire width 8 $procmux$2828_Y
  wire width 8 $procmux$2830_Y
  wire width 8 $procmux$2832_Y
  wire width 8 $procmux$2838_Y
  wire width 8 $procmux$2840_Y
  wire width 8 $procmux$2842_Y
  wire width 8 $procmux$2850_Y
  wire width 8 $procmux$2852_Y
  wire width 8 $procmux$2854_Y
  wire width 8 $procmux$2863_Y
  wire width 8 $procmux$2865_Y
  wire width 8 $procmux$2867_Y
  wire width 3 $procmux$2876_Y
  wire width 3 $procmux$2878_Y
  wire width 3 $procmux$2880_Y
  wire width 3 $procmux$2883_Y
  wire width 3 $procmux$2885_Y
  wire $procmux$2892_Y
  wire $procmux$2894_Y
  wire $procmux$2900_Y
  wire width 13 $procmux$2911_Y
  wire width 13 $procmux$2913_Y
  wire width 3 $procmux$2924_Y
  wire width 3 $procmux$2926_Y
  wire width 29 $procmux$2937_Y
  wire width 29 $procmux$2939_Y
  wire $procmux$2950_Y
  wire $procmux$2952_Y
  wire $procmux$2963_Y
  wire $procmux$2965_Y
  wire $procmux$2976_Y
  wire $procmux$2978_Y
  wire width 6 $procmux$2984_Y
  wire $procmux$2985_CMP
  wire width 6 $procmux$2986_Y
  wire width 6 $procmux$2988_Y
  wire width 6 $procmux$2991_Y
  wire width 6 $procmux$2995_Y
  wire width 6 $procmux$2999_Y
  wire width 6 $procmux$3002_Y
  wire width 6 $procmux$3006_Y
  wire width 6 $procmux$3009_Y
  wire width 6 $procmux$3012_Y
  wire width 6 $procmux$3016_Y
  wire width 6 $procmux$3021_Y
  wire width 3 $procmux$3028_Y
  wire width 3 $procmux$3030_Y
  wire width 3 $procmux$3033_Y
  wire width 3 $procmux$3037_Y
  wire width 3 $procmux$3044_Y
  wire width 3 $procmux$3048_Y
  wire width 3 $procmux$3051_Y
  wire width 3 $procmux$3054_Y
  wire width 3 $procmux$3058_Y
  wire width 3 $procmux$3061_Y
  wire $procmux$3069_Y
  wire $procmux$3071_Y
  wire $procmux$3073_Y
  wire $procmux$3080_Y
  wire $procmux$3082_Y
  wire $procmux$3084_Y
  wire width 4 $procmux$3096_Y
  wire width 4 $procmux$3098_Y
  wire width 32 $procmux$3112_Y
  wire width 32 $procmux$3114_Y
  wire $procmux$3125_Y
  wire $procmux$3127_Y
  wire $procmux$3138_Y
  wire $procmux$3140_Y
  wire width 5 $procmux$3151_Y
  wire width 5 $procmux$3153_Y
  wire width 4 $procmux$3164_Y
  wire width 4 $procmux$3166_Y
  wire width 4 $procmux$3177_Y
  wire width 4 $procmux$3179_Y
  wire width 4 $procmux$3190_Y
  wire width 4 $procmux$3192_Y
  wire width 4 $procmux$3203_Y
  wire width 4 $procmux$3205_Y
  wire width 6 $procmux$3211_Y
  wire width 6 $procmux$3215_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $reduce_or$hyperram.v:164$1187_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$1257_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$1259_Y
  attribute \src "hyperram.v:89.69-89.93"
  wire width 32 $sub$hyperram.v:89$1164_Y
  attribute \src "hyperram.v:987.55-987.94"
  wire width 32 $sub$hyperram.v:987$1700_Y
  attribute \src "hyperram.v:987.55-987.105"
  wire width 32 $sub$hyperram.v:987$1702_Y
  attribute \src "hyperram.v:989.54-989.94"
  wire width 32 $sub$hyperram.v:989$1707_Y
  attribute \src "hyperram.v:989.54-989.105"
  wire width 32 $sub$hyperram.v:989$1709_Y
  attribute \src "hyperram.v:993.51-993.66"
  wire width 32 $sub$hyperram.v:993$1720_Y
  attribute \src "hyperram.v:174.17-174.65"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:174$1198_Y
  attribute \src "hyperram.v:89.22-89.95"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:89$1165_Y
  attribute \src "hyperram.v:362.42-362.46"
  wire width 8 \CA_0
  attribute \src "hyperram.v:362.36-362.40"
  wire width 8 \CA_1
  attribute \src "hyperram.v:362.30-362.34"
  wire width 8 \CA_2
  attribute \src "hyperram.v:362.24-362.28"
  wire width 8 \CA_3
  attribute \src "hyperram.v:362.18-362.22"
  wire width 8 \CA_4
  attribute \src "hyperram.v:362.12-362.16"
  wire width 8 \CA_5
  attribute \src "hyperram.v:59.12-59.16"
  wire width 48 \CA_r
  attribute \src "hyperram.v:18.16-18.22"
  wire width 32 input 6 \addr_i
  attribute \src "hyperram.v:265.5-265.14"
  wire \bus_clk_r
  attribute \src "hyperram.v:66.11-66.22"
  wire width 3 \bus_state_r
  attribute \src "hyperram.v:61.5-61.11"
  wire \busy_r
  attribute \src "hyperram.v:267.6-267.16"
  wire \clk_active
  attribute \src "hyperram.v:13.10-13.15"
  wire input 1 \clk_i
  attribute \src "hyperram.v:112.11-112.22"
  wire width 6 \cycle_cnt_r
  attribute \src "hyperram.v:20.15-20.21"
  wire width 32 input 8 \data_i
  attribute \src "hyperram.v:22.16-22.22"
  wire width 32 output 10 \data_o
  attribute \src "hyperram.v:378.39-378.46"
  wire width 8 \datar_0
  attribute \src "hyperram.v:378.30-378.37"
  wire width 8 \datar_1
  attribute \src "hyperram.v:378.21-378.28"
  wire width 8 \datar_2
  attribute \src "hyperram.v:378.12-378.19"
  wire width 8 \datar_3
  attribute \src "hyperram.v:272.12-272.19"
  wire width 32 \datar_r
  attribute \src "hyperram.v:371.39-371.46"
  wire width 8 \dataw_0
  attribute \src "hyperram.v:371.30-371.37"
  wire width 8 \dataw_1
  attribute \src "hyperram.v:371.21-371.28"
  wire width 8 \dataw_2
  attribute \src "hyperram.v:371.12-371.19"
  wire width 8 \dataw_3
  attribute \src "hyperram.v:58.12-58.19"
  wire width 32 \dataw_r
  attribute \src "hyperram.v:31.10-31.26"
  wire input 18 \double_latency_i
  attribute \src "hyperram.v:55.5-55.21"
  wire \double_latency_r
  attribute \init 1'0
  attribute \src "hyperram.v:359.5-359.17"
  wire \f_past_valid
  attribute \src "hyperram.v:30.10-30.25"
  wire input 17 \fixed_latency_i
  attribute \src "hyperram.v:54.5-54.20"
  wire \fixed_latency_r
  attribute \src "hyperram.v:35.11-35.19"
  wire output 21 \hb_clk_o
  attribute \src "hyperram.v:36.11-36.20"
  wire output 22 \hb_clkn_o
  attribute \src "hyperram.v:34.11-34.19"
  wire output 20 \hb_csn_o
  attribute \src "hyperram.v:42.14-42.21"
  wire width 8 input 28 \hb_dq_i
  attribute \src "hyperram.v:39.15-39.22"
  wire width 8 output 25 \hb_dq_o
  attribute \src "hyperram.v:40.11-40.20"
  wire output 26 \hb_dq_oen
  attribute \src "hyperram.v:33.11-33.19"
  wire output 19 \hb_rst_o
  attribute \src "hyperram.v:41.10-41.19"
  wire input 27 \hb_rwds_i
  attribute \src "hyperram.v:37.11-37.20"
  wire output 23 \hb_rwds_o
  attribute \src "hyperram.v:38.11-38.22"
  wire output 24 \hb_rwds_oen
  attribute \src "hyperram.v:80.12-80.26"
  wire width 6 \latency_cycles
  attribute \src "hyperram.v:114.11-114.21"
  wire width 3 \read_cnt_r
  attribute \src "hyperram.v:69.6-69.13"
  wire \read_op
  attribute \src "hyperram.v:23.11-23.25"
  wire output 11 \read_timeout_o
  attribute \src "hyperram.v:62.5-62.19"
  wire \read_timeout_r
  attribute \src "hyperram.v:21.11-21.18"
  wire output 9 \ready_o
  attribute \src "hyperram.v:71.6-71.16"
  wire \reg_access
  attribute \src "hyperram.v:17.10-17.20"
  wire input 5 \regspace_i
  attribute \src "hyperram.v:14.10-14.15"
  wire input 2 \rst_i
  attribute \src "hyperram.v:77.5-77.22"
  wire \rwds_2x_latency_r
  attribute \src "hyperram.v:75.5-75.11"
  wire \rwds_r
  attribute \src "hyperram.v:19.14-19.19"
  wire width 4 input 7 \sel_i
  attribute \src "hyperram.v:60.11-60.16"
  wire width 4 \sel_r
  attribute \src "hyperram.v:29.14-29.20"
  wire width 4 input 16 \tacc_i
  attribute \src "hyperram.v:51.11-51.17"
  wire width 4 \tacc_r
  attribute \src "hyperram.v:25.14-25.20"
  wire width 4 input 12 \tcsh_i
  attribute \src "hyperram.v:49.11-49.17"
  wire width 4 \tcsh_r
  attribute \src "hyperram.v:27.14-27.21"
  wire width 4 input 14 \tpost_i
  attribute \src "hyperram.v:52.11-52.18"
  wire width 4 \tpost_r
  attribute \src "hyperram.v:26.14-26.20"
  wire width 4 input 13 \tpre_i
  attribute \src "hyperram.v:50.11-50.17"
  wire width 4 \tpre_r
  attribute \src "hyperram.v:28.14-28.21"
  wire width 5 input 15 \trmax_i
  attribute \src "hyperram.v:53.11-53.18"
  wire width 5 \trmax_r
  attribute \src "hyperram.v:15.10-15.17"
  wire input 3 \valid_i
  attribute \src "hyperram.v:106.5-106.12"
  wire \valid_r
  attribute \src "hyperram.v:108.6-108.17"
  wire \valid_start
  attribute \src "hyperram.v:16.10-16.16"
  wire input 4 \wren_i
  attribute \src "hyperram.v:1047.33-1047.47"
  cell $add $add$hyperram.v:1047$1807
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1047$1807_Y
  end
  attribute \src "hyperram.v:974.49-974.64"
  cell $add $add$hyperram.v:974$1660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:974$1660_Y
  end
  attribute \src "hyperram.v:987.60-987.80"
  cell $add $add$hyperram.v:987$1697
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \double_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:987$1697_Y
  end
  attribute \src "hyperram.v:989.59-989.80"
  cell $add $add$hyperram.v:989$1704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \rwds_2x_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:989$1704_Y
  end
  attribute \src "hyperram.v:109.22-109.40"
  cell $and $and$hyperram.v:109$1180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$hyperram.v:109$1179_Y
    connect \B \valid_i
    connect \Y \valid_start
  end
  attribute \src "hyperram.v:1055.7-1055.43"
  cell $assert $assert$hyperram.v:1055$1856
    connect \A $formal$hyperram.v:1055$1154_CHECK
    connect \EN $formal$hyperram.v:1055$1154_EN
  end
  attribute \src "hyperram.v:1056.7-1056.43"
  cell $assert $assert$hyperram.v:1056$1857
    connect \A $formal$hyperram.v:1056$1155_CHECK
    connect \EN $formal$hyperram.v:1056$1155_EN
  end
  attribute \src "hyperram.v:1057.7-1057.43"
  cell $assert $assert$hyperram.v:1057$1858
    connect \A $formal$hyperram.v:1057$1156_CHECK
    connect \EN $formal$hyperram.v:1057$1156_EN
  end
  attribute \src "hyperram.v:1058.7-1058.43"
  cell $assert $assert$hyperram.v:1058$1859
    connect \A $formal$hyperram.v:1058$1157_CHECK
    connect \EN $formal$hyperram.v:1058$1157_EN
  end
  attribute \src "hyperram.v:848.35-849.35"
  cell $assert $assert$hyperram.v:848$1843
    connect \A $formal$hyperram.v:848$1086_CHECK
    connect \EN $formal$hyperram.v:848$1086_EN
  end
  attribute \src "hyperram.v:873.47-875.55"
  cell $assert $assert$hyperram.v:873$1844
    connect \A $formal$hyperram.v:873$1096_CHECK
    connect \EN $formal$hyperram.v:861$1089_EN
  end
  attribute \src "hyperram.v:875.56-876.57"
  cell $assert $assert$hyperram.v:875$1845
    connect \A $formal$hyperram.v:875$1097_CHECK
    connect \EN $formal$hyperram.v:861$1089_EN
  end
  attribute \src "hyperram.v:889.7-889.33"
  cell $assert $assert$hyperram.v:889$1846
    connect \A $formal$hyperram.v:889$1100_CHECK
    connect \EN $formal$hyperram.v:889$1100_EN
  end
  attribute \src "hyperram.v:890.7-890.33"
  cell $assert $assert$hyperram.v:890$1847
    connect \A $formal$hyperram.v:890$1101_CHECK
    connect \EN $formal$hyperram.v:890$1101_EN
  end
  attribute \src "hyperram.v:891.7-891.33"
  cell $assert $assert$hyperram.v:891$1848
    connect \A $formal$hyperram.v:891$1102_CHECK
    connect \EN $formal$hyperram.v:891$1102_EN
  end
  attribute \src "hyperram.v:892.7-892.33"
  cell $assert $assert$hyperram.v:892$1849
    connect \A $formal$hyperram.v:892$1103_CHECK
    connect \EN $formal$hyperram.v:892$1103_EN
  end
  attribute \src "hyperram.v:893.7-893.33"
  cell $assert $assert$hyperram.v:893$1850
    connect \A $formal$hyperram.v:893$1104_CHECK
    connect \EN $formal$hyperram.v:893$1104_EN
  end
  attribute \src "hyperram.v:894.7-894.33"
  cell $assert $assert$hyperram.v:894$1851
    connect \A $formal$hyperram.v:894$1105_CHECK
    connect \EN $formal$hyperram.v:894$1105_EN
  end
  attribute \src "hyperram.v:900.7-900.36"
  cell $assert $assert$hyperram.v:900$1852
    connect \A $formal$hyperram.v:900$1106_CHECK
    connect \EN $formal$hyperram.v:900$1106_EN
  end
  attribute \src "hyperram.v:901.7-901.36"
  cell $assert $assert$hyperram.v:901$1853
    connect \A $formal$hyperram.v:901$1107_CHECK
    connect \EN $formal$hyperram.v:901$1107_EN
  end
  attribute \src "hyperram.v:902.7-902.36"
  cell $assert $assert$hyperram.v:902$1854
    connect \A $formal$hyperram.v:902$1108_CHECK
    connect \EN $formal$hyperram.v:902$1108_EN
  end
  attribute \src "hyperram.v:903.7-903.36"
  cell $assert $assert$hyperram.v:903$1855
    connect \A $formal$hyperram.v:903$1109_CHECK
    connect \EN $formal$hyperram.v:903$1109_EN
  end
  attribute \src "hyperram.v:385.8-385.22"
  cell $assume $assume$hyperram.v:385$1839
    connect \A \rst_i
    connect \EN $0$formal$hyperram.v:385$1080_EN[0:0]$1863
  end
  attribute \src "hyperram.v:386.8-386.23"
  cell $assume $assume$hyperram.v:386$1840
    connect \A $0$formal$hyperram.v:386$1082_CHECK[0:0]$1865
    connect \EN $0$formal$hyperram.v:385$1080_EN[0:0]$1863
  end
  attribute \src "hyperram.v:395.39-396.30"
  cell $assume $assume$hyperram.v:395$1841
    connect \A $formal$hyperram.v:395$1084_CHECK
    connect \EN $formal$hyperram.v:395$1084_EN
  end
  attribute \src "hyperram.v:398.28-399.38"
  cell $assume $assume$hyperram.v:398$1842
    connect \A $formal$hyperram.v:398$1085_CHECK
    connect \EN $formal$hyperram.v:398$1085_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4152
    parameter \WIDTH 1
    connect \D \rwds_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4151
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4162
    parameter \WIDTH 1
    connect \D \rwds_2x_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4161
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4172
    parameter \WIDTH 3
    connect \D \read_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4171
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4182
    parameter \WIDTH 1
    connect \D \bus_clk_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4181
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4192
    parameter \WIDTH 32
    connect \D \datar_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4191
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4202
    parameter \WIDTH 4
    connect \D \tcsh_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4201
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4212
    parameter \WIDTH 4
    connect \D \tpre_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4211
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4222
    parameter \WIDTH 4
    connect \D \tacc_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4221
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4232
    parameter \WIDTH 4
    connect \D \tpost_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4231
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4242
    parameter \WIDTH 5
    connect \D \trmax_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4241
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4252
    parameter \WIDTH 1
    connect \D \fixed_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4251
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4262
    parameter \WIDTH 1
    connect \D \double_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4261
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4272
    parameter \WIDTH 32
    connect \D \dataw_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4271
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4282
    parameter \WIDTH 48
    connect \D \CA_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4281
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4292
    parameter \WIDTH 4
    connect \D \sel_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4291
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4302
    parameter \WIDTH 1
    connect \D \busy_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4301
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4312
    parameter \WIDTH 1
    connect \D \read_timeout_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4311
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4322
    parameter \WIDTH 3
    connect \D \bus_state_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4321
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4332
    parameter \WIDTH 1
    connect \D \valid_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4331
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4342
    parameter \WIDTH 6
    connect \D \cycle_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4341
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4154
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$4153
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4204
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$4203
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$4153 }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2167:Eqx$4156
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$4203 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4206
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4158
    parameter \WIDTH 1
    connect \D $0\rwds_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4157
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4168
    parameter \WIDTH 1
    connect \D $0\rwds_2x_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4167
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4178
    parameter \WIDTH 3
    connect \D $0\read_cnt_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4177
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4188
    parameter \WIDTH 1
    connect \D $0\bus_clk_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4187
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4198
    parameter \WIDTH 32
    connect \D $0\datar_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4197
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4208
    parameter \WIDTH 4
    connect \D $0\tcsh_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4207
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4218
    parameter \WIDTH 4
    connect \D $0\tpre_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4217
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4228
    parameter \WIDTH 4
    connect \D $0\tacc_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4227
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4238
    parameter \WIDTH 4
    connect \D $0\tpost_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4237
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4248
    parameter \WIDTH 5
    connect \D $0\trmax_r[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4247
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4258
    parameter \WIDTH 1
    connect \D $0\fixed_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4257
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4268
    parameter \WIDTH 1
    connect \D $0\double_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4267
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4278
    parameter \WIDTH 32
    connect \D $0\dataw_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4277
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4288
    parameter \WIDTH 48
    connect \D $0\CA_r[47:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4287
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4298
    parameter \WIDTH 4
    connect \D $0\sel_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4297
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4308
    parameter \WIDTH 1
    connect \D $0\busy_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4307
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4318
    parameter \WIDTH 1
    connect \D $0\read_timeout_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4317
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4328
    parameter \WIDTH 3
    connect \D $0\bus_state_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4327
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4338
    parameter \WIDTH 1
    connect \D $0\valid_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4337
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4348
    parameter \WIDTH 6
    connect \D $0\cycle_cnt_r[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4347
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4159
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4151
    connect \B $auto$clk2fflogic.cc:192:execute$4157
    connect \S $auto$rtlil.cc:2167:Eqx$4156
    connect \Y \rwds_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4169
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4161
    connect \B $auto$clk2fflogic.cc:192:execute$4167
    connect \S $auto$rtlil.cc:2167:Eqx$4156
    connect \Y \rwds_2x_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4179
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$4171
    connect \B $auto$clk2fflogic.cc:192:execute$4177
    connect \S $auto$rtlil.cc:2167:Eqx$4156
    connect \Y \read_cnt_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4189
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4181
    connect \B $auto$clk2fflogic.cc:192:execute$4187
    connect \S $auto$rtlil.cc:2167:Eqx$4156
    connect \Y \bus_clk_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4199
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$4191
    connect \B $auto$clk2fflogic.cc:192:execute$4197
    connect \S $auto$rtlil.cc:2167:Eqx$4156
    connect \Y \datar_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4209
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4201
    connect \B $auto$clk2fflogic.cc:192:execute$4207
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \tcsh_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4219
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4211
    connect \B $auto$clk2fflogic.cc:192:execute$4217
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \tpre_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4229
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4221
    connect \B $auto$clk2fflogic.cc:192:execute$4227
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \tacc_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4239
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4231
    connect \B $auto$clk2fflogic.cc:192:execute$4237
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \tpost_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4249
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$4241
    connect \B $auto$clk2fflogic.cc:192:execute$4247
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \trmax_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4259
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4251
    connect \B $auto$clk2fflogic.cc:192:execute$4257
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \fixed_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4269
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4261
    connect \B $auto$clk2fflogic.cc:192:execute$4267
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \double_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4279
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$4271
    connect \B $auto$clk2fflogic.cc:192:execute$4277
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \dataw_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4289
    parameter \WIDTH 48
    connect \A $auto$clk2fflogic.cc:156:execute$4281
    connect \B $auto$clk2fflogic.cc:192:execute$4287
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \CA_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4299
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4291
    connect \B $auto$clk2fflogic.cc:192:execute$4297
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \sel_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4309
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4301
    connect \B $auto$clk2fflogic.cc:192:execute$4307
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \busy_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4319
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4311
    connect \B $auto$clk2fflogic.cc:192:execute$4317
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \read_timeout_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4329
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$4321
    connect \B $auto$clk2fflogic.cc:192:execute$4327
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \bus_state_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4339
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4331
    connect \B $auto$clk2fflogic.cc:192:execute$4337
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \valid_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4349
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$4341
    connect \B $auto$clk2fflogic.cc:192:execute$4347
    connect \S $auto$rtlil.cc:2167:Eqx$4206
    connect \Y \cycle_cnt_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$4371
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4372
  end
  cell $anyseq $auto$setundef.cc:501:execute$4373
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4374
  end
  cell $anyseq $auto$setundef.cc:501:execute$4375
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4376
  end
  cell $anyseq $auto$setundef.cc:501:execute$4377
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4378
  end
  cell $anyseq $auto$setundef.cc:501:execute$4379
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4380
  end
  cell $anyseq $auto$setundef.cc:501:execute$4381
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4382
  end
  cell $anyseq $auto$setundef.cc:501:execute$4383
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4384
  end
  cell $anyseq $auto$setundef.cc:501:execute$4385
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4386
  end
  cell $anyseq $auto$setundef.cc:501:execute$4387
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4388
  end
  cell $anyseq $auto$setundef.cc:501:execute$4389
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4390
  end
  cell $anyseq $auto$setundef.cc:501:execute$4391
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4392
  end
  cell $anyseq $auto$setundef.cc:501:execute$4393
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4394
  end
  cell $anyseq $auto$setundef.cc:501:execute$4395
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4396
  end
  cell $anyseq $auto$setundef.cc:501:execute$4397
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4398
  end
  cell $anyseq $auto$setundef.cc:501:execute$4399
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4400
  end
  cell $anyseq $auto$setundef.cc:501:execute$4401
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4402
  end
  cell $anyseq $auto$setundef.cc:501:execute$4403
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4404
  end
  cell $anyseq $auto$setundef.cc:501:execute$4405
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4406
  end
  cell $anyseq $auto$setundef.cc:501:execute$4407
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4408
  end
  cell $anyseq $auto$setundef.cc:501:execute$4409
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4410
  end
  cell $anyseq $auto$setundef.cc:501:execute$4411
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4412
  end
  cell $anyseq $auto$setundef.cc:501:execute$4413
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4414
  end
  cell $anyseq $auto$setundef.cc:501:execute$4415
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4416
  end
  cell $anyseq $auto$setundef.cc:501:execute$4417
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4418
  end
  cell $anyseq $auto$setundef.cc:501:execute$4419
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4420
  end
  cell $anyseq $auto$setundef.cc:501:execute$4421
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4422
  end
  cell $anyseq $auto$setundef.cc:501:execute$4423
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4424
  end
  cell $anyseq $auto$setundef.cc:501:execute$4425
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4426
  end
  cell $anyseq $auto$setundef.cc:501:execute$4427
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4428
  end
  cell $anyseq $auto$setundef.cc:501:execute$4429
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4430
  end
  cell $anyseq $auto$setundef.cc:501:execute$4431
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4432
  end
  cell $anyseq $auto$setundef.cc:501:execute$4433
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4434
  end
  cell $anyseq $auto$setundef.cc:501:execute$4435
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4436
  end
  cell $anyseq $auto$setundef.cc:501:execute$4437
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4438
  end
  cell $anyseq $auto$setundef.cc:501:execute$4439
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4440
  end
  cell $anyseq $auto$setundef.cc:501:execute$4441
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4442
  end
  cell $anyseq $auto$setundef.cc:501:execute$4443
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4444
  end
  cell $anyseq $auto$setundef.cc:501:execute$4445
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4446
  end
  cell $anyseq $auto$setundef.cc:501:execute$4447
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4448
  end
  cell $anyseq $auto$setundef.cc:501:execute$4449
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4450
  end
  cell $anyseq $auto$setundef.cc:501:execute$4451
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4452
  end
  cell $anyseq $auto$setundef.cc:501:execute$4453
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4454
  end
  cell $anyseq $auto$setundef.cc:501:execute$4455
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4456
  end
  cell $anyseq $auto$setundef.cc:501:execute$4457
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4458
  end
  cell $anyseq $auto$setundef.cc:501:execute$4459
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4460
  end
  cell $anyseq $auto$setundef.cc:501:execute$4461
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4462
  end
  cell $anyseq $auto$setundef.cc:501:execute$4463
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4464
  end
  cell $anyseq $auto$setundef.cc:501:execute$4465
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4466
  end
  cell $anyseq $auto$setundef.cc:501:execute$4467
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4468
  end
  cell $anyseq $auto$setundef.cc:501:execute$4469
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4470
  end
  cell $anyseq $auto$setundef.cc:501:execute$4471
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4472
  end
  cell $anyseq $auto$setundef.cc:501:execute$4473
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4474
  end
  cell $anyseq $auto$setundef.cc:501:execute$4475
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4476
  end
  cell $anyseq $auto$setundef.cc:501:execute$4477
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4478
  end
  cell $anyseq $auto$setundef.cc:501:execute$4479
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4480
  end
  cell $anyseq $auto$setundef.cc:501:execute$4481
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4482
  end
  cell $anyseq $auto$setundef.cc:501:execute$4483
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4484
  end
  cell $anyseq $auto$setundef.cc:501:execute$4485
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4486
  end
  cell $anyseq $auto$setundef.cc:501:execute$4487
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4488
  end
  cell $anyseq $auto$setundef.cc:501:execute$4489
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4490
  end
  cell $anyseq $auto$setundef.cc:501:execute$4491
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4492
  end
  cell $anyseq $auto$setundef.cc:501:execute$4493
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4494
  end
  cell $anyseq $auto$setundef.cc:501:execute$4495
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4496
  end
  cell $anyseq $auto$setundef.cc:501:execute$4497
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4498
  end
  cell $anyseq $auto$setundef.cc:501:execute$4499
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4500
  end
  cell $anyseq $auto$setundef.cc:501:execute$4501
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4502
  end
  cell $anyseq $auto$setundef.cc:501:execute$4503
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4504
  end
  cell $anyseq $auto$setundef.cc:501:execute$4505
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4506
  end
  cell $anyseq $auto$setundef.cc:501:execute$4507
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4508
  end
  cell $anyseq $auto$setundef.cc:501:execute$4509
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4510
  end
  cell $anyseq $auto$setundef.cc:501:execute$4511
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4512
  end
  cell $anyseq $auto$setundef.cc:501:execute$4513
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4514
  end
  cell $anyseq $auto$setundef.cc:501:execute$4515
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4516
  end
  cell $anyseq $auto$setundef.cc:501:execute$4517
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4518
  end
  cell $anyseq $auto$setundef.cc:501:execute$4519
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4520
  end
  cell $anyseq $auto$setundef.cc:501:execute$4521
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4522
  end
  cell $anyseq $auto$setundef.cc:501:execute$4523
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4524
  end
  cell $anyseq $auto$setundef.cc:501:execute$4525
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4526
  end
  cell $anyseq $auto$setundef.cc:501:execute$4527
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4528
  end
  cell $anyseq $auto$setundef.cc:501:execute$4529
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4530
  end
  cell $anyseq $auto$setundef.cc:501:execute$4531
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4532
  end
  cell $anyseq $auto$setundef.cc:501:execute$4533
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4534
  end
  cell $anyseq $auto$setundef.cc:501:execute$4535
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4536
  end
  cell $anyseq $auto$setundef.cc:501:execute$4537
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4538
  end
  cell $anyseq $auto$setundef.cc:501:execute$4539
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4540
  end
  cell $anyseq $auto$setundef.cc:501:execute$4541
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4542
  end
  cell $anyseq $auto$setundef.cc:501:execute$4543
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4544
  end
  cell $anyseq $auto$setundef.cc:501:execute$4545
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4546
  end
  cell $anyseq $auto$setundef.cc:501:execute$4547
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4548
  end
  cell $anyseq $auto$setundef.cc:501:execute$4549
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4550
  end
  cell $anyseq $auto$setundef.cc:501:execute$4551
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4552
  end
  cell $anyseq $auto$setundef.cc:501:execute$4553
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4554
  end
  cell $anyseq $auto$setundef.cc:501:execute$4555
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4556
  end
  cell $anyseq $auto$setundef.cc:501:execute$4557
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4558
  end
  cell $anyseq $auto$setundef.cc:501:execute$4559
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4560
  end
  cell $anyseq $auto$setundef.cc:501:execute$4561
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4562
  end
  cell $anyseq $auto$setundef.cc:501:execute$4563
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4564
  end
  cell $anyseq $auto$setundef.cc:501:execute$4565
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4566
  end
  cell $anyseq $auto$setundef.cc:501:execute$4567
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4568
  end
  cell $anyseq $auto$setundef.cc:501:execute$4569
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4570
  end
  cell $anyseq $auto$setundef.cc:501:execute$4571
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4572
  end
  cell $anyseq $auto$setundef.cc:501:execute$4573
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4574
  end
  cell $anyseq $auto$setundef.cc:501:execute$4575
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4576
  end
  cell $anyseq $auto$setundef.cc:501:execute$4577
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4578
  end
  cell $anyseq $auto$setundef.cc:501:execute$4579
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4580
  end
  cell $anyseq $auto$setundef.cc:501:execute$4581
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4582
  end
  cell $anyseq $auto$setundef.cc:501:execute$4583
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4584
  end
  cell $anyseq $auto$setundef.cc:501:execute$4585
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4586
  end
  cell $anyseq $auto$setundef.cc:501:execute$4587
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4588
  end
  cell $anyseq $auto$setundef.cc:501:execute$4589
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4590
  end
  cell $anyseq $auto$setundef.cc:501:execute$4591
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4592
  end
  cell $anyseq $auto$setundef.cc:501:execute$4593
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4594
  end
  cell $anyseq $auto$setundef.cc:501:execute$4595
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4596
  end
  cell $anyseq $auto$setundef.cc:501:execute$4597
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4598
  end
  cell $anyseq $auto$setundef.cc:501:execute$4599
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4600
  end
  cell $anyseq $auto$setundef.cc:501:execute$4601
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4602
  end
  cell $anyseq $auto$setundef.cc:501:execute$4603
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4604
  end
  cell $anyseq $auto$setundef.cc:501:execute$4605
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4606
  end
  cell $anyseq $auto$setundef.cc:501:execute$4607
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4608
  end
  cell $anyseq $auto$setundef.cc:501:execute$4609
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4610
  end
  cell $anyseq $auto$setundef.cc:501:execute$4611
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4612
  end
  cell $anyseq $auto$setundef.cc:501:execute$4613
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4614
  end
  cell $anyseq $auto$setundef.cc:501:execute$4615
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4616
  end
  cell $anyseq $auto$setundef.cc:501:execute$4617
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4618
  end
  cell $anyseq $auto$setundef.cc:501:execute$4619
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4620
  end
  cell $anyseq $auto$setundef.cc:501:execute$4621
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4622
  end
  cell $anyseq $auto$setundef.cc:501:execute$4623
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4624
  end
  cell $anyseq $auto$setundef.cc:501:execute$4625
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4626
  end
  cell $anyseq $auto$setundef.cc:501:execute$4627
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4628
  end
  cell $anyseq $auto$setundef.cc:501:execute$4629
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4630
  end
  cell $anyseq $auto$setundef.cc:501:execute$4631
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4632
  end
  cell $anyseq $auto$setundef.cc:501:execute$4633
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4634
  end
  cell $anyseq $auto$setundef.cc:501:execute$4635
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4636
  end
  cell $anyseq $auto$setundef.cc:501:execute$4637
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4638
  end
  cell $anyseq $auto$setundef.cc:501:execute$4639
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4640
  end
  cell $anyseq $auto$setundef.cc:501:execute$4641
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4642
  end
  cell $anyseq $auto$setundef.cc:501:execute$4643
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4644
  end
  cell $anyseq $auto$setundef.cc:501:execute$4645
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4646
  end
  cell $anyseq $auto$setundef.cc:501:execute$4647
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4648
  end
  cell $anyseq $auto$setundef.cc:501:execute$4649
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4650
  end
  cell $anyseq $auto$setundef.cc:501:execute$4651
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4652
  end
  cell $anyseq $auto$setundef.cc:501:execute$4653
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4654
  end
  cell $anyseq $auto$setundef.cc:501:execute$4655
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4656
  end
  cell $anyseq $auto$setundef.cc:501:execute$4657
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4658
  end
  cell $anyseq $auto$setundef.cc:501:execute$4659
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4660
  end
  cell $anyseq $auto$setundef.cc:501:execute$4661
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4662
  end
  cell $anyseq $auto$setundef.cc:501:execute$4663
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4664
  end
  cell $anyseq $auto$setundef.cc:501:execute$4665
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4666
  end
  cell $anyseq $auto$setundef.cc:501:execute$4667
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4668
  end
  cell $anyseq $auto$setundef.cc:501:execute$4669
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4670
  end
  cell $anyseq $auto$setundef.cc:501:execute$4671
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4672
  end
  cell $anyseq $auto$setundef.cc:501:execute$4673
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4674
  end
  cell $anyseq $auto$setundef.cc:501:execute$4675
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4676
  end
  cell $anyseq $auto$setundef.cc:501:execute$4677
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4678
  end
  cell $anyseq $auto$setundef.cc:501:execute$4679
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4680
  end
  cell $anyseq $auto$setundef.cc:501:execute$4681
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4682
  end
  cell $anyseq $auto$setundef.cc:501:execute$4683
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4684
  end
  cell $anyseq $auto$setundef.cc:501:execute$4685
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4686
  end
  cell $anyseq $auto$setundef.cc:501:execute$4687
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4688
  end
  cell $anyseq $auto$setundef.cc:501:execute$4689
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4690
  end
  cell $anyseq $auto$setundef.cc:501:execute$4691
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4692
  end
  cell $anyseq $auto$setundef.cc:501:execute$4693
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4694
  end
  cell $anyseq $auto$setundef.cc:501:execute$4695
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4696
  end
  cell $anyseq $auto$setundef.cc:501:execute$4697
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4698
  end
  cell $anyseq $auto$setundef.cc:501:execute$4699
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4700
  end
  cell $anyseq $auto$setundef.cc:501:execute$4701
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4702
  end
  cell $anyseq $auto$setundef.cc:501:execute$4703
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4704
  end
  cell $anyseq $auto$setundef.cc:501:execute$4705
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4706
  end
  cell $anyseq $auto$setundef.cc:501:execute$4707
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4708
  end
  cell $anyseq $auto$setundef.cc:501:execute$4709
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4710
  end
  cell $anyseq $auto$setundef.cc:501:execute$4711
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4712
  end
  cell $anyseq $auto$setundef.cc:501:execute$4713
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4714
  end
  cell $anyseq $auto$setundef.cc:501:execute$4715
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4716
  end
  cell $anyseq $auto$setundef.cc:501:execute$4717
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4718
  end
  cell $anyseq $auto$setundef.cc:501:execute$4719
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4720
  end
  attribute \src "hyperram.v:1000.61-1000.83"
  cell $eq $eq$hyperram.v:1000$1730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1000$1730_Y
  end
  attribute \src "hyperram.v:1001.36-1001.52"
  cell $eq $eq$hyperram.v:1001$1732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1001$1732_Y
  end
  attribute \src "hyperram.v:1003.25-1003.54"
  cell $eq $eq$hyperram.v:1003$1737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4321
    connect \B 3'100
    connect \Y $eq$hyperram.v:1003$1737_Y
  end
  attribute \src "hyperram.v:1003.60-1003.88"
  cell $eq $eq$hyperram.v:1003$1738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4321
    connect \B 3'101
    connect \Y $eq$hyperram.v:1003$1738_Y
  end
  attribute \src "hyperram.v:1003.95-1003.116"
  cell $eq $eq$hyperram.v:1003$1741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $eq$hyperram.v:1003$1741_Y
  end
  attribute \src "hyperram.v:1004.32-1004.54"
  cell $eq $eq$hyperram.v:1004$1743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpost_r
    connect \Y $eq$hyperram.v:1004$1743_Y
  end
  attribute \src "hyperram.v:1006.24-1006.52"
  cell $eq $eq$hyperram.v:1006$1748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4321
    connect \B 3'110
    connect \Y $eq$hyperram.v:1006$1748_Y
  end
  attribute \src "hyperram.v:1006.58-1006.79"
  cell $logic_not $eq$hyperram.v:1006$1750
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $eq$hyperram.v:1006$1750_Y
  end
  attribute \src "hyperram.v:1007.32-1007.53"
  cell $eq $eq$hyperram.v:1007$1752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tcsh_r
    connect \Y $eq$hyperram.v:1007$1752_Y
  end
  attribute \src "hyperram.v:1014.24-1014.52"
  cell $logic_not $eq$hyperram.v:1014$1760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4321
    connect \Y $eq$hyperram.v:1014$1760_Y
  end
  attribute \src "hyperram.v:1032.9-1032.32"
  cell $logic_not $eq$hyperram.v:1032$1785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4341
    connect \Y $eq$hyperram.v:1032$1785_Y
  end
  attribute \src "hyperram.v:1038.8-1038.27"
  cell $eq $eq$hyperram.v:1038$1789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1038$1789_Y
  end
  attribute \src "hyperram.v:1038.33-1038.57"
  cell $eq $eq$hyperram.v:1038$1790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1038$1790_Y
  end
  attribute \src "hyperram.v:1038.92-1038.113"
  cell $eq $eq$hyperram.v:1038$1794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:1038$1794_Y
  end
  attribute \src "hyperram.v:1047.33-1047.68"
  cell $eq $eq$hyperram.v:1047$1808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$hyperram.v:1047$1807_Y
    connect \B $auto$clk2fflogic.cc:156:execute$4171
    connect \Y $eq$hyperram.v:1047$1808_Y
  end
  attribute \src "hyperram.v:1055.16-1055.41"
  cell $eq $eq$hyperram.v:1055$1816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [31:24]
    connect \B $past$hyperram.v:1051$1066$0
    connect \Y $eq$hyperram.v:1055$1816_Y
  end
  attribute \src "hyperram.v:1056.16-1056.41"
  cell $eq $eq$hyperram.v:1056$1817
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [23:16]
    connect \B $past$hyperram.v:1051$1066$0
    connect \Y $eq$hyperram.v:1056$1817_Y
  end
  attribute \src "hyperram.v:1057.16-1057.41"
  cell $eq $eq$hyperram.v:1057$1818
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [15:8]
    connect \B $past$hyperram.v:1051$1066$0
    connect \Y $eq$hyperram.v:1057$1818_Y
  end
  attribute \src "hyperram.v:1058.16-1058.41"
  cell $eq $eq$hyperram.v:1058$1819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [7:0]
    connect \B $past$hyperram.v:1051$1066$0
    connect \Y $eq$hyperram.v:1058$1819_Y
  end
  attribute \src "hyperram.v:1066.29-1066.53"
  cell $eq $eq$hyperram.v:1066$1833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \dataw_r
    connect \B $past$hyperram.v:1066$1076$0
    connect \Y $eq$hyperram.v:1066$1833_Y
  end
  attribute \src "hyperram.v:1067.26-1067.47"
  cell $eq $eq$hyperram.v:1067$1834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B $past$hyperram.v:1067$1077$0
    connect \Y $eq$hyperram.v:1067$1834_Y
  end
  attribute \src "hyperram.v:1068.29-1068.60"
  cell $eq $eq$hyperram.v:1068$1835
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \B $past$hyperram.v:1068$1078$0
    connect \Y $eq$hyperram.v:1068$1835_Y
  end
  attribute \src "hyperram.v:1069.28-1069.53"
  cell $eq $eq$hyperram.v:1069$1837
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:1069$1836_Y
    connect \Y $eq$hyperram.v:1069$1837_Y
  end
  attribute \src "hyperram.v:239.10-239.26"
  cell $logic_not $eq$hyperram.v:239$1208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $eq$hyperram.v:239$1208_Y
  end
  attribute \src "hyperram.v:239.32-239.47"
  cell $logic_not $eq$hyperram.v:239$1209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $eq$hyperram.v:239$1209_Y
  end
  attribute \src "hyperram.v:296.9-296.25"
  cell $eq $eq$hyperram.v:296$1232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:296$1232_Y
  end
  attribute \src "hyperram.v:849.11-849.33"
  cell $eq $eq$hyperram.v:849$1523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $not$hyperram.v:849$1522_Y
    connect \Y $eq$hyperram.v:849$1523_Y
  end
  attribute \src "hyperram.v:860.42-860.62"
  cell $eq $eq$hyperram.v:860$1531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $eq$hyperram.v:860$1531_Y
  end
  attribute \src "hyperram.v:861.24-861.47"
  cell $eq $eq$hyperram.v:861$1533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tcsh_r
    connect \B $past$hyperram.v:861$998$0
    connect \Y $eq$hyperram.v:861$1533_Y
  end
  attribute \src "hyperram.v:862.24-862.47"
  cell $eq $eq$hyperram.v:862$1534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpre_r
    connect \B $past$hyperram.v:862$999$0
    connect \Y $eq$hyperram.v:862$1534_Y
  end
  attribute \src "hyperram.v:863.25-863.50"
  cell $eq $eq$hyperram.v:863$1535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpost_r
    connect \B $past$hyperram.v:863$1000$0
    connect \Y $eq$hyperram.v:863$1535_Y
  end
  attribute \src "hyperram.v:866.27-866.52"
  cell $eq $eq$hyperram.v:866$1537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B $past$hyperram.v:865$1001$0
    connect \Y $eq$hyperram.v:866$1537_Y
  end
  attribute \src "hyperram.v:868.27-868.49"
  cell $eq $eq$hyperram.v:868$1538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:868$1538_Y
  end
  attribute \src "hyperram.v:871.26-871.49"
  cell $eq $eq$hyperram.v:871$1540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B $past$hyperram.v:870$1003$0
    connect \Y $eq$hyperram.v:871$1540_Y
  end
  attribute \src "hyperram.v:873.26-873.44"
  cell $eq $eq$hyperram.v:873$1541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:873$1541_Y
  end
  attribute \src "hyperram.v:875.12-875.53"
  cell $eq $eq$hyperram.v:875$1542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fixed_latency_r
    connect \B $past$hyperram.v:875$1005$0
    connect \Y $eq$hyperram.v:875$1542_Y
  end
  attribute \src "hyperram.v:876.12-876.55"
  cell $eq $eq$hyperram.v:876$1543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \double_latency_r
    connect \B $past$hyperram.v:876$1006$0
    connect \Y $eq$hyperram.v:876$1543_Y
  end
  attribute \src "hyperram.v:889.16-889.31"
  cell $eq $eq$hyperram.v:889$1551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B \CA_r [47:40]
    connect \Y $eq$hyperram.v:889$1551_Y
  end
  attribute \src "hyperram.v:890.16-890.31"
  cell $eq $eq$hyperram.v:890$1552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B \CA_r [39:32]
    connect \Y $eq$hyperram.v:890$1552_Y
  end
  attribute \src "hyperram.v:891.16-891.31"
  cell $eq $eq$hyperram.v:891$1553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B \CA_r [31:24]
    connect \Y $eq$hyperram.v:891$1553_Y
  end
  attribute \src "hyperram.v:892.16-892.31"
  cell $eq $eq$hyperram.v:892$1554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B \CA_r [23:16]
    connect \Y $eq$hyperram.v:892$1554_Y
  end
  attribute \src "hyperram.v:893.16-893.31"
  cell $eq $eq$hyperram.v:893$1555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B \CA_r [15:8]
    connect \Y $eq$hyperram.v:893$1555_Y
  end
  attribute \src "hyperram.v:894.16-894.31"
  cell $eq $eq$hyperram.v:894$1556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B \CA_r [7:0]
    connect \Y $eq$hyperram.v:894$1556_Y
  end
  attribute \src "hyperram.v:900.16-900.34"
  cell $eq $eq$hyperram.v:900$1558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B \dataw_r [31:24]
    connect \Y $eq$hyperram.v:900$1558_Y
  end
  attribute \src "hyperram.v:901.16-901.34"
  cell $eq $eq$hyperram.v:901$1559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B \dataw_r [23:16]
    connect \Y $eq$hyperram.v:901$1559_Y
  end
  attribute \src "hyperram.v:902.16-902.34"
  cell $eq $eq$hyperram.v:902$1560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B \dataw_r [15:8]
    connect \Y $eq$hyperram.v:902$1560_Y
  end
  attribute \src "hyperram.v:903.16-903.34"
  cell $eq $eq$hyperram.v:903$1561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B \dataw_r [7:0]
    connect \Y $eq$hyperram.v:903$1561_Y
  end
  attribute \src "hyperram.v:917.30-917.62"
  cell $eq $eq$hyperram.v:917$1572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \B $auto$wreduce.cc:454:run$4089 [0]
    connect \Y $eq$hyperram.v:917$1572_Y
  end
  attribute \src "hyperram.v:931.30-931.58"
  cell $eq $eq$hyperram.v:931$1581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $not$hyperram.v:931$1580_Y
    connect \Y $eq$hyperram.v:931$1581_Y
  end
  attribute \src "hyperram.v:943.7-943.34"
  cell $eq $eq$hyperram.v:943$1590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4321
    connect \B 1'1
    connect \Y $eq$hyperram.v:943$1590_Y
  end
  attribute \src "hyperram.v:946.7-946.33"
  cell $eq $eq$hyperram.v:946$1594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4321
    connect \B 2'10
    connect \Y $eq$hyperram.v:946$1594_Y
  end
  attribute \src "hyperram.v:952.7-952.38"
  cell $eq $eq$hyperram.v:952$1605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4321
    connect \B 2'11
    connect \Y $eq$hyperram.v:1000$1728_Y
  end
  attribute \src "hyperram.v:964.24-964.46"
  cell $logic_not $eq$hyperram.v:964$1635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4171
    connect \Y $eq$hyperram.v:964$1635_Y
  end
  attribute \src "hyperram.v:973.24-973.57"
  cell $eq $eq$hyperram.v:973$1656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4321
    connect \B \bus_state_r
    connect \Y $eq$hyperram.v:973$1656_Y
  end
  attribute \src "hyperram.v:974.27-974.64"
  cell $eq $eq$hyperram.v:974$1661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4341
    connect \B $add$hyperram.v:974$1660_Y
    connect \Y $eq$hyperram.v:974$1661_Y
  end
  attribute \src "hyperram.v:977.31-977.52"
  cell $eq $eq$hyperram.v:977$1670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpre_r
    connect \Y $eq$hyperram.v:977$1670_Y
  end
  attribute \src "hyperram.v:980.30-980.46"
  cell $eq $eq$hyperram.v:980$1679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:980$1679_Y
  end
  attribute \src "hyperram.v:983.35-983.51"
  cell $eq $eq$hyperram.v:983$1688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $eq$hyperram.v:983$1688_Y
  end
  attribute \src "hyperram.v:987.40-987.105"
  cell $eq $eq$hyperram.v:987$1703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:987$1702_Y
    connect \Y $eq$hyperram.v:987$1703_Y
  end
  attribute \src "hyperram.v:989.39-989.105"
  cell $eq $eq$hyperram.v:989$1710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:989$1709_Y
    connect \Y $eq$hyperram.v:989$1710_Y
  end
  attribute \src "hyperram.v:993.36-993.66"
  cell $eq $eq$hyperram.v:993$1721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B { $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [6:0] }
    connect \Y $eq$hyperram.v:993$1721_Y
  end
  attribute \src "hyperram.v:995.38-995.53"
  cell $eq $eq$hyperram.v:995$1722
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:995$1722_Y
  end
  attribute \src "hyperram.v:997.38-997.53"
  cell $eq $eq$hyperram.v:997$1723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:997$1723_Y
  end
  attribute \src "hyperram.v:172.17-172.35"
  cell $ge $ge$hyperram.v:172$1193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_i
    connect \B 2'10
    connect \Y $ge$hyperram.v:172$1193_Y
  end
  attribute \src "hyperram.v:174.18-174.40"
  cell $ge $ge$hyperram.v:174$1196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_i
    connect \B 3'100
    connect \Y $ge$hyperram.v:174$1196_Y
  end
  attribute \src "hyperram.v:854.24-854.42"
  cell $ge $ge$hyperram.v:854$1526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $ge$hyperram.v:854$1526_Y
  end
  attribute \src "hyperram.v:855.25-855.47"
  cell $ge $ge$hyperram.v:855$1527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $ge$hyperram.v:855$1527_Y
  end
  attribute \src "hyperram.v:865.8-865.37"
  cell $ge $ge$hyperram.v:865$1536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:865$1001$0
    connect \B 3'100
    connect \Y $ge$hyperram.v:865$1536_Y
  end
  attribute \src "hyperram.v:870.8-870.33"
  cell $ge $ge$hyperram.v:870$1539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:870$1003$0
    connect \B 2'10
    connect \Y $ge$hyperram.v:870$1539_Y
  end
  attribute \module_not_derived 1
  attribute \src "hyperram.v:0.0-0.0"
  cell $initstate $initstate$1081
    connect \Y $0$formal$hyperram.v:385$1080_EN[0:0]$1863
  end
  attribute \src "hyperram.v:1000.7-1000.84"
  cell $logic_and $logic_and$hyperram.v:1000$1731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1729_Y
    connect \B $eq$hyperram.v:1000$1730_Y
    connect \Y $logic_and$hyperram.v:1000$1731_Y
  end
  attribute \src "hyperram.v:1003.7-1003.90"
  cell $logic_and $logic_and$hyperram.v:1003$1740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1727_Y
    connect \B $logic_or$hyperram.v:1003$1739_Y
    connect \Y $logic_and$hyperram.v:1003$1740_Y
  end
  attribute \src "hyperram.v:1003.7-1003.117"
  cell $logic_and $logic_and$hyperram.v:1003$1742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1003$1740_Y
    connect \B $eq$hyperram.v:1003$1741_Y
    connect \Y $logic_and$hyperram.v:1003$1742_Y
  end
  attribute \src "hyperram.v:1006.7-1006.53"
  cell $logic_and $logic_and$hyperram.v:1006$1749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1727_Y
    connect \B $eq$hyperram.v:1006$1748_Y
    connect \Y $logic_and$hyperram.v:1006$1749_Y
  end
  attribute \src "hyperram.v:1006.7-1006.80"
  cell $logic_and $logic_and$hyperram.v:1006$1751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1006$1749_Y
    connect \B $eq$hyperram.v:1006$1750_Y
    connect \Y $logic_and$hyperram.v:1006$1751_Y
  end
  attribute \src "hyperram.v:1014.7-1014.96"
  cell $logic_and $logic_and$hyperram.v:1014$1764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1014$1761_Y
    connect \B $logic_or$hyperram.v:1014$1763_Y
    connect \Y $logic_and$hyperram.v:1014$1764_Y
  end
  attribute \src "hyperram.v:1017.7-1017.64"
  cell $logic_and $logic_and$hyperram.v:1017$1768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1006$1750_Y
    connect \B $eq$hyperram.v:1006$1748_Y
    connect \Y $logic_and$hyperram.v:1017$1768_Y
  end
  attribute \src "hyperram.v:1020.7-1020.47"
  cell $logic_and $logic_and$hyperram.v:1020$1771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:1020$1769_Y
    connect \B $eq$hyperram.v:1006$1750_Y
    connect \Y $logic_and$hyperram.v:1020$1771_Y
  end
  attribute \src "hyperram.v:1020.7-1020.81"
  cell $logic_and $logic_and$hyperram.v:1020$1773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1020$1771_Y
    connect \B $eq$hyperram.v:1014$1760_Y
    connect \Y $logic_and$hyperram.v:1020$1773_Y
  end
  attribute \src "hyperram.v:1020.7-1020.104"
  cell $logic_and $logic_and$hyperram.v:1020$1775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1020$1773_Y
    connect \B $logic_not$hyperram.v:1020$1774_Y
    connect \Y $logic_and$hyperram.v:1020$1775_Y
  end
  attribute \src "hyperram.v:1020.7-1020.122"
  cell $logic_and $logic_and$hyperram.v:1020$1776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1020$1775_Y
    connect \B $past$hyperram.v:1014$1050$0
    connect \Y $logic_and$hyperram.v:1020$1776_Y
  end
  attribute \src "hyperram.v:1031.7-1031.64"
  cell $logic_and $logic_and$hyperram.v:1031$1784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1003$1738_Y
    connect \B $eq$hyperram.v:1003$1741_Y
    connect \Y $logic_and$hyperram.v:1031$1784_Y
  end
  attribute \src "hyperram.v:1032.8-1032.61"
  cell $logic_and $logic_and$hyperram.v:1032$1787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1032$1785_Y
    connect \B $ne$hyperram.v:1032$1786_Y
    connect \Y $logic_and$hyperram.v:1032$1787_Y
  end
  attribute \src "hyperram.v:1038.91-1038.136"
  cell $logic_and $logic_and$hyperram.v:1038$1795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$1794_Y
    connect \B $auto$clk2fflogic.cc:156:execute$4341
    connect \Y $logic_and$hyperram.v:1038$1795_Y
  end
  attribute \src "hyperram.v:1046.7-1046.65"
  cell $logic_and $logic_and$hyperram.v:1046$1803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1046$1801_Y
    connect \B $eq$hyperram.v:1038$1794_Y
    connect \Y $logic_and$hyperram.v:1046$1803_Y
  end
  attribute \src "hyperram.v:1046.7-1046.102"
  cell $logic_and $logic_and$hyperram.v:1046$1804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1046$1803_Y
    connect \B $past$hyperram.v:1046$1061$0
    connect \Y $logic_and$hyperram.v:1046$1804_Y
  end
  attribute \src "hyperram.v:1046.7-1046.134"
  cell $logic_and $logic_and$hyperram.v:1046$1806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1046$1804_Y
    connect \B $logic_or$hyperram.v:1046$1805_Y
    connect \Y $logic_and$hyperram.v:1046$1806_Y
  end
  attribute \src "hyperram.v:1050.7-1050.62"
  cell $logic_and $logic_and$hyperram.v:1050$1811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$1794_Y
    connect \B $logic_or$hyperram.v:1046$1805_Y
    connect \Y $logic_and$hyperram.v:1050$1811_Y
  end
  attribute \src "hyperram.v:1050.7-1050.99"
  cell $logic_and $logic_and$hyperram.v:1050$1813
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1050$1811_Y
    connect \B $ne$hyperram.v:1050$1812_Y
    connect \Y $logic_and$hyperram.v:1050$1813_Y
  end
  attribute \src "hyperram.v:1064.6-1064.35"
  cell $logic_and $logic_and$hyperram.v:1064$1821
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1020$1769_Y
    connect \Y $logic_and$hyperram.v:1064$1821_Y
  end
  attribute \src "hyperram.v:1064.6-1064.45"
  cell $logic_and $logic_and$hyperram.v:1064$1823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1064$1821_Y
    connect \B $logic_not$hyperram.v:1011$1753_Y
    connect \Y $logic_and$hyperram.v:1064$1823_Y
  end
  attribute \src "hyperram.v:1065.7-1065.75"
  cell $logic_and $logic_and$hyperram.v:1065$1830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1014$1761_Y
    connect \B $past$hyperram.v:1014$1049$0
    connect \Y $logic_and$hyperram.v:1065$1830_Y
  end
  attribute \src "hyperram.v:1065.7-1065.86"
  cell $logic_and $logic_and$hyperram.v:1065$1832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1065$1830_Y
    connect \B $logic_not$hyperram.v:1065$1831_Y
    connect \Y $logic_and$hyperram.v:1065$1832_Y
  end
  attribute \src "hyperram.v:145.9-145.31"
  cell $logic_and $logic_and$hyperram.v:145$1185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_start
    connect \B $logic_not$hyperram.v:1065$1831_Y
    connect \Y $logic_and$hyperram.v:145$1185_Y
  end
  attribute \src "hyperram.v:164.9-164.62"
  cell $logic_and $logic_and$hyperram.v:164$1192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:164$1188_Y
    connect \B $logic_or$hyperram.v:164$1191_Y
    connect \Y $logic_and$hyperram.v:164$1192_Y
  end
  attribute \src "hyperram.v:244.24-244.63"
  cell $logic_and $logic_and$hyperram.v:244$1213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:239$1208_Y
    connect \B $ne$hyperram.v:244$1212_Y
    connect \Y $logic_and$hyperram.v:244$1213_Y
  end
  attribute \src "hyperram.v:269.21-269.70"
  cell $logic_and $logic_and$hyperram.v:269$1220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1023$1777_Y
    connect \B $ne$hyperram.v:269$1219_Y
    connect \Y $logic_and$hyperram.v:269$1220_Y
  end
  attribute \src "hyperram.v:269.21-269.97"
  cell $logic_and $logic_and$hyperram.v:269$1222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:269$1220_Y
    connect \B $ne$hyperram.v:269$1221_Y
    connect \Y $logic_and$hyperram.v:269$1222_Y
  end
  attribute \src "hyperram.v:269.103-269.146"
  cell $logic_and $logic_and$hyperram.v:269$1225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$1794_Y
    connect \B $lt$hyperram.v:269$1224_Y
    connect \Y $logic_and$hyperram.v:269$1225_Y
  end
  attribute \src "hyperram.v:269.21-269.147"
  cell $logic_and $logic_and$hyperram.v:269$1227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:269$1222_Y
    connect \B $logic_not$hyperram.v:269$1226_Y
    connect \Y \clk_active
  end
  attribute \src "hyperram.v:308.10-308.37"
  cell $logic_and $logic_and$hyperram.v:308$1234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_i
    connect \B $logic_not$hyperram.v:308$1233_Y
    connect \Y $logic_and$hyperram.v:308$1234_Y
  end
  attribute \src "hyperram.v:308.43-308.66"
  cell $logic_and $logic_and$hyperram.v:308$1235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rwds_r
    connect \B \read_cnt_r [0]
    connect \Y $logic_and$hyperram.v:308$1235_Y
  end
  attribute \src "hyperram.v:395.10-395.15"
  cell $logic_and $logic_and$hyperram.v:395$1509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1506_Y }
    connect \B $logic_not$hyperram.v:0$1508_Y
    connect \Y $logic_and$hyperram.v:395$1509_Y
  end
  attribute \src "hyperram.v:395.26-395.31"
  cell $logic_and $logic_and$hyperram.v:395$1513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$1511_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$hyperram.v:395$1513_Y
  end
  attribute \src "hyperram.v:396.17-396.22"
  cell $logic_and $logic_and$hyperram.v:396$1518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1515_Y }
    connect \B $logic_not$hyperram.v:0$1517_Y
    connect \Y $logic_and$hyperram.v:396$1518_Y
  end
  attribute \src "hyperram.v:859.6-859.28"
  cell $logic_and $logic_and$hyperram.v:859$1529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1011$1753_Y
    connect \Y $logic_and$hyperram.v:1011$1754_Y
  end
  attribute \src "hyperram.v:860.7-860.63"
  cell $logic_and $logic_and$hyperram.v:860$1532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1014$1760_Y
    connect \B $eq$hyperram.v:860$1531_Y
    connect \Y $logic_and$hyperram.v:860$1532_Y
  end
  attribute \src "hyperram.v:910.7-910.46"
  cell $logic_and $logic_and$hyperram.v:910$1566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1730_Y
    connect \B $logic_not$hyperram.v:332$1243_Y
    connect \Y \hb_rwds_oen
  end
  attribute \src "hyperram.v:936.6-936.34"
  cell $logic_and $logic_and$hyperram.v:936$1582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $and$hyperram.v:0$1506_Y
    connect \Y $logic_and$hyperram.v:936$1582_Y
  end
  attribute \src "hyperram.v:947.64-947.102"
  cell $logic_and $logic_and$hyperram.v:947$1597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1730_Y
    connect \B \CA_r [46]
    connect \Y $logic_and$hyperram.v:947$1597_Y
  end
  attribute \src "hyperram.v:953.115-953.149"
  cell $logic_and $logic_and$hyperram.v:953$1612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$1794_Y
    connect \B \CA_r [47]
    connect \Y $logic_and$hyperram.v:953$1612_Y
  end
  attribute \src "hyperram.v:961.7-961.12"
  cell $logic_and $logic_and$hyperram.v:961$1625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$1623_Y
    connect \B { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_and$hyperram.v:1000$1727_Y
  end
  attribute \src "hyperram.v:961.7-961.48"
  cell $logic_and $logic_and$hyperram.v:961$1627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1727_Y
    connect \B $eq$hyperram.v:1032$1785_Y
    connect \Y $logic_and$hyperram.v:961$1627_Y
  end
  attribute \src "hyperram.v:961.7-961.82"
  cell $logic_and $logic_and$hyperram.v:961$1629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:961$1627_Y
    connect \B $ne$hyperram.v:961$1628_Y
    connect \Y $logic_and$hyperram.v:961$1629_Y
  end
  attribute \src "hyperram.v:964.7-964.47"
  cell $logic_and $logic_and$hyperram.v:964$1636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1727_Y
    connect \B $eq$hyperram.v:964$1635_Y
    connect \Y $logic_and$hyperram.v:964$1636_Y
  end
  attribute \src "hyperram.v:964.7-964.81"
  cell $logic_and $logic_and$hyperram.v:964$1638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:964$1636_Y
    connect \B $eq$hyperram.v:1003$1738_Y
    connect \Y $logic_and$hyperram.v:964$1638_Y
  end
  attribute \src "hyperram.v:967.7-967.53"
  cell $logic_and $logic_and$hyperram.v:967$1645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1727_Y
    connect \B $eq$hyperram.v:1014$1760_Y
    connect \Y $logic_and$hyperram.v:1014$1761_Y
  end
  attribute \src "hyperram.v:967.7-967.82"
  cell $logic_and $logic_and$hyperram.v:967$1647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1014$1761_Y
    connect \B $eq$hyperram.v:1032$1785_Y
    connect \Y $logic_and$hyperram.v:967$1647_Y
  end
  attribute \src "hyperram.v:967.7-967.99"
  cell $logic_and $logic_and$hyperram.v:967$1648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:967$1647_Y
    connect \B $auto$clk2fflogic.cc:156:execute$4301
    connect \Y $logic_and$hyperram.v:967$1648_Y
  end
  attribute \src "hyperram.v:973.7-973.58"
  cell $logic_and $logic_and$hyperram.v:973$1657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1727_Y
    connect \B $eq$hyperram.v:973$1656_Y
    connect \Y $logic_and$hyperram.v:973$1657_Y
  end
  attribute \src "hyperram.v:973.7-973.85"
  cell $logic_and $logic_and$hyperram.v:973$1659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:973$1657_Y
    connect \B $ne$hyperram.v:1023$1777_Y
    connect \Y $logic_and$hyperram.v:973$1659_Y
  end
  attribute \src "hyperram.v:976.7-976.79"
  cell $logic_and $logic_and$hyperram.v:976$1669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1014$1761_Y
    connect \B $eq$hyperram.v:860$1531_Y
    connect \Y $logic_and$hyperram.v:976$1669_Y
  end
  attribute \src "hyperram.v:979.7-979.52"
  cell $logic_and $logic_and$hyperram.v:979$1676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1727_Y
    connect \B $eq$hyperram.v:943$1590_Y
    connect \Y $logic_and$hyperram.v:979$1676_Y
  end
  attribute \src "hyperram.v:979.7-979.77"
  cell $logic_and $logic_and$hyperram.v:979$1678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:979$1676_Y
    connect \B $eq$hyperram.v:1038$1789_Y
    connect \Y $logic_and$hyperram.v:979$1678_Y
  end
  attribute \src "hyperram.v:982.7-982.51"
  cell $logic_and $logic_and$hyperram.v:982$1685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1727_Y
    connect \B $eq$hyperram.v:946$1594_Y
    connect \Y $logic_and$hyperram.v:982$1685_Y
  end
  attribute \src "hyperram.v:982.7-982.79"
  cell $logic_and $logic_and$hyperram.v:982$1687
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:982$1685_Y
    connect \B $eq$hyperram.v:1000$1730_Y
    connect \Y $logic_and$hyperram.v:982$1687_Y
  end
  attribute \src "hyperram.v:985.7-985.81"
  cell $logic_and $logic_and$hyperram.v:985$1696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:982$1685_Y
    connect \B $eq$hyperram.v:1038$1790_Y
    connect \Y $logic_and$hyperram.v:985$1696_Y
  end
  attribute \src "hyperram.v:992.7-992.56"
  cell $logic_and $logic_and$hyperram.v:992$1716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1727_Y
    connect \B $eq$hyperram.v:1000$1728_Y
    connect \Y $logic_and$hyperram.v:1000$1729_Y
  end
  attribute \src "hyperram.v:992.7-992.83"
  cell $logic_and $logic_and$hyperram.v:992$1718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1729_Y
    connect \B $eq$hyperram.v:1038$1794_Y
    connect \Y $logic_and$hyperram.v:992$1718_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$hyperram.v:0$1508_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1506_Y }
    connect \Y $logic_not$hyperram.v:0$1511_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_not$hyperram.v:0$1517_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1515_Y }
    connect \Y $logic_not$hyperram.v:0$1623_Y
  end
  attribute \src "hyperram.v:1011.22-1011.28"
  cell $logic_not $logic_not$hyperram.v:1011$1753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$hyperram.v:1011$1753_Y
  end
  attribute \src "hyperram.v:1014.80-1014.95"
  cell $logic_not $logic_not$hyperram.v:1014$1762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1014$1050$0
    connect \Y $logic_not$hyperram.v:1014$1762_Y
  end
  attribute \src "hyperram.v:1020.7-1020.20"
  cell $logic_not $logic_not$hyperram.v:1020$1769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1506_Y
    connect \Y $logic_not$hyperram.v:1020$1769_Y
  end
  attribute \src "hyperram.v:1020.85-1020.104"
  cell $logic_not $logic_not$hyperram.v:1020$1774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1014$1049$0
    connect \Y $logic_not$hyperram.v:1020$1774_Y
  end
  attribute \src "hyperram.v:1035.33-1035.48"
  cell $logic_not $logic_not$hyperram.v:1035$1788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_timeout_r
    connect \Y $logic_not$hyperram.v:1035$1788_Y
  end
  attribute \src "hyperram.v:1065.79-1065.86"
  cell $logic_not $logic_not$hyperram.v:1065$1831
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y $logic_not$hyperram.v:1065$1831_Y
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $logic_not $logic_not$hyperram.v:164$1188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$hyperram.v:164$1187_Y
    connect \Y $logic_not$hyperram.v:164$1188_Y
  end
  attribute \src "hyperram.v:269.101-269.147"
  cell $logic_not $logic_not$hyperram.v:269$1226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:269$1225_Y
    connect \Y $logic_not$hyperram.v:269$1226_Y
  end
  attribute \src "hyperram.v:308.23-308.37"
  cell $logic_not $logic_not$hyperram.v:308$1233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r [0]
    connect \Y $logic_not$hyperram.v:308$1233_Y
  end
  attribute \src "hyperram.v:332.51-332.62"
  cell $logic_not $logic_not$hyperram.v:332$1243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \Y $logic_not$hyperram.v:332$1243_Y
  end
  attribute \src "hyperram.v:386.16-386.22"
  cell $logic_not $logic_not$hyperram.v:386$1867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \Y $0$formal$hyperram.v:386$1082_CHECK[0:0]$1865
  end
  attribute \src "hyperram.v:885.26-885.36"
  cell $logic_not $logic_not$hyperram.v:885$1549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_dq_oen
    connect \Y $logic_not$hyperram.v:885$1549_Y
  end
  attribute \src "hyperram.v:913.28-913.40"
  cell $logic_not $logic_not$hyperram.v:913$1567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_oen
    connect \Y $logic_not$hyperram.v:913$1567_Y
  end
  attribute \src "hyperram.v:919.30-919.40"
  cell $logic_not $logic_not$hyperram.v:919$1573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \Y $logic_not$hyperram.v:919$1573_Y
  end
  attribute \src "hyperram.v:927.27-927.36"
  cell $logic_not $logic_not$hyperram.v:927$1577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y $logic_not$hyperram.v:927$1577_Y
  end
  attribute \src "hyperram.v:987.97-987.105"
  cell $logic_not $logic_not$hyperram.v:987$1701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$4081 [0]
  end
  attribute \src "hyperram.v:1003.24-1003.89"
  cell $logic_or $logic_or$hyperram.v:1003$1739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1003$1737_Y
    connect \B $eq$hyperram.v:1003$1738_Y
    connect \Y $logic_or$hyperram.v:1003$1739_Y
  end
  attribute \src "hyperram.v:1014.58-1014.95"
  cell $logic_or $logic_or$hyperram.v:1014$1763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1014$1049$0
    connect \B $logic_not$hyperram.v:1014$1762_Y
    connect \Y $logic_or$hyperram.v:1014$1763_Y
  end
  attribute \src "hyperram.v:1038.7-1038.58"
  cell $logic_or $logic_or$hyperram.v:1038$1791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$1789_Y
    connect \B $eq$hyperram.v:1038$1790_Y
    connect \Y $logic_or$hyperram.v:1038$1791_Y
  end
  attribute \src "hyperram.v:1038.7-1038.86"
  cell $logic_or $logic_or$hyperram.v:1038$1793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:1038$1791_Y
    connect \B $eq$hyperram.v:1000$1730_Y
    connect \Y $logic_or$hyperram.v:1038$1793_Y
  end
  attribute \src "hyperram.v:1038.7-1038.137"
  cell $logic_or $logic_or$hyperram.v:1038$1796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:1038$1793_Y
    connect \B $logic_and$hyperram.v:1038$1795_Y
    connect \Y $logic_or$hyperram.v:1038$1796_Y
  end
  attribute \src "hyperram.v:1046.107-1046.133"
  cell $logic_or $logic_or$hyperram.v:1046$1805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1046$1062$0
    connect \B \rwds_r
    connect \Y $logic_or$hyperram.v:1046$1805_Y
  end
  attribute \src "hyperram.v:164.27-164.61"
  cell $logic_or $logic_or$hyperram.v:164$1191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \B $logic_and$hyperram.v:145$1185_Y
    connect \Y $logic_or$hyperram.v:164$1191_Y
  end
  attribute \src "hyperram.v:239.9-239.48"
  cell $logic_or $logic_or$hyperram.v:239$1210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:239$1208_Y
    connect \B $eq$hyperram.v:239$1209_Y
    connect \Y $logic_or$hyperram.v:239$1210_Y
  end
  attribute \src "hyperram.v:308.9-308.67"
  cell $logic_or $logic_or$hyperram.v:308$1236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:308$1234_Y
    connect \B $logic_and$hyperram.v:308$1235_Y
    connect \Y $logic_or$hyperram.v:308$1236_Y
  end
  attribute \src "hyperram.v:327.19-327.51"
  cell $logic_or $logic_or$hyperram.v:327$1240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1006$1750_Y
    connect \B \rst_i
    connect \Y \hb_csn_o
  end
  attribute \src "hyperram.v:337.20-337.69"
  cell $logic_or $logic_or$hyperram.v:337$1254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$1789_Y
    connect \B $eq$hyperram.v:1000$1730_Y
    connect \Y \hb_dq_oen
  end
  attribute \src "hyperram.v:395.10-395.38"
  cell $logic_or $logic_or$hyperram.v:395$1514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:395$1509_Y
    connect \B $logic_and$hyperram.v:395$1513_Y
    connect \Y $logic_or$hyperram.v:395$1514_Y
  end
  attribute \src "hyperram.v:941.32-941.81"
  cell $logic_or $logic_or$hyperram.v:941$1589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1006$1750_Y
    connect \B $eq$hyperram.v:860$1531_Y
    connect \Y $logic_or$hyperram.v:941$1589_Y
  end
  attribute \src "hyperram.v:944.30-944.77"
  cell $logic_or $logic_or$hyperram.v:944$1593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:860$1531_Y
    connect \B $eq$hyperram.v:1038$1789_Y
    connect \Y $logic_or$hyperram.v:944$1593_Y
  end
  attribute \src "hyperram.v:947.38-947.103"
  cell $logic_or $logic_or$hyperram.v:947$1598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$1789_Y
    connect \B $logic_and$hyperram.v:947$1597_Y
    connect \Y $logic_or$hyperram.v:947$1598_Y
  end
  attribute \src "hyperram.v:947.38-947.133"
  cell $logic_or $logic_or$hyperram.v:947$1600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:947$1598_Y
    connect \B $eq$hyperram.v:1038$1790_Y
    connect \Y $logic_or$hyperram.v:947$1600_Y
  end
  attribute \src "hyperram.v:950.33-950.84"
  cell $logic_or $logic_or$hyperram.v:950$1604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1730_Y
    connect \B $eq$hyperram.v:1003$1741_Y
    connect \Y $logic_or$hyperram.v:950$1604_Y
  end
  attribute \src "hyperram.v:953.39-953.110"
  cell $logic_or $logic_or$hyperram.v:953$1610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$1790_Y
    connect \B \hb_rwds_oen
    connect \Y $logic_or$hyperram.v:953$1610_Y
  end
  attribute \src "hyperram.v:953.39-953.151"
  cell $logic_or $logic_or$hyperram.v:953$1613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:953$1610_Y
    connect \B $logic_and$hyperram.v:953$1612_Y
    connect \Y $logic_or$hyperram.v:953$1613_Y
  end
  attribute \src "hyperram.v:956.32-956.82"
  cell $logic_or $logic_or$hyperram.v:956$1617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$1794_Y
    connect \B $eq$hyperram.v:1003$1741_Y
    connect \Y $logic_or$hyperram.v:956$1617_Y
  end
  attribute \src "hyperram.v:959.32-959.82"
  cell $logic_or $logic_or$hyperram.v:959$1621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1003$1741_Y
    connect \B $eq$hyperram.v:1006$1750_Y
    connect \Y $logic_or$hyperram.v:959$1621_Y
  end
  attribute \src "hyperram.v:269.131-269.145"
  cell $lt $lt$hyperram.v:269$1224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $lt$hyperram.v:269$1224_Y
  end
  attribute \src "hyperram.v:342.45-342.58"
  cell $mul $mul$hyperram.v:342$1256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A 4'1000
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$4082 [9:0]
  end
  attribute \src "hyperram.v:987.55-987.81"
  cell $mul $mul$hyperram.v:987$1698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:987$1697_Y
    connect \Y $auto$wreduce.cc:454:run$4083 [3:0]
  end
  attribute \src "hyperram.v:987.55-987.90"
  cell $mul $mul$hyperram.v:987$1699
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$4083 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$4084 [7:0]
  end
  attribute \src "hyperram.v:989.54-989.81"
  cell $mul $mul$hyperram.v:989$1705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:989$1704_Y
    connect \Y $auto$wreduce.cc:454:run$4085 [3:0]
  end
  attribute \src "hyperram.v:989.54-989.90"
  cell $mul $mul$hyperram.v:989$1706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$4085 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$4086 [7:0]
  end
  attribute \src "hyperram.v:993.51-993.62"
  cell $mul $mul$hyperram.v:993$1719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 7
    connect \A 2'10
    connect \B \trmax_r
    connect \Y $auto$wreduce.cc:454:run$4087 [6:0]
  end
  attribute \src "hyperram.v:1012.20-1012.37"
  cell $ne $ne$hyperram.v:1012$1755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \B \busy_r
    connect \Y $ne$hyperram.v:1012$1755_Y
  end
  attribute \src "hyperram.v:1023.7-1023.28"
  cell $reduce_bool $ne$hyperram.v:1023$1777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $ne$hyperram.v:1023$1777_Y
  end
  attribute \src "hyperram.v:1032.38-1032.60"
  cell $reduce_bool $ne$hyperram.v:1032$1786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4171
    connect \Y $ne$hyperram.v:1032$1786_Y
  end
  attribute \src "hyperram.v:1046.8-1046.37"
  cell $ne $ne$hyperram.v:1046$1801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $auto$clk2fflogic.cc:156:execute$4181
    connect \Y $ne$hyperram.v:1046$1801_Y
  end
  attribute \src "hyperram.v:1046.76-1046.100"
  cell $ne $ne$hyperram.v:1046$1838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $0$past$hyperram.v:1046$1061$0[0:0]$1331
  end
  attribute \src "hyperram.v:1050.67-1050.98"
  cell $ne $ne$hyperram.v:1050$1812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B $auto$clk2fflogic.cc:156:execute$4171
    connect \Y $ne$hyperram.v:1050$1812_Y
  end
  attribute \src "hyperram.v:1052.30-1052.55"
  cell $ne $ne$hyperram.v:1052$1815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4191
    connect \B \datar_r
    connect \Y $ne$hyperram.v:1052$1815_Y
  end
  attribute \src "hyperram.v:244.47-244.62"
  cell $reduce_bool $ne$hyperram.v:244$1212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $ne$hyperram.v:244$1212_Y
  end
  attribute \src "hyperram.v:269.49-269.69"
  cell $ne $ne$hyperram.v:269$1219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $ne$hyperram.v:269$1219_Y
  end
  attribute \src "hyperram.v:269.75-269.96"
  cell $ne $ne$hyperram.v:269$1221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $ne$hyperram.v:269$1221_Y
  end
  attribute \src "hyperram.v:399.16-399.37"
  cell $ne $ne$hyperram.v:399$1519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $and$hyperram.v:0$1515_Y
    connect \Y $ne$hyperram.v:399$1519_Y
  end
  attribute \src "hyperram.v:961.53-961.81"
  cell $reduce_bool $ne$hyperram.v:961$1628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4321
    connect \Y $ne$hyperram.v:961$1628_Y
  end
  attribute \src "hyperram.v:962.30-962.63"
  cell $ne $ne$hyperram.v:962$1630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B $auto$clk2fflogic.cc:156:execute$4321
    connect \Y $ne$hyperram.v:962$1630_Y
  end
  attribute \src "hyperram.v:1069.39-1069.53"
  cell $not $not$hyperram.v:1069$1836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1069$1079$0
    connect \Y $not$hyperram.v:1069$1836_Y
  end
  attribute \src "hyperram.v:109.22-109.30"
  cell $not $not$hyperram.v:109$1179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_r
    connect \Y $not$hyperram.v:109$1179_Y
  end
  attribute \src "hyperram.v:155.18-155.25"
  cell $not $not$hyperram.v:155$1186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_i
    connect \Y $not$hyperram.v:155$1186_Y
  end
  attribute \src "hyperram.v:286.29-286.39"
  cell $not $not$hyperram.v:286$1230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y \hb_clkn_o
  end
  attribute \src "hyperram.v:334.66-334.85"
  cell $not $not$hyperram.v:334$1250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4080 [0]
    connect \Y $auto$wreduce.cc:454:run$4089 [0]
  end
  attribute \src "hyperram.v:348.18-348.25"
  cell $not $not$hyperram.v:348$1260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y \ready_o
  end
  attribute \src "hyperram.v:849.20-849.33"
  cell $not $not$hyperram.v:849$1522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1515_Y
    connect \Y $not$hyperram.v:849$1522_Y
  end
  attribute \src "hyperram.v:931.42-931.58"
  cell $not $not$hyperram.v:931$1580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4181
    connect \Y $not$hyperram.v:931$1580_Y
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3579
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3580
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$hyperram.v:0$1506_Y
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3582
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $and$hyperram.v:0$1515_Y
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3586
    parameter \WIDTH 4
    connect \D \tcsh_i
    connect \Q $past$hyperram.v:861$998$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3587
    parameter \WIDTH 4
    connect \D \tpre_i
    connect \Q $past$hyperram.v:862$999$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3588
    parameter \WIDTH 4
    connect \D \tpost_i
    connect \Q $past$hyperram.v:863$1000$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3589
    parameter \WIDTH 5
    connect \D \trmax_i
    connect \Q $past$hyperram.v:865$1001$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3591
    parameter \WIDTH 4
    connect \D \tacc_i
    connect \Q $past$hyperram.v:870$1003$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3593
    parameter \WIDTH 1
    connect \D \fixed_latency_i
    connect \Q $past$hyperram.v:875$1005$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3594
    parameter \WIDTH 1
    connect \D \double_latency_i
    connect \Q $past$hyperram.v:876$1006$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3637
    parameter \WIDTH 1
    connect \D \valid_start
    connect \Q $past$hyperram.v:1014$1049$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3638
    parameter \WIDTH 1
    connect \D \ready_o
    connect \Q $past$hyperram.v:1014$1050$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3649
    parameter \WIDTH 1
    connect \D $0$past$hyperram.v:1046$1061$0[0:0]$1331
    connect \Q $past$hyperram.v:1046$1061$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3650
    parameter \WIDTH 1
    connect \D \hb_rwds_i
    connect \Q $past$hyperram.v:1046$1062$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3654
    parameter \WIDTH 8
    connect \D \hb_dq_i
    connect \Q $past$hyperram.v:1051$1066$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3664
    parameter \WIDTH 32
    connect \D \data_i
    connect \Q $past$hyperram.v:1066$1076$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3665
    parameter \WIDTH 4
    connect \D \sel_i
    connect \Q $past$hyperram.v:1067$1077$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3666
    parameter \WIDTH 1
    connect \D \regspace_i
    connect \Q $past$hyperram.v:1068$1078$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3667
    parameter \WIDTH 1
    connect \D \wren_i
    connect \Q $past$hyperram.v:1069$1079$0
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3668
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:395$1084_CHECK[0:0]$1350
    connect \Q $formal$hyperram.v:395$1084_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3669
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:395$1084_EN[0:0]$1351
    connect \Q $formal$hyperram.v:395$1084_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3670
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:398$1085_CHECK[0:0]$1352
    connect \Q $formal$hyperram.v:398$1085_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3671
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:398$1085_EN[0:0]$1353
    connect \Q $formal$hyperram.v:398$1085_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3672
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:848$1086_CHECK[0:0]$1354
    connect \Q $formal$hyperram.v:848$1086_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3673
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1012$1142_EN[0:0]$1467
    connect \Q $formal$hyperram.v:848$1086_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3674
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:854$1087_CHECK[0:0]$1356
    connect \Q $formal$hyperram.v:854$1087_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3676
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:855$1088_CHECK[0:0]$1358
    connect \Q $formal$hyperram.v:855$1088_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3678
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:861$1089_CHECK[0:0]$1360
    connect \Q $formal$hyperram.v:861$1089_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3679
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:861$1089_EN[0:0]$1361
    connect \Q $formal$hyperram.v:861$1089_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3680
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:862$1090_CHECK[0:0]$1362
    connect \Q $formal$hyperram.v:862$1090_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3682
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:863$1091_CHECK[0:0]$1364
    connect \Q $formal$hyperram.v:863$1091_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3684
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:866$1092_CHECK[0:0]$1366
    connect \Q $formal$hyperram.v:866$1092_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3685
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:866$1092_EN[0:0]$1367
    connect \Q $formal$hyperram.v:866$1092_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3686
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:868$1093_CHECK[0:0]$1368
    connect \Q $formal$hyperram.v:868$1093_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3687
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:868$1093_EN[0:0]$1369
    connect \Q $formal$hyperram.v:868$1093_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3688
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:871$1094_CHECK[0:0]$1370
    connect \Q $formal$hyperram.v:871$1094_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3689
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:871$1094_EN[0:0]$1371
    connect \Q $formal$hyperram.v:871$1094_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3690
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:873$1095_CHECK[0:0]$1372
    connect \Q $formal$hyperram.v:873$1095_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3691
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:873$1095_EN[0:0]$1373
    connect \Q $formal$hyperram.v:873$1095_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3692
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:873$1096_CHECK[0:0]$1374
    connect \Q $formal$hyperram.v:873$1096_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3694
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:875$1097_CHECK[0:0]$1376
    connect \Q $formal$hyperram.v:875$1097_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3696
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:883$1098_CHECK[0:0]$1378
    connect \Q $formal$hyperram.v:883$1098_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3697
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:883$1098_EN[0:0]$1379
    connect \Q $formal$hyperram.v:883$1098_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3698
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:885$1099_CHECK[0:0]$1380
    connect \Q $formal$hyperram.v:885$1099_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3699
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:885$1099_EN[0:0]$1381
    connect \Q $formal$hyperram.v:885$1099_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3700
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$1100_CHECK[0:0]$1382
    connect \Q $formal$hyperram.v:889$1100_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3701
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$1100_EN[0:0]$1383
    connect \Q $formal$hyperram.v:889$1100_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3702
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:890$1101_CHECK[0:0]$1384
    connect \Q $formal$hyperram.v:890$1101_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3703
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:890$1101_EN[0:0]$1385
    connect \Q $formal$hyperram.v:890$1101_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3704
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$1102_CHECK[0:0]$1386
    connect \Q $formal$hyperram.v:891$1102_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3705
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$1102_EN[0:0]$1387
    connect \Q $formal$hyperram.v:891$1102_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3706
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:892$1103_CHECK[0:0]$1388
    connect \Q $formal$hyperram.v:892$1103_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3707
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:892$1103_EN[0:0]$1389
    connect \Q $formal$hyperram.v:892$1103_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3708
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$1104_CHECK[0:0]$1390
    connect \Q $formal$hyperram.v:893$1104_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3709
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$1104_EN[0:0]$1391
    connect \Q $formal$hyperram.v:893$1104_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3710
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:894$1105_CHECK[0:0]$1392
    connect \Q $formal$hyperram.v:894$1105_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3711
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:894$1105_EN[0:0]$1393
    connect \Q $formal$hyperram.v:894$1105_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3712
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:900$1106_CHECK[0:0]$1394
    connect \Q $formal$hyperram.v:900$1106_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3713
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:900$1106_EN[0:0]$1395
    connect \Q $formal$hyperram.v:900$1106_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3714
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:901$1107_CHECK[0:0]$1396
    connect \Q $formal$hyperram.v:901$1107_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3715
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:901$1107_EN[0:0]$1397
    connect \Q $formal$hyperram.v:901$1107_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3716
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:902$1108_CHECK[0:0]$1398
    connect \Q $formal$hyperram.v:902$1108_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3717
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:902$1108_EN[0:0]$1399
    connect \Q $formal$hyperram.v:902$1108_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3718
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:903$1109_CHECK[0:0]$1400
    connect \Q $formal$hyperram.v:903$1109_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3719
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:903$1109_EN[0:0]$1401
    connect \Q $formal$hyperram.v:903$1109_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3720
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:911$1110_CHECK[0:0]$1402
    connect \Q $formal$hyperram.v:911$1110_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3721
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:911$1110_EN[0:0]$1403
    connect \Q $formal$hyperram.v:911$1110_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3722
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:913$1111_CHECK[0:0]$1404
    connect \Q $formal$hyperram.v:913$1111_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3723
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:913$1111_EN[0:0]$1405
    connect \Q $formal$hyperram.v:913$1111_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3724
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:917$1112_CHECK[0:0]$1406
    connect \Q $formal$hyperram.v:917$1112_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3725
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:917$1112_EN[0:0]$1407
    connect \Q $formal$hyperram.v:917$1112_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3726
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:919$1113_CHECK[0:0]$1408
    connect \Q $formal$hyperram.v:919$1113_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3727
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:919$1113_EN[0:0]$1409
    connect \Q $formal$hyperram.v:919$1113_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3728
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:926$1114_CHECK[0:0]$1410
    connect \Q $formal$hyperram.v:926$1114_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3729
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:926$1114_EN[0:0]$1411
    connect \Q $formal$hyperram.v:926$1114_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3730
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:927$1115_CHECK[0:0]$1412
    connect \Q $formal$hyperram.v:927$1115_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3732
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:928$1116_CHECK[0:0]$1414
    connect \Q $formal$hyperram.v:928$1116_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3734
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$1117_CHECK[0:0]$1416
    connect \Q $formal$hyperram.v:929$1117_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3736
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$1118_CHECK[0:0]$1418
    connect \Q $formal$hyperram.v:931$1118_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3737
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$1118_EN[0:0]$1419
    connect \Q $formal$hyperram.v:931$1118_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3738
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$1119_CHECK[0:0]$1420
    connect \Q $formal$hyperram.v:937$1119_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3739
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$1119_EN[0:0]$1421
    connect \Q $formal$hyperram.v:937$1119_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3740
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:941$1120_CHECK[0:0]$1422
    connect \Q $formal$hyperram.v:941$1120_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3741
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:941$1120_EN[0:0]$1423
    connect \Q $formal$hyperram.v:941$1120_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3742
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$1121_CHECK[0:0]$1424
    connect \Q $formal$hyperram.v:944$1121_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3743
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$1121_EN[0:0]$1425
    connect \Q $formal$hyperram.v:944$1121_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3744
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:947$1122_CHECK[0:0]$1426
    connect \Q $formal$hyperram.v:947$1122_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3745
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:947$1122_EN[0:0]$1427
    connect \Q $formal$hyperram.v:947$1122_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3746
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:950$1123_CHECK[0:0]$1428
    connect \Q $formal$hyperram.v:950$1123_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3747
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:950$1123_EN[0:0]$1429
    connect \Q $formal$hyperram.v:950$1123_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3748
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:953$1124_CHECK[0:0]$1430
    connect \Q $formal$hyperram.v:953$1124_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3749
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:953$1124_EN[0:0]$1431
    connect \Q $formal$hyperram.v:953$1124_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3750
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:956$1125_CHECK[0:0]$1432
    connect \Q $formal$hyperram.v:956$1125_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3751
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:956$1125_EN[0:0]$1433
    connect \Q $formal$hyperram.v:956$1125_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3752
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$1126_CHECK[0:0]$1434
    connect \Q $formal$hyperram.v:959$1126_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3753
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$1126_EN[0:0]$1435
    connect \Q $formal$hyperram.v:959$1126_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3754
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$1127_CHECK[0:0]$1436
    connect \Q $formal$hyperram.v:962$1127_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3755
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$1127_EN[0:0]$1437
    connect \Q $formal$hyperram.v:962$1127_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3756
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$1128_CHECK[0:0]$1438
    connect \Q $formal$hyperram.v:965$1128_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3757
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$1128_EN[0:0]$1439
    connect \Q $formal$hyperram.v:965$1128_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3758
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$1129_CHECK[0:0]$1440
    connect \Q $formal$hyperram.v:968$1129_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3759
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$1129_EN[0:0]$1441
    connect \Q $formal$hyperram.v:968$1129_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3760
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$1130_CHECK[0:0]$1442
    connect \Q $formal$hyperram.v:974$1130_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3761
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$1130_EN[0:0]$1443
    connect \Q $formal$hyperram.v:974$1130_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3762
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:977$1131_CHECK[0:0]$1444
    connect \Q $formal$hyperram.v:977$1131_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3763
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:977$1131_EN[0:0]$1445
    connect \Q $formal$hyperram.v:977$1131_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3764
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:980$1132_CHECK[0:0]$1446
    connect \Q $formal$hyperram.v:980$1132_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3765
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:980$1132_EN[0:0]$1447
    connect \Q $formal$hyperram.v:980$1132_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3766
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:983$1133_CHECK[0:0]$1448
    connect \Q $formal$hyperram.v:983$1133_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3767
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:983$1133_EN[0:0]$1449
    connect \Q $formal$hyperram.v:983$1133_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3768
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:987$1134_CHECK[0:0]$1450
    connect \Q $formal$hyperram.v:987$1134_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3769
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:987$1134_EN[0:0]$1451
    connect \Q $formal$hyperram.v:987$1134_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3770
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:989$1135_CHECK[0:0]$1452
    connect \Q $formal$hyperram.v:989$1135_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3771
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:989$1135_EN[0:0]$1453
    connect \Q $formal$hyperram.v:989$1135_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3772
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:993$1136_CHECK[0:0]$1454
    connect \Q $formal$hyperram.v:993$1136_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3773
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:993$1136_EN[0:0]$1455
    connect \Q $formal$hyperram.v:993$1136_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3774
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:995$1137_CHECK[0:0]$1456
    connect \Q $formal$hyperram.v:995$1137_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3775
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:995$1137_EN[0:0]$1457
    connect \Q $formal$hyperram.v:995$1137_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3776
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:997$1138_CHECK[0:0]$1458
    connect \Q $formal$hyperram.v:997$1138_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3777
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:997$1138_EN[0:0]$1459
    connect \Q $formal$hyperram.v:997$1138_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3778
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1001$1139_CHECK[0:0]$1460
    connect \Q $formal$hyperram.v:1001$1139_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3779
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1001$1139_EN[0:0]$1461
    connect \Q $formal$hyperram.v:1001$1139_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3780
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1004$1140_CHECK[0:0]$1462
    connect \Q $formal$hyperram.v:1004$1140_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3781
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1004$1140_EN[0:0]$1463
    connect \Q $formal$hyperram.v:1004$1140_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3782
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1007$1141_CHECK[0:0]$1464
    connect \Q $formal$hyperram.v:1007$1141_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3783
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1007$1141_EN[0:0]$1465
    connect \Q $formal$hyperram.v:1007$1141_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3784
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1012$1142_CHECK[0:0]$1466
    connect \Q $formal$hyperram.v:1012$1142_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3786
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1015$1143_CHECK[0:0]$1468
    connect \Q $formal$hyperram.v:1015$1143_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3787
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1015$1143_EN[0:0]$1469
    connect \Q $formal$hyperram.v:1015$1143_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3788
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1018$1144_CHECK[0:0]$1470
    connect \Q $formal$hyperram.v:1018$1144_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3789
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1018$1144_EN[0:0]$1471
    connect \Q $formal$hyperram.v:1018$1144_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3790
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1021$1145_CHECK[0:0]$1472
    connect \Q $formal$hyperram.v:1021$1145_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3791
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1021$1145_EN[0:0]$1473
    connect \Q $formal$hyperram.v:1021$1145_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3792
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1024$1146_CHECK[0:0]$1474
    connect \Q $formal$hyperram.v:1024$1146_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3793
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1024$1146_EN[0:0]$1475
    connect \Q $formal$hyperram.v:1024$1146_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3794
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1029$1147_CHECK[0:0]$1476
    connect \Q $formal$hyperram.v:1029$1147_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3796
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1033$1148_CHECK[0:0]$1478
    connect \Q $formal$hyperram.v:1033$1148_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3797
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1033$1148_EN[0:0]$1479
    connect \Q $formal$hyperram.v:1033$1148_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3798
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1035$1149_CHECK[0:0]$1480
    connect \Q $formal$hyperram.v:1035$1149_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3799
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1035$1149_EN[0:0]$1481
    connect \Q $formal$hyperram.v:1035$1149_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3800
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$1150_CHECK[0:0]$1482
    connect \Q $formal$hyperram.v:1039$1150_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3801
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$1150_EN[0:0]$1483
    connect \Q $formal$hyperram.v:1039$1150_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3804
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1047$1152_CHECK[0:0]$1486
    connect \Q $formal$hyperram.v:1047$1152_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3805
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1047$1152_EN[0:0]$1487
    connect \Q $formal$hyperram.v:1047$1152_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3806
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1052$1153_CHECK[0:0]$1488
    connect \Q $formal$hyperram.v:1052$1153_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3807
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1052$1153_EN[0:0]$1489
    connect \Q $formal$hyperram.v:1052$1153_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3808
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1055$1154_CHECK[0:0]$1490
    connect \Q $formal$hyperram.v:1055$1154_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3809
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1055$1154_EN[0:0]$1491
    connect \Q $formal$hyperram.v:1055$1154_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3810
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1056$1155_CHECK[0:0]$1492
    connect \Q $formal$hyperram.v:1056$1155_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3811
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1056$1155_EN[0:0]$1493
    connect \Q $formal$hyperram.v:1056$1155_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3812
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$1156_CHECK[0:0]$1494
    connect \Q $formal$hyperram.v:1057$1156_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3813
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$1156_EN[0:0]$1495
    connect \Q $formal$hyperram.v:1057$1156_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3814
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1058$1157_CHECK[0:0]$1496
    connect \Q $formal$hyperram.v:1058$1157_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3815
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1058$1157_EN[0:0]$1497
    connect \Q $formal$hyperram.v:1058$1157_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3816
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1066$1158_CHECK[0:0]$1498
    connect \Q $formal$hyperram.v:1066$1158_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3817
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1066$1158_EN[0:0]$1499
    connect \Q $formal$hyperram.v:1066$1158_EN
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3818
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1067$1159_CHECK[0:0]$1500
    connect \Q $formal$hyperram.v:1067$1159_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3820
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1068$1160_CHECK[0:0]$1502
    connect \Q $formal$hyperram.v:1068$1160_CHECK
  end
  attribute \src "hyperram.v:389.1-1073.4"
  cell $ff $procdff$3822
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1069$1161_CHECK[0:0]$1504
    connect \Q $formal$hyperram.v:1069$1161_CHECK
  end
  attribute \src "hyperram.v:395.10-395.38|hyperram.v:395.6-396.31"
  cell $mux $procmux$2033
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:395$1514_Y
    connect \Y $procmux$2033_Y
  end
  attribute \src "hyperram.v:394.9-394.21|hyperram.v:394.5-396.31"
  cell $mux $procmux$2035
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2033_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:395$1084_EN[0:0]$1351
  end
  attribute \src "hyperram.v:395.10-395.38|hyperram.v:395.6-396.31"
  cell $mux $procmux$2037
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4372
    connect \B $logic_and$hyperram.v:396$1518_Y
    connect \S $logic_or$hyperram.v:395$1514_Y
    connect \Y $procmux$2037_Y
  end
  attribute \src "hyperram.v:394.9-394.21|hyperram.v:394.5-396.31"
  cell $mux $procmux$2039
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4374
    connect \B $procmux$2037_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:395$1084_CHECK[0:0]$1350
  end
  attribute \src "hyperram.v:398.9-398.21|hyperram.v:398.5-400.8"
  cell $mux $procmux$2041
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:398$1085_EN[0:0]$1353
  end
  attribute \src "hyperram.v:398.9-398.21|hyperram.v:398.5-400.8"
  cell $mux $procmux$2043
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4376
    connect \B $ne$hyperram.v:399$1519_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:398$1085_CHECK[0:0]$1352
  end
  attribute \src "hyperram.v:848.6-848.28|hyperram.v:848.2-850.5"
  cell $mux $procmux$2045
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1012$1142_EN[0:0]$1467
  end
  attribute \src "hyperram.v:848.6-848.28|hyperram.v:848.2-850.5"
  cell $mux $procmux$2047
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4378
    connect \B $eq$hyperram.v:849$1523_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:848$1086_CHECK[0:0]$1354
  end
  attribute \src "hyperram.v:853.6-853.28|hyperram.v:853.2-856.5"
  cell $mux $procmux$2051
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4380
    connect \B $ge$hyperram.v:854$1526_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:854$1087_CHECK[0:0]$1356
  end
  attribute \src "hyperram.v:853.6-853.28|hyperram.v:853.2-856.5"
  cell $mux $procmux$2055
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4382
    connect \B $ge$hyperram.v:855$1527_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:855$1088_CHECK[0:0]$1358
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2057
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2057_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2059
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2057_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:861$1089_EN[0:0]$1361
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2061
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4384
    connect \B $eq$hyperram.v:861$1533_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2061_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2063
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4386
    connect \B $procmux$2061_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:861$1089_CHECK[0:0]$1360
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2069
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4388
    connect \B $eq$hyperram.v:862$1534_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2069_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2071
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4390
    connect \B $procmux$2069_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:862$1090_CHECK[0:0]$1362
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2077
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4392
    connect \B $eq$hyperram.v:863$1535_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2077_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2079
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4394
    connect \B $procmux$2077_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:863$1091_CHECK[0:0]$1364
  end
  attribute \full_case 1
  attribute \src "hyperram.v:865.8-865.37|hyperram.v:865.4-868.52"
  cell $mux $procmux$2082
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:865$1536_Y
    connect \Y $procmux$2082_Y
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2084
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2082_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2084_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2086
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2084_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:866$1092_EN[0:0]$1367
  end
  attribute \full_case 1
  attribute \src "hyperram.v:865.8-865.37|hyperram.v:865.4-868.52"
  cell $mux $procmux$2089
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4396
    connect \B $eq$hyperram.v:866$1537_Y
    connect \S $ge$hyperram.v:865$1536_Y
    connect \Y $procmux$2089_Y
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2091
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4398
    connect \B $procmux$2089_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2091_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2093
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4400
    connect \B $procmux$2091_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:866$1092_CHECK[0:0]$1366
  end
  attribute \full_case 1
  attribute \src "hyperram.v:865.8-865.37|hyperram.v:865.4-868.52"
  cell $mux $procmux$2096
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:865$1536_Y
    connect \Y $procmux$2096_Y
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2098
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2096_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2098_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2100
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2098_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:868$1093_EN[0:0]$1369
  end
  attribute \full_case 1
  attribute \src "hyperram.v:865.8-865.37|hyperram.v:865.4-868.52"
  cell $mux $procmux$2103
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:868$1538_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4402
    connect \S $ge$hyperram.v:865$1536_Y
    connect \Y $procmux$2103_Y
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2105
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4404
    connect \B $procmux$2103_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2105_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2107
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4406
    connect \B $procmux$2105_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:868$1093_CHECK[0:0]$1368
  end
  attribute \full_case 1
  attribute \src "hyperram.v:870.8-870.33|hyperram.v:870.4-873.47"
  cell $mux $procmux$2110
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:870$1539_Y
    connect \Y $procmux$2110_Y
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2112
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2110_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2112_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2114
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2112_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:871$1094_EN[0:0]$1371
  end
  attribute \full_case 1
  attribute \src "hyperram.v:870.8-870.33|hyperram.v:870.4-873.47"
  cell $mux $procmux$2117
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4408
    connect \B $eq$hyperram.v:871$1540_Y
    connect \S $ge$hyperram.v:870$1539_Y
    connect \Y $procmux$2117_Y
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2119
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4410
    connect \B $procmux$2117_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2119_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2121
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4412
    connect \B $procmux$2119_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:871$1094_CHECK[0:0]$1370
  end
  attribute \full_case 1
  attribute \src "hyperram.v:870.8-870.33|hyperram.v:870.4-873.47"
  cell $mux $procmux$2124
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:870$1539_Y
    connect \Y $procmux$2124_Y
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2126
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2124_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2126_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2128
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2126_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:873$1095_EN[0:0]$1373
  end
  attribute \full_case 1
  attribute \src "hyperram.v:870.8-870.33|hyperram.v:870.4-873.47"
  cell $mux $procmux$2131
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:873$1541_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4414
    connect \S $ge$hyperram.v:870$1539_Y
    connect \Y $procmux$2131_Y
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2133
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4416
    connect \B $procmux$2131_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2133_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2135
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4418
    connect \B $procmux$2133_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:873$1095_CHECK[0:0]$1372
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2141
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4420
    connect \B $eq$hyperram.v:875$1542_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2141_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2143
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4422
    connect \B $procmux$2141_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:873$1096_CHECK[0:0]$1374
  end
  attribute \src "hyperram.v:860.7-860.63|hyperram.v:860.3-877.6"
  cell $mux $procmux$2149
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4424
    connect \B $eq$hyperram.v:876$1543_Y
    connect \S $logic_and$hyperram.v:860$1532_Y
    connect \Y $procmux$2149_Y
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-878.5"
  cell $mux $procmux$2151
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4426
    connect \B $procmux$2149_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:875$1097_CHECK[0:0]$1376
  end
  attribute \full_case 1
  attribute \src "hyperram.v:882.7-882.56|hyperram.v:882.3-885.39"
  cell $mux $procmux$2154
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \hb_dq_oen
    connect \Y $procmux$2154_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2156
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2154_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:883$1098_EN[0:0]$1379
  end
  attribute \full_case 1
  attribute \src "hyperram.v:882.7-882.56|hyperram.v:882.3-885.39"
  cell $mux $procmux$2159
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4428
    connect \B 1'1
    connect \S \hb_dq_oen
    connect \Y $procmux$2159_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2161
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4430
    connect \B $procmux$2159_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:883$1098_CHECK[0:0]$1378
  end
  attribute \full_case 1
  attribute \src "hyperram.v:882.7-882.56|hyperram.v:882.3-885.39"
  cell $mux $procmux$2164
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \hb_dq_oen
    connect \Y $procmux$2164_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2166
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2164_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:885$1099_EN[0:0]$1381
  end
  attribute \full_case 1
  attribute \src "hyperram.v:882.7-882.56|hyperram.v:882.3-885.39"
  cell $mux $procmux$2169
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:885$1549_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4432
    connect \S \hb_dq_oen
    connect \Y $procmux$2169_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2171
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4434
    connect \B $procmux$2169_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:885$1099_CHECK[0:0]$1380
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2178
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:980$1679_Y
    connect \Y $procmux$2178_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2180
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2178_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2180_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2182
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2180_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:889$1100_EN[0:0]$1383
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2189
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4436
    connect \B $eq$hyperram.v:889$1551_Y
    connect \S $eq$hyperram.v:980$1679_Y
    connect \Y $procmux$2189_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2191
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4438
    connect \B $procmux$2189_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2191_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2193
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4440
    connect \B $procmux$2191_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:889$1100_CHECK[0:0]$1382
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2199
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2200_CMP
    connect \Y $procmux$2199_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $eq $procmux$2200_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'100
    connect \Y $procmux$2200_CMP
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2201
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2199_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2201_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2203
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2201_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:890$1101_EN[0:0]$1385
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2209
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4442
    connect \B $eq$hyperram.v:890$1552_Y
    connect \S $procmux$2200_CMP
    connect \Y $procmux$2209_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2211
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4444
    connect \B $procmux$2209_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2211_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2213
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4446
    connect \B $procmux$2211_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:890$1101_CHECK[0:0]$1384
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2218
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1001$1732_Y
    connect \Y $procmux$2218_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2220
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2218_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2220_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2222
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2220_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:891$1102_EN[0:0]$1387
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2227
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4448
    connect \B $eq$hyperram.v:891$1553_Y
    connect \S $eq$hyperram.v:1001$1732_Y
    connect \Y $procmux$2227_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2229
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4450
    connect \B $procmux$2227_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2229_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2231
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4452
    connect \B $procmux$2229_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:891$1102_CHECK[0:0]$1386
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2235
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:296$1232_Y
    connect \Y $procmux$2235_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2237
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2235_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2237_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2239
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2237_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:892$1103_EN[0:0]$1389
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2243
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4454
    connect \B $eq$hyperram.v:892$1554_Y
    connect \S $eq$hyperram.v:296$1232_Y
    connect \Y $procmux$2243_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2245
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4456
    connect \B $procmux$2243_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2245_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2247
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4458
    connect \B $procmux$2245_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:892$1103_CHECK[0:0]$1388
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2250
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:983$1688_Y
    connect \Y $procmux$2250_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2252
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2250_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2252_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2254
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2252_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:893$1104_EN[0:0]$1391
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2257
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4460
    connect \B $eq$hyperram.v:893$1555_Y
    connect \S $eq$hyperram.v:983$1688_Y
    connect \Y $procmux$2257_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2259
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4462
    connect \B $procmux$2257_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2259_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2261
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4464
    connect \B $procmux$2259_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:893$1104_CHECK[0:0]$1390
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2263
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:239$1208_Y
    connect \Y $procmux$2263_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2265
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2263_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2265_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2267
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2265_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:894$1105_EN[0:0]$1393
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:888.4-895.11"
  cell $mux $procmux$2269
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4466
    connect \B $eq$hyperram.v:894$1556_Y
    connect \S $eq$hyperram.v:239$1208_Y
    connect \Y $procmux$2269_Y
  end
  attribute \src "hyperram.v:887.7-887.26|hyperram.v:887.3-896.6"
  cell $mux $procmux$2271
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4468
    connect \B $procmux$2269_Y
    connect \S $eq$hyperram.v:1038$1789_Y
    connect \Y $procmux$2271_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2273
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4470
    connect \B $procmux$2271_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:894$1105_CHECK[0:0]$1392
  end
  attribute \src "hyperram.v:898.7-898.29|hyperram.v:898.3-905.6"
  cell $mux $procmux$2280
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2218_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2280_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2282
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2280_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:900$1106_EN[0:0]$1395
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:899.4-904.11"
  cell $mux $procmux$2287
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4472
    connect \B $eq$hyperram.v:900$1558_Y
    connect \S $eq$hyperram.v:1001$1732_Y
    connect \Y $procmux$2287_Y
  end
  attribute \src "hyperram.v:898.7-898.29|hyperram.v:898.3-905.6"
  cell $mux $procmux$2289
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4474
    connect \B $procmux$2287_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2289_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2291
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4476
    connect \B $procmux$2289_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:900$1106_CHECK[0:0]$1394
  end
  attribute \src "hyperram.v:898.7-898.29|hyperram.v:898.3-905.6"
  cell $mux $procmux$2297
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2235_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2297_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2299
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2297_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:901$1107_EN[0:0]$1397
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:899.4-904.11"
  cell $mux $procmux$2303
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4478
    connect \B $eq$hyperram.v:901$1559_Y
    connect \S $eq$hyperram.v:296$1232_Y
    connect \Y $procmux$2303_Y
  end
  attribute \src "hyperram.v:898.7-898.29|hyperram.v:898.3-905.6"
  cell $mux $procmux$2305
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4480
    connect \B $procmux$2303_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2305_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2307
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4482
    connect \B $procmux$2305_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:901$1107_CHECK[0:0]$1396
  end
  attribute \src "hyperram.v:898.7-898.29|hyperram.v:898.3-905.6"
  cell $mux $procmux$2312
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2250_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2312_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2314
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2312_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:902$1108_EN[0:0]$1399
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:899.4-904.11"
  cell $mux $procmux$2317
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4484
    connect \B $eq$hyperram.v:902$1560_Y
    connect \S $eq$hyperram.v:983$1688_Y
    connect \Y $procmux$2317_Y
  end
  attribute \src "hyperram.v:898.7-898.29|hyperram.v:898.3-905.6"
  cell $mux $procmux$2319
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4486
    connect \B $procmux$2317_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2319_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2321
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4488
    connect \B $procmux$2319_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:902$1108_CHECK[0:0]$1398
  end
  attribute \src "hyperram.v:898.7-898.29|hyperram.v:898.3-905.6"
  cell $mux $procmux$2325
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2263_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2325_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2327
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2325_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:903$1109_EN[0:0]$1401
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:899.4-904.11"
  cell $mux $procmux$2329
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4490
    connect \B $eq$hyperram.v:903$1561_Y
    connect \S $eq$hyperram.v:239$1208_Y
    connect \Y $procmux$2329_Y
  end
  attribute \src "hyperram.v:898.7-898.29|hyperram.v:898.3-905.6"
  cell $mux $procmux$2331
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4492
    connect \B $procmux$2329_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2331_Y
  end
  attribute \src "hyperram.v:881.6-881.28|hyperram.v:881.2-906.5"
  cell $mux $procmux$2333
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4494
    connect \B $procmux$2331_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:903$1109_CHECK[0:0]$1400
  end
  attribute \full_case 1
  attribute \src "hyperram.v:910.7-910.46|hyperram.v:910.3-913.43"
  cell $mux $procmux$2336
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \hb_rwds_oen
    connect \Y $procmux$2336_Y
  end
  attribute \src "hyperram.v:909.6-909.28|hyperram.v:909.2-921.5"
  cell $mux $procmux$2338
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2336_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:911$1110_EN[0:0]$1403
  end
  attribute \full_case 1
  attribute \src "hyperram.v:910.7-910.46|hyperram.v:910.3-913.43"
  cell $mux $procmux$2341
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4496
    connect \B 1'1
    connect \S \hb_rwds_oen
    connect \Y $procmux$2341_Y
  end
  attribute \src "hyperram.v:909.6-909.28|hyperram.v:909.2-921.5"
  cell $mux $procmux$2343
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4498
    connect \B $procmux$2341_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:911$1110_CHECK[0:0]$1402
  end
  attribute \full_case 1
  attribute \src "hyperram.v:910.7-910.46|hyperram.v:910.3-913.43"
  cell $mux $procmux$2346
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \hb_rwds_oen
    connect \Y $procmux$2346_Y
  end
  attribute \src "hyperram.v:909.6-909.28|hyperram.v:909.2-921.5"
  cell $mux $procmux$2348
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2346_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:913$1111_EN[0:0]$1405
  end
  attribute \full_case 1
  attribute \src "hyperram.v:910.7-910.46|hyperram.v:910.3-913.43"
  cell $mux $procmux$2351
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:913$1567_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4500
    connect \S \hb_rwds_oen
    connect \Y $procmux$2351_Y
  end
  attribute \src "hyperram.v:909.6-909.28|hyperram.v:909.2-921.5"
  cell $mux $procmux$2353
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4502
    connect \B $procmux$2351_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:913$1111_CHECK[0:0]$1404
  end
  attribute \full_case 1
  attribute \src "hyperram.v:916.8-916.19|hyperram.v:916.4-919.43"
  cell $mux $procmux$2356
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \CA_r [46]
    connect \Y $procmux$2356_Y
  end
  attribute \src "hyperram.v:915.7-915.29|hyperram.v:915.3-920.6"
  cell $mux $procmux$2358
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2356_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2358_Y
  end
  attribute \src "hyperram.v:909.6-909.28|hyperram.v:909.2-921.5"
  cell $mux $procmux$2360
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2358_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:917$1112_EN[0:0]$1407
  end
  attribute \full_case 1
  attribute \src "hyperram.v:916.8-916.19|hyperram.v:916.4-919.43"
  cell $mux $procmux$2363
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:917$1572_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4504
    connect \S \CA_r [46]
    connect \Y $procmux$2363_Y
  end
  attribute \src "hyperram.v:915.7-915.29|hyperram.v:915.3-920.6"
  cell $mux $procmux$2365
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4506
    connect \B $procmux$2363_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2365_Y
  end
  attribute \src "hyperram.v:909.6-909.28|hyperram.v:909.2-921.5"
  cell $mux $procmux$2367
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4508
    connect \B $procmux$2365_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:917$1112_CHECK[0:0]$1406
  end
  attribute \full_case 1
  attribute \src "hyperram.v:916.8-916.19|hyperram.v:916.4-919.43"
  cell $mux $procmux$2370
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [46]
    connect \Y $procmux$2370_Y
  end
  attribute \src "hyperram.v:915.7-915.29|hyperram.v:915.3-920.6"
  cell $mux $procmux$2372
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2370_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2372_Y
  end
  attribute \src "hyperram.v:909.6-909.28|hyperram.v:909.2-921.5"
  cell $mux $procmux$2374
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2372_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:919$1113_EN[0:0]$1409
  end
  attribute \full_case 1
  attribute \src "hyperram.v:916.8-916.19|hyperram.v:916.4-919.43"
  cell $mux $procmux$2377
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4510
    connect \B $logic_not$hyperram.v:919$1573_Y
    connect \S \CA_r [46]
    connect \Y $procmux$2377_Y
  end
  attribute \src "hyperram.v:915.7-915.29|hyperram.v:915.3-920.6"
  cell $mux $procmux$2379
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4512
    connect \B $procmux$2377_Y
    connect \S $eq$hyperram.v:1000$1730_Y
    connect \Y $procmux$2379_Y
  end
  attribute \src "hyperram.v:909.6-909.28|hyperram.v:909.2-921.5"
  cell $mux $procmux$2381
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4514
    connect \B $procmux$2379_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:919$1113_CHECK[0:0]$1408
  end
  attribute \src "hyperram.v:925.7-925.28|hyperram.v:925.3-932.6"
  cell $mux $procmux$2383
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2383_Y
  end
  attribute \src "hyperram.v:924.6-924.28|hyperram.v:924.2-933.5"
  cell $mux $procmux$2385
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2383_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:926$1114_EN[0:0]$1411
  end
  attribute \src "hyperram.v:925.7-925.28|hyperram.v:925.3-932.6"
  cell $mux $procmux$2387
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4516
    connect \B \hb_csn_o
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2387_Y
  end
  attribute \src "hyperram.v:924.6-924.28|hyperram.v:924.2-933.5"
  cell $mux $procmux$2389
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4518
    connect \B $procmux$2387_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:926$1114_CHECK[0:0]$1410
  end
  attribute \src "hyperram.v:925.7-925.28|hyperram.v:925.3-932.6"
  cell $mux $procmux$2395
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4520
    connect \B $logic_not$hyperram.v:927$1577_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2395_Y
  end
  attribute \src "hyperram.v:924.6-924.28|hyperram.v:924.2-933.5"
  cell $mux $procmux$2397
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4522
    connect \B $procmux$2395_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:927$1115_CHECK[0:0]$1412
  end
  attribute \src "hyperram.v:925.7-925.28|hyperram.v:925.3-932.6"
  cell $mux $procmux$2403
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4524
    connect \B \hb_clkn_o
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2403_Y
  end
  attribute \src "hyperram.v:924.6-924.28|hyperram.v:924.2-933.5"
  cell $mux $procmux$2405
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4526
    connect \B $procmux$2403_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:928$1116_CHECK[0:0]$1414
  end
  attribute \src "hyperram.v:925.7-925.28|hyperram.v:925.3-932.6"
  cell $mux $procmux$2411
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4528
    connect \B 1'1
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2411_Y
  end
  attribute \src "hyperram.v:924.6-924.28|hyperram.v:924.2-933.5"
  cell $mux $procmux$2413
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4530
    connect \B $procmux$2411_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:929$1117_CHECK[0:0]$1416
  end
  attribute \src "hyperram.v:930.8-930.18|hyperram.v:930.4-931.61"
  cell $mux $procmux$2415
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \clk_active
    connect \Y $procmux$2415_Y
  end
  attribute \src "hyperram.v:925.7-925.28|hyperram.v:925.3-932.6"
  cell $mux $procmux$2417
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2415_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2417_Y
  end
  attribute \src "hyperram.v:924.6-924.28|hyperram.v:924.2-933.5"
  cell $mux $procmux$2419
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2417_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:931$1118_EN[0:0]$1419
  end
  attribute \src "hyperram.v:930.8-930.18|hyperram.v:930.4-931.61"
  cell $mux $procmux$2421
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4532
    connect \B $eq$hyperram.v:931$1581_Y
    connect \S \clk_active
    connect \Y $procmux$2421_Y
  end
  attribute \src "hyperram.v:925.7-925.28|hyperram.v:925.3-932.6"
  cell $mux $procmux$2423
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4534
    connect \B $procmux$2421_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2423_Y
  end
  attribute \src "hyperram.v:924.6-924.28|hyperram.v:924.2-933.5"
  cell $mux $procmux$2425
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4536
    connect \B $procmux$2423_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:931$1118_CHECK[0:0]$1418
  end
  attribute \src "hyperram.v:936.6-936.34|hyperram.v:936.2-938.5"
  cell $mux $procmux$2427
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:936$1582_Y
    connect \Y $0$formal$hyperram.v:937$1119_EN[0:0]$1421
  end
  attribute \src "hyperram.v:936.6-936.34|hyperram.v:936.2-938.5"
  cell $mux $procmux$2429
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4538
    connect \B $eq$hyperram.v:1006$1750_Y
    connect \S $logic_and$hyperram.v:936$1582_Y
    connect \Y $0$formal$hyperram.v:937$1119_CHECK[0:0]$1420
  end
  attribute \src "hyperram.v:940.7-940.35|hyperram.v:940.3-941.84"
  cell $mux $procmux$2431
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1014$1760_Y
    connect \Y $procmux$2431_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2433
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2431_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:941$1120_EN[0:0]$1423
  end
  attribute \src "hyperram.v:940.7-940.35|hyperram.v:940.3-941.84"
  cell $mux $procmux$2435
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4540
    connect \B $logic_or$hyperram.v:941$1589_Y
    connect \S $eq$hyperram.v:1014$1760_Y
    connect \Y $procmux$2435_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2437
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4542
    connect \B $procmux$2435_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:941$1120_CHECK[0:0]$1422
  end
  attribute \src "hyperram.v:943.7-943.34|hyperram.v:943.3-944.80"
  cell $mux $procmux$2439
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:943$1590_Y
    connect \Y $procmux$2439_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2441
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2439_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:944$1121_EN[0:0]$1425
  end
  attribute \src "hyperram.v:943.7-943.34|hyperram.v:943.3-944.80"
  cell $mux $procmux$2443
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4544
    connect \B $logic_or$hyperram.v:944$1593_Y
    connect \S $eq$hyperram.v:943$1590_Y
    connect \Y $procmux$2443_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2445
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4546
    connect \B $procmux$2443_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:944$1121_CHECK[0:0]$1424
  end
  attribute \src "hyperram.v:946.7-946.33|hyperram.v:946.3-947.136"
  cell $mux $procmux$2447
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:946$1594_Y
    connect \Y $procmux$2447_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2449
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2447_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:947$1122_EN[0:0]$1427
  end
  attribute \src "hyperram.v:946.7-946.33|hyperram.v:946.3-947.136"
  cell $mux $procmux$2451
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4548
    connect \B $logic_or$hyperram.v:947$1600_Y
    connect \S $eq$hyperram.v:946$1594_Y
    connect \Y $procmux$2451_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2453
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4550
    connect \B $procmux$2451_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:947$1122_CHECK[0:0]$1426
  end
  attribute \src "hyperram.v:949.7-949.36|hyperram.v:949.3-950.87"
  cell $mux $procmux$2455
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1003$1737_Y
    connect \Y $procmux$2455_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2457
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2455_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:950$1123_EN[0:0]$1429
  end
  attribute \src "hyperram.v:949.7-949.36|hyperram.v:949.3-950.87"
  cell $mux $procmux$2459
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4552
    connect \B $logic_or$hyperram.v:950$1604_Y
    connect \S $eq$hyperram.v:1003$1737_Y
    connect \Y $procmux$2459_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2461
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4554
    connect \B $procmux$2459_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:950$1123_CHECK[0:0]$1428
  end
  attribute \src "hyperram.v:952.7-952.38|hyperram.v:952.3-953.154"
  cell $mux $procmux$2463
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1000$1728_Y
    connect \Y $procmux$2463_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2465
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2463_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:953$1124_EN[0:0]$1431
  end
  attribute \src "hyperram.v:952.7-952.38|hyperram.v:952.3-953.154"
  cell $mux $procmux$2467
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4556
    connect \B $logic_or$hyperram.v:953$1613_Y
    connect \S $eq$hyperram.v:1000$1728_Y
    connect \Y $procmux$2467_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2469
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4558
    connect \B $procmux$2467_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:953$1124_CHECK[0:0]$1430
  end
  attribute \src "hyperram.v:955.7-955.35|hyperram.v:955.3-956.85"
  cell $mux $procmux$2471
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1003$1738_Y
    connect \Y $procmux$2471_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2473
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2471_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:956$1125_EN[0:0]$1433
  end
  attribute \src "hyperram.v:955.7-955.35|hyperram.v:955.3-956.85"
  cell $mux $procmux$2475
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4560
    connect \B $logic_or$hyperram.v:956$1617_Y
    connect \S $eq$hyperram.v:1003$1738_Y
    connect \Y $procmux$2475_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2477
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4562
    connect \B $procmux$2475_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:956$1125_CHECK[0:0]$1432
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.85"
  cell $mux $procmux$2479
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1006$1748_Y
    connect \Y $procmux$2479_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2481
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2479_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:959$1126_EN[0:0]$1435
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.85"
  cell $mux $procmux$2483
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4564
    connect \B $logic_or$hyperram.v:959$1621_Y
    connect \S $eq$hyperram.v:1006$1748_Y
    connect \Y $procmux$2483_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2485
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4566
    connect \B $procmux$2483_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:959$1126_CHECK[0:0]$1434
  end
  attribute \src "hyperram.v:961.7-961.82|hyperram.v:961.3-962.66"
  cell $mux $procmux$2487
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:961$1629_Y
    connect \Y $procmux$2487_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2489
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2487_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:962$1127_EN[0:0]$1437
  end
  attribute \src "hyperram.v:961.7-961.82|hyperram.v:961.3-962.66"
  cell $mux $procmux$2491
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4568
    connect \B $ne$hyperram.v:962$1630_Y
    connect \S $logic_and$hyperram.v:961$1629_Y
    connect \Y $procmux$2491_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2493
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4570
    connect \B $procmux$2491_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:962$1127_CHECK[0:0]$1436
  end
  attribute \src "hyperram.v:964.7-964.81|hyperram.v:964.3-965.51"
  cell $mux $procmux$2495
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:964$1638_Y
    connect \Y $procmux$2495_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2497
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2495_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:965$1128_EN[0:0]$1439
  end
  attribute \src "hyperram.v:964.7-964.81|hyperram.v:964.3-965.51"
  cell $mux $procmux$2499
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4572
    connect \B $eq$hyperram.v:1003$1741_Y
    connect \S $logic_and$hyperram.v:964$1638_Y
    connect \Y $procmux$2499_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2501
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4574
    connect \B $procmux$2499_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:965$1128_CHECK[0:0]$1438
  end
  attribute \src "hyperram.v:967.7-967.99|hyperram.v:967.3-968.52"
  cell $mux $procmux$2503
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:967$1648_Y
    connect \Y $procmux$2503_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2505
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2503_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:968$1129_EN[0:0]$1441
  end
  attribute \src "hyperram.v:967.7-967.99|hyperram.v:967.3-968.52"
  cell $mux $procmux$2507
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4576
    connect \B $eq$hyperram.v:860$1531_Y
    connect \S $logic_and$hyperram.v:967$1648_Y
    connect \Y $procmux$2507_Y
  end
  attribute \src "hyperram.v:939.6-939.28|hyperram.v:939.2-969.5"
  cell $mux $procmux$2509
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4578
    connect \B $procmux$2507_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:968$1129_CHECK[0:0]$1440
  end
  attribute \src "hyperram.v:973.7-973.85|hyperram.v:973.3-974.67"
  cell $mux $procmux$2511
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:973$1659_Y
    connect \Y $procmux$2511_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2513
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2511_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:974$1130_EN[0:0]$1443
  end
  attribute \src "hyperram.v:973.7-973.85|hyperram.v:973.3-974.67"
  cell $mux $procmux$2515
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4580
    connect \B $eq$hyperram.v:974$1661_Y
    connect \S $logic_and$hyperram.v:973$1659_Y
    connect \Y $procmux$2515_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2517
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4582
    connect \B $procmux$2515_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:974$1130_CHECK[0:0]$1442
  end
  attribute \src "hyperram.v:976.7-976.79|hyperram.v:976.3-977.55"
  cell $mux $procmux$2519
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:976$1669_Y
    connect \Y $procmux$2519_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2521
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2519_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:977$1131_EN[0:0]$1445
  end
  attribute \src "hyperram.v:976.7-976.79|hyperram.v:976.3-977.55"
  cell $mux $procmux$2523
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4584
    connect \B $eq$hyperram.v:977$1670_Y
    connect \S $logic_and$hyperram.v:976$1669_Y
    connect \Y $procmux$2523_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2525
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4586
    connect \B $procmux$2523_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:977$1131_CHECK[0:0]$1444
  end
  attribute \src "hyperram.v:979.7-979.77|hyperram.v:979.3-980.49"
  cell $mux $procmux$2527
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:979$1678_Y
    connect \Y $procmux$2527_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2529
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2527_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:980$1132_EN[0:0]$1447
  end
  attribute \src "hyperram.v:979.7-979.77|hyperram.v:979.3-980.49"
  cell $mux $procmux$2531
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4588
    connect \B $eq$hyperram.v:980$1679_Y
    connect \S $logic_and$hyperram.v:979$1678_Y
    connect \Y $procmux$2531_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2533
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4590
    connect \B $procmux$2531_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:980$1132_CHECK[0:0]$1446
  end
  attribute \src "hyperram.v:982.7-982.79|hyperram.v:982.3-983.54"
  cell $mux $procmux$2535
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:982$1687_Y
    connect \Y $procmux$2535_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2537
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2535_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:983$1133_EN[0:0]$1449
  end
  attribute \src "hyperram.v:982.7-982.79|hyperram.v:982.3-983.54"
  cell $mux $procmux$2539
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4592
    connect \B $eq$hyperram.v:983$1688_Y
    connect \S $logic_and$hyperram.v:982$1687_Y
    connect \Y $procmux$2539_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2541
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4594
    connect \B $procmux$2539_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:983$1133_CHECK[0:0]$1448
  end
  attribute \full_case 1
  attribute \src "hyperram.v:986.8-986.23|hyperram.v:986.4-989.107"
  cell $mux $procmux$2544
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \fixed_latency_r
    connect \Y $procmux$2544_Y
  end
  attribute \src "hyperram.v:985.7-985.81|hyperram.v:985.3-990.6"
  cell $mux $procmux$2546
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2544_Y
    connect \S $logic_and$hyperram.v:985$1696_Y
    connect \Y $procmux$2546_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2548
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2546_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:987$1134_EN[0:0]$1451
  end
  attribute \full_case 1
  attribute \src "hyperram.v:986.8-986.23|hyperram.v:986.4-989.107"
  cell $mux $procmux$2551
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4596
    connect \B $eq$hyperram.v:987$1703_Y
    connect \S \fixed_latency_r
    connect \Y $procmux$2551_Y
  end
  attribute \src "hyperram.v:985.7-985.81|hyperram.v:985.3-990.6"
  cell $mux $procmux$2553
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4598
    connect \B $procmux$2551_Y
    connect \S $logic_and$hyperram.v:985$1696_Y
    connect \Y $procmux$2553_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2555
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4600
    connect \B $procmux$2553_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:987$1134_CHECK[0:0]$1450
  end
  attribute \full_case 1
  attribute \src "hyperram.v:986.8-986.23|hyperram.v:986.4-989.107"
  cell $mux $procmux$2558
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \fixed_latency_r
    connect \Y $procmux$2558_Y
  end
  attribute \src "hyperram.v:985.7-985.81|hyperram.v:985.3-990.6"
  cell $mux $procmux$2560
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2558_Y
    connect \S $logic_and$hyperram.v:985$1696_Y
    connect \Y $procmux$2560_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2562
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2560_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:989$1135_EN[0:0]$1453
  end
  attribute \full_case 1
  attribute \src "hyperram.v:986.8-986.23|hyperram.v:986.4-989.107"
  cell $mux $procmux$2565
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:989$1710_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4602
    connect \S \fixed_latency_r
    connect \Y $procmux$2565_Y
  end
  attribute \src "hyperram.v:985.7-985.81|hyperram.v:985.3-990.6"
  cell $mux $procmux$2567
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4604
    connect \B $procmux$2565_Y
    connect \S $logic_and$hyperram.v:985$1696_Y
    connect \Y $procmux$2567_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2569
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4606
    connect \B $procmux$2567_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:989$1135_CHECK[0:0]$1452
  end
  attribute \src "hyperram.v:992.7-992.83|hyperram.v:992.3-998.6"
  cell $mux $procmux$2571
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:992$1718_Y
    connect \Y $procmux$2571_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2573
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2571_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:993$1136_EN[0:0]$1455
  end
  attribute \src "hyperram.v:992.7-992.83|hyperram.v:992.3-998.6"
  cell $mux $procmux$2575
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4608
    connect \B $eq$hyperram.v:993$1721_Y
    connect \S $logic_and$hyperram.v:992$1718_Y
    connect \Y $procmux$2575_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2577
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4610
    connect \B $procmux$2575_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:993$1136_CHECK[0:0]$1454
  end
  attribute \src "hyperram.v:992.7-992.83|hyperram.v:992.3-998.6"
  cell $mux $procmux$2582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2370_Y
    connect \S $logic_and$hyperram.v:992$1718_Y
    connect \Y $procmux$2582_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2584
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2582_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:995$1137_EN[0:0]$1457
  end
  attribute \full_case 1
  attribute \src "hyperram.v:994.8-994.18|hyperram.v:994.4-997.55"
  cell $mux $procmux$2587
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4612
    connect \B $eq$hyperram.v:995$1722_Y
    connect \S \CA_r [46]
    connect \Y $procmux$2587_Y
  end
  attribute \src "hyperram.v:992.7-992.83|hyperram.v:992.3-998.6"
  cell $mux $procmux$2589
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4614
    connect \B $procmux$2587_Y
    connect \S $logic_and$hyperram.v:992$1718_Y
    connect \Y $procmux$2589_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2591
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4616
    connect \B $procmux$2589_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:995$1137_CHECK[0:0]$1456
  end
  attribute \src "hyperram.v:992.7-992.83|hyperram.v:992.3-998.6"
  cell $mux $procmux$2596
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2356_Y
    connect \S $logic_and$hyperram.v:992$1718_Y
    connect \Y $procmux$2596_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2598
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2596_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:997$1138_EN[0:0]$1459
  end
  attribute \full_case 1
  attribute \src "hyperram.v:994.8-994.18|hyperram.v:994.4-997.55"
  cell $mux $procmux$2601
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:997$1723_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4618
    connect \S \CA_r [46]
    connect \Y $procmux$2601_Y
  end
  attribute \src "hyperram.v:992.7-992.83|hyperram.v:992.3-998.6"
  cell $mux $procmux$2603
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4620
    connect \B $procmux$2601_Y
    connect \S $logic_and$hyperram.v:992$1718_Y
    connect \Y $procmux$2603_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2605
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4622
    connect \B $procmux$2603_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:997$1138_CHECK[0:0]$1458
  end
  attribute \src "hyperram.v:1000.7-1000.84|hyperram.v:1000.3-1001.55"
  cell $mux $procmux$2607
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1000$1731_Y
    connect \Y $procmux$2607_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2609
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2607_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1001$1139_EN[0:0]$1461
  end
  attribute \src "hyperram.v:1000.7-1000.84|hyperram.v:1000.3-1001.55"
  cell $mux $procmux$2611
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4624
    connect \B $eq$hyperram.v:1001$1732_Y
    connect \S $logic_and$hyperram.v:1000$1731_Y
    connect \Y $procmux$2611_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2613
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4626
    connect \B $procmux$2611_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1001$1139_CHECK[0:0]$1460
  end
  attribute \src "hyperram.v:1003.7-1003.117|hyperram.v:1003.3-1004.57"
  cell $mux $procmux$2615
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1003$1742_Y
    connect \Y $procmux$2615_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2617
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2615_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1004$1140_EN[0:0]$1463
  end
  attribute \src "hyperram.v:1003.7-1003.117|hyperram.v:1003.3-1004.57"
  cell $mux $procmux$2619
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4628
    connect \B $eq$hyperram.v:1004$1743_Y
    connect \S $logic_and$hyperram.v:1003$1742_Y
    connect \Y $procmux$2619_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2621
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4630
    connect \B $procmux$2619_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1004$1140_CHECK[0:0]$1462
  end
  attribute \src "hyperram.v:1006.7-1006.80|hyperram.v:1006.3-1007.56"
  cell $mux $procmux$2623
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1006$1751_Y
    connect \Y $procmux$2623_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2625
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2623_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1007$1141_EN[0:0]$1465
  end
  attribute \src "hyperram.v:1006.7-1006.80|hyperram.v:1006.3-1007.56"
  cell $mux $procmux$2627
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4632
    connect \B $eq$hyperram.v:1007$1752_Y
    connect \S $logic_and$hyperram.v:1006$1751_Y
    connect \Y $procmux$2627_Y
  end
  attribute \src "hyperram.v:972.6-972.28|hyperram.v:972.2-1008.5"
  cell $mux $procmux$2629
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4634
    connect \B $procmux$2627_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1007$1141_CHECK[0:0]$1464
  end
  attribute \src "hyperram.v:1011.6-1011.28|hyperram.v:1011.2-1025.5"
  cell $mux $procmux$2633
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4636
    connect \B $ne$hyperram.v:1012$1755_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1012$1142_CHECK[0:0]$1466
  end
  attribute \src "hyperram.v:1014.7-1014.96|hyperram.v:1014.3-1015.41"
  cell $mux $procmux$2635
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1014$1764_Y
    connect \Y $procmux$2635_Y
  end
  attribute \src "hyperram.v:1011.6-1011.28|hyperram.v:1011.2-1025.5"
  cell $mux $procmux$2637
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2635_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1015$1143_EN[0:0]$1469
  end
  attribute \src "hyperram.v:1014.7-1014.96|hyperram.v:1014.3-1015.41"
  cell $mux $procmux$2639
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4638
    connect \B \busy_r
    connect \S $logic_and$hyperram.v:1014$1764_Y
    connect \Y $procmux$2639_Y
  end
  attribute \src "hyperram.v:1011.6-1011.28|hyperram.v:1011.2-1025.5"
  cell $mux $procmux$2641
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4640
    connect \B $procmux$2639_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1015$1143_CHECK[0:0]$1468
  end
  attribute \src "hyperram.v:1017.7-1017.64|hyperram.v:1017.3-1018.40"
  cell $mux $procmux$2643
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1017$1768_Y
    connect \Y $procmux$2643_Y
  end
  attribute \src "hyperram.v:1011.6-1011.28|hyperram.v:1011.2-1025.5"
  cell $mux $procmux$2645
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2643_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1018$1144_EN[0:0]$1471
  end
  attribute \src "hyperram.v:1017.7-1017.64|hyperram.v:1017.3-1018.40"
  cell $mux $procmux$2647
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4642
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1017$1768_Y
    connect \Y $procmux$2647_Y
  end
  attribute \src "hyperram.v:1011.6-1011.28|hyperram.v:1011.2-1025.5"
  cell $mux $procmux$2649
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4644
    connect \B $procmux$2647_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1018$1144_CHECK[0:0]$1470
  end
  attribute \src "hyperram.v:1020.7-1020.122|hyperram.v:1020.3-1021.43"
  cell $mux $procmux$2651
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1020$1776_Y
    connect \Y $procmux$2651_Y
  end
  attribute \src "hyperram.v:1011.6-1011.28|hyperram.v:1011.2-1025.5"
  cell $mux $procmux$2653
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2651_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1021$1145_EN[0:0]$1473
  end
  attribute \src "hyperram.v:1020.7-1020.122|hyperram.v:1020.3-1021.43"
  cell $mux $procmux$2655
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4646
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1020$1776_Y
    connect \Y $procmux$2655_Y
  end
  attribute \src "hyperram.v:1011.6-1011.28|hyperram.v:1011.2-1025.5"
  cell $mux $procmux$2657
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4648
    connect \B $procmux$2655_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1021$1145_CHECK[0:0]$1472
  end
  attribute \src "hyperram.v:1023.7-1023.28|hyperram.v:1023.3-1024.38"
  cell $mux $procmux$2659
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$hyperram.v:1023$1777_Y
    connect \Y $procmux$2659_Y
  end
  attribute \src "hyperram.v:1011.6-1011.28|hyperram.v:1011.2-1025.5"
  cell $mux $procmux$2661
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2659_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1024$1146_EN[0:0]$1475
  end
  attribute \src "hyperram.v:1023.7-1023.28|hyperram.v:1023.3-1024.38"
  cell $mux $procmux$2663
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4650
    connect \B \busy_r
    connect \S $ne$hyperram.v:1023$1777_Y
    connect \Y $procmux$2663_Y
  end
  attribute \src "hyperram.v:1011.6-1011.28|hyperram.v:1011.2-1025.5"
  cell $mux $procmux$2665
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4652
    connect \B $procmux$2663_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1024$1146_CHECK[0:0]$1474
  end
  attribute \src "hyperram.v:1028.6-1028.28|hyperram.v:1028.2-1040.5"
  cell $mux $procmux$2669
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4654
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1029$1147_CHECK[0:0]$1476
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1032.8-1032.61|hyperram.v:1032.4-1035.51"
  cell $mux $procmux$2672
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1032$1787_Y
    connect \Y $procmux$2672_Y
  end
  attribute \src "hyperram.v:1031.7-1031.64|hyperram.v:1031.3-1036.6"
  cell $mux $procmux$2674
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2672_Y
    connect \S $logic_and$hyperram.v:1031$1784_Y
    connect \Y $procmux$2674_Y
  end
  attribute \src "hyperram.v:1028.6-1028.28|hyperram.v:1028.2-1040.5"
  cell $mux $procmux$2676
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2674_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1033$1148_EN[0:0]$1479
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1032.8-1032.61|hyperram.v:1032.4-1035.51"
  cell $mux $procmux$2679
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4656
    connect \B \read_timeout_r
    connect \S $logic_and$hyperram.v:1032$1787_Y
    connect \Y $procmux$2679_Y
  end
  attribute \src "hyperram.v:1031.7-1031.64|hyperram.v:1031.3-1036.6"
  cell $mux $procmux$2681
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4658
    connect \B $procmux$2679_Y
    connect \S $logic_and$hyperram.v:1031$1784_Y
    connect \Y $procmux$2681_Y
  end
  attribute \src "hyperram.v:1028.6-1028.28|hyperram.v:1028.2-1040.5"
  cell $mux $procmux$2683
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4660
    connect \B $procmux$2681_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1033$1148_CHECK[0:0]$1478
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1032.8-1032.61|hyperram.v:1032.4-1035.51"
  cell $mux $procmux$2686
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:1032$1787_Y
    connect \Y $procmux$2686_Y
  end
  attribute \src "hyperram.v:1031.7-1031.64|hyperram.v:1031.3-1036.6"
  cell $mux $procmux$2688
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2686_Y
    connect \S $logic_and$hyperram.v:1031$1784_Y
    connect \Y $procmux$2688_Y
  end
  attribute \src "hyperram.v:1028.6-1028.28|hyperram.v:1028.2-1040.5"
  cell $mux $procmux$2690
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2688_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1035$1149_EN[0:0]$1481
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1032.8-1032.61|hyperram.v:1032.4-1035.51"
  cell $mux $procmux$2693
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:1035$1788_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4662
    connect \S $logic_and$hyperram.v:1032$1787_Y
    connect \Y $procmux$2693_Y
  end
  attribute \src "hyperram.v:1031.7-1031.64|hyperram.v:1031.3-1036.6"
  cell $mux $procmux$2695
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4664
    connect \B $procmux$2693_Y
    connect \S $logic_and$hyperram.v:1031$1784_Y
    connect \Y $procmux$2695_Y
  end
  attribute \src "hyperram.v:1028.6-1028.28|hyperram.v:1028.2-1040.5"
  cell $mux $procmux$2697
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4666
    connect \B $procmux$2695_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1035$1149_CHECK[0:0]$1480
  end
  attribute \src "hyperram.v:1038.7-1038.137|hyperram.v:1038.3-1039.53"
  cell $mux $procmux$2699
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:1038$1796_Y
    connect \Y $procmux$2699_Y
  end
  attribute \src "hyperram.v:1028.6-1028.28|hyperram.v:1028.2-1040.5"
  cell $mux $procmux$2701
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2699_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1039$1150_EN[0:0]$1483
  end
  attribute \src "hyperram.v:1038.7-1038.137|hyperram.v:1038.3-1039.53"
  cell $mux $procmux$2703
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4668
    connect \B $logic_not$hyperram.v:1035$1788_Y
    connect \S $logic_or$hyperram.v:1038$1796_Y
    connect \Y $procmux$2703_Y
  end
  attribute \src "hyperram.v:1028.6-1028.28|hyperram.v:1028.2-1040.5"
  cell $mux $procmux$2705
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4670
    connect \B $procmux$2703_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1039$1150_CHECK[0:0]$1482
  end
  attribute \src "hyperram.v:1046.7-1046.134|hyperram.v:1046.3-1048.6"
  cell $mux $procmux$2711
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1046$1806_Y
    connect \Y $procmux$2711_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2713
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2711_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1047$1152_EN[0:0]$1487
  end
  attribute \src "hyperram.v:1046.7-1046.134|hyperram.v:1046.3-1048.6"
  cell $mux $procmux$2715
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4672
    connect \B $eq$hyperram.v:1047$1808_Y
    connect \S $logic_and$hyperram.v:1046$1806_Y
    connect \Y $procmux$2715_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2717
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4674
    connect \B $procmux$2715_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1047$1152_CHECK[0:0]$1486
  end
  attribute \src "hyperram.v:1051.8-1051.22|hyperram.v:1051.4-1052.58"
  cell $mux $procmux$2719
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2720_CMP
    connect \Y $procmux$2719_Y
  end
  attribute \src "hyperram.v:1050.7-1050.99|hyperram.v:1050.3-1060.6"
  cell $mux $procmux$2721
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2719_Y
    connect \S $logic_and$hyperram.v:1050$1813_Y
    connect \Y $procmux$2721_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2723
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2721_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1052$1153_EN[0:0]$1489
  end
  attribute \src "hyperram.v:1051.8-1051.22|hyperram.v:1051.4-1052.58"
  cell $mux $procmux$2725
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4676
    connect \B $ne$hyperram.v:1052$1815_Y
    connect \S $procmux$2720_CMP
    connect \Y $procmux$2725_Y
  end
  attribute \src "hyperram.v:1050.7-1050.99|hyperram.v:1050.3-1060.6"
  cell $mux $procmux$2727
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4678
    connect \B $procmux$2725_Y
    connect \S $logic_and$hyperram.v:1050$1813_Y
    connect \Y $procmux$2727_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2729
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4680
    connect \B $procmux$2727_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1052$1153_CHECK[0:0]$1488
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1054.4-1059.11"
  cell $mux $procmux$2734
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2735_CMP
    connect \Y $procmux$2734_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1054.4-1059.11"
  cell $eq $procmux$2735_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'11
    connect \Y $procmux$2735_CMP
  end
  attribute \src "hyperram.v:1050.7-1050.99|hyperram.v:1050.3-1060.6"
  cell $mux $procmux$2736
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2734_Y
    connect \S $logic_and$hyperram.v:1050$1813_Y
    connect \Y $procmux$2736_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2738
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2736_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1055$1154_EN[0:0]$1491
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1054.4-1059.11"
  cell $mux $procmux$2743
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4682
    connect \B $eq$hyperram.v:1055$1816_Y
    connect \S $procmux$2735_CMP
    connect \Y $procmux$2743_Y
  end
  attribute \src "hyperram.v:1050.7-1050.99|hyperram.v:1050.3-1060.6"
  cell $mux $procmux$2745
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4684
    connect \B $procmux$2743_Y
    connect \S $logic_and$hyperram.v:1050$1813_Y
    connect \Y $procmux$2745_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2747
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4686
    connect \B $procmux$2745_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1055$1154_CHECK[0:0]$1490
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1054.4-1059.11"
  cell $mux $procmux$2751
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:995$1722_Y
    connect \Y $procmux$2751_Y
  end
  attribute \src "hyperram.v:1050.7-1050.99|hyperram.v:1050.3-1060.6"
  cell $mux $procmux$2753
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2751_Y
    connect \S $logic_and$hyperram.v:1050$1813_Y
    connect \Y $procmux$2753_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2755
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2753_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1056$1155_EN[0:0]$1493
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1054.4-1059.11"
  cell $mux $procmux$2759
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4688
    connect \B $eq$hyperram.v:1056$1817_Y
    connect \S $eq$hyperram.v:995$1722_Y
    connect \Y $procmux$2759_Y
  end
  attribute \src "hyperram.v:1050.7-1050.99|hyperram.v:1050.3-1060.6"
  cell $mux $procmux$2761
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4690
    connect \B $procmux$2759_Y
    connect \S $logic_and$hyperram.v:1050$1813_Y
    connect \Y $procmux$2761_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2763
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4692
    connect \B $procmux$2761_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1056$1155_CHECK[0:0]$1492
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1054.4-1059.11"
  cell $mux $procmux$2766
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2767_CMP
    connect \Y $procmux$2766_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1054.4-1059.11"
  cell $eq $procmux$2767_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $procmux$2767_CMP
  end
  attribute \src "hyperram.v:1050.7-1050.99|hyperram.v:1050.3-1060.6"
  cell $mux $procmux$2768
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2766_Y
    connect \S $logic_and$hyperram.v:1050$1813_Y
    connect \Y $procmux$2768_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2770
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2768_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1057$1156_EN[0:0]$1495
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1054.4-1059.11"
  cell $mux $procmux$2773
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4694
    connect \B $eq$hyperram.v:1057$1818_Y
    connect \S $procmux$2767_CMP
    connect \Y $procmux$2773_Y
  end
  attribute \src "hyperram.v:1050.7-1050.99|hyperram.v:1050.3-1060.6"
  cell $mux $procmux$2775
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4696
    connect \B $procmux$2773_Y
    connect \S $logic_and$hyperram.v:1050$1813_Y
    connect \Y $procmux$2775_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2777
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4698
    connect \B $procmux$2775_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1057$1156_CHECK[0:0]$1494
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1054.4-1059.11"
  cell $mux $procmux$2779
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:239$1209_Y
    connect \Y $procmux$2779_Y
  end
  attribute \src "hyperram.v:1050.7-1050.99|hyperram.v:1050.3-1060.6"
  cell $mux $procmux$2781
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2779_Y
    connect \S $logic_and$hyperram.v:1050$1813_Y
    connect \Y $procmux$2781_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2783
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2781_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1058$1157_EN[0:0]$1497
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1054.4-1059.11"
  cell $mux $procmux$2785
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4700
    connect \B $eq$hyperram.v:1058$1819_Y
    connect \S $eq$hyperram.v:239$1209_Y
    connect \Y $procmux$2785_Y
  end
  attribute \src "hyperram.v:1050.7-1050.99|hyperram.v:1050.3-1060.6"
  cell $mux $procmux$2787
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4702
    connect \B $procmux$2785_Y
    connect \S $logic_and$hyperram.v:1050$1813_Y
    connect \Y $procmux$2787_Y
  end
  attribute \src "hyperram.v:1043.6-1043.28|hyperram.v:1043.2-1061.5"
  cell $mux $procmux$2789
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4704
    connect \B $procmux$2787_Y
    connect \S $logic_and$hyperram.v:1011$1754_Y
    connect \Y $0$formal$hyperram.v:1058$1157_CHECK[0:0]$1496
  end
  attribute \src "hyperram.v:1065.7-1065.86|hyperram.v:1065.3-1070.6"
  cell $mux $procmux$2791
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1065$1832_Y
    connect \Y $procmux$2791_Y
  end
  attribute \src "hyperram.v:1064.6-1064.45|hyperram.v:1064.2-1071.5"
  cell $mux $procmux$2793
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2791_Y
    connect \S $logic_and$hyperram.v:1064$1823_Y
    connect \Y $0$formal$hyperram.v:1066$1158_EN[0:0]$1499
  end
  attribute \src "hyperram.v:1065.7-1065.86|hyperram.v:1065.3-1070.6"
  cell $mux $procmux$2795
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4706
    connect \B $eq$hyperram.v:1066$1833_Y
    connect \S $logic_and$hyperram.v:1065$1832_Y
    connect \Y $procmux$2795_Y
  end
  attribute \src "hyperram.v:1064.6-1064.45|hyperram.v:1064.2-1071.5"
  cell $mux $procmux$2797
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4708
    connect \B $procmux$2795_Y
    connect \S $logic_and$hyperram.v:1064$1823_Y
    connect \Y $0$formal$hyperram.v:1066$1158_CHECK[0:0]$1498
  end
  attribute \src "hyperram.v:1065.7-1065.86|hyperram.v:1065.3-1070.6"
  cell $mux $procmux$2803
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4710
    connect \B $eq$hyperram.v:1067$1834_Y
    connect \S $logic_and$hyperram.v:1065$1832_Y
    connect \Y $procmux$2803_Y
  end
  attribute \src "hyperram.v:1064.6-1064.45|hyperram.v:1064.2-1071.5"
  cell $mux $procmux$2805
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4712
    connect \B $procmux$2803_Y
    connect \S $logic_and$hyperram.v:1064$1823_Y
    connect \Y $0$formal$hyperram.v:1067$1159_CHECK[0:0]$1500
  end
  attribute \src "hyperram.v:1065.7-1065.86|hyperram.v:1065.3-1070.6"
  cell $mux $procmux$2811
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4714
    connect \B $eq$hyperram.v:1068$1835_Y
    connect \S $logic_and$hyperram.v:1065$1832_Y
    connect \Y $procmux$2811_Y
  end
  attribute \src "hyperram.v:1064.6-1064.45|hyperram.v:1064.2-1071.5"
  cell $mux $procmux$2813
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4716
    connect \B $procmux$2811_Y
    connect \S $logic_and$hyperram.v:1064$1823_Y
    connect \Y $0$formal$hyperram.v:1068$1160_CHECK[0:0]$1502
  end
  attribute \src "hyperram.v:1065.7-1065.86|hyperram.v:1065.3-1070.6"
  cell $mux $procmux$2819
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4718
    connect \B $eq$hyperram.v:1069$1837_Y
    connect \S $logic_and$hyperram.v:1065$1832_Y
    connect \Y $procmux$2819_Y
  end
  attribute \src "hyperram.v:1064.6-1064.45|hyperram.v:1064.2-1071.5"
  cell $mux $procmux$2821
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4720
    connect \B $procmux$2819_Y
    connect \S $logic_and$hyperram.v:1064$1823_Y
    connect \Y $0$formal$hyperram.v:1069$1161_CHECK[0:0]$1504
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:341.5-345.12"
  cell $pmux $procmux$2824
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B { $shiftx$hyperram.v:0$1257_Y $shiftx$hyperram.v:0$1259_Y }
    connect \S { $eq$hyperram.v:1038$1789_Y $eq$hyperram.v:1000$1730_Y }
    connect \Y \hb_dq_o
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:314.6-319.13"
  cell $mux $procmux$2828
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:995$1722_Y
    connect \Y $procmux$2828_Y
  end
  attribute \src "hyperram.v:308.9-308.67|hyperram.v:308.5-320.8"
  cell $mux $procmux$2830
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B $procmux$2828_Y
    connect \S $logic_or$hyperram.v:308$1236_Y
    connect \Y $procmux$2830_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:288.3-322.10"
  cell $pmux $procmux$2832
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B { 8'00000000 $procmux$2830_Y }
    connect \S { $eq$hyperram.v:860$1531_Y $eq$hyperram.v:1038$1794_Y }
    connect \Y $procmux$2832_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:277.6-277.11|hyperram.v:277.2-323.5"
  cell $mux $procmux$2836
    parameter \WIDTH 8
    connect \A $procmux$2832_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [15:8]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:314.6-319.13"
  cell $mux $procmux$2838
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B \hb_dq_i
    connect \S $procmux$2767_CMP
    connect \Y $procmux$2838_Y
  end
  attribute \src "hyperram.v:308.9-308.67|hyperram.v:308.5-320.8"
  cell $mux $procmux$2840
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B $procmux$2838_Y
    connect \S $logic_or$hyperram.v:308$1236_Y
    connect \Y $procmux$2840_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:288.3-322.10"
  cell $pmux $procmux$2842
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B { 8'00000000 $procmux$2840_Y }
    connect \S { $eq$hyperram.v:860$1531_Y $eq$hyperram.v:1038$1794_Y }
    connect \Y $procmux$2842_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:277.6-277.11|hyperram.v:277.2-323.5"
  cell $mux $procmux$2846
    parameter \WIDTH 8
    connect \A $procmux$2842_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [7:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:314.6-319.13"
  cell $mux $procmux$2850
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B \hb_dq_i
    connect \S $procmux$2735_CMP
    connect \Y $procmux$2850_Y
  end
  attribute \src "hyperram.v:308.9-308.67|hyperram.v:308.5-320.8"
  cell $mux $procmux$2852
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B $procmux$2850_Y
    connect \S $logic_or$hyperram.v:308$1236_Y
    connect \Y $procmux$2852_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:288.3-322.10"
  cell $pmux $procmux$2854
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B { 8'00000000 $procmux$2852_Y }
    connect \S { $eq$hyperram.v:860$1531_Y $eq$hyperram.v:1038$1794_Y }
    connect \Y $procmux$2854_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:277.6-277.11|hyperram.v:277.2-323.5"
  cell $mux $procmux$2858
    parameter \WIDTH 8
    connect \A $procmux$2854_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [23:16]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:314.6-319.13"
  cell $mux $procmux$2863
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:997$1723_Y
    connect \Y $procmux$2863_Y
  end
  attribute \src "hyperram.v:308.9-308.67|hyperram.v:308.5-320.8"
  cell $mux $procmux$2865
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B $procmux$2863_Y
    connect \S $logic_or$hyperram.v:308$1236_Y
    connect \Y $procmux$2865_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:288.3-322.10"
  cell $pmux $procmux$2867
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B { 8'00000000 $procmux$2865_Y }
    connect \S { $eq$hyperram.v:860$1531_Y $eq$hyperram.v:1038$1794_Y }
    connect \Y $procmux$2867_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:277.6-277.11|hyperram.v:277.2-323.5"
  cell $mux $procmux$2871
    parameter \WIDTH 8
    connect \A $procmux$2867_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [31:24]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:277.6-277.11|hyperram.v:277.2-323.5"
  cell $mux $procmux$2874
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4098 [0]
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\bus_clk_r[0:0]
  end
  attribute \src "hyperram.v:310.10-310.20|hyperram.v:310.6-312.9"
  cell $mux $procmux$2876
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $auto$wreduce.cc:454:run$4093 [2:0]
    connect \S $ne$hyperram.v:244$1212_Y
    connect \Y $procmux$2876_Y
  end
  attribute \src "hyperram.v:308.9-308.67|hyperram.v:308.5-320.8"
  cell $mux $procmux$2878
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$2876_Y
    connect \S $logic_or$hyperram.v:308$1236_Y
    connect \Y $procmux$2878_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:288.3-322.10"
  cell $pmux $procmux$2880
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B { $procmux$2885_Y $procmux$2878_Y }
    connect \S { $eq$hyperram.v:1038$1789_Y $eq$hyperram.v:1038$1794_Y }
    connect \Y $procmux$2880_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:300.13-300.23|hyperram.v:300.9-303.23"
  cell $mux $procmux$2883
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \CA_r [46]
    connect \Y $procmux$2883_Y
  end
  attribute \src "hyperram.v:296.9-296.25|hyperram.v:296.5-304.8"
  cell $mux $procmux$2885
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$2883_Y
    connect \S $eq$hyperram.v:296$1232_Y
    connect \Y $procmux$2885_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:277.6-277.11|hyperram.v:277.2-323.5"
  cell $mux $procmux$2889
    parameter \WIDTH 3
    connect \A $procmux$2880_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\read_cnt_r[2:0]
  end
  attribute \src "hyperram.v:296.9-296.25|hyperram.v:296.5-304.8"
  cell $mux $procmux$2892
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:296$1232_Y
    connect \Y $procmux$2892_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:288.3-322.10"
  cell $pmux $procmux$2894
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B { 1'1 $procmux$2892_Y }
    connect \S { $eq$hyperram.v:1006$1750_Y $eq$hyperram.v:1038$1789_Y }
    connect \Y $procmux$2894_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:277.6-277.11|hyperram.v:277.2-323.5"
  cell $mux $procmux$2898
    parameter \WIDTH 1
    connect \A $procmux$2894_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\rwds_2x_latency_r[0:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:288.3-322.10"
  cell $mux $procmux$2900
    parameter \WIDTH 1
    connect \A \rwds_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:1038$1794_Y
    connect \Y $procmux$2900_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:277.6-277.11|hyperram.v:277.2-323.5"
  cell $mux $procmux$2903
    parameter \WIDTH 1
    connect \A $procmux$2900_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\rwds_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2911
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B 13'0000000000000
    connect \S $logic_and$hyperram.v:145$1185_Y
    connect \Y $procmux$2911_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$2913
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B $procmux$2911_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2913_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$2916
    parameter \WIDTH 13
    connect \A $procmux$2913_Y
    connect \B 13'0000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [15:3]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2924
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B \addr_i [2:0]
    connect \S $logic_and$hyperram.v:145$1185_Y
    connect \Y $procmux$2924_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$2926
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B $procmux$2924_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2926_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$2929
    parameter \WIDTH 3
    connect \A $procmux$2926_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [2:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2937
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B \addr_i [31:3]
    connect \S $logic_and$hyperram.v:145$1185_Y
    connect \Y $procmux$2937_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$2939
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B $procmux$2937_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2939_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$2942
    parameter \WIDTH 29
    connect \A $procmux$2939_Y
    connect \B 29'00000000000000000000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [44:16]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2950
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$1185_Y
    connect \Y $procmux$2950_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$2952
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B $procmux$2950_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2952_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$2955
    parameter \WIDTH 1
    connect \A $procmux$2952_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [45]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2963
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B \regspace_i
    connect \S $logic_and$hyperram.v:145$1185_Y
    connect \Y $procmux$2963_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$2965
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B $procmux$2963_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2965_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$2968
    parameter \WIDTH 1
    connect \A $procmux$2965_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [46]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2976
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:155$1186_Y
    connect \S $logic_and$hyperram.v:145$1185_Y
    connect \Y $procmux$2976_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$2978
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $procmux$2976_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$2978_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$2981
    parameter \WIDTH 1
    connect \A $procmux$2978_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [47]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:252.9-252.20|hyperram.v:252.5-258.8"
  cell $mux $procmux$2984
    parameter \WIDTH 6
    connect \A { 2'00 \tcsh_r }
    connect \B $auto$wreduce.cc:454:run$4091 [5:0]
    connect \S $procmux$2985_CMP
    connect \Y $procmux$2984_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $pmux $procmux$2986
    parameter \S_WIDTH 7
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B { $procmux$3021_Y $procmux$3016_Y $procmux$3012_Y $procmux$3002_Y $procmux$2995_Y $procmux$2991_Y $procmux$2984_Y }
    connect \S { $eq$hyperram.v:1006$1750_Y $eq$hyperram.v:860$1531_Y $eq$hyperram.v:1038$1789_Y $eq$hyperram.v:1038$1790_Y $eq$hyperram.v:1000$1730_Y $eq$hyperram.v:1038$1794_Y $eq$hyperram.v:1003$1741_Y }
    connect \Y $procmux$2986_Y
  end
  attribute \src "hyperram.v:245.18-245.29|hyperram.v:245.14-247.8"
  cell $mux $procmux$2988
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B $auto$wreduce.cc:454:run$4091 [5:0]
    connect \S $procmux$2985_CMP
    connect \Y $procmux$2988_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:239.9-239.48|hyperram.v:239.5-247.8"
  cell $mux $procmux$2991
    parameter \WIDTH 6
    connect \A $procmux$2988_Y
    connect \B { 2'00 \tpost_r }
    connect \S $logic_or$hyperram.v:239$1210_Y
    connect \Y $procmux$2991_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:231.9-231.20|hyperram.v:231.5-236.8"
  cell $mux $procmux$2995
    parameter \WIDTH 6
    connect \A { 2'00 \tpost_r }
    connect \B $auto$wreduce.cc:454:run$4091 [5:0]
    connect \S $procmux$2985_CMP
    connect \Y $procmux$2995_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-226.9"
  cell $mux $procmux$2999
    parameter \WIDTH 6
    connect \A 6'000011
    connect \B { $auto$wreduce.cc:454:run$4092 [4:0] 1'0 }
    connect \S \CA_r [47]
    connect \Y $procmux$2999_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-227.8"
  cell $mux $procmux$3002
    parameter \WIDTH 6
    connect \A $procmux$2999_Y
    connect \B $auto$wreduce.cc:454:run$4091 [5:0]
    connect \S $procmux$2985_CMP
    connect \Y $procmux$3002_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$3006
    parameter \WIDTH 6
    connect \A \latency_cycles
    connect \B 6'000001
    connect \S \CA_r [46]
    connect \Y $procmux$3006_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$3009
    parameter \WIDTH 6
    connect \A $procmux$3006_Y
    connect \B \latency_cycles
    connect \S \CA_r [47]
    connect \Y $procmux$3009_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$3012
    parameter \WIDTH 6
    connect \A $procmux$3009_Y
    connect \B $auto$wreduce.cc:454:run$4091 [5:0]
    connect \S $procmux$2985_CMP
    connect \Y $procmux$3012_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$3016
    parameter \WIDTH 6
    connect \A 6'000101
    connect \B $auto$wreduce.cc:454:run$4091 [5:0]
    connect \S $procmux$2985_CMP
    connect \Y $procmux$3016_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3021
    parameter \WIDTH 6
    connect \A $procmux$2988_Y
    connect \B { 2'00 \tpre_i }
    connect \S $logic_and$hyperram.v:164$1192_Y
    connect \Y $procmux$3021_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3025
    parameter \WIDTH 6
    connect \A $procmux$2986_Y
    connect \B 6'000100
    connect \S \rst_i
    connect \Y $0\cycle_cnt_r[5:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:252.9-252.20|hyperram.v:252.5-258.8"
  cell $mux $procmux$3028
    parameter \WIDTH 3
    connect \A 3'000
    connect \B \bus_state_r
    connect \S $procmux$2985_CMP
    connect \Y $procmux$3028_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $pmux $procmux$3030
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B { $procmux$3061_Y $procmux$3058_Y $procmux$3054_Y $procmux$3044_Y $procmux$3037_Y $procmux$3033_Y $procmux$3028_Y }
    connect \S { $eq$hyperram.v:1006$1750_Y $eq$hyperram.v:860$1531_Y $eq$hyperram.v:1038$1789_Y $eq$hyperram.v:1038$1790_Y $eq$hyperram.v:1000$1730_Y $eq$hyperram.v:1038$1794_Y $eq$hyperram.v:1003$1741_Y }
    connect \Y $procmux$3030_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:239.9-239.48|hyperram.v:239.5-247.8"
  cell $mux $procmux$3033
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'110
    connect \S $logic_or$hyperram.v:239$1210_Y
    connect \Y $procmux$3033_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:231.9-231.20|hyperram.v:231.5-236.8"
  cell $mux $procmux$3037
    parameter \WIDTH 3
    connect \A 3'110
    connect \B \bus_state_r
    connect \S $procmux$2985_CMP
    connect \Y $procmux$3037_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-226.9"
  cell $mux $procmux$3041
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$4090 [0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-227.8"
  cell $mux $procmux$3044
    parameter \WIDTH 3
    connect \A { 2'10 $auto$wreduce.cc:454:run$4090 [0] }
    connect \B \bus_state_r
    connect \S $procmux$2985_CMP
    connect \Y $procmux$3044_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$3048
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'100
    connect \S \CA_r [46]
    connect \Y $procmux$3048_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$3051
    parameter \WIDTH 3
    connect \A $procmux$3048_Y
    connect \B 3'011
    connect \S \CA_r [47]
    connect \Y $procmux$3051_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$3054
    parameter \WIDTH 3
    connect \A $procmux$3051_Y
    connect \B \bus_state_r
    connect \S $procmux$2985_CMP
    connect \Y $procmux$3054_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$3058
    parameter \WIDTH 3
    connect \A 3'010
    connect \B \bus_state_r
    connect \S $procmux$2985_CMP
    connect \Y $procmux$3058_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3061
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'001
    connect \S $logic_and$hyperram.v:164$1192_Y
    connect \Y $procmux$3061_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3065
    parameter \WIDTH 3
    connect \A $procmux$3030_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\bus_state_r[2:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:239.9-239.48|hyperram.v:239.5-247.8"
  cell $mux $procmux$3069
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B $logic_and$hyperram.v:244$1213_Y
    connect \S $logic_or$hyperram.v:239$1210_Y
    connect \Y $procmux$3069_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $pmux $procmux$3071
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B { $procmux$3073_Y $procmux$3069_Y }
    connect \S { $eq$hyperram.v:1006$1750_Y $eq$hyperram.v:1038$1794_Y }
    connect \Y $procmux$3071_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3073
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B 1'0
    connect \S $logic_and$hyperram.v:145$1185_Y
    connect \Y $procmux$3073_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3077
    parameter \WIDTH 1
    connect \A $procmux$3071_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\read_timeout_r[0:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:252.9-252.20|hyperram.v:252.5-258.8"
  cell $mux $procmux$3080
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \busy_r
    connect \S $procmux$2985_CMP
    connect \Y $procmux$3080_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $pmux $procmux$3082
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B { $procmux$3084_Y $procmux$3080_Y }
    connect \S { $eq$hyperram.v:1006$1750_Y $eq$hyperram.v:1003$1741_Y }
    connect \Y $procmux$3082_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3084
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$1185_Y
    connect \Y $procmux$3084_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3088
    parameter \WIDTH 1
    connect \A $procmux$3082_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\busy_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3096
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B \sel_i
    connect \S $logic_and$hyperram.v:145$1185_Y
    connect \Y $procmux$3096_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$3098
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B $procmux$3096_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$3098_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3101
    parameter \WIDTH 4
    connect \A $procmux$3098_Y
    connect \B 4'0000
    connect \S \rst_i
    connect \Y $0\sel_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3104
    parameter \WIDTH 1
    connect \A \valid_i
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\valid_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3112
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B \data_i
    connect \S $logic_and$hyperram.v:145$1185_Y
    connect \Y $procmux$3112_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$3114
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B $procmux$3112_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$3114_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3117
    parameter \WIDTH 32
    connect \A $procmux$3114_Y
    connect \B 0
    connect \S \rst_i
    connect \Y $0\dataw_r[31:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3125
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B \double_latency_i
    connect \S $logic_and$hyperram.v:164$1192_Y
    connect \Y $procmux$3125_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$3127
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B $procmux$3125_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$3127_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3130
    parameter \WIDTH 1
    connect \A $procmux$3127_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\double_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3138
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B \fixed_latency_i
    connect \S $logic_and$hyperram.v:164$1192_Y
    connect \Y $procmux$3138_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$3140
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B $procmux$3138_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$3140_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3143
    parameter \WIDTH 1
    connect \A $procmux$3140_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\fixed_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3151
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $ternary$hyperram.v:174$1198_Y [4:0]
    connect \S $logic_and$hyperram.v:164$1192_Y
    connect \Y $procmux$3151_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$3153
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $procmux$3151_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$3153_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3156
    parameter \WIDTH 5
    connect \A $procmux$3153_Y
    connect \B 5'01000
    connect \S \rst_i
    connect \Y $0\trmax_r[4:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3164
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B \tpost_i
    connect \S $logic_and$hyperram.v:164$1192_Y
    connect \Y $procmux$3164_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$3166
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B $procmux$3164_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$3166_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3169
    parameter \WIDTH 4
    connect \A $procmux$3166_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpost_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3177
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $auto$wreduce.cc:454:run$4097 [3:0]
    connect \S $logic_and$hyperram.v:164$1192_Y
    connect \Y $procmux$3177_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$3179
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $procmux$3177_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$3179_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3182
    parameter \WIDTH 4
    connect \A $procmux$3179_Y
    connect \B 4'0110
    connect \S \rst_i
    connect \Y $0\tacc_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3190
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B \tpre_i
    connect \S $logic_and$hyperram.v:164$1192_Y
    connect \Y $procmux$3190_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$3192
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B $procmux$3190_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$3192_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3195
    parameter \WIDTH 4
    connect \A $procmux$3192_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpre_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3203
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B \tcsh_i
    connect \S $logic_and$hyperram.v:164$1192_Y
    connect \Y $procmux$3203_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-260.10"
  cell $mux $procmux$3205
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B $procmux$3203_Y
    connect \S $eq$hyperram.v:1006$1750_Y
    connect \Y $procmux$3205_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-261.5"
  cell $mux $procmux$3208
    parameter \WIDTH 4
    connect \A $procmux$3205_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tcsh_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:95.7-95.14|hyperram.v:95.3-100.6"
  cell $mux $procmux$3211
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4101 [5:0]
    connect \B $auto$wreduce.cc:454:run$4100 [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3211_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:87.7-87.14|hyperram.v:87.3-92.6"
  cell $mux $procmux$3215
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4099 [5:0]
    connect \B $ternary$hyperram.v:89$1165_Y [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3215_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:84.6-84.21|hyperram.v:84.2-101.5"
  cell $mux $procmux$3217
    parameter \WIDTH 6
    connect \A $procmux$3211_Y
    connect \B $procmux$3215_Y
    connect \S \fixed_latency_r
    connect \Y \latency_cycles
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$hyperram.v:0$1182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $procmux$2985_CMP
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$hyperram.v:0$1814
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1051$1066$0
    connect \Y $procmux$2720_CMP
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $reduce_or $reduce_or$hyperram.v:164$1187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $reduce_or$hyperram.v:164$1187_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$4080 [0]
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \CA_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$4082 [9:0] }
    connect \Y $shiftx$hyperram.v:0$1257_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \dataw_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$4082 [9:0] }
    connect \Y $shiftx$hyperram.v:0$1259_Y
  end
  attribute \src "hyperram.v:143.21-143.36"
  cell $sub $sub$hyperram.v:143$1183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$4091 [5:0]
  end
  attribute \src "hyperram.v:221.23-221.34"
  cell $sub $sub$hyperram.v:221$1205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \trmax_r
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$4092 [4:0]
  end
  attribute \src "hyperram.v:311.21-311.35"
  cell $sub $sub$hyperram.v:311$1238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$4093 [2:0]
  end
  attribute \src "hyperram.v:89.43-89.62"
  cell $sub $sub$hyperram.v:89$1163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 2'00 }
    connect \B 2'10
    connect \Y $auto$wreduce.cc:454:run$4094 [5:0]
  end
  attribute \src "hyperram.v:89.69-89.93"
  cell $sub $sub$hyperram.v:89$1164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 1'0 }
    connect \B 2'10
    connect \Y { $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [4:0] }
  end
  attribute \src "hyperram.v:91.43-91.66"
  cell $sub $sub$hyperram.v:91$1167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4094 [5:0]
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$4095 [5:0]
  end
  attribute \src "hyperram.v:91.73-91.101"
  cell $sub $sub$hyperram.v:91$1169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A { $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [4:0] }
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$4096 [5:0]
  end
  attribute \src "hyperram.v:987.55-987.94"
  cell $sub $sub$hyperram.v:987$1700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$4084 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [7:0] }
  end
  attribute \src "hyperram.v:987.55-987.105"
  cell $sub $sub$hyperram.v:987$1702
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$4081 [0]
    connect \Y $sub$hyperram.v:987$1702_Y
  end
  attribute \src "hyperram.v:989.54-989.94"
  cell $sub $sub$hyperram.v:989$1707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$4086 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [7:0] }
  end
  attribute \src "hyperram.v:989.54-989.105"
  cell $sub $sub$hyperram.v:989$1709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$4081 [0]
    connect \Y $sub$hyperram.v:989$1709_Y
  end
  attribute \src "hyperram.v:993.51-993.66"
  cell $sub $sub$hyperram.v:993$1720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$4087 [6:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [6:0] }
  end
  attribute \src "hyperram.v:172.16-172.56"
  cell $mux $ternary$hyperram.v:172$1195
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B \tacc_i
    connect \S $ge$hyperram.v:172$1193_Y
    connect \Y $auto$wreduce.cc:454:run$4097 [3:0]
  end
  attribute \src "hyperram.v:174.17-174.65"
  cell $mux $ternary$hyperram.v:174$1198
    parameter \WIDTH 5
    connect \A 5'00100
    connect \B \trmax_i
    connect \S $ge$hyperram.v:174$1196_Y
    connect \Y $ternary$hyperram.v:174$1198_Y [4:0]
  end
  attribute \src "hyperram.v:286.16-286.43"
  cell $mux $ternary$hyperram.v:286$1231
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \hb_clkn_o
    connect \S \clk_active
    connect \Y $auto$wreduce.cc:454:run$4098 [0]
  end
  attribute \src "hyperram.v:334.20-334.89"
  cell $mux $ternary$hyperram.v:334$1251
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$4089 [0]
    connect \S \hb_rwds_oen
    connect \Y \hb_rwds_o
  end
  attribute \src "hyperram.v:89.22-89.95"
  cell $mux $ternary$hyperram.v:89$1165
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$4094 [5:0]
    connect \S \double_latency_r
    connect \Y $ternary$hyperram.v:89$1165_Y [5:0]
  end
  attribute \src "hyperram.v:91.22-91.103"
  cell $mux $ternary$hyperram.v:91$1170
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4096 [5:0]
    connect \B $auto$wreduce.cc:454:run$4095 [5:0]
    connect \S \double_latency_r
    connect \Y $auto$wreduce.cc:454:run$4099 [5:0]
  end
  attribute \src "hyperram.v:97.22-97.96"
  cell $mux $ternary$hyperram.v:97$1173
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$4094 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $auto$wreduce.cc:454:run$4100 [5:0]
  end
  attribute \src "hyperram.v:99.22-99.104"
  cell $mux $ternary$hyperram.v:99$1178
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4096 [5:0]
    connect \B $auto$wreduce.cc:454:run$4095 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $auto$wreduce.cc:454:run$4101 [5:0]
  end
  attribute \src "hyperram.v:1012.3-1012.39"
  cell $assert \_busy_
    connect \A $formal$hyperram.v:1012$1142_CHECK
    connect \EN $formal$hyperram.v:848$1086_EN
  end
  attribute \src "hyperram.v:947.4-947.135"
  cell $assert \_ca_then_write_latency_
    connect \A $formal$hyperram.v:947$1122_CHECK
    connect \EN $formal$hyperram.v:947$1122_EN
  end
  attribute \src "hyperram.v:974.4-974.66"
  cell $assert \_cycle_cnt_
    connect \A $formal$hyperram.v:974$1130_CHECK
    connect \EN $formal$hyperram.v:974$1130_EN
  end
  attribute \src "hyperram.v:1052.5-1052.57"
  cell $assert \_data_hb_read_
    connect \A $formal$hyperram.v:1052$1153_CHECK
    connect \EN $formal$hyperram.v:1052$1153_EN
  end
  attribute \src "hyperram.v:1044.3-1044.41"
  cell $assert \_data_o_
    connect \A $formal$hyperram.v:1029$1147_CHECK
    connect \EN $formal$hyperram.v:848$1086_EN
  end
  attribute \src "hyperram.v:1015.4-1015.40"
  cell $assert \_entering_busy_
    connect \A $formal$hyperram.v:1015$1143_CHECK
    connect \EN $formal$hyperram.v:1015$1143_EN
  end
  attribute \src "hyperram.v:965.4-965.50"
  cell $assert \_exit_read_
    connect \A $formal$hyperram.v:965$1128_CHECK
    connect \EN $formal$hyperram.v:965$1128_EN
  end
  attribute \src "hyperram.v:1018.4-1018.39"
  cell $assert \_exiting_busy_
    connect \A $formal$hyperram.v:1018$1144_CHECK
    connect \EN $formal$hyperram.v:1018$1144_EN
  end
  attribute \src "hyperram.v:931.5-931.60"
  cell $assert \_hb_clk_active_
    connect \A $formal$hyperram.v:931$1118_CHECK
    connect \EN $formal$hyperram.v:931$1118_EN
  end
  attribute \src "hyperram.v:929.4-929.52"
  cell $assert \_hb_clk_clkn_
    connect \A $formal$hyperram.v:929$1117_CHECK
    connect \EN $formal$hyperram.v:926$1114_EN
  end
  attribute \src "hyperram.v:927.4-927.38"
  cell $assert \_hb_clk_low_
    connect \A $formal$hyperram.v:927$1115_CHECK
    connect \EN $formal$hyperram.v:926$1114_EN
  end
  attribute \src "hyperram.v:928.4-928.39"
  cell $assert \_hb_clkn_low_
    connect \A $formal$hyperram.v:928$1116_CHECK
    connect \EN $formal$hyperram.v:926$1114_EN
  end
  attribute \src "hyperram.v:926.4-926.34"
  cell $assert \_hb_csn_
    connect \A $formal$hyperram.v:926$1114_CHECK
    connect \EN $formal$hyperram.v:926$1114_EN
  end
  attribute \src "hyperram.v:885.4-885.38"
  cell $assert \_hb_dq_noen_
    connect \A $formal$hyperram.v:885$1099_CHECK
    connect \EN $formal$hyperram.v:885$1099_EN
  end
  attribute \src "hyperram.v:883.4-883.37"
  cell $assert \_hb_dq_oen_
    connect \A $formal$hyperram.v:883$1098_CHECK
    connect \EN $formal$hyperram.v:883$1098_EN
  end
  attribute \src "hyperram.v:913.4-913.42"
  cell $assert \_hb_rwds_noen_
    connect \A $formal$hyperram.v:913$1111_CHECK
    connect \EN $formal$hyperram.v:913$1111_EN
  end
  attribute \src "hyperram.v:919.5-919.42"
  cell $assert \_hb_rwds_o_low_
    connect \A $formal$hyperram.v:919$1113_CHECK
    connect \EN $formal$hyperram.v:919$1113_EN
  end
  attribute \src "hyperram.v:917.5-917.64"
  cell $assert \_hb_rwds_o_sel_
    connect \A $formal$hyperram.v:917$1112_CHECK
    connect \EN $formal$hyperram.v:917$1112_EN
  end
  attribute \src "hyperram.v:911.4-911.41"
  cell $assert \_hb_rwds_oen_
    connect \A $formal$hyperram.v:911$1110_CHECK
    connect \EN $formal$hyperram.v:911$1110_EN
  end
  attribute \src "hyperram.v:937.3-937.55"
  cell $assert \_idle_after_rst_
    connect \A $formal$hyperram.v:937$1119_CHECK
    connect \EN $formal$hyperram.v:937$1119_EN
  end
  attribute \src "hyperram.v:941.4-941.83"
  cell $assert \_idle_then_pre_
    connect \A $formal$hyperram.v:941$1120_CHECK
    connect \EN $formal$hyperram.v:941$1120_EN
  end
  attribute \src "hyperram.v:953.4-953.153"
  cell $assert \_latency_then_write_read_
    connect \A $formal$hyperram.v:953$1124_CHECK
    connect \EN $formal$hyperram.v:953$1124_EN
  end
  attribute \src "hyperram.v:980.4-980.48"
  cell $assert \_load_cnt_ca_
    connect \A $formal$hyperram.v:980$1132_CHECK
    connect \EN $formal$hyperram.v:980$1132_EN
  end
  attribute \src "hyperram.v:987.5-987.106"
  cell $assert \_load_cnt_fixed_latency_
    connect \A $formal$hyperram.v:987$1134_CHECK
    connect \EN $formal$hyperram.v:987$1134_EN
  end
  attribute \src "hyperram.v:1007.4-1007.55"
  cell $assert \_load_cnt_idle_
    connect \A $formal$hyperram.v:1007$1141_CHECK
    connect \EN $formal$hyperram.v:1007$1141_EN
  end
  attribute \src "hyperram.v:1004.4-1004.56"
  cell $assert \_load_cnt_post_
    connect \A $formal$hyperram.v:1004$1140_CHECK
    connect \EN $formal$hyperram.v:1004$1140_EN
  end
  attribute \src "hyperram.v:977.4-977.54"
  cell $assert \_load_cnt_pre_
    connect \A $formal$hyperram.v:977$1131_CHECK
    connect \EN $formal$hyperram.v:977$1131_EN
  end
  attribute \src "hyperram.v:993.4-993.68"
  cell $assert \_load_cnt_read_tout_
    connect \A $formal$hyperram.v:993$1136_CHECK
    connect \EN $formal$hyperram.v:993$1136_EN
  end
  attribute \src "hyperram.v:989.5-989.106"
  cell $assert \_load_cnt_rwds_latency_
    connect \A $formal$hyperram.v:989$1135_CHECK
    connect \EN $formal$hyperram.v:989$1135_EN
  end
  attribute \src "hyperram.v:1001.4-1001.54"
  cell $assert \_load_cnt_write_mem_
    connect \A $formal$hyperram.v:1001$1139_CHECK
    connect \EN $formal$hyperram.v:1001$1139_EN
  end
  attribute \src "hyperram.v:983.4-983.53"
  cell $assert \_load_cnt_write_reg_
    connect \A $formal$hyperram.v:983$1133_CHECK
    connect \EN $formal$hyperram.v:983$1133_EN
  end
  attribute \src "hyperram.v:997.5-997.54"
  cell $assert \_load_rd_cnt_read_mem_
    connect \A $formal$hyperram.v:997$1138_CHECK
    connect \EN $formal$hyperram.v:997$1138_EN
  end
  attribute \src "hyperram.v:995.5-995.54"
  cell $assert \_load_rd_cnt_read_reg_
    connect \A $formal$hyperram.v:995$1137_CHECK
    connect \EN $formal$hyperram.v:995$1137_EN
  end
  attribute \src "hyperram.v:1024.4-1024.37"
  cell $assert \_not_ready_
    connect \A $formal$hyperram.v:1024$1146_CHECK
    connect \EN $formal$hyperram.v:1024$1146_EN
  end
  attribute \src "hyperram.v:959.4-959.84"
  cell $assert \_post_then_idle_
    connect \A $formal$hyperram.v:959$1126_CHECK
    connect \EN $formal$hyperram.v:959$1126_EN
  end
  attribute \src "hyperram.v:944.4-944.79"
  cell $assert \_pre_then_ca_
    connect \A $formal$hyperram.v:944$1121_CHECK
    connect \EN $formal$hyperram.v:944$1121_EN
  end
  attribute \src "hyperram.v:1047.4-1047.70"
  cell $assert \_read_cnt_changing_
    connect \A $formal$hyperram.v:1047$1152_CHECK
    connect \EN $formal$hyperram.v:1047$1152_EN
  end
  attribute \src "hyperram.v:956.4-956.84"
  cell $assert \_read_then_post_
    connect \A $formal$hyperram.v:956$1125_CHECK
    connect \EN $formal$hyperram.v:956$1125_EN
  end
  attribute \src "hyperram.v:1035.5-1035.50"
  cell $assert \_read_timeout_0_
    connect \A $formal$hyperram.v:1035$1149_CHECK
    connect \EN $formal$hyperram.v:1035$1149_EN
  end
  attribute \src "hyperram.v:1033.5-1033.49"
  cell $assert \_read_timeout_1_
    connect \A $formal$hyperram.v:1033$1148_CHECK
    connect \EN $formal$hyperram.v:1033$1148_EN
  end
  attribute \src "hyperram.v:1039.4-1039.52"
  cell $assert \_read_timeout_clr_
    connect \A $formal$hyperram.v:1039$1150_CHECK
    connect \EN $formal$hyperram.v:1039$1150_EN
  end
  attribute \src "hyperram.v:1021.4-1021.42"
  cell $assert \_ready_till_busop_
    connect \A $formal$hyperram.v:1021$1145_CHECK
    connect \EN $formal$hyperram.v:1021$1145_EN
  end
  attribute \src "hyperram.v:968.4-968.51"
  cell $assert \_start_hb_op_
    connect \A $formal$hyperram.v:968$1129_CHECK
    connect \EN $formal$hyperram.v:968$1129_EN
  end
  attribute \src "hyperram.v:962.4-962.65"
  cell $assert \_state_change_
    connect \A $formal$hyperram.v:962$1127_CHECK
    connect \EN $formal$hyperram.v:962$1127_EN
  end
  attribute \src "hyperram.v:1066.4-1066.55"
  cell $assert \_store_data_wr_
    connect \A $formal$hyperram.v:1066$1158_CHECK
    connect \EN $formal$hyperram.v:1066$1158_EN
  end
  attribute \src "hyperram.v:1069.4-1069.55"
  cell $assert \_store_rd_wr_
    connect \A $formal$hyperram.v:1069$1161_CHECK
    connect \EN $formal$hyperram.v:1066$1158_EN
  end
  attribute \src "hyperram.v:1068.4-1068.62"
  cell $assert \_store_reg_acc_
    connect \A $formal$hyperram.v:1068$1160_CHECK
    connect \EN $formal$hyperram.v:1066$1158_EN
  end
  attribute \src "hyperram.v:1067.4-1067.49"
  cell $assert \_store_sel_
    connect \A $formal$hyperram.v:1067$1159_CHECK
    connect \EN $formal$hyperram.v:1066$1158_EN
  end
  attribute \src "hyperram.v:854.3-854.43"
  cell $assert \_tacc_gte_2_
    connect \A $formal$hyperram.v:854$1087_CHECK
    connect \EN $formal$hyperram.v:848$1086_EN
  end
  attribute \src "hyperram.v:871.5-871.51"
  cell $assert \_tacc_load_
    connect \A $formal$hyperram.v:871$1094_CHECK
    connect \EN $formal$hyperram.v:871$1094_EN
  end
  attribute \src "hyperram.v:873.5-873.46"
  cell $assert \_tacc_past_
    connect \A $formal$hyperram.v:873$1095_CHECK
    connect \EN $formal$hyperram.v:873$1095_EN
  end
  attribute \src "hyperram.v:861.4-861.48"
  cell $assert \_tcsh_load_
    connect \A $formal$hyperram.v:861$1089_CHECK
    connect \EN $formal$hyperram.v:861$1089_EN
  end
  attribute \src "hyperram.v:863.4-863.51"
  cell $assert \_tpost_load_
    connect \A $formal$hyperram.v:863$1091_CHECK
    connect \EN $formal$hyperram.v:861$1089_EN
  end
  attribute \src "hyperram.v:862.4-862.48"
  cell $assert \_tpre_load_
    connect \A $formal$hyperram.v:862$1090_CHECK
    connect \EN $formal$hyperram.v:861$1089_EN
  end
  attribute \src "hyperram.v:855.3-855.48"
  cell $assert \_trmax_gte_4_
    connect \A $formal$hyperram.v:855$1088_CHECK
    connect \EN $formal$hyperram.v:848$1086_EN
  end
  attribute \src "hyperram.v:866.5-866.54"
  cell $assert \_trmax_load_
    connect \A $formal$hyperram.v:866$1092_CHECK
    connect \EN $formal$hyperram.v:866$1092_EN
  end
  attribute \src "hyperram.v:868.5-868.51"
  cell $assert \_trmax_past_
    connect \A $formal$hyperram.v:868$1093_CHECK
    connect \EN $formal$hyperram.v:868$1093_EN
  end
  attribute \src "hyperram.v:950.4-950.86"
  cell $assert \_write_then_post_
    connect \A $formal$hyperram.v:950$1123_CHECK
    connect \EN $formal$hyperram.v:950$1123_EN
  end
  connect $auto$wreduce.cc:454:run$4080 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4081 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4082 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$4083 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4084 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$4085 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4086 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$4087 [31:7] 25'0000000000000000000000000
  connect $auto$wreduce.cc:454:run$4090 [2:1] 2'10
  connect $auto$wreduce.cc:454:run$4094 [30:6] { $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] $auto$wreduce.cc:454:run$4094 [31] }
  connect $sub$hyperram.v:89$1164_Y [30:5] { $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] $sub$hyperram.v:89$1164_Y [31] }
  connect $sub$hyperram.v:987$1700_Y [30:8] { $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] $sub$hyperram.v:987$1700_Y [31] }
  connect $sub$hyperram.v:989$1707_Y [30:8] { $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] $sub$hyperram.v:989$1707_Y [31] }
  connect $sub$hyperram.v:993$1720_Y [30:7] { $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] $sub$hyperram.v:993$1720_Y [31] }
  connect \CA_0 \CA_r [7:0]
  connect \CA_1 \CA_r [15:8]
  connect \CA_2 \CA_r [23:16]
  connect \CA_3 \CA_r [31:24]
  connect \CA_4 \CA_r [39:32]
  connect \CA_5 \CA_r [47:40]
  connect \data_o \datar_r
  connect \datar_0 \datar_r [7:0]
  connect \datar_1 \datar_r [15:8]
  connect \datar_2 \datar_r [23:16]
  connect \datar_3 \datar_r [31:24]
  connect \dataw_0 \dataw_r [7:0]
  connect \dataw_1 \dataw_r [15:8]
  connect \dataw_2 \dataw_r [23:16]
  connect \dataw_3 \dataw_r [31:24]
  connect \hb_clk_o \bus_clk_r
  connect \hb_rst_o \rst_i
  connect \read_op \CA_r [47]
  connect \read_timeout_o \read_timeout_r
  connect \reg_access \CA_r [46]
end
attribute \keep 1
attribute \hdlname "\\wb_hyperram"
attribute \top 1
attribute \src "wb_hyperram.v:2.1-559.10"
module \wb_hyperram
  parameter \BASE_ADDR 805306368
  parameter \MEM_SIZE 67108864
  parameter \HB_RAM_BASE_MASK 32'11111100000000000000000000000000
  parameter \HB_RAM_BASE 805306368
  parameter \HB_REG_BASE_MASK 32'11111111111111111111111100000000
  parameter \HB_REG_BASE 872480768
  parameter \CSR_BASE_MASK 32'11111111111111111111111100000000
  parameter \CSR_BASE 872546304
  parameter \CSR_LATENCY_BASE 872546304
  parameter \CSR_TPRE_TPOST_BASE 872546308
  parameter \CSR_TCSH_BASE 872546312
  parameter \CSR_TRMAX_BASE 872546316
  parameter \CSR_STATUS_BASE 872546320
  parameter \WB_RST 0
  parameter \WB_IDLE 1
  parameter \WB_WAITING 2
  parameter \WB_FINISH 3
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:239$118_EN[0:0]$872
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:240$120_CHECK[0:0]$874
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:242$124_CHECK[0:0]$881
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:243$126_CHECK[0:0]$885
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:254$128_CHECK[0:0]$357
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:254$128_EN[0:0]$358
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:256$129_CHECK[0:0]$359
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:256$129_EN[0:0]$360
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:260$130_CHECK[0:0]$361
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:260$130_EN[0:0]$362
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:265$131_CHECK[0:0]$363
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:265$131_EN[0:0]$364
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:267$132_CHECK[0:0]$365
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:267$132_EN[0:0]$366
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:272$133_CHECK[0:0]$367
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:272$133_EN[0:0]$368
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:274$134_CHECK[0:0]$369
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:274$134_EN[0:0]$370
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:306$135_CHECK[0:0]$371
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:306$135_EN[0:0]$372
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:307$136_CHECK[0:0]$373
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:311$137_CHECK[0:0]$375
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:311$137_EN[0:0]$376
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:312$138_CHECK[0:0]$377
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:313$139_CHECK[0:0]$379
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:314$140_CHECK[0:0]$381
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:315$141_CHECK[0:0]$383
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:316$142_CHECK[0:0]$385
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:320$143_CHECK[0:0]$387
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:320$143_EN[0:0]$388
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:321$144_CHECK[0:0]$389
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:322$145_CHECK[0:0]$391
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:323$146_CHECK[0:0]$393
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:324$147_CHECK[0:0]$395
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:333$148_CHECK[0:0]$397
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:334$149_CHECK[0:0]$399
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:335$150_CHECK[0:0]$401
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:336$151_CHECK[0:0]$403
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:340$152_CHECK[0:0]$405
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:343$153_CHECK[0:0]$407
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:346$154_CHECK[0:0]$409
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:349$155_CHECK[0:0]$411
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:354$156_CHECK[0:0]$413
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:370$157_CHECK[0:0]$415
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:384$158_CHECK[0:0]$417
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:399$159_CHECK[0:0]$419
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:413$160_CHECK[0:0]$421
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:429$161_CHECK[0:0]$423
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:445$162_CHECK[0:0]$425
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:458$163_CHECK[0:0]$427
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:474$164_CHECK[0:0]$429
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:494$165_CHECK[0:0]$431
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:508$166_CHECK[0:0]$433
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:508$166_EN[0:0]$434
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:515$167_CHECK[0:0]$435
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:515$167_EN[0:0]$436
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:517$168_CHECK[0:0]$437
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:517$168_EN[0:0]$438
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:519$169_CHECK[0:0]$439
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:519$169_EN[0:0]$440
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:521$170_CHECK[0:0]$441
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:521$170_EN[0:0]$442
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:523$171_CHECK[0:0]$443
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:523$171_EN[0:0]$444
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:530$172_CHECK[0:0]$445
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:530$172_EN[0:0]$446
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:532$173_CHECK[0:0]$447
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:532$173_EN[0:0]$448
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:534$174_CHECK[0:0]$449
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:534$174_EN[0:0]$450
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:536$175_CHECK[0:0]$451
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:536$175_EN[0:0]$452
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:543$176_CHECK[0:0]$453
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:543$176_EN[0:0]$454
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:545$177_CHECK[0:0]$455
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:545$177_EN[0:0]$456
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:551$178_CHECK[0:0]$457
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:551$178_EN[0:0]$458
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:553$179_CHECK[0:0]$459
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire $0$formal$wb_hyperram.v:553$179_EN[0:0]$460
  attribute \src "wb_hyperram.v:209.2-219.5"
  wire $0\csr_ack_r[0:0]
  attribute \src "wb_hyperram.v:246.1-556.4"
  wire width 2 $0\wb_state[1:0]
  wire $and$wb_hyperram.v:0$461_Y
  wire $and$wb_hyperram.v:0$470_Y
  wire $and$wb_hyperram.v:0$474_Y
  wire $and$wb_hyperram.v:0$492_Y
  wire $and$wb_hyperram.v:0$505_Y
  attribute \src "wb_hyperram.v:101.31-101.59"
  wire $and$wb_hyperram.v:101$207_Y
  attribute \src "wb_hyperram.v:101.31-101.74"
  wire $and$wb_hyperram.v:101$208_Y
  attribute \src "wb_hyperram.v:115.31-115.62"
  wire $and$wb_hyperram.v:115$211_Y
  attribute \src "wb_hyperram.v:115.31-115.77"
  wire $and$wb_hyperram.v:115$212_Y
  attribute \src "wb_hyperram.v:129.31-129.56"
  wire $and$wb_hyperram.v:129$215_Y
  attribute \src "wb_hyperram.v:129.31-129.71"
  wire $and$wb_hyperram.v:129$216_Y
  attribute \src "wb_hyperram.v:143.31-143.57"
  wire $and$wb_hyperram.v:143$219_Y
  attribute \src "wb_hyperram.v:143.31-143.72"
  wire $and$wb_hyperram.v:143$220_Y
  attribute \src "wb_hyperram.v:198.12-198.41"
  wire width 32 $and$wb_hyperram.v:198$225_Y
  attribute \src "wb_hyperram.v:198.64-198.93"
  wire width 32 $and$wb_hyperram.v:198$227_Y
  attribute \src "wb_hyperram.v:221.66-221.87"
  wire $and$wb_hyperram.v:221$237_Y
  attribute \src "wb_hyperram.v:61.19-61.49"
  wire width 32 $and$wb_hyperram.v:61$193_Y
  attribute \src "wb_hyperram.v:63.19-63.49"
  wire width 32 $and$wb_hyperram.v:63$194_Y
  wire $auto$clk2fflogic.cc:156:execute$4351
  wire $auto$clk2fflogic.cc:156:execute$4361
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4353
  wire $auto$clk2fflogic.cc:192:execute$4357
  wire $auto$clk2fflogic.cc:192:execute$4367
  wire $auto$rtlil.cc:2167:Eqx$4356
  wire $auto$rtlil.cc:2817:Anyseq$4736
  wire $auto$rtlil.cc:2817:Anyseq$4738
  wire $auto$rtlil.cc:2817:Anyseq$4740
  wire $auto$rtlil.cc:2817:Anyseq$4742
  wire $auto$rtlil.cc:2817:Anyseq$4744
  wire $auto$rtlil.cc:2817:Anyseq$4746
  wire $auto$rtlil.cc:2817:Anyseq$4748
  wire $auto$rtlil.cc:2817:Anyseq$4750
  wire $auto$rtlil.cc:2817:Anyseq$4752
  wire $auto$rtlil.cc:2817:Anyseq$4754
  wire $auto$rtlil.cc:2817:Anyseq$4756
  wire $auto$rtlil.cc:2817:Anyseq$4758
  wire $auto$rtlil.cc:2817:Anyseq$4760
  wire $auto$rtlil.cc:2817:Anyseq$4762
  wire $auto$rtlil.cc:2817:Anyseq$4764
  wire $auto$rtlil.cc:2817:Anyseq$4766
  wire $auto$rtlil.cc:2817:Anyseq$4768
  wire $auto$rtlil.cc:2817:Anyseq$4770
  wire $auto$rtlil.cc:2817:Anyseq$4772
  wire $auto$rtlil.cc:2817:Anyseq$4774
  wire $auto$rtlil.cc:2817:Anyseq$4776
  wire $auto$rtlil.cc:2817:Anyseq$4778
  wire $auto$rtlil.cc:2817:Anyseq$4780
  wire $auto$rtlil.cc:2817:Anyseq$4782
  wire $auto$rtlil.cc:2817:Anyseq$4784
  wire $auto$rtlil.cc:2817:Anyseq$4786
  wire $auto$rtlil.cc:2817:Anyseq$4788
  wire $auto$rtlil.cc:2817:Anyseq$4790
  wire $auto$rtlil.cc:2817:Anyseq$4792
  wire $auto$rtlil.cc:2817:Anyseq$4794
  wire $auto$rtlil.cc:2817:Anyseq$4796
  wire $auto$rtlil.cc:2817:Anyseq$4798
  wire $auto$rtlil.cc:2817:Anyseq$4800
  wire $auto$rtlil.cc:2817:Anyseq$4802
  wire $auto$rtlil.cc:2817:Anyseq$4804
  wire $auto$rtlil.cc:2817:Anyseq$4806
  wire $auto$rtlil.cc:2817:Anyseq$4808
  wire $auto$rtlil.cc:2817:Anyseq$4810
  wire $auto$rtlil.cc:2817:Anyseq$4812
  wire $auto$rtlil.cc:2817:Anyseq$4814
  wire $auto$rtlil.cc:2817:Anyseq$4816
  wire $auto$rtlil.cc:2817:Anyseq$4818
  wire $auto$rtlil.cc:2817:Anyseq$4820
  wire $auto$rtlil.cc:2817:Anyseq$4822
  wire $auto$rtlil.cc:2817:Anyseq$4824
  wire $auto$rtlil.cc:2817:Anyseq$4826
  wire $auto$rtlil.cc:2817:Anyseq$4828
  wire $auto$rtlil.cc:2817:Anyseq$4830
  wire $auto$rtlil.cc:2817:Anyseq$4832
  wire $auto$rtlil.cc:2817:Anyseq$4834
  wire $auto$rtlil.cc:2817:Anyseq$4836
  wire $auto$rtlil.cc:2817:Anyseq$4838
  wire $auto$rtlil.cc:2817:Anyseq$4840
  wire $auto$rtlil.cc:2817:Anyseq$4842
  wire $auto$rtlil.cc:2817:Anyseq$4844
  wire $auto$rtlil.cc:2817:Anyseq$4846
  wire $auto$rtlil.cc:2817:Anyseq$4848
  wire $auto$rtlil.cc:2817:Anyseq$4850
  wire $auto$rtlil.cc:2817:Anyseq$4852
  wire $auto$rtlil.cc:2817:Anyseq$4854
  wire $auto$rtlil.cc:2817:Anyseq$4856
  wire $auto$rtlil.cc:2817:Anyseq$4858
  wire $auto$rtlil.cc:2817:Anyseq$4860
  wire $auto$rtlil.cc:2817:Anyseq$4862
  wire $auto$rtlil.cc:2817:Anyseq$4864
  wire $auto$rtlil.cc:2817:Anyseq$4866
  wire $auto$rtlil.cc:2817:Anyseq$4868
  wire $auto$rtlil.cc:2817:Anyseq$4870
  wire $auto$rtlil.cc:2817:Anyseq$4872
  wire $auto$rtlil.cc:2817:Anyseq$4874
  wire $auto$rtlil.cc:2817:Anyseq$4876
  wire $auto$rtlil.cc:2817:Anyseq$4878
  wire $auto$rtlil.cc:2817:Anyseq$4880
  wire $auto$rtlil.cc:2817:Anyseq$4882
  wire $auto$rtlil.cc:2817:Anyseq$4884
  attribute \src "wb_hyperram.v:198.11-198.57"
  wire $eq$wb_hyperram.v:198$226_Y
  attribute \src "wb_hyperram.v:198.63-198.109"
  wire $eq$wb_hyperram.v:198$228_Y
  attribute \src "wb_hyperram.v:306.6-306.24"
  wire $eq$wb_hyperram.v:306$523_Y
  attribute \src "wb_hyperram.v:311.6-311.28"
  wire $eq$wb_hyperram.v:311$526_Y
  attribute \src "wb_hyperram.v:314.10-314.17"
  wire $eq$wb_hyperram.v:314$527_Y
  attribute \src "wb_hyperram.v:315.10-315.17"
  wire $eq$wb_hyperram.v:315$528_Y
  attribute \src "wb_hyperram.v:316.10-316.17"
  wire $eq$wb_hyperram.v:316$529_Y
  attribute \src "wb_hyperram.v:317.10-317.17"
  wire $eq$wb_hyperram.v:317$530_Y
  attribute \src "wb_hyperram.v:320.6-320.27"
  wire $eq$wb_hyperram.v:320$531_Y
  attribute \src "wb_hyperram.v:349.40-349.50"
  wire $eq$wb_hyperram.v:349$569_Y
  attribute \src "wb_hyperram.v:363.12-363.28"
  wire $eq$wb_hyperram.v:363$583_Y
  attribute \src "wb_hyperram.v:365.12-365.78"
  wire $eq$wb_hyperram.v:365$587_Y
  attribute \src "wb_hyperram.v:366.12-366.39"
  wire $eq$wb_hyperram.v:366$589_Y
  attribute \src "wb_hyperram.v:377.12-377.28"
  wire $eq$wb_hyperram.v:377$600_Y
  attribute \src "wb_hyperram.v:379.12-379.43"
  wire $eq$wb_hyperram.v:379$604_Y
  attribute \src "wb_hyperram.v:391.12-391.28"
  wire $eq$wb_hyperram.v:391$617_Y
  attribute \src "wb_hyperram.v:392.12-392.29"
  wire $eq$wb_hyperram.v:392$619_Y
  attribute \src "wb_hyperram.v:394.12-394.72"
  wire $eq$wb_hyperram.v:394$623_Y
  attribute \src "wb_hyperram.v:406.12-406.30"
  wire $eq$wb_hyperram.v:406$636_Y
  attribute \src "wb_hyperram.v:408.12-408.44"
  wire $eq$wb_hyperram.v:408$640_Y
  attribute \src "wb_hyperram.v:419.12-419.39"
  wire $eq$wb_hyperram.v:419$652_Y
  attribute \src "wb_hyperram.v:421.12-421.47"
  wire $eq$wb_hyperram.v:421$656_Y
  attribute \src "wb_hyperram.v:434.12-434.21"
  wire $eq$wb_hyperram.v:434$667_Y
  attribute \src "wb_hyperram.v:436.12-436.44"
  wire $eq$wb_hyperram.v:436$670_Y
  attribute \src "wb_hyperram.v:437.12-437.39"
  wire $eq$wb_hyperram.v:437$672_Y
  attribute \src "wb_hyperram.v:438.12-438.39"
  wire $eq$wb_hyperram.v:438$674_Y
  attribute \src "wb_hyperram.v:450.12-450.28"
  wire $eq$wb_hyperram.v:450$683_Y
  attribute \src "wb_hyperram.v:452.12-452.44"
  wire $eq$wb_hyperram.v:452$687_Y
  attribute \src "wb_hyperram.v:465.12-465.29"
  wire $eq$wb_hyperram.v:465$700_Y
  attribute \src "wb_hyperram.v:482.12-482.28"
  wire $eq$wb_hyperram.v:482$716_Y
  attribute \src "wb_hyperram.v:483.12-483.29"
  wire $eq$wb_hyperram.v:483$718_Y
  attribute \src "wb_hyperram.v:486.12-486.39"
  wire $eq$wb_hyperram.v:486$723_Y
  attribute \src "wb_hyperram.v:487.12-487.39"
  wire $eq$wb_hyperram.v:487$725_Y
  attribute \src "wb_hyperram.v:503.12-503.44"
  wire $eq$wb_hyperram.v:503$740_Y
  attribute \src "wb_hyperram.v:51.48-51.88"
  wire $eq$wb_hyperram.v:51$190_Y
  attribute \src "wb_hyperram.v:514.66-514.95"
  wire $eq$wb_hyperram.v:514$756_Y
  attribute \src "wb_hyperram.v:515.36-515.50"
  wire $eq$wb_hyperram.v:515$758_Y
  attribute \src "wb_hyperram.v:516.47-516.77"
  wire $eq$wb_hyperram.v:516$762_Y
  attribute \src "wb_hyperram.v:517.32-517.96"
  wire $eq$wb_hyperram.v:517$764_Y
  attribute \src "wb_hyperram.v:518.47-518.80"
  wire $eq$wb_hyperram.v:518$768_Y
  attribute \src "wb_hyperram.v:519.34-519.73"
  wire $eq$wb_hyperram.v:519$770_Y
  attribute \src "wb_hyperram.v:520.47-520.75"
  wire $eq$wb_hyperram.v:520$774_Y
  attribute \src "wb_hyperram.v:521.30-521.64"
  wire $eq$wb_hyperram.v:521$776_Y
  attribute \src "wb_hyperram.v:522.47-522.74"
  wire $eq$wb_hyperram.v:522$780_Y
  attribute \src "wb_hyperram.v:523.30-523.63"
  wire $eq$wb_hyperram.v:523$782_Y
  attribute \src "wb_hyperram.v:528.86-528.110"
  wire $eq$wb_hyperram.v:528$794_Y
  attribute \src "wb_hyperram.v:529.8-529.45"
  wire $eq$wb_hyperram.v:529$796_Y
  attribute \src "wb_hyperram.v:530.34-530.89"
  wire $eq$wb_hyperram.v:530$797_Y
  attribute \src "wb_hyperram.v:531.8-531.48"
  wire $eq$wb_hyperram.v:531$798_Y
  attribute \src "wb_hyperram.v:532.36-532.67"
  wire $eq$wb_hyperram.v:532$799_Y
  attribute \src "wb_hyperram.v:533.8-533.43"
  wire $eq$wb_hyperram.v:533$800_Y
  attribute \src "wb_hyperram.v:534.32-534.55"
  wire $eq$wb_hyperram.v:534$801_Y
  attribute \src "wb_hyperram.v:536.31-536.53"
  wire $eq$wb_hyperram.v:536$803_Y
  attribute \src "wb_hyperram.v:543.29-543.53"
  wire $eq$wb_hyperram.v:543$814_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:254$128_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:254$128_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:256$129_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:256$129_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:260$130_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:260$130_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:265$131_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:265$131_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:267$132_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:267$132_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:272$133_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:272$133_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:274$134_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:274$134_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:306$135_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:306$135_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:307$136_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:311$137_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:311$137_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:312$138_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:313$139_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:314$140_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:315$141_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:316$142_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:320$143_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:320$143_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:321$144_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:322$145_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:323$146_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:324$147_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:333$148_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:334$149_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:335$150_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:336$151_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:340$152_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:343$153_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:346$154_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:349$155_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:354$156_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:370$157_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:384$158_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:399$159_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:413$160_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:429$161_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:445$162_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:458$163_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:474$164_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:494$165_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:508$166_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:508$166_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:515$167_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:515$167_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:517$168_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:517$168_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:519$169_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:519$169_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:521$170_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:521$170_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:523$171_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:523$171_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:530$172_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:530$172_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:532$173_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:532$173_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:534$174_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:534$174_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:536$175_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:536$175_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:543$176_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:543$176_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:545$177_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:545$177_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:551$178_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:551$178_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:553$179_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:553$179_EN
  attribute \src "wb_hyperram.v:333.42-333.57"
  wire $gt$wb_hyperram.v:333$538_Y
  attribute \src "wb_hyperram.v:336.38-336.46"
  wire $gt$wb_hyperram.v:336$554_Y
  attribute \src "wb_hyperram.v:340.39-340.47"
  wire $gt$wb_hyperram.v:340$560_Y
  attribute \src "wb_hyperram.v:343.39-343.47"
  wire $gt$wb_hyperram.v:343$563_Y
  attribute \src "wb_hyperram.v:346.39-346.49"
  wire $gt$wb_hyperram.v:346$566_Y
  attribute \src "wb_hyperram.v:101.10-101.74"
  wire $logic_and$wb_hyperram.v:101$209_Y
  attribute \src "wb_hyperram.v:115.10-115.77"
  wire $logic_and$wb_hyperram.v:115$213_Y
  attribute \src "wb_hyperram.v:129.10-129.71"
  wire $logic_and$wb_hyperram.v:129$217_Y
  attribute \src "wb_hyperram.v:143.10-143.72"
  wire $logic_and$wb_hyperram.v:143$221_Y
  attribute \src "wb_hyperram.v:254.10-254.15"
  wire $logic_and$wb_hyperram.v:254$464_Y
  attribute \src "wb_hyperram.v:254.26-254.31"
  wire $logic_and$wb_hyperram.v:254$468_Y
  attribute \src "wb_hyperram.v:255.17-255.22"
  wire $logic_and$wb_hyperram.v:255$473_Y
  attribute \src "wb_hyperram.v:256.7-256.12"
  wire $logic_and$wb_hyperram.v:256$477_Y
  attribute \src "wb_hyperram.v:256.26-256.31"
  wire $logic_and$wb_hyperram.v:256$481_Y
  attribute \src "wb_hyperram.v:272.7-272.12"
  wire $logic_and$wb_hyperram.v:272$495_Y
  attribute \src "wb_hyperram.v:272.27-272.32"
  wire $logic_and$wb_hyperram.v:272$499_Y
  attribute \src "wb_hyperram.v:273.11-273.16"
  wire $logic_and$wb_hyperram.v:273$504_Y
  attribute \src "wb_hyperram.v:274.7-274.12"
  wire $logic_and$wb_hyperram.v:274$508_Y
  attribute \src "wb_hyperram.v:274.27-274.32"
  wire $logic_and$wb_hyperram.v:274$512_Y
  attribute \src "wb_hyperram.v:279.6-279.34"
  wire $logic_and$wb_hyperram.v:279$519_Y
  attribute \src "wb_hyperram.v:288.10-288.32"
  wire $logic_and$wb_hyperram.v:288$521_Y
  attribute \src "wb_hyperram.v:333.31-333.58"
  wire $logic_and$wb_hyperram.v:333$539_Y
  attribute \src "wb_hyperram.v:333.31-333.72"
  wire $logic_and$wb_hyperram.v:333$541_Y
  attribute \src "wb_hyperram.v:334.25-334.56"
  wire $logic_and$wb_hyperram.v:334$544_Y
  attribute \src "wb_hyperram.v:334.25-334.73"
  wire $logic_and$wb_hyperram.v:334$545_Y
  attribute \src "wb_hyperram.v:335.30-335.104"
  wire $logic_and$wb_hyperram.v:335$551_Y
  attribute \src "wb_hyperram.v:335.30-335.122"
  wire $logic_and$wb_hyperram.v:335$552_Y
  attribute \src "wb_hyperram.v:336.27-336.47"
  wire $logic_and$wb_hyperram.v:336$555_Y
  attribute \src "wb_hyperram.v:336.27-336.64"
  wire $logic_and$wb_hyperram.v:336$556_Y
  attribute \src "wb_hyperram.v:336.27-336.83"
  wire $logic_and$wb_hyperram.v:336$558_Y
  attribute \src "wb_hyperram.v:340.28-340.48"
  wire $logic_and$wb_hyperram.v:340$561_Y
  attribute \src "wb_hyperram.v:343.28-343.48"
  wire $logic_and$wb_hyperram.v:343$564_Y
  attribute \src "wb_hyperram.v:346.28-346.50"
  wire $logic_and$wb_hyperram.v:346$567_Y
  attribute \src "wb_hyperram.v:349.29-349.51"
  wire $logic_and$wb_hyperram.v:349$570_Y
  attribute \src "wb_hyperram.v:355.9-356.17"
  wire $logic_and$wb_hyperram.v:355$573_Y
  attribute \src "wb_hyperram.v:355.9-357.34"
  wire $logic_and$wb_hyperram.v:355$575_Y
  attribute \src "wb_hyperram.v:355.9-358.35"
  wire $logic_and$wb_hyperram.v:355$576_Y
  attribute \src "wb_hyperram.v:355.9-359.27"
  wire $logic_and$wb_hyperram.v:355$577_Y
  attribute \src "wb_hyperram.v:355.9-360.21"
  wire $logic_and$wb_hyperram.v:355$579_Y
  attribute \src "wb_hyperram.v:355.9-361.31"
  wire $logic_and$wb_hyperram.v:355$580_Y
  attribute \src "wb_hyperram.v:355.9-362.33"
  wire $logic_and$wb_hyperram.v:355$582_Y
  attribute \src "wb_hyperram.v:355.9-363.29"
  wire $logic_and$wb_hyperram.v:355$584_Y
  attribute \src "wb_hyperram.v:355.9-364.27"
  wire $logic_and$wb_hyperram.v:355$586_Y
  attribute \src "wb_hyperram.v:355.9-365.79"
  wire $logic_and$wb_hyperram.v:355$588_Y
  attribute \src "wb_hyperram.v:355.9-366.40"
  wire $logic_and$wb_hyperram.v:355$590_Y
  attribute \src "wb_hyperram.v:371.9-374.32"
  wire $logic_and$wb_hyperram.v:371$596_Y
  attribute \src "wb_hyperram.v:371.9-375.27"
  wire $logic_and$wb_hyperram.v:371$597_Y
  attribute \src "wb_hyperram.v:371.9-376.21"
  wire $logic_and$wb_hyperram.v:371$599_Y
  attribute \src "wb_hyperram.v:371.9-377.29"
  wire $logic_and$wb_hyperram.v:371$601_Y
  attribute \src "wb_hyperram.v:371.9-378.27"
  wire $logic_and$wb_hyperram.v:371$603_Y
  attribute \src "wb_hyperram.v:371.9-379.44"
  wire $logic_and$wb_hyperram.v:371$605_Y
  attribute \src "wb_hyperram.v:371.9-380.40"
  wire $logic_and$wb_hyperram.v:371$607_Y
  attribute \src "wb_hyperram.v:385.9-388.38"
  wire $logic_and$wb_hyperram.v:385$613_Y
  attribute \src "wb_hyperram.v:385.9-389.27"
  wire $logic_and$wb_hyperram.v:385$614_Y
  attribute \src "wb_hyperram.v:385.9-390.21"
  wire $logic_and$wb_hyperram.v:385$616_Y
  attribute \src "wb_hyperram.v:385.9-391.29"
  wire $logic_and$wb_hyperram.v:385$618_Y
  attribute \src "wb_hyperram.v:385.9-392.30"
  wire $logic_and$wb_hyperram.v:385$620_Y
  attribute \src "wb_hyperram.v:385.9-393.27"
  wire $logic_and$wb_hyperram.v:385$622_Y
  attribute \src "wb_hyperram.v:385.9-394.74"
  wire $logic_and$wb_hyperram.v:385$624_Y
  attribute \src "wb_hyperram.v:385.9-395.40"
  wire $logic_and$wb_hyperram.v:385$626_Y
  attribute \src "wb_hyperram.v:400.9-403.33"
  wire $logic_and$wb_hyperram.v:400$632_Y
  attribute \src "wb_hyperram.v:400.9-404.27"
  wire $logic_and$wb_hyperram.v:400$633_Y
  attribute \src "wb_hyperram.v:400.9-405.21"
  wire $logic_and$wb_hyperram.v:400$635_Y
  attribute \src "wb_hyperram.v:400.9-406.31"
  wire $logic_and$wb_hyperram.v:400$637_Y
  attribute \src "wb_hyperram.v:400.9-407.27"
  wire $logic_and$wb_hyperram.v:400$639_Y
  attribute \src "wb_hyperram.v:400.9-408.45"
  wire $logic_and$wb_hyperram.v:400$641_Y
  attribute \src "wb_hyperram.v:400.9-409.40"
  wire $logic_and$wb_hyperram.v:400$643_Y
  attribute \src "wb_hyperram.v:414.9-417.27"
  wire $logic_and$wb_hyperram.v:414$649_Y
  attribute \src "wb_hyperram.v:414.9-418.21"
  wire $logic_and$wb_hyperram.v:414$651_Y
  attribute \src "wb_hyperram.v:414.9-419.40"
  wire $logic_and$wb_hyperram.v:414$653_Y
  attribute \src "wb_hyperram.v:414.9-420.27"
  wire $logic_and$wb_hyperram.v:414$655_Y
  attribute \src "wb_hyperram.v:414.9-421.48"
  wire $logic_and$wb_hyperram.v:414$657_Y
  attribute \src "wb_hyperram.v:414.9-422.40"
  wire $logic_and$wb_hyperram.v:414$659_Y
  attribute \src "wb_hyperram.v:429.28-431.30"
  wire $logic_and$wb_hyperram.v:429$663_Y
  attribute \src "wb_hyperram.v:429.28-432.27"
  wire $logic_and$wb_hyperram.v:429$665_Y
  attribute \src "wb_hyperram.v:429.28-433.19"
  wire $logic_and$wb_hyperram.v:429$666_Y
  attribute \src "wb_hyperram.v:429.28-434.22"
  wire $logic_and$wb_hyperram.v:429$668_Y
  attribute \src "wb_hyperram.v:429.28-435.26"
  wire $logic_and$wb_hyperram.v:429$669_Y
  attribute \src "wb_hyperram.v:429.28-436.45"
  wire $logic_and$wb_hyperram.v:429$671_Y
  attribute \src "wb_hyperram.v:429.28-437.40"
  wire $logic_and$wb_hyperram.v:429$673_Y
  attribute \src "wb_hyperram.v:429.28-438.40"
  wire $logic_and$wb_hyperram.v:429$675_Y
  attribute \src "wb_hyperram.v:445.28-450.29"
  wire $logic_and$wb_hyperram.v:445$684_Y
  attribute \src "wb_hyperram.v:445.28-451.27"
  wire $logic_and$wb_hyperram.v:445$686_Y
  attribute \src "wb_hyperram.v:445.28-452.45"
  wire $logic_and$wb_hyperram.v:445$688_Y
  attribute \src "wb_hyperram.v:445.28-453.27"
  wire $logic_and$wb_hyperram.v:445$690_Y
  attribute \src "wb_hyperram.v:459.9-465.30"
  wire $logic_and$wb_hyperram.v:459$701_Y
  attribute \src "wb_hyperram.v:459.9-466.27"
  wire $logic_and$wb_hyperram.v:459$703_Y
  attribute \src "wb_hyperram.v:459.9-467.26"
  wire $logic_and$wb_hyperram.v:459$704_Y
  attribute \src "wb_hyperram.v:474.28-476.30"
  wire $logic_and$wb_hyperram.v:474$708_Y
  attribute \src "wb_hyperram.v:474.28-477.27"
  wire $logic_and$wb_hyperram.v:474$710_Y
  attribute \src "wb_hyperram.v:474.28-478.19"
  wire $logic_and$wb_hyperram.v:474$711_Y
  attribute \src "wb_hyperram.v:474.28-479.31"
  wire $logic_and$wb_hyperram.v:474$712_Y
  attribute \src "wb_hyperram.v:474.28-480.32"
  wire $logic_and$wb_hyperram.v:474$713_Y
  attribute \src "wb_hyperram.v:474.28-481.29"
  wire $logic_and$wb_hyperram.v:474$715_Y
  attribute \src "wb_hyperram.v:474.28-482.29"
  wire $logic_and$wb_hyperram.v:474$717_Y
  attribute \src "wb_hyperram.v:474.28-483.30"
  wire $logic_and$wb_hyperram.v:474$719_Y
  attribute \src "wb_hyperram.v:474.28-484.26"
  wire $logic_and$wb_hyperram.v:474$720_Y
  attribute \src "wb_hyperram.v:474.28-485.45"
  wire $logic_and$wb_hyperram.v:474$722_Y
  attribute \src "wb_hyperram.v:474.28-486.40"
  wire $logic_and$wb_hyperram.v:474$724_Y
  attribute \src "wb_hyperram.v:474.28-487.40"
  wire $logic_and$wb_hyperram.v:474$726_Y
  attribute \src "wb_hyperram.v:494.28-498.31"
  wire $logic_and$wb_hyperram.v:494$733_Y
  attribute \src "wb_hyperram.v:494.28-499.32"
  wire $logic_and$wb_hyperram.v:494$734_Y
  attribute \src "wb_hyperram.v:494.28-500.19"
  wire $logic_and$wb_hyperram.v:494$735_Y
  attribute \src "wb_hyperram.v:494.28-501.29"
  wire $logic_and$wb_hyperram.v:494$737_Y
  attribute \src "wb_hyperram.v:494.28-502.27"
  wire $logic_and$wb_hyperram.v:494$739_Y
  attribute \src "wb_hyperram.v:494.28-503.45"
  wire $logic_and$wb_hyperram.v:494$741_Y
  attribute \src "wb_hyperram.v:494.28-504.27"
  wire $logic_and$wb_hyperram.v:494$743_Y
  attribute \src "wb_hyperram.v:513.6-513.28"
  wire $logic_and$wb_hyperram.v:513$749_Y
  attribute \src "wb_hyperram.v:513.6-513.41"
  wire $logic_and$wb_hyperram.v:513$751_Y
  attribute \src "wb_hyperram.v:514.7-514.35"
  wire $logic_and$wb_hyperram.v:514$752_Y
  attribute \src "wb_hyperram.v:514.7-514.48"
  wire $logic_and$wb_hyperram.v:514$753_Y
  attribute \src "wb_hyperram.v:514.7-514.61"
  wire $logic_and$wb_hyperram.v:514$755_Y
  attribute \src "wb_hyperram.v:514.7-514.96"
  wire $logic_and$wb_hyperram.v:514$757_Y
  attribute \src "wb_hyperram.v:516.7-516.42"
  wire $logic_and$wb_hyperram.v:516$761_Y
  attribute \src "wb_hyperram.v:516.7-516.78"
  wire $logic_and$wb_hyperram.v:516$763_Y
  attribute \src "wb_hyperram.v:518.7-518.81"
  wire $logic_and$wb_hyperram.v:518$769_Y
  attribute \src "wb_hyperram.v:520.7-520.76"
  wire $logic_and$wb_hyperram.v:520$775_Y
  attribute \src "wb_hyperram.v:522.7-522.75"
  wire $logic_and$wb_hyperram.v:522$781_Y
  attribute \src "wb_hyperram.v:528.7-528.42"
  wire $logic_and$wb_hyperram.v:528$791_Y
  attribute \src "wb_hyperram.v:528.7-528.62"
  wire $logic_and$wb_hyperram.v:528$792_Y
  attribute \src "wb_hyperram.v:528.7-528.81"
  wire $logic_and$wb_hyperram.v:528$793_Y
  attribute \src "wb_hyperram.v:528.7-528.111"
  wire $logic_and$wb_hyperram.v:528$795_Y
  attribute \src "wb_hyperram.v:542.7-542.94"
  wire $logic_and$wb_hyperram.v:542$813_Y
  attribute \src "wb_hyperram.v:544.7-544.94"
  wire $logic_and$wb_hyperram.v:544$820_Y
  attribute \src "wb_hyperram.v:550.7-550.41"
  wire $logic_and$wb_hyperram.v:550$827_Y
  attribute \src "wb_hyperram.v:550.7-550.93"
  wire $logic_and$wb_hyperram.v:550$830_Y
  attribute \src "wb_hyperram.v:550.7-550.106"
  wire $logic_and$wb_hyperram.v:550$832_Y
  attribute \src "wb_hyperram.v:552.7-552.93"
  wire $logic_and$wb_hyperram.v:552$838_Y
  attribute \src "wb_hyperram.v:552.7-552.106"
  wire $logic_and$wb_hyperram.v:552$840_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$463_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$466_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$472_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$476_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$479_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$494_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$497_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$502_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$507_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$510_Y
  attribute \src "wb_hyperram.v:101.10-101.27"
  wire $logic_not$wb_hyperram.v:101$206_Y
  attribute \src "wb_hyperram.v:266.11-266.17"
  wire $logic_not$wb_hyperram.v:266$489_Y
  attribute \src "wb_hyperram.v:268.11-268.20"
  wire $logic_not$wb_hyperram.v:268$491_Y
  attribute \src "wb_hyperram.v:334.35-334.56"
  wire $logic_not$wb_hyperram.v:334$543_Y
  attribute \src "wb_hyperram.v:335.82-335.104"
  wire $logic_not$wb_hyperram.v:335$550_Y
  attribute \src "wb_hyperram.v:336.68-336.83"
  wire $logic_not$wb_hyperram.v:336$557_Y
  attribute \src "wb_hyperram.v:355.9-355.22"
  wire $logic_not$wb_hyperram.v:355$571_Y
  attribute \src "wb_hyperram.v:360.11-360.21"
  wire $logic_not$wb_hyperram.v:360$578_Y
  attribute \src "wb_hyperram.v:364.11-364.27"
  wire $logic_not$wb_hyperram.v:364$585_Y
  attribute \src "wb_hyperram.v:432.11-432.27"
  wire $logic_not$wb_hyperram.v:432$664_Y
  attribute \src "wb_hyperram.v:453.11-453.27"
  wire $logic_not$wb_hyperram.v:453$689_Y
  attribute \src "wb_hyperram.v:514.52-514.61"
  wire $logic_not$wb_hyperram.v:514$754_Y
  attribute \src "wb_hyperram.v:550.97-550.106"
  wire $logic_not$wb_hyperram.v:550$831_Y
  attribute \src "wb_hyperram.v:155.11-155.28"
  wire $logic_or$wb_hyperram.v:155$222_Y
  attribute \src "wb_hyperram.v:198.10-198.110"
  wire $logic_or$wb_hyperram.v:198$229_Y
  attribute \src "wb_hyperram.v:214.16-214.57"
  wire $logic_or$wb_hyperram.v:214$232_Y
  attribute \src "wb_hyperram.v:214.16-214.75"
  wire $logic_or$wb_hyperram.v:214$233_Y
  attribute \src "wb_hyperram.v:214.16-214.94"
  wire $logic_or$wb_hyperram.v:214$234_Y
  attribute \src "wb_hyperram.v:214.16-214.114"
  wire $logic_or$wb_hyperram.v:214$235_Y
  attribute \src "wb_hyperram.v:221.22-221.50"
  wire $logic_or$wb_hyperram.v:221$236_Y
  attribute \src "wb_hyperram.v:254.10-254.38"
  wire $logic_or$wb_hyperram.v:254$469_Y
  attribute \src "wb_hyperram.v:256.7-256.41"
  wire $logic_or$wb_hyperram.v:256$482_Y
  attribute \src "wb_hyperram.v:272.7-272.43"
  wire $logic_or$wb_hyperram.v:272$500_Y
  attribute \src "wb_hyperram.v:274.7-274.43"
  wire $logic_or$wb_hyperram.v:274$513_Y
  attribute \src "wb_hyperram.v:508.6-508.30"
  wire $logic_or$wb_hyperram.v:508$746_Y
  attribute \src "wb_hyperram.v:333.63-333.71"
  wire $lt$wb_hyperram.v:333$540_Y
  attribute \src "wb_hyperram.v:261.16-261.43"
  wire $ne$wb_hyperram.v:261$487_Y
  attribute \src "wb_hyperram.v:156.13-156.40"
  wire $or$wb_hyperram.v:156$223_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:314$17$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:315$18$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:316$19$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:317$20$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:333$25$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:334$26$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:335$28$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:358$30$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:359$31$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:365$36$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 6 $past$wb_hyperram.v:365$37$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:374$40$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:377$42$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:388$48$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:391$50$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:392$51$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:403$58$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 5 $past$wb_hyperram.v:406$60$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:431$72$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:432$73$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 3 $past$wb_hyperram.v:438$77$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:476$91$0
  wire $procmux$3219_Y
  wire $procmux$3223_Y
  wire $procmux$3227_Y
  wire $procmux$3231_Y
  wire $procmux$3239_Y
  wire $procmux$3243_Y
  wire $procmux$3247_Y
  wire $procmux$3251_Y
  wire $procmux$3255_Y
  wire $procmux$3259_Y
  wire $procmux$3263_Y
  wire $procmux$3267_Y
  wire $procmux$3399_Y
  wire $procmux$3403_Y
  wire $procmux$3407_Y
  wire $procmux$3411_Y
  wire $procmux$3415_Y
  wire $procmux$3419_Y
  wire $procmux$3423_Y
  wire $procmux$3427_Y
  wire $procmux$3431_Y
  wire $procmux$3435_Y
  wire $procmux$3439_Y
  wire $procmux$3441_Y
  wire $procmux$3445_Y
  wire $procmux$3447_Y
  wire $procmux$3451_Y
  wire $procmux$3453_Y
  wire $procmux$3457_Y
  wire $procmux$3459_Y
  wire $procmux$3463_Y
  wire $procmux$3465_Y
  wire $procmux$3469_Y
  wire $procmux$3471_Y
  wire $procmux$3475_Y
  wire $procmux$3477_Y
  wire $procmux$3481_Y
  wire $procmux$3483_Y
  wire $procmux$3487_Y
  wire $procmux$3491_Y
  wire $procmux$3495_Y
  wire $procmux$3499_Y
  wire $procmux$3503_Y
  wire $procmux$3507_Y
  wire $procmux$3511_Y
  wire $procmux$3515_Y
  wire width 2 $procmux$3519_Y
  wire width 2 $procmux$3521_Y
  wire width 2 $procmux$3523_Y
  wire width 2 $procmux$3526_Y
  wire $procmux$3528_CMP
  wire width 2 $procmux$3531_Y
  wire $procmux$3536_Y
  wire width 32 $procmux$3542_Y
  wire width 32 $procmux$3545_Y
  wire width 32 $procmux$3555_Y
  wire width 32 $procmux$3558_Y
  attribute \src "wb_hyperram.v:208.6-208.15"
  wire \csr_ack_r
  attribute \src "wb_hyperram.v:76.7-76.24"
  wire \csr_latency_valid
  attribute \src "wb_hyperram.v:76.81-76.97"
  wire \csr_status_valid
  attribute \src "wb_hyperram.v:76.48-76.62"
  wire \csr_tcsh_valid
  attribute \src "wb_hyperram.v:76.26-76.46"
  wire \csr_tpre_tpost_valid
  attribute \src "wb_hyperram.v:76.64-76.79"
  wire \csr_trmax_valid
  attribute \src "wb_hyperram.v:47.7-47.16"
  wire \csr_valid
  attribute \src "wb_hyperram.v:56.6-56.22"
  wire \csr_valid_prev_r
  attribute \src "wb_hyperram.v:86.7-86.21"
  wire \double_latency
  attribute \init 1'0
  attribute \src "wb_hyperram.v:231.5-231.17"
  wire \f_past_valid
  attribute \src "wb_hyperram.v:85.7-85.20"
  wire \fixed_latency
  attribute \src "wb_hyperram.v:24.11-24.19"
  wire output 14 \hb_clk_o
  attribute \src "wb_hyperram.v:25.11-25.20"
  wire output 15 \hb_clkn_o
  attribute \src "wb_hyperram.v:23.11-23.19"
  wire output 13 \hb_csn_o
  attribute \src "wb_hyperram.v:150.14-150.25"
  wire width 32 \hb_data_out
  attribute \src "wb_hyperram.v:31.14-31.21"
  wire width 8 input 21 \hb_dq_i
  attribute \src "wb_hyperram.v:28.15-28.22"
  wire width 8 output 18 \hb_dq_o
  attribute \src "wb_hyperram.v:29.11-29.20"
  wire output 19 \hb_dq_oen
  attribute \src "wb_hyperram.v:45.7-45.19"
  wire \hb_ram_valid
  attribute \src "wb_hyperram.v:148.7-148.22"
  wire \hb_read_timeout
  attribute \src "wb_hyperram.v:149.7-149.15"
  wire \hb_ready
  attribute \src "wb_hyperram.v:46.7-46.19"
  wire \hb_reg_valid
  attribute \src "wb_hyperram.v:22.11-22.19"
  wire output 12 \hb_rst_o
  attribute \src "wb_hyperram.v:30.10-30.19"
  wire input 20 \hb_rwds_i
  attribute \src "wb_hyperram.v:26.11-26.20"
  wire output 16 \hb_rwds_o
  attribute \src "wb_hyperram.v:27.11-27.22"
  wire output 17 \hb_rwds_oen
  attribute \src "wb_hyperram.v:20.10-20.15"
  wire input 11 \rst_i
  attribute \src "wb_hyperram.v:58.14-58.25"
  wire width 32 \sub_address
  attribute \src "wb_hyperram.v:87.13-87.17"
  wire width 4 \tacc
  attribute \src "wb_hyperram.v:90.13-90.17"
  wire width 4 \tcsh
  attribute \src "wb_hyperram.v:89.13-89.18"
  wire width 4 \tpost
  attribute \src "wb_hyperram.v:88.13-88.17"
  wire width 4 \tpre
  attribute \src "wb_hyperram.v:91.13-91.18"
  wire width 5 \trmax
  attribute \src "wb_hyperram.v:8.10-8.18"
  wire input 1 \wb_clk_i
  attribute \src "wb_hyperram.v:9.10-9.18"
  wire input 2 \wb_rst_i
  attribute \init 2'00
  attribute \src "wb_hyperram.v:234.11-234.19"
  wire width 2 \wb_state
  attribute \src "wb_hyperram.v:17.11-17.20"
  wire output 9 \wbs_ack_o
  attribute \src "wb_hyperram.v:16.16-16.26"
  wire width 32 input 8 \wbs_addr_i
  attribute \src "wb_hyperram.v:12.10-12.19"
  wire input 4 \wbs_cyc_i
  attribute \src "wb_hyperram.v:15.17-15.26"
  wire width 32 input 7 \wbs_dat_i
  attribute \src "wb_hyperram.v:18.17-18.26"
  wire width 32 output 10 \wbs_dat_o
  attribute \src "wb_hyperram.v:14.15-14.24"
  wire width 4 input 6 \wbs_sel_i
  attribute \src "wb_hyperram.v:11.10-11.19"
  wire input 3 \wbs_stb_i
  attribute \src "wb_hyperram.v:13.10-13.18"
  wire input 5 \wbs_we_i
  attribute \src "wb_hyperram.v:101.31-101.59"
  cell $and $and$wb_hyperram.v:101$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_latency_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:101$207_Y
  end
  attribute \src "wb_hyperram.v:101.31-101.74"
  cell $and $and$wb_hyperram.v:101$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:101$207_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:101$208_Y
  end
  attribute \src "wb_hyperram.v:115.31-115.62"
  cell $and $and$wb_hyperram.v:115$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_tpre_tpost_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:115$211_Y
  end
  attribute \src "wb_hyperram.v:115.31-115.77"
  cell $and $and$wb_hyperram.v:115$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:115$211_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:115$212_Y
  end
  attribute \src "wb_hyperram.v:129.31-129.56"
  cell $and $and$wb_hyperram.v:129$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_tcsh_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:129$215_Y
  end
  attribute \src "wb_hyperram.v:129.31-129.71"
  cell $and $and$wb_hyperram.v:129$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:129$215_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:129$216_Y
  end
  attribute \src "wb_hyperram.v:143.31-143.57"
  cell $and $and$wb_hyperram.v:143$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_trmax_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:143$219_Y
  end
  attribute \src "wb_hyperram.v:143.31-143.72"
  cell $and $and$wb_hyperram.v:143$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:143$219_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:143$220_Y
  end
  attribute \src "wb_hyperram.v:198.12-198.41"
  cell $and $and$wb_hyperram.v:198$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 32'11111100000000000000000000000000
    connect \Y $and$wb_hyperram.v:198$225_Y
  end
  attribute \src "wb_hyperram.v:198.64-198.93"
  cell $and $and$wb_hyperram.v:198$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 32'11111111111111111111111100000000
    connect \Y $and$wb_hyperram.v:198$227_Y
  end
  attribute \src "wb_hyperram.v:221.66-221.87"
  cell $and $and$wb_hyperram.v:221$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_ack_r
    connect \B \csr_valid
    connect \Y $and$wb_hyperram.v:221$237_Y
  end
  attribute \src "wb_hyperram.v:61.19-61.49"
  cell $and $and$wb_hyperram.v:61$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 8'11111111
    connect \Y $and$wb_hyperram.v:61$193_Y
  end
  attribute \src "wb_hyperram.v:63.19-63.49"
  cell $and $and$wb_hyperram.v:63$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 26
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 26'11111111111111111111111111
    connect \Y $and$wb_hyperram.v:63$194_Y
  end
  attribute \src "wb_hyperram.v:508.37-509.21"
  cell $assert $assert$wb_hyperram.v:508$867
    connect \A $formal$wb_hyperram.v:508$166_CHECK
    connect \EN $formal$wb_hyperram.v:508$166_EN
  end
  attribute \src "wb_hyperram.v:239.8-239.22"
  cell $assume $assume$wb_hyperram.v:239$842
    connect \A \rst_i
    connect \EN $0$formal$wb_hyperram.v:239$118_EN[0:0]$872
  end
  attribute \src "wb_hyperram.v:240.8-240.26"
  cell $assume $assume$wb_hyperram.v:240$843
    connect \A $0$formal$wb_hyperram.v:240$120_CHECK[0:0]$874
    connect \EN $0$formal$wb_hyperram.v:239$118_EN[0:0]$872
  end
  attribute \src "wb_hyperram.v:241.8-241.25"
  cell $assume $assume$wb_hyperram.v:241$844
    connect \A \wb_rst_i
    connect \EN $0$formal$wb_hyperram.v:239$118_EN[0:0]$872
  end
  attribute \src "wb_hyperram.v:242.8-242.27"
  cell $assume $assume$wb_hyperram.v:242$845
    connect \A $0$formal$wb_hyperram.v:242$124_CHECK[0:0]$881
    connect \EN $0$formal$wb_hyperram.v:239$118_EN[0:0]$872
  end
  attribute \src "wb_hyperram.v:243.8-243.27"
  cell $assume $assume$wb_hyperram.v:243$846
    connect \A $0$formal$wb_hyperram.v:243$126_CHECK[0:0]$885
    connect \EN $0$formal$wb_hyperram.v:239$118_EN[0:0]$872
  end
  attribute \src "wb_hyperram.v:254.39-255.33"
  cell $assume $assume$wb_hyperram.v:254$847
    connect \A $formal$wb_hyperram.v:254$128_CHECK
    connect \EN $formal$wb_hyperram.v:254$128_EN
  end
  attribute \src "wb_hyperram.v:256.42-257.27"
  cell $assume $assume$wb_hyperram.v:256$848
    connect \A $formal$wb_hyperram.v:256$129_CHECK
    connect \EN $formal$wb_hyperram.v:256$129_EN
  end
  attribute \src "wb_hyperram.v:260.28-261.44"
  cell $assume $assume$wb_hyperram.v:260$849
    connect \A $formal$wb_hyperram.v:260$130_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:265.21-266.18"
  cell $assume $assume$wb_hyperram.v:265$850
    connect \A $formal$wb_hyperram.v:265$131_CHECK
    connect \EN $formal$wb_hyperram.v:265$131_EN
  end
  attribute \src "wb_hyperram.v:267.24-268.21"
  cell $assume $assume$wb_hyperram.v:267$851
    connect \A $formal$wb_hyperram.v:267$132_CHECK
    connect \EN $formal$wb_hyperram.v:267$132_EN
  end
  attribute \src "wb_hyperram.v:272.44-273.27"
  cell $assume $assume$wb_hyperram.v:272$852
    connect \A $formal$wb_hyperram.v:272$133_CHECK
    connect \EN $formal$wb_hyperram.v:272$133_EN
  end
  attribute \src "wb_hyperram.v:274.44-275.27"
  cell $assume $assume$wb_hyperram.v:274$853
    connect \A $formal$wb_hyperram.v:274$134_CHECK
    connect \EN $formal$wb_hyperram.v:274$134_EN
  end
  attribute \src "wb_hyperram.v:306.31-307.21"
  cell $assume $assume$wb_hyperram.v:306$854
    connect \A $formal$wb_hyperram.v:306$135_CHECK
    connect \EN $formal$wb_hyperram.v:306$135_EN
  end
  attribute \src "wb_hyperram.v:307.22-308.21"
  cell $assume $assume$wb_hyperram.v:307$855
    connect \A $formal$wb_hyperram.v:307$136_CHECK
    connect \EN $formal$wb_hyperram.v:306$135_EN
  end
  attribute \src "wb_hyperram.v:311.35-312.20"
  cell $assume $assume$wb_hyperram.v:311$856
    connect \A $formal$wb_hyperram.v:311$137_CHECK
    connect \EN $formal$wb_hyperram.v:311$137_EN
  end
  attribute \src "wb_hyperram.v:312.21-313.20"
  cell $assume $assume$wb_hyperram.v:312$857
    connect \A $formal$wb_hyperram.v:312$138_CHECK
    connect \EN $formal$wb_hyperram.v:311$137_EN
  end
  attribute \src "wb_hyperram.v:313.21-314.30"
  cell $assume $assume$wb_hyperram.v:313$858
    connect \A $formal$wb_hyperram.v:313$139_CHECK
    connect \EN $formal$wb_hyperram.v:311$137_EN
  end
  attribute \src "wb_hyperram.v:314.31-315.29"
  cell $assume $assume$wb_hyperram.v:314$859
    connect \A $formal$wb_hyperram.v:314$140_CHECK
    connect \EN $formal$wb_hyperram.v:311$137_EN
  end
  attribute \src "wb_hyperram.v:315.30-316.29"
  cell $assume $assume$wb_hyperram.v:315$860
    connect \A $formal$wb_hyperram.v:315$141_CHECK
    connect \EN $formal$wb_hyperram.v:311$137_EN
  end
  attribute \src "wb_hyperram.v:316.30-317.28"
  cell $assume $assume$wb_hyperram.v:316$861
    connect \A $formal$wb_hyperram.v:316$142_CHECK
    connect \EN $formal$wb_hyperram.v:311$137_EN
  end
  attribute \src "wb_hyperram.v:320.34-321.21"
  cell $assume $assume$wb_hyperram.v:320$862
    connect \A $formal$wb_hyperram.v:320$143_CHECK
    connect \EN $formal$wb_hyperram.v:320$143_EN
  end
  attribute \src "wb_hyperram.v:321.22-322.30"
  cell $assume $assume$wb_hyperram.v:321$863
    connect \A $formal$wb_hyperram.v:321$144_CHECK
    connect \EN $formal$wb_hyperram.v:320$143_EN
  end
  attribute \src "wb_hyperram.v:322.31-323.29"
  cell $assume $assume$wb_hyperram.v:322$864
    connect \A $formal$wb_hyperram.v:322$145_CHECK
    connect \EN $formal$wb_hyperram.v:320$143_EN
  end
  attribute \src "wb_hyperram.v:323.30-324.29"
  cell $assume $assume$wb_hyperram.v:323$865
    connect \A $formal$wb_hyperram.v:323$146_CHECK
    connect \EN $formal$wb_hyperram.v:320$143_EN
  end
  attribute \src "wb_hyperram.v:324.30-325.28"
  cell $assume $assume$wb_hyperram.v:324$866
    connect \A $formal$wb_hyperram.v:324$147_CHECK
    connect \EN $formal$wb_hyperram.v:320$143_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4352
    parameter \WIDTH 1
    connect \D \csr_valid_prev_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4351
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4362
    parameter \WIDTH 1
    connect \D \csr_ack_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4361
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4354
    parameter \WIDTH 1
    connect \D \wb_clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$4353
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \wb_clk_i $auto$clk2fflogic.cc:168:execute$4353 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4356
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4358
    parameter \WIDTH 1
    connect \D \csr_valid
    connect \Q $auto$clk2fflogic.cc:192:execute$4357
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4368
    parameter \WIDTH 1
    connect \D $0\csr_ack_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4367
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4359
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4351
    connect \B $auto$clk2fflogic.cc:192:execute$4357
    connect \S $auto$rtlil.cc:2167:Eqx$4356
    connect \Y \csr_valid_prev_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4369
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4361
    connect \B $auto$clk2fflogic.cc:192:execute$4367
    connect \S $auto$rtlil.cc:2167:Eqx$4356
    connect \Y \csr_ack_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$4735
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4736
  end
  cell $anyseq $auto$setundef.cc:501:execute$4737
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4738
  end
  cell $anyseq $auto$setundef.cc:501:execute$4739
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4740
  end
  cell $anyseq $auto$setundef.cc:501:execute$4741
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4742
  end
  cell $anyseq $auto$setundef.cc:501:execute$4743
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4744
  end
  cell $anyseq $auto$setundef.cc:501:execute$4745
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4746
  end
  cell $anyseq $auto$setundef.cc:501:execute$4747
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4748
  end
  cell $anyseq $auto$setundef.cc:501:execute$4749
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4750
  end
  cell $anyseq $auto$setundef.cc:501:execute$4751
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4752
  end
  cell $anyseq $auto$setundef.cc:501:execute$4753
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4754
  end
  cell $anyseq $auto$setundef.cc:501:execute$4755
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4756
  end
  cell $anyseq $auto$setundef.cc:501:execute$4757
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4758
  end
  cell $anyseq $auto$setundef.cc:501:execute$4759
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4760
  end
  cell $anyseq $auto$setundef.cc:501:execute$4761
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4762
  end
  cell $anyseq $auto$setundef.cc:501:execute$4763
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4764
  end
  cell $anyseq $auto$setundef.cc:501:execute$4765
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4766
  end
  cell $anyseq $auto$setundef.cc:501:execute$4767
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4768
  end
  cell $anyseq $auto$setundef.cc:501:execute$4769
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4770
  end
  cell $anyseq $auto$setundef.cc:501:execute$4771
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4772
  end
  cell $anyseq $auto$setundef.cc:501:execute$4773
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4774
  end
  cell $anyseq $auto$setundef.cc:501:execute$4775
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4776
  end
  cell $anyseq $auto$setundef.cc:501:execute$4777
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4778
  end
  cell $anyseq $auto$setundef.cc:501:execute$4779
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4780
  end
  cell $anyseq $auto$setundef.cc:501:execute$4781
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4782
  end
  cell $anyseq $auto$setundef.cc:501:execute$4783
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4784
  end
  cell $anyseq $auto$setundef.cc:501:execute$4785
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4786
  end
  cell $anyseq $auto$setundef.cc:501:execute$4787
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4788
  end
  cell $anyseq $auto$setundef.cc:501:execute$4789
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4790
  end
  cell $anyseq $auto$setundef.cc:501:execute$4791
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4792
  end
  cell $anyseq $auto$setundef.cc:501:execute$4793
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4794
  end
  cell $anyseq $auto$setundef.cc:501:execute$4795
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4796
  end
  cell $anyseq $auto$setundef.cc:501:execute$4797
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4798
  end
  cell $anyseq $auto$setundef.cc:501:execute$4799
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4800
  end
  cell $anyseq $auto$setundef.cc:501:execute$4801
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4802
  end
  cell $anyseq $auto$setundef.cc:501:execute$4803
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4804
  end
  cell $anyseq $auto$setundef.cc:501:execute$4805
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4806
  end
  cell $anyseq $auto$setundef.cc:501:execute$4807
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4808
  end
  cell $anyseq $auto$setundef.cc:501:execute$4809
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4810
  end
  cell $anyseq $auto$setundef.cc:501:execute$4811
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4812
  end
  cell $anyseq $auto$setundef.cc:501:execute$4813
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4814
  end
  cell $anyseq $auto$setundef.cc:501:execute$4815
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4816
  end
  cell $anyseq $auto$setundef.cc:501:execute$4817
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4818
  end
  cell $anyseq $auto$setundef.cc:501:execute$4819
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4820
  end
  cell $anyseq $auto$setundef.cc:501:execute$4821
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4822
  end
  cell $anyseq $auto$setundef.cc:501:execute$4823
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4824
  end
  cell $anyseq $auto$setundef.cc:501:execute$4825
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4826
  end
  cell $anyseq $auto$setundef.cc:501:execute$4827
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4828
  end
  cell $anyseq $auto$setundef.cc:501:execute$4829
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4830
  end
  cell $anyseq $auto$setundef.cc:501:execute$4831
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4832
  end
  cell $anyseq $auto$setundef.cc:501:execute$4833
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4834
  end
  cell $anyseq $auto$setundef.cc:501:execute$4835
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4836
  end
  cell $anyseq $auto$setundef.cc:501:execute$4837
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4838
  end
  cell $anyseq $auto$setundef.cc:501:execute$4839
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4840
  end
  cell $anyseq $auto$setundef.cc:501:execute$4841
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4842
  end
  cell $anyseq $auto$setundef.cc:501:execute$4843
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4844
  end
  cell $anyseq $auto$setundef.cc:501:execute$4845
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4846
  end
  cell $anyseq $auto$setundef.cc:501:execute$4847
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4848
  end
  cell $anyseq $auto$setundef.cc:501:execute$4849
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4850
  end
  cell $anyseq $auto$setundef.cc:501:execute$4851
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4852
  end
  cell $anyseq $auto$setundef.cc:501:execute$4853
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4854
  end
  cell $anyseq $auto$setundef.cc:501:execute$4855
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4856
  end
  cell $anyseq $auto$setundef.cc:501:execute$4857
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4858
  end
  cell $anyseq $auto$setundef.cc:501:execute$4859
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4860
  end
  cell $anyseq $auto$setundef.cc:501:execute$4861
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4862
  end
  cell $anyseq $auto$setundef.cc:501:execute$4863
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4864
  end
  cell $anyseq $auto$setundef.cc:501:execute$4865
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4866
  end
  cell $anyseq $auto$setundef.cc:501:execute$4867
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4868
  end
  cell $anyseq $auto$setundef.cc:501:execute$4869
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4870
  end
  cell $anyseq $auto$setundef.cc:501:execute$4871
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4872
  end
  cell $anyseq $auto$setundef.cc:501:execute$4873
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4874
  end
  cell $anyseq $auto$setundef.cc:501:execute$4875
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4876
  end
  cell $anyseq $auto$setundef.cc:501:execute$4877
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4878
  end
  cell $anyseq $auto$setundef.cc:501:execute$4879
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4880
  end
  cell $anyseq $auto$setundef.cc:501:execute$4881
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4882
  end
  cell $anyseq $auto$setundef.cc:501:execute$4883
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4884
  end
  attribute \src "wb_hyperram.v:198.11-198.57"
  cell $eq $eq$wb_hyperram.v:198$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:198$225_Y
    connect \B 30'110000000000000000000000000000
    connect \Y $eq$wb_hyperram.v:198$226_Y
  end
  attribute \src "wb_hyperram.v:198.63-198.109"
  cell $eq $eq$wb_hyperram.v:198$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:198$227_Y
    connect \B 30'110100000000010000000000000000
    connect \Y $eq$wb_hyperram.v:198$228_Y
  end
  attribute \src "wb_hyperram.v:306.6-306.24"
  cell $logic_not $eq$wb_hyperram.v:306$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \Y $eq$wb_hyperram.v:306$523_Y
  end
  attribute \src "wb_hyperram.v:311.6-311.28"
  cell $eq $eq$wb_hyperram.v:311$526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 2'10
    connect \Y $eq$wb_hyperram.v:311$526_Y
  end
  attribute \src "wb_hyperram.v:314.10-314.17"
  cell $eq $eq$wb_hyperram.v:314$527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:314$17$0
    connect \B \wbs_addr_i
    connect \Y $eq$wb_hyperram.v:314$527_Y
  end
  attribute \src "wb_hyperram.v:315.10-315.17"
  cell $eq $eq$wb_hyperram.v:315$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:315$18$0
    connect \B \wbs_dat_i
    connect \Y $eq$wb_hyperram.v:315$528_Y
  end
  attribute \src "wb_hyperram.v:316.10-316.17"
  cell $eq $eq$wb_hyperram.v:316$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:316$19$0
    connect \B \wbs_sel_i
    connect \Y $eq$wb_hyperram.v:316$529_Y
  end
  attribute \src "wb_hyperram.v:317.10-317.17"
  cell $eq $eq$wb_hyperram.v:317$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:317$20$0
    connect \B \wbs_we_i
    connect \Y $eq$wb_hyperram.v:317$530_Y
  end
  attribute \src "wb_hyperram.v:320.6-320.27"
  cell $eq $eq$wb_hyperram.v:320$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 2'11
    connect \Y $eq$wb_hyperram.v:320$531_Y
  end
  attribute \src "wb_hyperram.v:349.40-349.50"
  cell $eq $eq$wb_hyperram.v:349$569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \trmax
    connect \B 4'1001
    connect \Y $eq$wb_hyperram.v:349$569_Y
  end
  attribute \src "wb_hyperram.v:363.12-363.28"
  cell $eq $eq$wb_hyperram.v:363$583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:333$25$0
    connect \B 3'101
    connect \Y $eq$wb_hyperram.v:363$583_Y
  end
  attribute \src "wb_hyperram.v:365.12-365.78"
  cell $eq $eq$wb_hyperram.v:365$587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:365$36$0
    connect \B $past$wb_hyperram.v:365$37$0
    connect \Y $eq$wb_hyperram.v:365$587_Y
  end
  attribute \src "wb_hyperram.v:366.12-366.39"
  cell $eq $eq$wb_hyperram.v:366$589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:316$19$0
    connect \B 1'1
    connect \Y $eq$wb_hyperram.v:366$589_Y
  end
  attribute \src "wb_hyperram.v:377.12-377.28"
  cell $eq $eq$wb_hyperram.v:377$600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:377$42$0
    connect \B 3'111
    connect \Y $eq$wb_hyperram.v:377$600_Y
  end
  attribute \src "wb_hyperram.v:379.12-379.43"
  cell $eq $eq$wb_hyperram.v:379$604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:365$36$0
    connect \B $past$wb_hyperram.v:377$42$0
    connect \Y $eq$wb_hyperram.v:379$604_Y
  end
  attribute \src "wb_hyperram.v:391.12-391.28"
  cell $eq $eq$wb_hyperram.v:391$617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:391$50$0
    connect \B 3'111
    connect \Y $eq$wb_hyperram.v:391$617_Y
  end
  attribute \src "wb_hyperram.v:392.12-392.29"
  cell $eq $eq$wb_hyperram.v:392$619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:392$51$0
    connect \B 3'110
    connect \Y $eq$wb_hyperram.v:392$619_Y
  end
  attribute \src "wb_hyperram.v:394.12-394.72"
  cell $eq $eq$wb_hyperram.v:394$623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:365$36$0
    connect \B { $past$wb_hyperram.v:391$50$0 $past$wb_hyperram.v:392$51$0 }
    connect \Y $eq$wb_hyperram.v:394$623_Y
  end
  attribute \src "wb_hyperram.v:406.12-406.30"
  cell $eq $eq$wb_hyperram.v:406$636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:406$60$0
    connect \B 4'1101
    connect \Y $eq$wb_hyperram.v:406$636_Y
  end
  attribute \src "wb_hyperram.v:408.12-408.44"
  cell $eq $eq$wb_hyperram.v:408$640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:365$36$0
    connect \B $past$wb_hyperram.v:406$60$0
    connect \Y $eq$wb_hyperram.v:408$640_Y
  end
  attribute \src "wb_hyperram.v:421.12-421.47"
  cell $eq $eq$wb_hyperram.v:421$656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:365$36$0
    connect \B \hb_read_timeout
    connect \Y $eq$wb_hyperram.v:421$656_Y
  end
  attribute \src "wb_hyperram.v:434.12-434.21"
  cell $eq $eq$wb_hyperram.v:434$667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \tacc
    connect \B 3'100
    connect \Y $eq$wb_hyperram.v:434$667_Y
  end
  attribute \src "wb_hyperram.v:436.12-436.44"
  cell $eq $eq$wb_hyperram.v:436$670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:315$18$0
    connect \B 31'1111000000100100011010001010110
    connect \Y $eq$wb_hyperram.v:436$670_Y
  end
  attribute \src "wb_hyperram.v:437.12-437.39"
  cell $eq $eq$wb_hyperram.v:437$672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:316$19$0
    connect \B 4'1010
    connect \Y $eq$wb_hyperram.v:437$672_Y
  end
  attribute \src "wb_hyperram.v:438.12-438.39"
  cell $eq $eq$wb_hyperram.v:438$674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:438$77$0
    connect \B 2'10
    connect \Y $eq$wb_hyperram.v:438$674_Y
  end
  attribute \src "wb_hyperram.v:450.12-450.28"
  cell $eq $eq$wb_hyperram.v:450$683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:333$25$0
    connect \B 3'100
    connect \Y $eq$wb_hyperram.v:450$683_Y
  end
  attribute \src "wb_hyperram.v:452.12-452.44"
  cell $eq $eq$wb_hyperram.v:452$687
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:365$36$0
    connect \B 16'1111100101111100
    connect \Y $eq$wb_hyperram.v:452$687_Y
  end
  attribute \src "wb_hyperram.v:465.12-465.29"
  cell $eq $eq$wb_hyperram.v:465$700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:406$60$0
    connect \B 4'1000
    connect \Y $eq$wb_hyperram.v:465$700_Y
  end
  attribute \src "wb_hyperram.v:482.12-482.28"
  cell $eq $eq$wb_hyperram.v:482$716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:391$50$0
    connect \B 1'1
    connect \Y $eq$wb_hyperram.v:482$716_Y
  end
  attribute \src "wb_hyperram.v:483.12-483.29"
  cell $eq $eq$wb_hyperram.v:483$718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:392$51$0
    connect \B 2'10
    connect \Y $eq$wb_hyperram.v:483$718_Y
  end
  attribute \src "wb_hyperram.v:486.12-486.39"
  cell $eq $eq$wb_hyperram.v:486$723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:316$19$0
    connect \B 3'110
    connect \Y $eq$wb_hyperram.v:486$723_Y
  end
  attribute \src "wb_hyperram.v:487.12-487.39"
  cell $eq $eq$wb_hyperram.v:487$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:438$77$0
    connect \B 2'11
    connect \Y $eq$wb_hyperram.v:487$725_Y
  end
  attribute \src "wb_hyperram.v:503.12-503.44"
  cell $eq $eq$wb_hyperram.v:503$740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 29
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:365$36$0
    connect \B 29'10011011001001111100101111100
    connect \Y $eq$wb_hyperram.v:503$740_Y
  end
  attribute \src "wb_hyperram.v:51.48-51.88"
  cell $eq $eq$wb_hyperram.v:51$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:198$227_Y
    connect \B 30'110100000000100000000000000000
    connect \Y $eq$wb_hyperram.v:51$190_Y
  end
  attribute \src "wb_hyperram.v:514.66-514.95"
  cell $eq $eq$wb_hyperram.v:514$756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110100000000100000000000010000
    connect \Y $eq$wb_hyperram.v:514$756_Y
  end
  attribute \src "wb_hyperram.v:515.36-515.50"
  cell $eq $eq$wb_hyperram.v:515$758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B 1'1
    connect \Y $eq$wb_hyperram.v:515$758_Y
  end
  attribute \src "wb_hyperram.v:516.47-516.77"
  cell $eq $eq$wb_hyperram.v:516$762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110100000000100000000000000000
    connect \Y $eq$wb_hyperram.v:516$762_Y
  end
  attribute \src "wb_hyperram.v:517.32-517.96"
  cell $eq $eq$wb_hyperram.v:517$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B { \fixed_latency \double_latency \tacc }
    connect \Y $eq$wb_hyperram.v:517$764_Y
  end
  attribute \src "wb_hyperram.v:518.47-518.80"
  cell $eq $eq$wb_hyperram.v:518$768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110100000000100000000000000100
    connect \Y $eq$wb_hyperram.v:518$768_Y
  end
  attribute \src "wb_hyperram.v:519.34-519.73"
  cell $eq $eq$wb_hyperram.v:519$770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B { \tpre \tpost }
    connect \Y $eq$wb_hyperram.v:519$770_Y
  end
  attribute \src "wb_hyperram.v:520.47-520.75"
  cell $eq $eq$wb_hyperram.v:520$774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110100000000100000000000001100
    connect \Y $eq$wb_hyperram.v:520$774_Y
  end
  attribute \src "wb_hyperram.v:521.30-521.64"
  cell $eq $eq$wb_hyperram.v:521$776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \trmax
    connect \Y $eq$wb_hyperram.v:521$776_Y
  end
  attribute \src "wb_hyperram.v:522.47-522.74"
  cell $eq $eq$wb_hyperram.v:522$780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110100000000100000000000001000
    connect \Y $eq$wb_hyperram.v:522$780_Y
  end
  attribute \src "wb_hyperram.v:523.30-523.63"
  cell $eq $eq$wb_hyperram.v:523$782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \tcsh
    connect \Y $eq$wb_hyperram.v:523$782_Y
  end
  attribute \src "wb_hyperram.v:529.8-529.45"
  cell $eq $eq$wb_hyperram.v:529$796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:314$17$0
    connect \B 30'110100000000100000000000000000
    connect \Y $eq$wb_hyperram.v:529$796_Y
  end
  attribute \src "wb_hyperram.v:530.34-530.89"
  cell $eq $eq$wb_hyperram.v:530$797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [5:0]
    connect \B { \fixed_latency \double_latency \tacc }
    connect \Y $eq$wb_hyperram.v:530$797_Y
  end
  attribute \src "wb_hyperram.v:531.8-531.48"
  cell $eq $eq$wb_hyperram.v:531$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:314$17$0
    connect \B 30'110100000000100000000000000100
    connect \Y $eq$wb_hyperram.v:531$798_Y
  end
  attribute \src "wb_hyperram.v:532.36-532.67"
  cell $eq $eq$wb_hyperram.v:532$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [7:0]
    connect \B { \tpre \tpost }
    connect \Y $eq$wb_hyperram.v:532$799_Y
  end
  attribute \src "wb_hyperram.v:533.8-533.43"
  cell $eq $eq$wb_hyperram.v:533$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:314$17$0
    connect \B 30'110100000000100000000000001100
    connect \Y $eq$wb_hyperram.v:533$800_Y
  end
  attribute \src "wb_hyperram.v:534.32-534.55"
  cell $eq $eq$wb_hyperram.v:534$801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [4:0]
    connect \B \trmax
    connect \Y $eq$wb_hyperram.v:534$801_Y
  end
  attribute \src "wb_hyperram.v:536.31-536.53"
  cell $eq $eq$wb_hyperram.v:536$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [3:0]
    connect \B \tcsh
    connect \Y $eq$wb_hyperram.v:536$803_Y
  end
  attribute \src "wb_hyperram.v:543.29-543.53"
  cell $eq $eq$wb_hyperram.v:543$814
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \hb_data_out
    connect \Y $eq$wb_hyperram.v:543$814_Y
  end
  attribute \src "wb_hyperram.v:333.42-333.57"
  cell $gt $gt$wb_hyperram.v:333$538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:333$25$0
    connect \B 3'111
    connect \Y $gt$wb_hyperram.v:333$538_Y
  end
  attribute \src "wb_hyperram.v:336.38-336.46"
  cell $gt $gt$wb_hyperram.v:336$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tacc
    connect \B 4'1001
    connect \Y $gt$wb_hyperram.v:336$554_Y
  end
  attribute \src "wb_hyperram.v:340.39-340.47"
  cell $gt $gt$wb_hyperram.v:340$560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \tcsh
    connect \B 3'111
    connect \Y $gt$wb_hyperram.v:340$560_Y
  end
  attribute \src "wb_hyperram.v:343.39-343.47"
  cell $gt $gt$wb_hyperram.v:343$563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpre
    connect \B 4'1001
    connect \Y $gt$wb_hyperram.v:343$563_Y
  end
  attribute \src "wb_hyperram.v:346.39-346.49"
  cell $gt $gt$wb_hyperram.v:346$566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpost
    connect \B 4'1011
    connect \Y $gt$wb_hyperram.v:346$566_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $initstate $initstate$119
    connect \Y $0$formal$wb_hyperram.v:239$118_EN[0:0]$872
  end
  attribute \src "wb_hyperram.v:101.10-101.74"
  cell $logic_and $logic_and$wb_hyperram.v:101$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:101$206_Y
    connect \B $and$wb_hyperram.v:101$208_Y
    connect \Y $logic_and$wb_hyperram.v:101$209_Y
  end
  attribute \src "wb_hyperram.v:115.10-115.77"
  cell $logic_and $logic_and$wb_hyperram.v:115$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:101$206_Y
    connect \B $and$wb_hyperram.v:115$212_Y
    connect \Y $logic_and$wb_hyperram.v:115$213_Y
  end
  attribute \src "wb_hyperram.v:129.10-129.71"
  cell $logic_and $logic_and$wb_hyperram.v:129$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:101$206_Y
    connect \B $and$wb_hyperram.v:129$216_Y
    connect \Y $logic_and$wb_hyperram.v:129$217_Y
  end
  attribute \src "wb_hyperram.v:143.10-143.72"
  cell $logic_and $logic_and$wb_hyperram.v:143$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:101$206_Y
    connect \B $and$wb_hyperram.v:143$220_Y
    connect \Y $logic_and$wb_hyperram.v:143$221_Y
  end
  attribute \src "wb_hyperram.v:254.10-254.15"
  cell $logic_and $logic_and$wb_hyperram.v:254$464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$461_Y }
    connect \B $logic_not$wb_hyperram.v:0$463_Y
    connect \Y $logic_and$wb_hyperram.v:254$464_Y
  end
  attribute \src "wb_hyperram.v:254.26-254.31"
  cell $logic_and $logic_and$wb_hyperram.v:254$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$466_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$wb_hyperram.v:254$468_Y
  end
  attribute \src "wb_hyperram.v:255.17-255.22"
  cell $logic_and $logic_and$wb_hyperram.v:255$473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$470_Y }
    connect \B $logic_not$wb_hyperram.v:0$472_Y
    connect \Y $logic_and$wb_hyperram.v:255$473_Y
  end
  attribute \src "wb_hyperram.v:256.7-256.12"
  cell $logic_and $logic_and$wb_hyperram.v:256$477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$474_Y }
    connect \B $logic_not$wb_hyperram.v:0$476_Y
    connect \Y $logic_and$wb_hyperram.v:256$477_Y
  end
  attribute \src "wb_hyperram.v:256.26-256.31"
  cell $logic_and $logic_and$wb_hyperram.v:256$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$479_Y
    connect \B { 31'0000000000000000000000000000000 \wb_rst_i }
    connect \Y $logic_and$wb_hyperram.v:256$481_Y
  end
  attribute \src "wb_hyperram.v:272.7-272.12"
  cell $logic_and $logic_and$wb_hyperram.v:272$495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$492_Y }
    connect \B $logic_not$wb_hyperram.v:0$494_Y
    connect \Y $logic_and$wb_hyperram.v:272$495_Y
  end
  attribute \src "wb_hyperram.v:272.27-272.32"
  cell $logic_and $logic_and$wb_hyperram.v:272$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$497_Y
    connect \B { 31'0000000000000000000000000000000 \wbs_stb_i }
    connect \Y $logic_and$wb_hyperram.v:272$499_Y
  end
  attribute \src "wb_hyperram.v:274.7-274.12"
  cell $logic_and $logic_and$wb_hyperram.v:274$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$505_Y }
    connect \B $logic_not$wb_hyperram.v:0$507_Y
    connect \Y $logic_and$wb_hyperram.v:274$508_Y
  end
  attribute \src "wb_hyperram.v:274.27-274.32"
  cell $logic_and $logic_and$wb_hyperram.v:274$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$510_Y
    connect \B { 31'0000000000000000000000000000000 \wbs_cyc_i }
    connect \Y $logic_and$wb_hyperram.v:274$512_Y
  end
  attribute \src "wb_hyperram.v:279.6-279.34"
  cell $logic_and $logic_and$wb_hyperram.v:279$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:0$470_Y
    connect \B $0$formal$wb_hyperram.v:240$120_CHECK[0:0]$874
    connect \Y $logic_and$wb_hyperram.v:279$519_Y
  end
  attribute \src "wb_hyperram.v:288.10-288.32"
  cell $logic_and $logic_and$wb_hyperram.v:288$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_cyc_i
    connect \B \wbs_stb_i
    connect \Y $logic_and$wb_hyperram.v:288$521_Y
  end
  attribute \src "wb_hyperram.v:333.31-333.58"
  cell $logic_and $logic_and$wb_hyperram.v:333$539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:266$489_Y
    connect \B $gt$wb_hyperram.v:333$538_Y
    connect \Y $logic_and$wb_hyperram.v:333$539_Y
  end
  attribute \src "wb_hyperram.v:333.31-333.72"
  cell $logic_and $logic_and$wb_hyperram.v:333$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:333$539_Y
    connect \B $lt$wb_hyperram.v:333$540_Y
    connect \Y $logic_and$wb_hyperram.v:333$541_Y
  end
  attribute \src "wb_hyperram.v:334.25-334.56"
  cell $logic_and $logic_and$wb_hyperram.v:334$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:266$489_Y
    connect \B $logic_not$wb_hyperram.v:334$543_Y
    connect \Y $logic_and$wb_hyperram.v:334$544_Y
  end
  attribute \src "wb_hyperram.v:334.25-334.73"
  cell $logic_and $logic_and$wb_hyperram.v:334$545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:334$544_Y
    connect \B \fixed_latency
    connect \Y $logic_and$wb_hyperram.v:334$545_Y
  end
  attribute \src "wb_hyperram.v:335.30-335.104"
  cell $logic_and $logic_and$wb_hyperram.v:335$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:334$545_Y
    connect \B $logic_not$wb_hyperram.v:335$550_Y
    connect \Y $logic_and$wb_hyperram.v:335$551_Y
  end
  attribute \src "wb_hyperram.v:335.30-335.122"
  cell $logic_and $logic_and$wb_hyperram.v:335$552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:335$551_Y
    connect \B \double_latency
    connect \Y $logic_and$wb_hyperram.v:335$552_Y
  end
  attribute \src "wb_hyperram.v:336.27-336.47"
  cell $logic_and $logic_and$wb_hyperram.v:336$555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:266$489_Y
    connect \B $gt$wb_hyperram.v:336$554_Y
    connect \Y $logic_and$wb_hyperram.v:336$555_Y
  end
  attribute \src "wb_hyperram.v:336.27-336.64"
  cell $logic_and $logic_and$wb_hyperram.v:336$556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:336$555_Y
    connect \B \fixed_latency
    connect \Y $logic_and$wb_hyperram.v:336$556_Y
  end
  attribute \src "wb_hyperram.v:336.27-336.83"
  cell $logic_and $logic_and$wb_hyperram.v:336$558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:336$556_Y
    connect \B $logic_not$wb_hyperram.v:336$557_Y
    connect \Y $logic_and$wb_hyperram.v:336$558_Y
  end
  attribute \src "wb_hyperram.v:340.28-340.48"
  cell $logic_and $logic_and$wb_hyperram.v:340$561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:266$489_Y
    connect \B $gt$wb_hyperram.v:340$560_Y
    connect \Y $logic_and$wb_hyperram.v:340$561_Y
  end
  attribute \src "wb_hyperram.v:343.28-343.48"
  cell $logic_and $logic_and$wb_hyperram.v:343$564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:266$489_Y
    connect \B $gt$wb_hyperram.v:343$563_Y
    connect \Y $logic_and$wb_hyperram.v:343$564_Y
  end
  attribute \src "wb_hyperram.v:346.28-346.50"
  cell $logic_and $logic_and$wb_hyperram.v:346$567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:266$489_Y
    connect \B $gt$wb_hyperram.v:346$566_Y
    connect \Y $logic_and$wb_hyperram.v:346$567_Y
  end
  attribute \src "wb_hyperram.v:349.29-349.51"
  cell $logic_and $logic_and$wb_hyperram.v:349$570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:266$489_Y
    connect \B $eq$wb_hyperram.v:349$569_Y
    connect \Y $logic_and$wb_hyperram.v:349$570_Y
  end
  attribute \src "wb_hyperram.v:355.9-357.34"
  cell $logic_and $logic_and$wb_hyperram.v:355$575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$573_Y
    connect \B $eq$wb_hyperram.v:320$531_Y
    connect \Y $logic_and$wb_hyperram.v:355$575_Y
  end
  attribute \src "wb_hyperram.v:355.9-358.35"
  cell $logic_and $logic_and$wb_hyperram.v:355$576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$575_Y
    connect \B $past$wb_hyperram.v:358$30$0
    connect \Y $logic_and$wb_hyperram.v:355$576_Y
  end
  attribute \src "wb_hyperram.v:355.9-359.27"
  cell $logic_and $logic_and$wb_hyperram.v:355$577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$576_Y
    connect \B $past$wb_hyperram.v:359$31$0
    connect \Y $logic_and$wb_hyperram.v:355$577_Y
  end
  attribute \src "wb_hyperram.v:355.9-360.21"
  cell $logic_and $logic_and$wb_hyperram.v:355$579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$577_Y
    connect \B $logic_not$wb_hyperram.v:360$578_Y
    connect \Y $logic_and$wb_hyperram.v:355$579_Y
  end
  attribute \src "wb_hyperram.v:355.9-361.31"
  cell $logic_and $logic_and$wb_hyperram.v:355$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$579_Y
    connect \B $past$wb_hyperram.v:334$26$0
    connect \Y $logic_and$wb_hyperram.v:355$580_Y
  end
  attribute \src "wb_hyperram.v:355.9-362.33"
  cell $logic_and $logic_and$wb_hyperram.v:355$582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$580_Y
    connect \B $logic_not$wb_hyperram.v:335$550_Y
    connect \Y $logic_and$wb_hyperram.v:355$582_Y
  end
  attribute \src "wb_hyperram.v:355.9-363.29"
  cell $logic_and $logic_and$wb_hyperram.v:355$584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$582_Y
    connect \B $eq$wb_hyperram.v:363$583_Y
    connect \Y $logic_and$wb_hyperram.v:355$584_Y
  end
  attribute \src "wb_hyperram.v:355.9-364.27"
  cell $logic_and $logic_and$wb_hyperram.v:355$586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$584_Y
    connect \B $logic_not$wb_hyperram.v:364$585_Y
    connect \Y $logic_and$wb_hyperram.v:355$586_Y
  end
  attribute \src "wb_hyperram.v:355.9-365.79"
  cell $logic_and $logic_and$wb_hyperram.v:355$588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$586_Y
    connect \B $eq$wb_hyperram.v:365$587_Y
    connect \Y $logic_and$wb_hyperram.v:355$588_Y
  end
  attribute \src "wb_hyperram.v:355.9-366.40"
  cell $logic_and $logic_and$wb_hyperram.v:355$590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$588_Y
    connect \B $eq$wb_hyperram.v:366$589_Y
    connect \Y $logic_and$wb_hyperram.v:355$590_Y
  end
  attribute \src "wb_hyperram.v:371.9-374.32"
  cell $logic_and $logic_and$wb_hyperram.v:371$596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$575_Y
    connect \B $past$wb_hyperram.v:374$40$0
    connect \Y $logic_and$wb_hyperram.v:371$596_Y
  end
  attribute \src "wb_hyperram.v:371.9-375.27"
  cell $logic_and $logic_and$wb_hyperram.v:371$597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$596_Y
    connect \B $past$wb_hyperram.v:359$31$0
    connect \Y $logic_and$wb_hyperram.v:371$597_Y
  end
  attribute \src "wb_hyperram.v:371.9-376.21"
  cell $logic_and $logic_and$wb_hyperram.v:371$599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$597_Y
    connect \B $logic_not$wb_hyperram.v:360$578_Y
    connect \Y $logic_and$wb_hyperram.v:371$599_Y
  end
  attribute \src "wb_hyperram.v:371.9-377.29"
  cell $logic_and $logic_and$wb_hyperram.v:371$601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$599_Y
    connect \B $eq$wb_hyperram.v:377$600_Y
    connect \Y $logic_and$wb_hyperram.v:371$601_Y
  end
  attribute \src "wb_hyperram.v:371.9-378.27"
  cell $logic_and $logic_and$wb_hyperram.v:371$603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$601_Y
    connect \B $logic_not$wb_hyperram.v:364$585_Y
    connect \Y $logic_and$wb_hyperram.v:371$603_Y
  end
  attribute \src "wb_hyperram.v:371.9-379.44"
  cell $logic_and $logic_and$wb_hyperram.v:371$605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$603_Y
    connect \B $eq$wb_hyperram.v:379$604_Y
    connect \Y $logic_and$wb_hyperram.v:371$605_Y
  end
  attribute \src "wb_hyperram.v:371.9-380.40"
  cell $logic_and $logic_and$wb_hyperram.v:371$607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$605_Y
    connect \B $eq$wb_hyperram.v:366$589_Y
    connect \Y $logic_and$wb_hyperram.v:371$607_Y
  end
  attribute \src "wb_hyperram.v:385.9-388.38"
  cell $logic_and $logic_and$wb_hyperram.v:385$613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$575_Y
    connect \B $past$wb_hyperram.v:388$48$0
    connect \Y $logic_and$wb_hyperram.v:385$613_Y
  end
  attribute \src "wb_hyperram.v:385.9-389.27"
  cell $logic_and $logic_and$wb_hyperram.v:385$614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:385$613_Y
    connect \B $past$wb_hyperram.v:359$31$0
    connect \Y $logic_and$wb_hyperram.v:385$614_Y
  end
  attribute \src "wb_hyperram.v:385.9-390.21"
  cell $logic_and $logic_and$wb_hyperram.v:385$616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:385$614_Y
    connect \B $logic_not$wb_hyperram.v:360$578_Y
    connect \Y $logic_and$wb_hyperram.v:385$616_Y
  end
  attribute \src "wb_hyperram.v:385.9-391.29"
  cell $logic_and $logic_and$wb_hyperram.v:385$618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:385$616_Y
    connect \B $eq$wb_hyperram.v:391$617_Y
    connect \Y $logic_and$wb_hyperram.v:385$618_Y
  end
  attribute \src "wb_hyperram.v:385.9-392.30"
  cell $logic_and $logic_and$wb_hyperram.v:385$620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:385$618_Y
    connect \B $eq$wb_hyperram.v:392$619_Y
    connect \Y $logic_and$wb_hyperram.v:385$620_Y
  end
  attribute \src "wb_hyperram.v:385.9-393.27"
  cell $logic_and $logic_and$wb_hyperram.v:385$622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:385$620_Y
    connect \B $logic_not$wb_hyperram.v:364$585_Y
    connect \Y $logic_and$wb_hyperram.v:385$622_Y
  end
  attribute \src "wb_hyperram.v:385.9-394.74"
  cell $logic_and $logic_and$wb_hyperram.v:385$624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:385$622_Y
    connect \B $eq$wb_hyperram.v:394$623_Y
    connect \Y $logic_and$wb_hyperram.v:385$624_Y
  end
  attribute \src "wb_hyperram.v:385.9-395.40"
  cell $logic_and $logic_and$wb_hyperram.v:385$626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:385$624_Y
    connect \B $eq$wb_hyperram.v:366$589_Y
    connect \Y $logic_and$wb_hyperram.v:385$626_Y
  end
  attribute \src "wb_hyperram.v:400.9-403.33"
  cell $logic_and $logic_and$wb_hyperram.v:400$632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$575_Y
    connect \B $past$wb_hyperram.v:403$58$0
    connect \Y $logic_and$wb_hyperram.v:400$632_Y
  end
  attribute \src "wb_hyperram.v:400.9-404.27"
  cell $logic_and $logic_and$wb_hyperram.v:400$633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:400$632_Y
    connect \B $past$wb_hyperram.v:359$31$0
    connect \Y $logic_and$wb_hyperram.v:400$633_Y
  end
  attribute \src "wb_hyperram.v:400.9-405.21"
  cell $logic_and $logic_and$wb_hyperram.v:400$635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:400$633_Y
    connect \B $logic_not$wb_hyperram.v:360$578_Y
    connect \Y $logic_and$wb_hyperram.v:400$635_Y
  end
  attribute \src "wb_hyperram.v:400.9-406.31"
  cell $logic_and $logic_and$wb_hyperram.v:400$637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:400$635_Y
    connect \B $eq$wb_hyperram.v:406$636_Y
    connect \Y $logic_and$wb_hyperram.v:400$637_Y
  end
  attribute \src "wb_hyperram.v:400.9-407.27"
  cell $logic_and $logic_and$wb_hyperram.v:400$639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:400$637_Y
    connect \B $logic_not$wb_hyperram.v:364$585_Y
    connect \Y $logic_and$wb_hyperram.v:400$639_Y
  end
  attribute \src "wb_hyperram.v:400.9-408.45"
  cell $logic_and $logic_and$wb_hyperram.v:400$641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:400$639_Y
    connect \B $eq$wb_hyperram.v:408$640_Y
    connect \Y $logic_and$wb_hyperram.v:400$641_Y
  end
  attribute \src "wb_hyperram.v:400.9-409.40"
  cell $logic_and $logic_and$wb_hyperram.v:400$643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:400$641_Y
    connect \B $eq$wb_hyperram.v:366$589_Y
    connect \Y $logic_and$wb_hyperram.v:400$643_Y
  end
  attribute \src "wb_hyperram.v:414.9-417.27"
  cell $logic_and $logic_and$wb_hyperram.v:414$649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$575_Y
    connect \B $past$wb_hyperram.v:359$31$0
    connect \Y $logic_and$wb_hyperram.v:414$649_Y
  end
  attribute \src "wb_hyperram.v:414.9-418.21"
  cell $logic_and $logic_and$wb_hyperram.v:414$651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:414$649_Y
    connect \B $logic_not$wb_hyperram.v:360$578_Y
    connect \Y $logic_and$wb_hyperram.v:414$651_Y
  end
  attribute \src "wb_hyperram.v:414.9-419.40"
  cell $logic_and $logic_and$wb_hyperram.v:414$653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:414$651_Y
    connect \B $eq$wb_hyperram.v:419$652_Y
    connect \Y $logic_and$wb_hyperram.v:414$653_Y
  end
  attribute \src "wb_hyperram.v:414.9-420.27"
  cell $logic_and $logic_and$wb_hyperram.v:414$655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:414$653_Y
    connect \B $logic_not$wb_hyperram.v:364$585_Y
    connect \Y $logic_and$wb_hyperram.v:414$655_Y
  end
  attribute \src "wb_hyperram.v:414.9-421.48"
  cell $logic_and $logic_and$wb_hyperram.v:414$657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:414$655_Y
    connect \B $eq$wb_hyperram.v:421$656_Y
    connect \Y $logic_and$wb_hyperram.v:414$657_Y
  end
  attribute \src "wb_hyperram.v:414.9-422.40"
  cell $logic_and $logic_and$wb_hyperram.v:414$659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:414$657_Y
    connect \B $eq$wb_hyperram.v:366$589_Y
    connect \Y $logic_and$wb_hyperram.v:414$659_Y
  end
  attribute \src "wb_hyperram.v:429.28-434.22"
  cell $logic_and $logic_and$wb_hyperram.v:429$668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:429$666_Y
    connect \B $eq$wb_hyperram.v:434$667_Y
    connect \Y $logic_and$wb_hyperram.v:429$668_Y
  end
  attribute \src "wb_hyperram.v:429.28-435.26"
  cell $logic_and $logic_and$wb_hyperram.v:429$669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:429$668_Y
    connect \B $past$wb_hyperram.v:317$20$0
    connect \Y $logic_and$wb_hyperram.v:429$669_Y
  end
  attribute \src "wb_hyperram.v:429.28-436.45"
  cell $logic_and $logic_and$wb_hyperram.v:429$671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:429$669_Y
    connect \B $eq$wb_hyperram.v:436$670_Y
    connect \Y $logic_and$wb_hyperram.v:429$671_Y
  end
  attribute \src "wb_hyperram.v:429.28-437.40"
  cell $logic_and $logic_and$wb_hyperram.v:429$673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:429$671_Y
    connect \B $eq$wb_hyperram.v:437$672_Y
    connect \Y $logic_and$wb_hyperram.v:429$673_Y
  end
  attribute \src "wb_hyperram.v:429.28-438.40"
  cell $logic_and $logic_and$wb_hyperram.v:429$675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:429$673_Y
    connect \B $eq$wb_hyperram.v:438$674_Y
    connect \Y $logic_and$wb_hyperram.v:429$675_Y
  end
  attribute \src "wb_hyperram.v:445.28-448.27"
  cell $logic_and $logic_and$wb_hyperram.v:445$681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:429$663_Y
    connect \B $logic_not$wb_hyperram.v:432$664_Y
    connect \Y $logic_and$wb_hyperram.v:429$665_Y
  end
  attribute \src "wb_hyperram.v:445.28-449.19"
  cell $logic_and $logic_and$wb_hyperram.v:445$682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:429$665_Y
    connect \B \hb_ready
    connect \Y $logic_and$wb_hyperram.v:429$666_Y
  end
  attribute \src "wb_hyperram.v:445.28-450.29"
  cell $logic_and $logic_and$wb_hyperram.v:445$684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:429$666_Y
    connect \B $eq$wb_hyperram.v:450$683_Y
    connect \Y $logic_and$wb_hyperram.v:445$684_Y
  end
  attribute \src "wb_hyperram.v:445.28-451.27"
  cell $logic_and $logic_and$wb_hyperram.v:445$686
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$684_Y
    connect \B $logic_not$wb_hyperram.v:364$585_Y
    connect \Y $logic_and$wb_hyperram.v:445$686_Y
  end
  attribute \src "wb_hyperram.v:445.28-452.45"
  cell $logic_and $logic_and$wb_hyperram.v:445$688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$686_Y
    connect \B $eq$wb_hyperram.v:452$687_Y
    connect \Y $logic_and$wb_hyperram.v:445$688_Y
  end
  attribute \src "wb_hyperram.v:445.28-453.27"
  cell $logic_and $logic_and$wb_hyperram.v:445$690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$688_Y
    connect \B $logic_not$wb_hyperram.v:453$689_Y
    connect \Y $logic_and$wb_hyperram.v:445$690_Y
  end
  attribute \src "wb_hyperram.v:459.9-460.17"
  cell $logic_and $logic_and$wb_hyperram.v:459$693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:355$571_Y
    connect \B $logic_not$wb_hyperram.v:266$489_Y
    connect \Y $logic_and$wb_hyperram.v:355$573_Y
  end
  attribute \src "wb_hyperram.v:459.9-461.30"
  cell $logic_and $logic_and$wb_hyperram.v:459$694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$573_Y
    connect \B $past$wb_hyperram.v:431$72$0
    connect \Y $logic_and$wb_hyperram.v:429$663_Y
  end
  attribute \src "wb_hyperram.v:459.9-465.30"
  cell $logic_and $logic_and$wb_hyperram.v:459$701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$684_Y
    connect \B $eq$wb_hyperram.v:465$700_Y
    connect \Y $logic_and$wb_hyperram.v:459$701_Y
  end
  attribute \src "wb_hyperram.v:459.9-466.27"
  cell $logic_and $logic_and$wb_hyperram.v:459$703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:459$701_Y
    connect \B $logic_not$wb_hyperram.v:364$585_Y
    connect \Y $logic_and$wb_hyperram.v:459$703_Y
  end
  attribute \src "wb_hyperram.v:459.9-467.26"
  cell $logic_and $logic_and$wb_hyperram.v:459$704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:459$703_Y
    connect \B \hb_read_timeout
    connect \Y $logic_and$wb_hyperram.v:459$704_Y
  end
  attribute \src "wb_hyperram.v:474.28-476.30"
  cell $logic_and $logic_and$wb_hyperram.v:474$708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:355$573_Y
    connect \B $past$wb_hyperram.v:476$91$0
    connect \Y $logic_and$wb_hyperram.v:474$708_Y
  end
  attribute \src "wb_hyperram.v:474.28-477.27"
  cell $logic_and $logic_and$wb_hyperram.v:474$710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$708_Y
    connect \B $logic_not$wb_hyperram.v:432$664_Y
    connect \Y $logic_and$wb_hyperram.v:474$710_Y
  end
  attribute \src "wb_hyperram.v:474.28-478.19"
  cell $logic_and $logic_and$wb_hyperram.v:474$711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$710_Y
    connect \B \hb_ready
    connect \Y $logic_and$wb_hyperram.v:474$711_Y
  end
  attribute \src "wb_hyperram.v:474.28-479.31"
  cell $logic_and $logic_and$wb_hyperram.v:474$712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$711_Y
    connect \B $past$wb_hyperram.v:334$26$0
    connect \Y $logic_and$wb_hyperram.v:474$712_Y
  end
  attribute \src "wb_hyperram.v:474.28-480.32"
  cell $logic_and $logic_and$wb_hyperram.v:474$713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$712_Y
    connect \B $past$wb_hyperram.v:335$28$0
    connect \Y $logic_and$wb_hyperram.v:474$713_Y
  end
  attribute \src "wb_hyperram.v:474.28-481.29"
  cell $logic_and $logic_and$wb_hyperram.v:474$715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$713_Y
    connect \B $eq$wb_hyperram.v:450$683_Y
    connect \Y $logic_and$wb_hyperram.v:474$715_Y
  end
  attribute \src "wb_hyperram.v:474.28-482.29"
  cell $logic_and $logic_and$wb_hyperram.v:474$717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$715_Y
    connect \B $eq$wb_hyperram.v:482$716_Y
    connect \Y $logic_and$wb_hyperram.v:474$717_Y
  end
  attribute \src "wb_hyperram.v:474.28-483.30"
  cell $logic_and $logic_and$wb_hyperram.v:474$719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$717_Y
    connect \B $eq$wb_hyperram.v:483$718_Y
    connect \Y $logic_and$wb_hyperram.v:474$719_Y
  end
  attribute \src "wb_hyperram.v:474.28-484.26"
  cell $logic_and $logic_and$wb_hyperram.v:474$720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$719_Y
    connect \B $past$wb_hyperram.v:317$20$0
    connect \Y $logic_and$wb_hyperram.v:474$720_Y
  end
  attribute \src "wb_hyperram.v:474.28-485.45"
  cell $logic_and $logic_and$wb_hyperram.v:474$722
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$720_Y
    connect \B $eq$wb_hyperram.v:436$670_Y
    connect \Y $logic_and$wb_hyperram.v:474$722_Y
  end
  attribute \src "wb_hyperram.v:474.28-486.40"
  cell $logic_and $logic_and$wb_hyperram.v:474$724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$722_Y
    connect \B $eq$wb_hyperram.v:486$723_Y
    connect \Y $logic_and$wb_hyperram.v:474$724_Y
  end
  attribute \src "wb_hyperram.v:474.28-487.40"
  cell $logic_and $logic_and$wb_hyperram.v:474$726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$724_Y
    connect \B $eq$wb_hyperram.v:487$725_Y
    connect \Y $logic_and$wb_hyperram.v:474$726_Y
  end
  attribute \src "wb_hyperram.v:49.24-49.98"
  cell $logic_and $logic_and$wb_hyperram.v:49$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:288$521_Y
    connect \B $eq$wb_hyperram.v:198$226_Y
    connect \Y \hb_ram_valid
  end
  attribute \src "wb_hyperram.v:494.28-498.31"
  cell $logic_and $logic_and$wb_hyperram.v:494$733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:474$710_Y
    connect \B $past$wb_hyperram.v:334$26$0
    connect \Y $logic_and$wb_hyperram.v:494$733_Y
  end
  attribute \src "wb_hyperram.v:494.28-499.32"
  cell $logic_and $logic_and$wb_hyperram.v:494$734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:494$733_Y
    connect \B $past$wb_hyperram.v:335$28$0
    connect \Y $logic_and$wb_hyperram.v:494$734_Y
  end
  attribute \src "wb_hyperram.v:494.28-500.19"
  cell $logic_and $logic_and$wb_hyperram.v:494$735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:494$734_Y
    connect \B \hb_ready
    connect \Y $logic_and$wb_hyperram.v:494$735_Y
  end
  attribute \src "wb_hyperram.v:494.28-501.29"
  cell $logic_and $logic_and$wb_hyperram.v:494$737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:494$735_Y
    connect \B $eq$wb_hyperram.v:450$683_Y
    connect \Y $logic_and$wb_hyperram.v:494$737_Y
  end
  attribute \src "wb_hyperram.v:494.28-502.27"
  cell $logic_and $logic_and$wb_hyperram.v:494$739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:494$737_Y
    connect \B $logic_not$wb_hyperram.v:364$585_Y
    connect \Y $logic_and$wb_hyperram.v:494$739_Y
  end
  attribute \src "wb_hyperram.v:494.28-503.45"
  cell $logic_and $logic_and$wb_hyperram.v:494$741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:494$739_Y
    connect \B $eq$wb_hyperram.v:503$740_Y
    connect \Y $logic_and$wb_hyperram.v:494$741_Y
  end
  attribute \src "wb_hyperram.v:494.28-504.27"
  cell $logic_and $logic_and$wb_hyperram.v:494$743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:494$741_Y
    connect \B $logic_not$wb_hyperram.v:453$689_Y
    connect \Y $logic_and$wb_hyperram.v:494$743_Y
  end
  attribute \src "wb_hyperram.v:50.24-50.98"
  cell $logic_and $logic_and$wb_hyperram.v:50$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:288$521_Y
    connect \B $eq$wb_hyperram.v:198$228_Y
    connect \Y \hb_reg_valid
  end
  attribute \src "wb_hyperram.v:51.21-51.89"
  cell $logic_and $logic_and$wb_hyperram.v:51$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:288$521_Y
    connect \B $eq$wb_hyperram.v:51$190_Y
    connect \Y \csr_valid
  end
  attribute \src "wb_hyperram.v:513.6-513.28"
  cell $logic_and $logic_and$wb_hyperram.v:513$749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$wb_hyperram.v:266$489_Y
    connect \Y $logic_and$wb_hyperram.v:513$749_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41"
  cell $logic_and $logic_and$wb_hyperram.v:513$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:513$749_Y
    connect \B $logic_not$wb_hyperram.v:268$491_Y
    connect \Y $logic_and$wb_hyperram.v:513$751_Y
  end
  attribute \src "wb_hyperram.v:514.7-514.35"
  cell $logic_and $logic_and$wb_hyperram.v:514$752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_read_timeout
    connect \B \wbs_cyc_i
    connect \Y $logic_and$wb_hyperram.v:514$752_Y
  end
  attribute \src "wb_hyperram.v:514.7-514.48"
  cell $logic_and $logic_and$wb_hyperram.v:514$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:514$752_Y
    connect \B \wbs_stb_i
    connect \Y $logic_and$wb_hyperram.v:514$753_Y
  end
  attribute \src "wb_hyperram.v:514.7-514.61"
  cell $logic_and $logic_and$wb_hyperram.v:514$755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:514$753_Y
    connect \B $logic_not$wb_hyperram.v:514$754_Y
    connect \Y $logic_and$wb_hyperram.v:514$755_Y
  end
  attribute \src "wb_hyperram.v:514.7-514.96"
  cell $logic_and $logic_and$wb_hyperram.v:514$757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:514$755_Y
    connect \B $eq$wb_hyperram.v:514$756_Y
    connect \Y $logic_and$wb_hyperram.v:514$757_Y
  end
  attribute \src "wb_hyperram.v:516.7-516.42"
  cell $logic_and $logic_and$wb_hyperram.v:516$761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:288$521_Y
    connect \B $logic_not$wb_hyperram.v:514$754_Y
    connect \Y $logic_and$wb_hyperram.v:516$761_Y
  end
  attribute \src "wb_hyperram.v:516.7-516.78"
  cell $logic_and $logic_and$wb_hyperram.v:516$763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:516$761_Y
    connect \B $eq$wb_hyperram.v:516$762_Y
    connect \Y $logic_and$wb_hyperram.v:516$763_Y
  end
  attribute \src "wb_hyperram.v:518.7-518.81"
  cell $logic_and $logic_and$wb_hyperram.v:518$769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:516$761_Y
    connect \B $eq$wb_hyperram.v:518$768_Y
    connect \Y $logic_and$wb_hyperram.v:518$769_Y
  end
  attribute \src "wb_hyperram.v:520.7-520.76"
  cell $logic_and $logic_and$wb_hyperram.v:520$775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:516$761_Y
    connect \B $eq$wb_hyperram.v:520$774_Y
    connect \Y $logic_and$wb_hyperram.v:520$775_Y
  end
  attribute \src "wb_hyperram.v:522.7-522.75"
  cell $logic_and $logic_and$wb_hyperram.v:522$781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:516$761_Y
    connect \B $eq$wb_hyperram.v:522$780_Y
    connect \Y $logic_and$wb_hyperram.v:522$781_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.12"
  cell $logic_and $logic_and$wb_hyperram.v:528$790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$502_Y
    connect \B { 31'0000000000000000000000000000000 \wb_clk_i }
    connect \Y $logic_and$wb_hyperram.v:273$504_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.42"
  cell $logic_and $logic_and$wb_hyperram.v:528$791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:273$504_Y
    connect \B $and$wb_hyperram.v:0$505_Y
    connect \Y $logic_and$wb_hyperram.v:528$791_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.62"
  cell $logic_and $logic_and$wb_hyperram.v:528$792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:528$791_Y
    connect \B $and$wb_hyperram.v:0$492_Y
    connect \Y $logic_and$wb_hyperram.v:528$792_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.81"
  cell $logic_and $logic_and$wb_hyperram.v:528$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:528$792_Y
    connect \B $past$wb_hyperram.v:317$20$0
    connect \Y $logic_and$wb_hyperram.v:528$793_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.111"
  cell $logic_and $logic_and$wb_hyperram.v:528$795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:528$793_Y
    connect \B $eq$wb_hyperram.v:528$794_Y
    connect \Y $logic_and$wb_hyperram.v:528$795_Y
  end
  attribute \src "wb_hyperram.v:542.7-542.94"
  cell $logic_and $logic_and$wb_hyperram.v:542$813
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:516$761_Y
    connect \B $eq$wb_hyperram.v:198$226_Y
    connect \Y $logic_and$wb_hyperram.v:542$813_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.94"
  cell $logic_and $logic_and$wb_hyperram.v:544$820
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:516$761_Y
    connect \B $eq$wb_hyperram.v:198$228_Y
    connect \Y $logic_and$wb_hyperram.v:544$820_Y
  end
  attribute \src "wb_hyperram.v:550.7-550.41"
  cell $logic_and $logic_and$wb_hyperram.v:550$827
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:288$521_Y
    connect \B \wbs_we_i
    connect \Y $logic_and$wb_hyperram.v:550$827_Y
  end
  attribute \src "wb_hyperram.v:550.7-550.93"
  cell $logic_and $logic_and$wb_hyperram.v:550$830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:550$827_Y
    connect \B $eq$wb_hyperram.v:198$226_Y
    connect \Y $logic_and$wb_hyperram.v:550$830_Y
  end
  attribute \src "wb_hyperram.v:550.7-550.106"
  cell $logic_and $logic_and$wb_hyperram.v:550$832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:550$830_Y
    connect \B $logic_not$wb_hyperram.v:550$831_Y
    connect \Y $logic_and$wb_hyperram.v:550$832_Y
  end
  attribute \src "wb_hyperram.v:552.7-552.93"
  cell $logic_and $logic_and$wb_hyperram.v:552$838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:550$827_Y
    connect \B $eq$wb_hyperram.v:198$228_Y
    connect \Y $logic_and$wb_hyperram.v:552$838_Y
  end
  attribute \src "wb_hyperram.v:552.7-552.106"
  cell $logic_and $logic_and$wb_hyperram.v:552$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:552$838_Y
    connect \B $logic_not$wb_hyperram.v:550$831_Y
    connect \Y $logic_and$wb_hyperram.v:552$840_Y
  end
  attribute \src "wb_hyperram.v:78.29-78.74"
  cell $logic_and $logic_and$wb_hyperram.v:78$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:516$762_Y
    connect \Y \csr_latency_valid
  end
  attribute \src "wb_hyperram.v:79.32-79.80"
  cell $logic_and $logic_and$wb_hyperram.v:79$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:518$768_Y
    connect \Y \csr_tpre_tpost_valid
  end
  attribute \src "wb_hyperram.v:80.26-80.68"
  cell $logic_and $logic_and$wb_hyperram.v:80$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:522$780_Y
    connect \Y \csr_tcsh_valid
  end
  attribute \src "wb_hyperram.v:81.27-81.70"
  cell $logic_and $logic_and$wb_hyperram.v:81$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:520$774_Y
    connect \Y \csr_trmax_valid
  end
  attribute \src "wb_hyperram.v:82.28-82.72"
  cell $logic_and $logic_and$wb_hyperram.v:82$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:514$756_Y
    connect \Y \csr_status_valid
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$wb_hyperram.v:0$463_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$461_Y }
    connect \Y $logic_not$wb_hyperram.v:0$466_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wb_clk_i }
    connect \Y $logic_not$wb_hyperram.v:0$472_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wb_rst_i }
    connect \Y $logic_not$wb_hyperram.v:0$476_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$474_Y }
    connect \Y $logic_not$wb_hyperram.v:0$479_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbs_stb_i }
    connect \Y $logic_not$wb_hyperram.v:0$494_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$492_Y }
    connect \Y $logic_not$wb_hyperram.v:0$497_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$470_Y }
    connect \Y $logic_not$wb_hyperram.v:0$502_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbs_cyc_i }
    connect \Y $logic_not$wb_hyperram.v:0$507_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$505_Y }
    connect \Y $logic_not$wb_hyperram.v:0$510_Y
  end
  attribute \src "wb_hyperram.v:101.10-101.27"
  cell $logic_not $logic_not$wb_hyperram.v:101$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid_prev_r
    connect \Y $logic_not$wb_hyperram.v:101$206_Y
  end
  attribute \src "wb_hyperram.v:240.16-240.25"
  cell $logic_not $logic_not$wb_hyperram.v:240$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_clk_i
    connect \Y $0$formal$wb_hyperram.v:240$120_CHECK[0:0]$874
  end
  attribute \src "wb_hyperram.v:242.16-242.26"
  cell $logic_not $logic_not$wb_hyperram.v:242$883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_stb_i
    connect \Y $0$formal$wb_hyperram.v:242$124_CHECK[0:0]$881
  end
  attribute \src "wb_hyperram.v:243.16-243.26"
  cell $logic_not $logic_not$wb_hyperram.v:243$887
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_cyc_i
    connect \Y $0$formal$wb_hyperram.v:243$126_CHECK[0:0]$885
  end
  attribute \src "wb_hyperram.v:266.11-266.17"
  cell $logic_not $logic_not$wb_hyperram.v:266$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$wb_hyperram.v:266$489_Y
  end
  attribute \src "wb_hyperram.v:268.11-268.20"
  cell $logic_not $logic_not$wb_hyperram.v:268$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_rst_i
    connect \Y $logic_not$wb_hyperram.v:268$491_Y
  end
  attribute \src "wb_hyperram.v:334.35-334.56"
  cell $logic_not $logic_not$wb_hyperram.v:334$543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:334$26$0
    connect \Y $logic_not$wb_hyperram.v:334$543_Y
  end
  attribute \src "wb_hyperram.v:335.82-335.104"
  cell $logic_not $logic_not$wb_hyperram.v:335$550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:335$28$0
    connect \Y $logic_not$wb_hyperram.v:335$550_Y
  end
  attribute \src "wb_hyperram.v:336.68-336.83"
  cell $logic_not $logic_not$wb_hyperram.v:336$557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \double_latency
    connect \Y $logic_not$wb_hyperram.v:336$557_Y
  end
  attribute \src "wb_hyperram.v:355.9-355.22"
  cell $logic_not $logic_not$wb_hyperram.v:355$571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:0$461_Y
    connect \Y $logic_not$wb_hyperram.v:355$571_Y
  end
  attribute \src "wb_hyperram.v:360.11-360.21"
  cell $logic_not $logic_not$wb_hyperram.v:360$578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_ack_o
    connect \Y $logic_not$wb_hyperram.v:360$578_Y
  end
  attribute \src "wb_hyperram.v:364.11-364.27"
  cell $logic_not $logic_not$wb_hyperram.v:364$585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:317$20$0
    connect \Y $logic_not$wb_hyperram.v:364$585_Y
  end
  attribute \src "wb_hyperram.v:432.11-432.27"
  cell $logic_not $logic_not$wb_hyperram.v:432$664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:432$73$0
    connect \Y $logic_not$wb_hyperram.v:432$664_Y
  end
  attribute \src "wb_hyperram.v:453.11-453.27"
  cell $logic_not $logic_not$wb_hyperram.v:453$689
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_read_timeout
    connect \Y $logic_not$wb_hyperram.v:453$689_Y
  end
  attribute \src "wb_hyperram.v:514.52-514.61"
  cell $logic_not $logic_not$wb_hyperram.v:514$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_we_i
    connect \Y $logic_not$wb_hyperram.v:514$754_Y
  end
  attribute \src "wb_hyperram.v:550.97-550.106"
  cell $logic_not $logic_not$wb_hyperram.v:550$831
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_csn_o
    connect \Y $logic_not$wb_hyperram.v:550$831_Y
  end
  attribute \src "wb_hyperram.v:155.11-155.28"
  cell $logic_or $logic_or$wb_hyperram.v:155$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \B \wb_rst_i
    connect \Y $logic_or$wb_hyperram.v:155$222_Y
  end
  attribute \src "wb_hyperram.v:198.10-198.110"
  cell $logic_or $logic_or$wb_hyperram.v:198$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$wb_hyperram.v:198$226_Y
    connect \B $eq$wb_hyperram.v:198$228_Y
    connect \Y $logic_or$wb_hyperram.v:198$229_Y
  end
  attribute \src "wb_hyperram.v:214.16-214.57"
  cell $logic_or $logic_or$wb_hyperram.v:214$232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_latency_valid
    connect \B \csr_tpre_tpost_valid
    connect \Y $logic_or$wb_hyperram.v:214$232_Y
  end
  attribute \src "wb_hyperram.v:214.16-214.75"
  cell $logic_or $logic_or$wb_hyperram.v:214$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:214$232_Y
    connect \B \csr_tcsh_valid
    connect \Y $logic_or$wb_hyperram.v:214$233_Y
  end
  attribute \src "wb_hyperram.v:214.16-214.94"
  cell $logic_or $logic_or$wb_hyperram.v:214$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:214$233_Y
    connect \B \csr_trmax_valid
    connect \Y $logic_or$wb_hyperram.v:214$234_Y
  end
  attribute \src "wb_hyperram.v:214.16-214.114"
  cell $logic_or $logic_or$wb_hyperram.v:214$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:214$234_Y
    connect \B \csr_status_valid
    connect \Y $logic_or$wb_hyperram.v:214$235_Y
  end
  attribute \src "wb_hyperram.v:221.22-221.50"
  cell $logic_or $logic_or$wb_hyperram.v:221$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_ram_valid
    connect \B \hb_reg_valid
    connect \Y $logic_or$wb_hyperram.v:221$236_Y
  end
  attribute \src "wb_hyperram.v:254.10-254.38"
  cell $logic_or $logic_or$wb_hyperram.v:254$469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:254$464_Y
    connect \B $logic_and$wb_hyperram.v:254$468_Y
    connect \Y $logic_or$wb_hyperram.v:254$469_Y
  end
  attribute \src "wb_hyperram.v:256.7-256.41"
  cell $logic_or $logic_or$wb_hyperram.v:256$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:256$477_Y
    connect \B $logic_and$wb_hyperram.v:256$481_Y
    connect \Y $logic_or$wb_hyperram.v:256$482_Y
  end
  attribute \src "wb_hyperram.v:272.7-272.43"
  cell $logic_or $logic_or$wb_hyperram.v:272$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:272$495_Y
    connect \B $logic_and$wb_hyperram.v:272$499_Y
    connect \Y $logic_or$wb_hyperram.v:272$500_Y
  end
  attribute \src "wb_hyperram.v:274.7-274.43"
  cell $logic_or $logic_or$wb_hyperram.v:274$513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:274$508_Y
    connect \B $logic_and$wb_hyperram.v:274$512_Y
    connect \Y $logic_or$wb_hyperram.v:274$513_Y
  end
  attribute \src "wb_hyperram.v:508.6-508.30"
  cell $logic_or $logic_or$wb_hyperram.v:508$746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$formal$wb_hyperram.v:243$126_CHECK[0:0]$885
    connect \B $0$formal$wb_hyperram.v:242$124_CHECK[0:0]$881
    connect \Y $logic_or$wb_hyperram.v:508$746_Y
  end
  attribute \src "wb_hyperram.v:333.63-333.71"
  cell $lt $lt$wb_hyperram.v:333$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \tacc
    connect \B 3'111
    connect \Y $lt$wb_hyperram.v:333$540_Y
  end
  attribute \src "wb_hyperram.v:261.16-261.43"
  cell $ne $ne$wb_hyperram.v:261$487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_clk_i
    connect \B $and$wb_hyperram.v:0$470_Y
    connect \Y $ne$wb_hyperram.v:261$487_Y
  end
  attribute \src "wb_hyperram.v:156.13-156.40"
  cell $or $or$wb_hyperram.v:156$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_ram_valid
    connect \B \hb_reg_valid
    connect \Y $or$wb_hyperram.v:156$223_Y
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3844
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3845
    parameter \WIDTH 2
    connect \D $0\wb_state[1:0]
    connect \Q \wb_state
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3846
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$wb_hyperram.v:0$461_Y
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3848
    parameter \WIDTH 1
    connect \D \wb_clk_i
    connect \Q $and$wb_hyperram.v:0$470_Y
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3849
    parameter \WIDTH 1
    connect \D \wb_rst_i
    connect \Q $and$wb_hyperram.v:0$474_Y
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3855
    parameter \WIDTH 1
    connect \D \wbs_stb_i
    connect \Q $and$wb_hyperram.v:0$492_Y
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3858
    parameter \WIDTH 1
    connect \D \wbs_cyc_i
    connect \Q $and$wb_hyperram.v:0$505_Y
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3862
    parameter \WIDTH 32
    connect \D \wbs_addr_i
    connect \Q $past$wb_hyperram.v:314$17$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3863
    parameter \WIDTH 32
    connect \D \wbs_dat_i
    connect \Q $past$wb_hyperram.v:315$18$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3864
    parameter \WIDTH 4
    connect \D \wbs_sel_i
    connect \Q $past$wb_hyperram.v:316$19$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3865
    parameter \WIDTH 1
    connect \D \wbs_we_i
    connect \Q $past$wb_hyperram.v:317$20$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3870
    parameter \WIDTH 4
    connect \D \tacc
    connect \Q $past$wb_hyperram.v:333$25$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3871
    parameter \WIDTH 1
    connect \D \fixed_latency
    connect \Q $past$wb_hyperram.v:334$26$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3873
    parameter \WIDTH 1
    connect \D \double_latency
    connect \Q $past$wb_hyperram.v:335$28$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3875
    parameter \WIDTH 1
    connect \D \csr_latency_valid
    connect \Q $past$wb_hyperram.v:358$30$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3876
    parameter \WIDTH 1
    connect \D \wbs_ack_o
    connect \Q $past$wb_hyperram.v:359$31$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3881
    parameter \WIDTH 32
    connect \D \wbs_dat_o
    connect \Q $past$wb_hyperram.v:365$36$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3882
    parameter \WIDTH 6
    connect \D { \fixed_latency \double_latency \tacc }
    connect \Q $past$wb_hyperram.v:365$37$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3885
    parameter \WIDTH 1
    connect \D \csr_tcsh_valid
    connect \Q $past$wb_hyperram.v:374$40$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3887
    parameter \WIDTH 4
    connect \D \tcsh
    connect \Q $past$wb_hyperram.v:377$42$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3893
    parameter \WIDTH 1
    connect \D \csr_tpre_tpost_valid
    connect \Q $past$wb_hyperram.v:388$48$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3895
    parameter \WIDTH 4
    connect \D \tpre
    connect \Q $past$wb_hyperram.v:391$50$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3896
    parameter \WIDTH 4
    connect \D \tpost
    connect \Q $past$wb_hyperram.v:392$51$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3903
    parameter \WIDTH 1
    connect \D \csr_trmax_valid
    connect \Q $past$wb_hyperram.v:403$58$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3905
    parameter \WIDTH 5
    connect \D \trmax
    connect \Q $past$wb_hyperram.v:406$60$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3912
    parameter \WIDTH 1
    connect \D \hb_read_timeout
    connect \Q $eq$wb_hyperram.v:419$652_Y
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3917
    parameter \WIDTH 1
    connect \D \hb_reg_valid
    connect \Q $past$wb_hyperram.v:431$72$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3918
    parameter \WIDTH 1
    connect \D \hb_ready
    connect \Q $past$wb_hyperram.v:432$73$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3922
    parameter \WIDTH 3
    connect \D \wbs_addr_i [2:0]
    connect \Q $past$wb_hyperram.v:438$77$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3936
    parameter \WIDTH 1
    connect \D \hb_ram_valid
    connect \Q $past$wb_hyperram.v:476$91$0
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3959
    parameter \WIDTH 1
    connect \D \wbs_sel_i [0]
    connect \Q $eq$wb_hyperram.v:528$794_Y
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3963
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:254$128_CHECK[0:0]$357
    connect \Q $formal$wb_hyperram.v:254$128_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3964
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:254$128_EN[0:0]$358
    connect \Q $formal$wb_hyperram.v:254$128_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3965
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:256$129_CHECK[0:0]$359
    connect \Q $formal$wb_hyperram.v:256$129_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3966
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:256$129_EN[0:0]$360
    connect \Q $formal$wb_hyperram.v:256$129_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3967
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:260$130_CHECK[0:0]$361
    connect \Q $formal$wb_hyperram.v:260$130_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3968
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:260$130_EN[0:0]$362
    connect \Q $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3969
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:265$131_CHECK[0:0]$363
    connect \Q $formal$wb_hyperram.v:265$131_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3970
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:265$131_EN[0:0]$364
    connect \Q $formal$wb_hyperram.v:265$131_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3971
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:267$132_CHECK[0:0]$365
    connect \Q $formal$wb_hyperram.v:267$132_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3972
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:267$132_EN[0:0]$366
    connect \Q $formal$wb_hyperram.v:267$132_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3973
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:272$133_CHECK[0:0]$367
    connect \Q $formal$wb_hyperram.v:272$133_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3974
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:272$133_EN[0:0]$368
    connect \Q $formal$wb_hyperram.v:272$133_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3975
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:274$134_CHECK[0:0]$369
    connect \Q $formal$wb_hyperram.v:274$134_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3976
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:274$134_EN[0:0]$370
    connect \Q $formal$wb_hyperram.v:274$134_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3977
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:306$135_CHECK[0:0]$371
    connect \Q $formal$wb_hyperram.v:306$135_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3978
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:306$135_EN[0:0]$372
    connect \Q $formal$wb_hyperram.v:306$135_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3979
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:307$136_CHECK[0:0]$373
    connect \Q $formal$wb_hyperram.v:307$136_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3981
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:311$137_CHECK[0:0]$375
    connect \Q $formal$wb_hyperram.v:311$137_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3982
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:311$137_EN[0:0]$376
    connect \Q $formal$wb_hyperram.v:311$137_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3983
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:312$138_CHECK[0:0]$377
    connect \Q $formal$wb_hyperram.v:312$138_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3985
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:313$139_CHECK[0:0]$379
    connect \Q $formal$wb_hyperram.v:313$139_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3987
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:314$140_CHECK[0:0]$381
    connect \Q $formal$wb_hyperram.v:314$140_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3989
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:315$141_CHECK[0:0]$383
    connect \Q $formal$wb_hyperram.v:315$141_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3991
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:316$142_CHECK[0:0]$385
    connect \Q $formal$wb_hyperram.v:316$142_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3993
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:320$143_CHECK[0:0]$387
    connect \Q $formal$wb_hyperram.v:320$143_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3994
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:320$143_EN[0:0]$388
    connect \Q $formal$wb_hyperram.v:320$143_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3995
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:321$144_CHECK[0:0]$389
    connect \Q $formal$wb_hyperram.v:321$144_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3997
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:322$145_CHECK[0:0]$391
    connect \Q $formal$wb_hyperram.v:322$145_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$3999
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:323$146_CHECK[0:0]$393
    connect \Q $formal$wb_hyperram.v:323$146_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4001
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:324$147_CHECK[0:0]$395
    connect \Q $formal$wb_hyperram.v:324$147_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4003
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:333$148_CHECK[0:0]$397
    connect \Q $formal$wb_hyperram.v:333$148_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4005
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:334$149_CHECK[0:0]$399
    connect \Q $formal$wb_hyperram.v:334$149_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4007
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:335$150_CHECK[0:0]$401
    connect \Q $formal$wb_hyperram.v:335$150_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4009
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:336$151_CHECK[0:0]$403
    connect \Q $formal$wb_hyperram.v:336$151_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4011
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:340$152_CHECK[0:0]$405
    connect \Q $formal$wb_hyperram.v:340$152_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4013
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:343$153_CHECK[0:0]$407
    connect \Q $formal$wb_hyperram.v:343$153_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4015
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:346$154_CHECK[0:0]$409
    connect \Q $formal$wb_hyperram.v:346$154_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4017
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:349$155_CHECK[0:0]$411
    connect \Q $formal$wb_hyperram.v:349$155_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4019
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:354$156_CHECK[0:0]$413
    connect \Q $formal$wb_hyperram.v:354$156_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4021
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:370$157_CHECK[0:0]$415
    connect \Q $formal$wb_hyperram.v:370$157_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4023
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:384$158_CHECK[0:0]$417
    connect \Q $formal$wb_hyperram.v:384$158_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4025
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:399$159_CHECK[0:0]$419
    connect \Q $formal$wb_hyperram.v:399$159_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4027
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:413$160_CHECK[0:0]$421
    connect \Q $formal$wb_hyperram.v:413$160_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4029
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:429$161_CHECK[0:0]$423
    connect \Q $formal$wb_hyperram.v:429$161_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4031
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:445$162_CHECK[0:0]$425
    connect \Q $formal$wb_hyperram.v:445$162_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4033
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:458$163_CHECK[0:0]$427
    connect \Q $formal$wb_hyperram.v:458$163_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4035
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:474$164_CHECK[0:0]$429
    connect \Q $formal$wb_hyperram.v:474$164_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4037
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:494$165_CHECK[0:0]$431
    connect \Q $formal$wb_hyperram.v:494$165_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4039
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:508$166_CHECK[0:0]$433
    connect \Q $formal$wb_hyperram.v:508$166_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4040
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:508$166_EN[0:0]$434
    connect \Q $formal$wb_hyperram.v:508$166_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4041
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:515$167_CHECK[0:0]$435
    connect \Q $formal$wb_hyperram.v:515$167_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4042
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:515$167_EN[0:0]$436
    connect \Q $formal$wb_hyperram.v:515$167_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4043
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:517$168_CHECK[0:0]$437
    connect \Q $formal$wb_hyperram.v:517$168_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4044
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:517$168_EN[0:0]$438
    connect \Q $formal$wb_hyperram.v:517$168_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4045
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:519$169_CHECK[0:0]$439
    connect \Q $formal$wb_hyperram.v:519$169_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4046
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:519$169_EN[0:0]$440
    connect \Q $formal$wb_hyperram.v:519$169_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4047
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:521$170_CHECK[0:0]$441
    connect \Q $formal$wb_hyperram.v:521$170_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4048
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:521$170_EN[0:0]$442
    connect \Q $formal$wb_hyperram.v:521$170_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4049
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:523$171_CHECK[0:0]$443
    connect \Q $formal$wb_hyperram.v:523$171_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4050
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:523$171_EN[0:0]$444
    connect \Q $formal$wb_hyperram.v:523$171_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4051
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:530$172_CHECK[0:0]$445
    connect \Q $formal$wb_hyperram.v:530$172_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4052
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:530$172_EN[0:0]$446
    connect \Q $formal$wb_hyperram.v:530$172_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4053
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:532$173_CHECK[0:0]$447
    connect \Q $formal$wb_hyperram.v:532$173_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4054
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:532$173_EN[0:0]$448
    connect \Q $formal$wb_hyperram.v:532$173_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4055
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:534$174_CHECK[0:0]$449
    connect \Q $formal$wb_hyperram.v:534$174_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4056
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:534$174_EN[0:0]$450
    connect \Q $formal$wb_hyperram.v:534$174_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4057
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:536$175_CHECK[0:0]$451
    connect \Q $formal$wb_hyperram.v:536$175_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4058
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:536$175_EN[0:0]$452
    connect \Q $formal$wb_hyperram.v:536$175_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4059
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:543$176_CHECK[0:0]$453
    connect \Q $formal$wb_hyperram.v:543$176_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4060
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:543$176_EN[0:0]$454
    connect \Q $formal$wb_hyperram.v:543$176_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4061
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:545$177_CHECK[0:0]$455
    connect \Q $formal$wb_hyperram.v:545$177_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4062
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:545$177_EN[0:0]$456
    connect \Q $formal$wb_hyperram.v:545$177_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4063
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:551$178_CHECK[0:0]$457
    connect \Q $formal$wb_hyperram.v:551$178_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4064
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:551$178_EN[0:0]$458
    connect \Q $formal$wb_hyperram.v:551$178_EN
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4065
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:553$179_CHECK[0:0]$459
    connect \Q $formal$wb_hyperram.v:553$179_CHECK
  end
  attribute \src "wb_hyperram.v:246.1-556.4"
  cell $ff $procdff$4066
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:553$179_EN[0:0]$460
    connect \Q $formal$wb_hyperram.v:553$179_EN
  end
  attribute \src "wb_hyperram.v:254.10-254.38|wb_hyperram.v:254.6-255.34"
  cell $mux $procmux$3219
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:254$469_Y
    connect \Y $procmux$3219_Y
  end
  attribute \src "wb_hyperram.v:253.9-253.21|wb_hyperram.v:253.5-258.8"
  cell $mux $procmux$3221
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3219_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:254$128_EN[0:0]$358
  end
  attribute \src "wb_hyperram.v:254.10-254.38|wb_hyperram.v:254.6-255.34"
  cell $mux $procmux$3223
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4736
    connect \B $logic_and$wb_hyperram.v:255$473_Y
    connect \S $logic_or$wb_hyperram.v:254$469_Y
    connect \Y $procmux$3223_Y
  end
  attribute \src "wb_hyperram.v:253.9-253.21|wb_hyperram.v:253.5-258.8"
  cell $mux $procmux$3225
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4738
    connect \B $procmux$3223_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:254$128_CHECK[0:0]$357
  end
  attribute \src "wb_hyperram.v:256.7-256.41|wb_hyperram.v:256.3-257.28"
  cell $mux $procmux$3227
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:256$482_Y
    connect \Y $procmux$3227_Y
  end
  attribute \src "wb_hyperram.v:253.9-253.21|wb_hyperram.v:253.5-258.8"
  cell $mux $procmux$3229
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3227_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:256$129_EN[0:0]$360
  end
  attribute \src "wb_hyperram.v:256.7-256.41|wb_hyperram.v:256.3-257.28"
  cell $mux $procmux$3231
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4740
    connect \B $logic_and$wb_hyperram.v:255$473_Y
    connect \S $logic_or$wb_hyperram.v:256$482_Y
    connect \Y $procmux$3231_Y
  end
  attribute \src "wb_hyperram.v:253.9-253.21|wb_hyperram.v:253.5-258.8"
  cell $mux $procmux$3233
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4742
    connect \B $procmux$3231_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:256$129_CHECK[0:0]$359
  end
  attribute \src "wb_hyperram.v:260.9-260.21|wb_hyperram.v:260.5-262.8"
  cell $mux $procmux$3235
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:260$130_EN[0:0]$362
  end
  attribute \src "wb_hyperram.v:260.9-260.21|wb_hyperram.v:260.5-262.8"
  cell $mux $procmux$3237
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4744
    connect \B $ne$wb_hyperram.v:261$487_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:260$130_CHECK[0:0]$361
  end
  attribute \src "wb_hyperram.v:265.7-265.20|wb_hyperram.v:265.3-266.19"
  cell $mux $procmux$3239
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $and$wb_hyperram.v:0$461_Y
    connect \Y $procmux$3239_Y
  end
  attribute \src "wb_hyperram.v:264.6-264.18|wb_hyperram.v:264.2-269.5"
  cell $mux $procmux$3241
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3239_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:265$131_EN[0:0]$364
  end
  attribute \src "wb_hyperram.v:265.7-265.20|wb_hyperram.v:265.3-266.19"
  cell $mux $procmux$3243
    parameter \WIDTH 1
    connect \A $logic_not$wb_hyperram.v:266$489_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4746
    connect \S $and$wb_hyperram.v:0$461_Y
    connect \Y $procmux$3243_Y
  end
  attribute \src "wb_hyperram.v:264.6-264.18|wb_hyperram.v:264.2-269.5"
  cell $mux $procmux$3245
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4748
    connect \B $procmux$3243_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:265$131_CHECK[0:0]$363
  end
  attribute \src "wb_hyperram.v:267.7-267.23|wb_hyperram.v:267.3-268.22"
  cell $mux $procmux$3247
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $and$wb_hyperram.v:0$474_Y
    connect \Y $procmux$3247_Y
  end
  attribute \src "wb_hyperram.v:264.6-264.18|wb_hyperram.v:264.2-269.5"
  cell $mux $procmux$3249
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3247_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:267$132_EN[0:0]$366
  end
  attribute \src "wb_hyperram.v:267.7-267.23|wb_hyperram.v:267.3-268.22"
  cell $mux $procmux$3251
    parameter \WIDTH 1
    connect \A $logic_not$wb_hyperram.v:268$491_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4750
    connect \S $and$wb_hyperram.v:0$474_Y
    connect \Y $procmux$3251_Y
  end
  attribute \src "wb_hyperram.v:264.6-264.18|wb_hyperram.v:264.2-269.5"
  cell $mux $procmux$3253
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4752
    connect \B $procmux$3251_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:267$132_CHECK[0:0]$365
  end
  attribute \src "wb_hyperram.v:272.7-272.43|wb_hyperram.v:272.3-273.28"
  cell $mux $procmux$3255
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:272$500_Y
    connect \Y $procmux$3255_Y
  end
  attribute \src "wb_hyperram.v:271.6-271.18|wb_hyperram.v:271.2-276.5"
  cell $mux $procmux$3257
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3255_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:272$133_EN[0:0]$368
  end
  attribute \src "wb_hyperram.v:272.7-272.43|wb_hyperram.v:272.3-273.28"
  cell $mux $procmux$3259
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4754
    connect \B $logic_and$wb_hyperram.v:273$504_Y
    connect \S $logic_or$wb_hyperram.v:272$500_Y
    connect \Y $procmux$3259_Y
  end
  attribute \src "wb_hyperram.v:271.6-271.18|wb_hyperram.v:271.2-276.5"
  cell $mux $procmux$3261
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4756
    connect \B $procmux$3259_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:272$133_CHECK[0:0]$367
  end
  attribute \src "wb_hyperram.v:274.7-274.43|wb_hyperram.v:274.3-275.28"
  cell $mux $procmux$3263
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:274$513_Y
    connect \Y $procmux$3263_Y
  end
  attribute \src "wb_hyperram.v:271.6-271.18|wb_hyperram.v:271.2-276.5"
  cell $mux $procmux$3265
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3263_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:274$134_EN[0:0]$370
  end
  attribute \src "wb_hyperram.v:274.7-274.43|wb_hyperram.v:274.3-275.28"
  cell $mux $procmux$3267
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4758
    connect \B $logic_and$wb_hyperram.v:273$504_Y
    connect \S $logic_or$wb_hyperram.v:274$513_Y
    connect \Y $procmux$3267_Y
  end
  attribute \src "wb_hyperram.v:271.6-271.18|wb_hyperram.v:271.2-276.5"
  cell $mux $procmux$3269
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4760
    connect \B $procmux$3267_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:274$134_CHECK[0:0]$369
  end
  attribute \src "wb_hyperram.v:306.6-306.24|wb_hyperram.v:306.2-309.5"
  cell $mux $procmux$3271
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:306$523_Y
    connect \Y $0$formal$wb_hyperram.v:306$135_EN[0:0]$372
  end
  attribute \src "wb_hyperram.v:306.6-306.24|wb_hyperram.v:306.2-309.5"
  cell $mux $procmux$3273
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4762
    connect \B $0$formal$wb_hyperram.v:242$124_CHECK[0:0]$881
    connect \S $eq$wb_hyperram.v:306$523_Y
    connect \Y $0$formal$wb_hyperram.v:306$135_CHECK[0:0]$371
  end
  attribute \src "wb_hyperram.v:306.6-306.24|wb_hyperram.v:306.2-309.5"
  cell $mux $procmux$3277
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4764
    connect \B $0$formal$wb_hyperram.v:243$126_CHECK[0:0]$885
    connect \S $eq$wb_hyperram.v:306$523_Y
    connect \Y $0$formal$wb_hyperram.v:307$136_CHECK[0:0]$373
  end
  attribute \src "wb_hyperram.v:311.6-311.28|wb_hyperram.v:311.2-318.5"
  cell $mux $procmux$3279
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:311$526_Y
    connect \Y $0$formal$wb_hyperram.v:311$137_EN[0:0]$376
  end
  attribute \src "wb_hyperram.v:311.6-311.28|wb_hyperram.v:311.2-318.5"
  cell $mux $procmux$3281
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4766
    connect \B \wbs_cyc_i
    connect \S $eq$wb_hyperram.v:311$526_Y
    connect \Y $0$formal$wb_hyperram.v:311$137_CHECK[0:0]$375
  end
  attribute \src "wb_hyperram.v:311.6-311.28|wb_hyperram.v:311.2-318.5"
  cell $mux $procmux$3285
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4768
    connect \B \wbs_stb_i
    connect \S $eq$wb_hyperram.v:311$526_Y
    connect \Y $0$formal$wb_hyperram.v:312$138_CHECK[0:0]$377
  end
  attribute \src "wb_hyperram.v:311.6-311.28|wb_hyperram.v:311.2-318.5"
  cell $mux $procmux$3289
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4770
    connect \B $eq$wb_hyperram.v:314$527_Y
    connect \S $eq$wb_hyperram.v:311$526_Y
    connect \Y $0$formal$wb_hyperram.v:313$139_CHECK[0:0]$379
  end
  attribute \src "wb_hyperram.v:311.6-311.28|wb_hyperram.v:311.2-318.5"
  cell $mux $procmux$3293
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4772
    connect \B $eq$wb_hyperram.v:315$528_Y
    connect \S $eq$wb_hyperram.v:311$526_Y
    connect \Y $0$formal$wb_hyperram.v:314$140_CHECK[0:0]$381
  end
  attribute \src "wb_hyperram.v:311.6-311.28|wb_hyperram.v:311.2-318.5"
  cell $mux $procmux$3297
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4774
    connect \B $eq$wb_hyperram.v:316$529_Y
    connect \S $eq$wb_hyperram.v:311$526_Y
    connect \Y $0$formal$wb_hyperram.v:315$141_CHECK[0:0]$383
  end
  attribute \src "wb_hyperram.v:311.6-311.28|wb_hyperram.v:311.2-318.5"
  cell $mux $procmux$3301
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4776
    connect \B $eq$wb_hyperram.v:317$530_Y
    connect \S $eq$wb_hyperram.v:311$526_Y
    connect \Y $0$formal$wb_hyperram.v:316$142_CHECK[0:0]$385
  end
  attribute \src "wb_hyperram.v:320.6-320.27|wb_hyperram.v:320.2-326.5"
  cell $mux $procmux$3303
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:320$531_Y
    connect \Y $0$formal$wb_hyperram.v:320$143_EN[0:0]$388
  end
  attribute \src "wb_hyperram.v:320.6-320.27|wb_hyperram.v:320.2-326.5"
  cell $mux $procmux$3305
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4778
    connect \B $0$formal$wb_hyperram.v:242$124_CHECK[0:0]$881
    connect \S $eq$wb_hyperram.v:320$531_Y
    connect \Y $0$formal$wb_hyperram.v:320$143_CHECK[0:0]$387
  end
  attribute \src "wb_hyperram.v:320.6-320.27|wb_hyperram.v:320.2-326.5"
  cell $mux $procmux$3309
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4780
    connect \B $eq$wb_hyperram.v:314$527_Y
    connect \S $eq$wb_hyperram.v:320$531_Y
    connect \Y $0$formal$wb_hyperram.v:321$144_CHECK[0:0]$389
  end
  attribute \src "wb_hyperram.v:320.6-320.27|wb_hyperram.v:320.2-326.5"
  cell $mux $procmux$3313
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4782
    connect \B $eq$wb_hyperram.v:315$528_Y
    connect \S $eq$wb_hyperram.v:320$531_Y
    connect \Y $0$formal$wb_hyperram.v:322$145_CHECK[0:0]$391
  end
  attribute \src "wb_hyperram.v:320.6-320.27|wb_hyperram.v:320.2-326.5"
  cell $mux $procmux$3317
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4784
    connect \B $eq$wb_hyperram.v:316$529_Y
    connect \S $eq$wb_hyperram.v:320$531_Y
    connect \Y $0$formal$wb_hyperram.v:323$146_CHECK[0:0]$393
  end
  attribute \src "wb_hyperram.v:320.6-320.27|wb_hyperram.v:320.2-326.5"
  cell $mux $procmux$3321
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4786
    connect \B $eq$wb_hyperram.v:317$530_Y
    connect \S $eq$wb_hyperram.v:320$531_Y
    connect \Y $0$formal$wb_hyperram.v:324$147_CHECK[0:0]$395
  end
  attribute \src "wb_hyperram.v:332.9-332.21|wb_hyperram.v:332.5-337.5"
  cell $mux $procmux$3325
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4788
    connect \B $logic_and$wb_hyperram.v:333$541_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:333$148_CHECK[0:0]$397
  end
  attribute \src "wb_hyperram.v:332.9-332.21|wb_hyperram.v:332.5-337.5"
  cell $mux $procmux$3329
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4790
    connect \B $logic_and$wb_hyperram.v:334$545_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:334$149_CHECK[0:0]$399
  end
  attribute \src "wb_hyperram.v:332.9-332.21|wb_hyperram.v:332.5-337.5"
  cell $mux $procmux$3333
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4792
    connect \B $logic_and$wb_hyperram.v:335$552_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:335$150_CHECK[0:0]$401
  end
  attribute \src "wb_hyperram.v:332.9-332.21|wb_hyperram.v:332.5-337.5"
  cell $mux $procmux$3337
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4794
    connect \B $logic_and$wb_hyperram.v:336$558_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:336$151_CHECK[0:0]$403
  end
  attribute \src "wb_hyperram.v:339.9-339.21|wb_hyperram.v:339.5-340.50"
  cell $mux $procmux$3341
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4796
    connect \B $logic_and$wb_hyperram.v:340$561_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:340$152_CHECK[0:0]$405
  end
  attribute \src "wb_hyperram.v:342.9-342.21|wb_hyperram.v:342.5-343.50"
  cell $mux $procmux$3345
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4798
    connect \B $logic_and$wb_hyperram.v:343$564_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:343$153_CHECK[0:0]$407
  end
  attribute \src "wb_hyperram.v:345.9-345.21|wb_hyperram.v:345.5-346.52"
  cell $mux $procmux$3349
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4800
    connect \B $logic_and$wb_hyperram.v:346$567_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:346$154_CHECK[0:0]$409
  end
  attribute \src "wb_hyperram.v:348.9-348.21|wb_hyperram.v:348.5-349.53"
  cell $mux $procmux$3353
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4802
    connect \B $logic_and$wb_hyperram.v:349$570_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:349$155_CHECK[0:0]$411
  end
  attribute \src "wb_hyperram.v:353.9-353.21|wb_hyperram.v:353.5-367.9"
  cell $mux $procmux$3357
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4804
    connect \B $logic_and$wb_hyperram.v:355$590_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:354$156_CHECK[0:0]$413
  end
  attribute \src "wb_hyperram.v:369.9-369.21|wb_hyperram.v:369.5-381.9"
  cell $mux $procmux$3361
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4806
    connect \B $logic_and$wb_hyperram.v:371$607_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:370$157_CHECK[0:0]$415
  end
  attribute \src "wb_hyperram.v:383.9-383.21|wb_hyperram.v:383.5-396.9"
  cell $mux $procmux$3365
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4808
    connect \B $logic_and$wb_hyperram.v:385$626_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:384$158_CHECK[0:0]$417
  end
  attribute \src "wb_hyperram.v:398.9-398.21|wb_hyperram.v:398.5-410.9"
  cell $mux $procmux$3369
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4810
    connect \B $logic_and$wb_hyperram.v:400$643_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:399$159_CHECK[0:0]$419
  end
  attribute \src "wb_hyperram.v:412.9-412.21|wb_hyperram.v:412.5-423.9"
  cell $mux $procmux$3373
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4812
    connect \B $logic_and$wb_hyperram.v:414$659_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:413$160_CHECK[0:0]$421
  end
  attribute \src "wb_hyperram.v:428.9-428.21|wb_hyperram.v:428.5-439.9"
  cell $mux $procmux$3377
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4814
    connect \B $logic_and$wb_hyperram.v:429$675_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:429$161_CHECK[0:0]$423
  end
  attribute \src "wb_hyperram.v:444.9-444.21|wb_hyperram.v:444.5-454.9"
  cell $mux $procmux$3381
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4816
    connect \B $logic_and$wb_hyperram.v:445$690_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:445$162_CHECK[0:0]$425
  end
  attribute \src "wb_hyperram.v:457.9-457.21|wb_hyperram.v:457.5-468.9"
  cell $mux $procmux$3385
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4818
    connect \B $logic_and$wb_hyperram.v:459$704_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:458$163_CHECK[0:0]$427
  end
  attribute \src "wb_hyperram.v:473.9-473.21|wb_hyperram.v:473.5-488.9"
  cell $mux $procmux$3389
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4820
    connect \B $logic_and$wb_hyperram.v:474$726_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:474$164_CHECK[0:0]$429
  end
  attribute \src "wb_hyperram.v:493.9-493.21|wb_hyperram.v:493.5-505.9"
  cell $mux $procmux$3393
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4822
    connect \B $logic_and$wb_hyperram.v:494$743_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:494$165_CHECK[0:0]$431
  end
  attribute \src "wb_hyperram.v:508.6-508.30|wb_hyperram.v:508.2-510.5"
  cell $mux $procmux$3395
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:508$746_Y
    connect \Y $0$formal$wb_hyperram.v:508$166_EN[0:0]$434
  end
  attribute \src "wb_hyperram.v:508.6-508.30|wb_hyperram.v:508.2-510.5"
  cell $mux $procmux$3397
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4824
    connect \B $logic_not$wb_hyperram.v:360$578_Y
    connect \S $logic_or$wb_hyperram.v:508$746_Y
    connect \Y $0$formal$wb_hyperram.v:508$166_CHECK[0:0]$433
  end
  attribute \src "wb_hyperram.v:514.7-514.96|wb_hyperram.v:514.3-515.52"
  cell $mux $procmux$3399
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:514$757_Y
    connect \Y $procmux$3399_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41|wb_hyperram.v:513.2-524.5"
  cell $mux $procmux$3401
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3399_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:515$167_EN[0:0]$436
  end
  attribute \src "wb_hyperram.v:514.7-514.96|wb_hyperram.v:514.3-515.52"
  cell $mux $procmux$3403
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4826
    connect \B $eq$wb_hyperram.v:515$758_Y
    connect \S $logic_and$wb_hyperram.v:514$757_Y
    connect \Y $procmux$3403_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41|wb_hyperram.v:513.2-524.5"
  cell $mux $procmux$3405
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4828
    connect \B $procmux$3403_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:515$167_CHECK[0:0]$435
  end
  attribute \src "wb_hyperram.v:516.7-516.78|wb_hyperram.v:516.3-517.98"
  cell $mux $procmux$3407
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:516$763_Y
    connect \Y $procmux$3407_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41|wb_hyperram.v:513.2-524.5"
  cell $mux $procmux$3409
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3407_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:517$168_EN[0:0]$438
  end
  attribute \src "wb_hyperram.v:516.7-516.78|wb_hyperram.v:516.3-517.98"
  cell $mux $procmux$3411
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4830
    connect \B $eq$wb_hyperram.v:517$764_Y
    connect \S $logic_and$wb_hyperram.v:516$763_Y
    connect \Y $procmux$3411_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41|wb_hyperram.v:513.2-524.5"
  cell $mux $procmux$3413
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4832
    connect \B $procmux$3411_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:517$168_CHECK[0:0]$437
  end
  attribute \src "wb_hyperram.v:518.7-518.81|wb_hyperram.v:518.3-519.75"
  cell $mux $procmux$3415
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:518$769_Y
    connect \Y $procmux$3415_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41|wb_hyperram.v:513.2-524.5"
  cell $mux $procmux$3417
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3415_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:519$169_EN[0:0]$440
  end
  attribute \src "wb_hyperram.v:518.7-518.81|wb_hyperram.v:518.3-519.75"
  cell $mux $procmux$3419
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4834
    connect \B $eq$wb_hyperram.v:519$770_Y
    connect \S $logic_and$wb_hyperram.v:518$769_Y
    connect \Y $procmux$3419_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41|wb_hyperram.v:513.2-524.5"
  cell $mux $procmux$3421
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4836
    connect \B $procmux$3419_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:519$169_CHECK[0:0]$439
  end
  attribute \src "wb_hyperram.v:520.7-520.76|wb_hyperram.v:520.3-521.66"
  cell $mux $procmux$3423
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:520$775_Y
    connect \Y $procmux$3423_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41|wb_hyperram.v:513.2-524.5"
  cell $mux $procmux$3425
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3423_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:521$170_EN[0:0]$442
  end
  attribute \src "wb_hyperram.v:520.7-520.76|wb_hyperram.v:520.3-521.66"
  cell $mux $procmux$3427
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4838
    connect \B $eq$wb_hyperram.v:521$776_Y
    connect \S $logic_and$wb_hyperram.v:520$775_Y
    connect \Y $procmux$3427_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41|wb_hyperram.v:513.2-524.5"
  cell $mux $procmux$3429
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4840
    connect \B $procmux$3427_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:521$170_CHECK[0:0]$441
  end
  attribute \src "wb_hyperram.v:522.7-522.75|wb_hyperram.v:522.3-523.65"
  cell $mux $procmux$3431
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:522$781_Y
    connect \Y $procmux$3431_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41|wb_hyperram.v:513.2-524.5"
  cell $mux $procmux$3433
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3431_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:523$171_EN[0:0]$444
  end
  attribute \src "wb_hyperram.v:522.7-522.75|wb_hyperram.v:522.3-523.65"
  cell $mux $procmux$3435
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4842
    connect \B $eq$wb_hyperram.v:523$782_Y
    connect \S $logic_and$wb_hyperram.v:522$781_Y
    connect \Y $procmux$3435_Y
  end
  attribute \src "wb_hyperram.v:513.6-513.41|wb_hyperram.v:513.2-524.5"
  cell $mux $procmux$3437
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4844
    connect \B $procmux$3435_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:523$171_CHECK[0:0]$443
  end
  attribute \src "wb_hyperram.v:529.8-529.45|wb_hyperram.v:529.4-530.91"
  cell $mux $procmux$3439
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:529$796_Y
    connect \Y $procmux$3439_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.111|wb_hyperram.v:528.3-537.6"
  cell $mux $procmux$3441
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3439_Y
    connect \S $logic_and$wb_hyperram.v:528$795_Y
    connect \Y $procmux$3441_Y
  end
  attribute \src "wb_hyperram.v:527.6-527.41|wb_hyperram.v:527.2-538.5"
  cell $mux $procmux$3443
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3441_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:530$172_EN[0:0]$446
  end
  attribute \src "wb_hyperram.v:529.8-529.45|wb_hyperram.v:529.4-530.91"
  cell $mux $procmux$3445
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4846
    connect \B $eq$wb_hyperram.v:530$797_Y
    connect \S $eq$wb_hyperram.v:529$796_Y
    connect \Y $procmux$3445_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.111|wb_hyperram.v:528.3-537.6"
  cell $mux $procmux$3447
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4848
    connect \B $procmux$3445_Y
    connect \S $logic_and$wb_hyperram.v:528$795_Y
    connect \Y $procmux$3447_Y
  end
  attribute \src "wb_hyperram.v:527.6-527.41|wb_hyperram.v:527.2-538.5"
  cell $mux $procmux$3449
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4850
    connect \B $procmux$3447_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:530$172_CHECK[0:0]$445
  end
  attribute \src "wb_hyperram.v:531.8-531.48|wb_hyperram.v:531.4-532.69"
  cell $mux $procmux$3451
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:531$798_Y
    connect \Y $procmux$3451_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.111|wb_hyperram.v:528.3-537.6"
  cell $mux $procmux$3453
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3451_Y
    connect \S $logic_and$wb_hyperram.v:528$795_Y
    connect \Y $procmux$3453_Y
  end
  attribute \src "wb_hyperram.v:527.6-527.41|wb_hyperram.v:527.2-538.5"
  cell $mux $procmux$3455
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3453_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:532$173_EN[0:0]$448
  end
  attribute \src "wb_hyperram.v:531.8-531.48|wb_hyperram.v:531.4-532.69"
  cell $mux $procmux$3457
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4852
    connect \B $eq$wb_hyperram.v:532$799_Y
    connect \S $eq$wb_hyperram.v:531$798_Y
    connect \Y $procmux$3457_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.111|wb_hyperram.v:528.3-537.6"
  cell $mux $procmux$3459
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4854
    connect \B $procmux$3457_Y
    connect \S $logic_and$wb_hyperram.v:528$795_Y
    connect \Y $procmux$3459_Y
  end
  attribute \src "wb_hyperram.v:527.6-527.41|wb_hyperram.v:527.2-538.5"
  cell $mux $procmux$3461
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4856
    connect \B $procmux$3459_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:532$173_CHECK[0:0]$447
  end
  attribute \src "wb_hyperram.v:533.8-533.43|wb_hyperram.v:533.4-534.57"
  cell $mux $procmux$3463
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:533$800_Y
    connect \Y $procmux$3463_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.111|wb_hyperram.v:528.3-537.6"
  cell $mux $procmux$3465
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3463_Y
    connect \S $logic_and$wb_hyperram.v:528$795_Y
    connect \Y $procmux$3465_Y
  end
  attribute \src "wb_hyperram.v:527.6-527.41|wb_hyperram.v:527.2-538.5"
  cell $mux $procmux$3467
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3465_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:534$174_EN[0:0]$450
  end
  attribute \src "wb_hyperram.v:533.8-533.43|wb_hyperram.v:533.4-534.57"
  cell $mux $procmux$3469
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4858
    connect \B $eq$wb_hyperram.v:534$801_Y
    connect \S $eq$wb_hyperram.v:533$800_Y
    connect \Y $procmux$3469_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.111|wb_hyperram.v:528.3-537.6"
  cell $mux $procmux$3471
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4860
    connect \B $procmux$3469_Y
    connect \S $logic_and$wb_hyperram.v:528$795_Y
    connect \Y $procmux$3471_Y
  end
  attribute \src "wb_hyperram.v:527.6-527.41|wb_hyperram.v:527.2-538.5"
  cell $mux $procmux$3473
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4862
    connect \B $procmux$3471_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:534$174_CHECK[0:0]$449
  end
  attribute \src "wb_hyperram.v:535.8-535.35|wb_hyperram.v:535.4-536.55"
  cell $mux $procmux$3475
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:522$780_Y
    connect \Y $procmux$3475_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.111|wb_hyperram.v:528.3-537.6"
  cell $mux $procmux$3477
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3475_Y
    connect \S $logic_and$wb_hyperram.v:528$795_Y
    connect \Y $procmux$3477_Y
  end
  attribute \src "wb_hyperram.v:527.6-527.41|wb_hyperram.v:527.2-538.5"
  cell $mux $procmux$3479
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3477_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:536$175_EN[0:0]$452
  end
  attribute \src "wb_hyperram.v:535.8-535.35|wb_hyperram.v:535.4-536.55"
  cell $mux $procmux$3481
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4864
    connect \B $eq$wb_hyperram.v:536$803_Y
    connect \S $eq$wb_hyperram.v:522$780_Y
    connect \Y $procmux$3481_Y
  end
  attribute \src "wb_hyperram.v:528.7-528.111|wb_hyperram.v:528.3-537.6"
  cell $mux $procmux$3483
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4866
    connect \B $procmux$3481_Y
    connect \S $logic_and$wb_hyperram.v:528$795_Y
    connect \Y $procmux$3483_Y
  end
  attribute \src "wb_hyperram.v:527.6-527.41|wb_hyperram.v:527.2-538.5"
  cell $mux $procmux$3485
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4868
    connect \B $procmux$3483_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:536$175_CHECK[0:0]$451
  end
  attribute \src "wb_hyperram.v:542.7-542.94|wb_hyperram.v:542.3-543.55"
  cell $mux $procmux$3487
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:542$813_Y
    connect \Y $procmux$3487_Y
  end
  attribute \src "wb_hyperram.v:541.6-541.41|wb_hyperram.v:541.2-546.5"
  cell $mux $procmux$3489
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3487_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:543$176_EN[0:0]$454
  end
  attribute \src "wb_hyperram.v:542.7-542.94|wb_hyperram.v:542.3-543.55"
  cell $mux $procmux$3491
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4870
    connect \B $eq$wb_hyperram.v:543$814_Y
    connect \S $logic_and$wb_hyperram.v:542$813_Y
    connect \Y $procmux$3491_Y
  end
  attribute \src "wb_hyperram.v:541.6-541.41|wb_hyperram.v:541.2-546.5"
  cell $mux $procmux$3493
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4872
    connect \B $procmux$3491_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:543$176_CHECK[0:0]$453
  end
  attribute \src "wb_hyperram.v:544.7-544.94|wb_hyperram.v:544.3-545.55"
  cell $mux $procmux$3495
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:544$820_Y
    connect \Y $procmux$3495_Y
  end
  attribute \src "wb_hyperram.v:541.6-541.41|wb_hyperram.v:541.2-546.5"
  cell $mux $procmux$3497
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3495_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:545$177_EN[0:0]$456
  end
  attribute \src "wb_hyperram.v:544.7-544.94|wb_hyperram.v:544.3-545.55"
  cell $mux $procmux$3499
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4874
    connect \B $eq$wb_hyperram.v:543$814_Y
    connect \S $logic_and$wb_hyperram.v:544$820_Y
    connect \Y $procmux$3499_Y
  end
  attribute \src "wb_hyperram.v:541.6-541.41|wb_hyperram.v:541.2-546.5"
  cell $mux $procmux$3501
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4876
    connect \B $procmux$3499_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:545$177_CHECK[0:0]$455
  end
  attribute \src "wb_hyperram.v:550.7-550.106|wb_hyperram.v:550.3-551.42"
  cell $mux $procmux$3503
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:550$832_Y
    connect \Y $procmux$3503_Y
  end
  attribute \src "wb_hyperram.v:549.6-549.41|wb_hyperram.v:549.2-554.5"
  cell $mux $procmux$3505
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3503_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:551$178_EN[0:0]$458
  end
  attribute \src "wb_hyperram.v:550.7-550.106|wb_hyperram.v:550.3-551.42"
  cell $mux $procmux$3507
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4878
    connect \B $logic_not$wb_hyperram.v:360$578_Y
    connect \S $logic_and$wb_hyperram.v:550$832_Y
    connect \Y $procmux$3507_Y
  end
  attribute \src "wb_hyperram.v:549.6-549.41|wb_hyperram.v:549.2-554.5"
  cell $mux $procmux$3509
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4880
    connect \B $procmux$3507_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:551$178_CHECK[0:0]$457
  end
  attribute \src "wb_hyperram.v:552.7-552.106|wb_hyperram.v:552.3-553.42"
  cell $mux $procmux$3511
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:552$840_Y
    connect \Y $procmux$3511_Y
  end
  attribute \src "wb_hyperram.v:549.6-549.41|wb_hyperram.v:549.2-554.5"
  cell $mux $procmux$3513
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3511_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:553$179_EN[0:0]$460
  end
  attribute \src "wb_hyperram.v:552.7-552.106|wb_hyperram.v:552.3-553.42"
  cell $mux $procmux$3515
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4882
    connect \B $logic_not$wb_hyperram.v:360$578_Y
    connect \S $logic_and$wb_hyperram.v:552$840_Y
    connect \Y $procmux$3515_Y
  end
  attribute \src "wb_hyperram.v:549.6-549.41|wb_hyperram.v:549.2-554.5"
  cell $mux $procmux$3517
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4884
    connect \B $procmux$3515_Y
    connect \S $logic_and$wb_hyperram.v:513$751_Y
    connect \Y $0$formal$wb_hyperram.v:553$179_CHECK[0:0]$459
  end
  attribute \src "wb_hyperram.v:298.10-298.20|wb_hyperram.v:298.6-300.9"
  cell $mux $procmux$3519
    parameter \WIDTH 2
    connect \A 2'01
    connect \B \wb_state
    connect \S \wbs_stb_i
    connect \Y $procmux$3519_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:283.4-302.11"
  cell $pmux $procmux$3521
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B { 2'01 $procmux$3526_Y $procmux$3523_Y $procmux$3519_Y }
    connect \S { $eq$wb_hyperram.v:306$523_Y $procmux$3528_CMP $eq$wb_hyperram.v:311$526_Y $eq$wb_hyperram.v:320$531_Y }
    connect \Y $procmux$3521_Y
  end
  attribute \src "wb_hyperram.v:293.10-293.19|wb_hyperram.v:293.6-295.9"
  cell $mux $procmux$3523
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B 2'11
    connect \S \wbs_ack_o
    connect \Y $procmux$3523_Y
  end
  attribute \src "wb_hyperram.v:288.10-288.32|wb_hyperram.v:288.6-290.9"
  cell $mux $procmux$3526
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B 2'10
    connect \S $logic_and$wb_hyperram.v:288$521_Y
    connect \Y $procmux$3526_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:283.4-302.11"
  cell $eq $procmux$3528_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 1'1
    connect \Y $procmux$3528_CMP
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:280.7-280.24|wb_hyperram.v:280.3-303.6"
  cell $mux $procmux$3531
    parameter \WIDTH 2
    connect \A $procmux$3521_Y
    connect \B 2'00
    connect \S $logic_or$wb_hyperram.v:155$222_Y
    connect \Y $procmux$3531_Y
  end
  attribute \src "wb_hyperram.v:279.6-279.34|wb_hyperram.v:279.2-304.5"
  cell $mux $procmux$3533
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B $procmux$3531_Y
    connect \S $logic_and$wb_hyperram.v:279$519_Y
    connect \Y $0\wb_state[1:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:214.16-214.114|wb_hyperram.v:214.12-218.6"
  cell $mux $procmux$3536
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:214$235_Y
    connect \Y $procmux$3536_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:212.7-212.24|wb_hyperram.v:212.3-218.6"
  cell $mux $procmux$3539
    parameter \WIDTH 1
    connect \A $procmux$3536_Y
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:155$222_Y
    connect \Y $0\csr_ack_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:198.10-198.110|wb_hyperram.v:198.6-201.34"
  cell $mux $procmux$3542
    parameter \WIDTH 32
    connect \A 0
    connect \B \hb_data_out
    connect \S $logic_or$wb_hyperram.v:198$229_Y
    connect \Y $procmux$3542_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:191.4-203.11"
  cell $pmux $procmux$3545
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $procmux$3542_Y
    connect \B { 26'00000000000000000000000000 \fixed_latency \double_latency \tacc 24'000000000000000000000000 \tpre \tpost 28'0000000000000000000000000000 \tcsh 27'000000000000000000000000000 \trmax 31'0000000000000000000000000000000 \hb_read_timeout }
    connect \S { $eq$wb_hyperram.v:516$762_Y $eq$wb_hyperram.v:518$768_Y $eq$wb_hyperram.v:522$780_Y $eq$wb_hyperram.v:520$774_Y $eq$wb_hyperram.v:514$756_Y }
    connect \Y $procmux$3545_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:188.7-188.15|wb_hyperram.v:188.3-204.6"
  cell $mux $procmux$3552
    parameter \WIDTH 32
    connect \A $procmux$3545_Y
    connect \B 0
    connect \S \wbs_we_i
    connect \Y \wbs_dat_o
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:64.12-64.21|wb_hyperram.v:64.8-67.21"
  cell $mux $procmux$3555
    parameter \WIDTH 32
    connect \A 0
    connect \B $and$wb_hyperram.v:61$193_Y
    connect \S \csr_valid
    connect \Y $procmux$3555_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:62.12-62.24|wb_hyperram.v:62.8-67.21"
  cell $mux $procmux$3558
    parameter \WIDTH 32
    connect \A $procmux$3555_Y
    connect \B $and$wb_hyperram.v:63$194_Y
    connect \S \hb_ram_valid
    connect \Y $procmux$3558_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:60.7-60.19|wb_hyperram.v:60.3-67.21"
  cell $mux $procmux$3561
    parameter \WIDTH 32
    connect \A $procmux$3558_Y
    connect \B $and$wb_hyperram.v:61$193_Y
    connect \S \hb_reg_valid
    connect \Y \sub_address
  end
  attribute \src "wb_hyperram.v:221.21-221.88"
  cell $mux $ternary$wb_hyperram.v:221$238
    parameter \WIDTH 1
    connect \A $and$wb_hyperram.v:221$237_Y
    connect \B \hb_ready
    connect \S $logic_or$wb_hyperram.v:221$236_Y
    connect \Y \wbs_ack_o
  end
  attribute \src "wb_hyperram.v:334.3-334.74"
  cell $cover \_load_fixed_
    connect \A $formal$wb_hyperram.v:334$149_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:335.3-335.123"
  cell $cover \_load_fixed_double_
    connect \A $formal$wb_hyperram.v:335$150_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:336.3-336.84"
  cell $cover \_load_latency_
    connect \A $formal$wb_hyperram.v:336$151_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:346.9-346.51"
  cell $cover \_load_post_
    connect \A $formal$wb_hyperram.v:346$154_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:333.9-333.73"
  cell $cover \_load_tacc_
    connect \A $formal$wb_hyperram.v:333$148_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:340.9-340.49"
  cell $cover \_load_tcsh_
    connect \A $formal$wb_hyperram.v:340$152_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:343.9-343.49"
  cell $cover \_load_tpre_
    connect \A $formal$wb_hyperram.v:343$153_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:349.9-349.52"
  cell $cover \_load_trmax_
    connect \A $formal$wb_hyperram.v:349$155_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:551.4-551.41"
  cell $assert \_rd_wr_hb_ram_
    connect \A $formal$wb_hyperram.v:551$178_CHECK
    connect \EN $formal$wb_hyperram.v:551$178_EN
  end
  attribute \src "wb_hyperram.v:553.4-553.41"
  cell $assert \_rd_wr_hb_reg_
    connect \A $formal$wb_hyperram.v:553$179_CHECK
    connect \EN $formal$wb_hyperram.v:553$179_EN
  end
  attribute \src "wb_hyperram.v:543.4-543.54"
  cell $assert \_read_hb_ram_
    connect \A $formal$wb_hyperram.v:543$176_CHECK
    connect \EN $formal$wb_hyperram.v:543$176_EN
  end
  attribute \src "wb_hyperram.v:545.4-545.54"
  cell $assert \_read_hb_reg_
    connect \A $formal$wb_hyperram.v:545$177_CHECK
    connect \EN $formal$wb_hyperram.v:545$177_EN
  end
  attribute \src "wb_hyperram.v:354.9-367.8"
  cell $cover \_read_latency_
    connect \A $formal$wb_hyperram.v:354$156_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:517.4-517.97"
  cell $assert \_read_latency_reg
    connect \A $formal$wb_hyperram.v:517$168_CHECK
    connect \EN $formal$wb_hyperram.v:517$168_EN
  end
  attribute \src "wb_hyperram.v:413.9-423.8"
  cell $cover \_read_status_
    connect \A $formal$wb_hyperram.v:413$160_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:515.4-515.51"
  cell $assert \_read_status_timeout_
    connect \A $formal$wb_hyperram.v:515$167_CHECK
    connect \EN $formal$wb_hyperram.v:515$167_EN
  end
  attribute \src "wb_hyperram.v:370.9-381.8"
  cell $cover \_read_tcsh_
    connect \A $formal$wb_hyperram.v:370$157_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:523.4-523.64"
  cell $assert \_read_tcsh_reg
    connect \A $formal$wb_hyperram.v:523$171_CHECK
    connect \EN $formal$wb_hyperram.v:523$171_EN
  end
  attribute \src "wb_hyperram.v:384.9-396.8"
  cell $cover \_read_tpre_tpost_
    connect \A $formal$wb_hyperram.v:384$158_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:519.4-519.74"
  cell $assert \_read_tpre_tpost_reg
    connect \A $formal$wb_hyperram.v:519$169_CHECK
    connect \EN $formal$wb_hyperram.v:519$169_EN
  end
  attribute \src "wb_hyperram.v:399.9-410.8"
  cell $cover \_read_trmax_
    connect \A $formal$wb_hyperram.v:399$159_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:521.4-521.65"
  cell $assert \_read_trmax_reg
    connect \A $formal$wb_hyperram.v:521$170_CHECK
    connect \EN $formal$wb_hyperram.v:521$170_EN
  end
  attribute \src "wb_hyperram.v:494.9-505.8"
  cell $cover \_rx_hmem_
    connect \A $formal$wb_hyperram.v:494$165_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:445.9-454.8"
  cell $cover \_rx_hreg_
    connect \A $formal$wb_hyperram.v:445$162_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:458.9-468.8"
  cell $cover \_rx_hreg_timeout
    connect \A $formal$wb_hyperram.v:458$163_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:474.9-488.8"
  cell $cover \_tx_hmem_
    connect \A $formal$wb_hyperram.v:474$164_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:429.9-439.8"
  cell $cover \_tx_hreg_
    connect \A $formal$wb_hyperram.v:429$161_CHECK
    connect \EN $formal$wb_hyperram.v:260$130_EN
  end
  attribute \src "wb_hyperram.v:530.5-530.90"
  cell $assert \_write_latency_reg
    connect \A $formal$wb_hyperram.v:530$172_CHECK
    connect \EN $formal$wb_hyperram.v:530$172_EN
  end
  attribute \src "wb_hyperram.v:536.5-536.54"
  cell $assert \_write_tcsh_reg
    connect \A $formal$wb_hyperram.v:536$175_CHECK
    connect \EN $formal$wb_hyperram.v:536$175_EN
  end
  attribute \src "wb_hyperram.v:532.5-532.68"
  cell $assert \_write_tpre_tpost_reg
    connect \A $formal$wb_hyperram.v:532$173_CHECK
    connect \EN $formal$wb_hyperram.v:532$173_EN
  end
  attribute \src "wb_hyperram.v:534.5-534.56"
  cell $assert \_write_trmax_reg
    connect \A $formal$wb_hyperram.v:534$174_CHECK
    connect \EN $formal$wb_hyperram.v:534$174_EN
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:152.11-185.3"
  cell \hyperram \hram
    connect \addr_i \sub_address
    connect \clk_i \wb_clk_i
    connect \data_i \wbs_dat_i
    connect \data_o \hb_data_out
    connect \double_latency_i \double_latency
    connect \fixed_latency_i \fixed_latency
    connect \hb_clk_o \hb_clk_o
    connect \hb_clkn_o \hb_clkn_o
    connect \hb_csn_o \hb_csn_o
    connect \hb_dq_i \hb_dq_i
    connect \hb_dq_o \hb_dq_o
    connect \hb_dq_oen \hb_dq_oen
    connect \hb_rst_o \hb_rst_o
    connect \hb_rwds_i \hb_rwds_i
    connect \hb_rwds_o \hb_rwds_o
    connect \hb_rwds_oen \hb_rwds_oen
    connect \read_timeout_o \hb_read_timeout
    connect \ready_o \hb_ready
    connect \regspace_i \hb_reg_valid
    connect \rst_i $logic_or$wb_hyperram.v:155$222_Y
    connect \sel_i \wbs_sel_i
    connect \tacc_i \tacc
    connect \tcsh_i \tcsh
    connect \tpost_i \tpost
    connect \tpre_i \tpre
    connect \trmax_i \trmax
    connect \valid_i $or$wb_hyperram.v:156$223_Y
    connect \wren_i \wbs_we_i
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:97.2-104.3"
  cell $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw \latency_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [5:0]
    connect \data_out { \fixed_latency \double_latency \tacc }
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:101$209_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:125.2-132.3"
  cell $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw \tcsh_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [3:0]
    connect \data_out \tcsh
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:129$217_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:111.2-118.3"
  cell $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw \tpre_tpost_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [7:0]
    connect \data_out { \tpre \tpost }
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:115$213_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:139.2-146.3"
  cell $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw \trmax_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [4:0]
    connect \data_out \trmax
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:143$221_Y
  end
end
