INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nirma/OneDrive/Documents/AA_GITHUB/testing/regfile_19bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_19bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nirma/OneDrive/Documents/AA_GITHUB/testing/tb_regfile_19bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_19bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nirma/OneDrive/Documents/SELTEN-DESIGN/Selten/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
