INFO: [VRFC 10-163] Analyzing VHDL file "C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/Lab1/Lab1.srcs/sources_1/new/RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RCA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/Lab1/Lab1.srcs/sim_1/new/RCA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RCA_tb'
