vendor_name = ModelSim
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/ROM1Port.cmp
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/RAM1Port.cmp
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/ROM1Port.qip
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/ROM1Port.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/RAM1Port.qip
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/RAM1Port.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/TopLevelMIPS.bdf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/testBlockUnit.bdf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/testBlockFile.bdf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/CompTest.bdf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/Block.bdf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/SetLessThan.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/registerFile.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/register8bit.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/register32bit.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/ProcessorMIPSBenchTest.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/ProcessorMIPS.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/ProcessorControl.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/PCAddTest.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/PCAdd4.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/or8to8.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/mux8to1bit.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/mux8to1.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/mux4to1.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/mux32to1.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/mux2to1bit5.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/mux2to1bit32.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/mux2to1.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/mux256to1.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/memoryRegister.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/LogicUnit.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/JumpShiftCombPC.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/instructionPCTest.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/fullAdder8bit.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/fullAdder32bit.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/fullAdder.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/extend32leftshift2.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/enARdFF_1.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/decoder5to32.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/decoder3to8.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/complementer8bit.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/combineData.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/ArthmeticUnit.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/and8to8.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/and1to7.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/and1to5.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/and1to32.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/and1to1.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/ALUControl.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/ALU.vhd
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/Waveform1.vwf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/Waveform2.vwf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/Waveform3.vwf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/instruction.mif
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/memory.mif
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/Waveform4.vwf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/Waveform5.vwf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/Waveform6.vwf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/Waveform7.vwf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/db/SingleCycle.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/db/altsyncram_4ia1.tdf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8Bit/Lab2Processor8Bit/db/altsyncram_81h1.tdf
design_name = ProcessorMIPS
instance = comp, \RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q , RegFile|\gen_Reg:0:register_inst|\gen_dFF:7:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q , RegFile|\gen_Reg:2:register_inst|\gen_dFF:7:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q , RegFile|\gen_Reg:3:register_inst|\gen_dFF:7:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[7]~1 , RegFile|readData1|o_out[7]~1, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q , RegFile|\gen_Reg:6:register_inst|\gen_dFF:7:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[7]~1 , RegFile|readData2|o_out[7]~1, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q , RegFile|\gen_Reg:2:register_inst|\gen_dFF:6:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[6]~5 , RegFile|readData1|o_out[6]~5, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q , RegFile|\gen_Reg:4:register_inst|\gen_dFF:6:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[6]~6 , RegFile|readData2|o_out[6]~6, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q , RegFile|\gen_Reg:0:register_inst|\gen_dFF:5:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q , RegFile|\gen_Reg:2:register_inst|\gen_dFF:5:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[5]~9 , RegFile|readData1|o_out[5]~9, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[5]~8 , RegFile|readData2|o_out[5]~8, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q , RegFile|\gen_Reg:3:register_inst|\gen_dFF:4:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q , RegFile|\gen_Reg:2:register_inst|\gen_dFF:4:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[4]~13 , RegFile|readData1|o_out[4]~13, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[4]~13 , RegFile|readData2|o_out[4]~13, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q , RegFile|\gen_Reg:1:register_inst|\gen_dFF:3:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q , RegFile|\gen_Reg:0:register_inst|\gen_dFF:3:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[3]~16 , RegFile|readData1|o_out[3]~16, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[3]~16 , RegFile|readData2|o_out[3]~16, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q , RegFile|\gen_Reg:1:register_inst|\gen_dFF:2:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[2]~22 , RegFile|readData1|o_out[2]~22, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[2]~20 , RegFile|readData2|o_out[2]~20, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q , RegFile|\gen_Reg:0:register_inst|\gen_dFF:1:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q , RegFile|\gen_Reg:2:register_inst|\gen_dFF:1:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[1]~25 , RegFile|readData1|o_out[1]~25, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[1]~24 , RegFile|readData2|o_out[1]~24, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q , RegFile|\gen_Reg:2:register_inst|\gen_dFF:0:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[0]~29 , RegFile|readData1|o_out[0]~29, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q , RegFile|\gen_Reg:6:register_inst|\gen_dFF:0:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[0]~31 , RegFile|readData2|o_out[0]~31, ProcessorMIPS, 1
instance = comp, \ALUCon|Mux1~0 , ALUCon|Mux1~0, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[0]~1 , OutputMux|o_out[0]~1, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[3]~11 , OutputMux|o_out[3]~11, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg~2 , RegFile|gen_Reg~2, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:3:dFF_inst|int_q~1 , PCReg|\gen_dFF:3:dFF_inst|int_q~1, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:3:dFF_inst|int_q~3 , PCReg|\gen_dFF:3:dFF_inst|int_q~3, ProcessorMIPS, 1
instance = comp, \BranchCalc|gen_Add:4:Add_inst|S , BranchCalc|\gen_Add:4:Add_inst|S, ProcessorMIPS, 1
instance = comp, \PCNorm|gen_Add:5:Add_inst|S , PCNorm|\gen_Add:5:Add_inst|S, ProcessorMIPS, 1
instance = comp, \PCNorm|gen_Add:6:Add_inst|S , PCNorm|\gen_Add:6:Add_inst|S, ProcessorMIPS, 1
instance = comp, \BranchCalc|gen_Add:5:Add_inst|Cout~0 , BranchCalc|\gen_Add:5:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:7:dFF_inst|int_q~2 , PCReg|\gen_dFF:7:dFF_inst|int_q~2, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:7:dFF_inst|int_q~3 , PCReg|\gen_dFF:7:dFF_inst|int_q~3, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:7:dFF_inst|int_q~4 , PCReg|\gen_dFF:7:dFF_inst|int_q~4, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~feeder , RegFile|\gen_Reg:1:register_inst|\gen_dFF:3:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~feeder , RegFile|\gen_Reg:0:register_inst|\gen_dFF:3:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~feeder , RegFile|\gen_Reg:2:register_inst|\gen_dFF:6:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~feeder , RegFile|\gen_Reg:4:register_inst|\gen_dFF:6:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~feeder , RegFile|\gen_Reg:3:register_inst|\gen_dFF:7:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \MuxOut[0]~output , MuxOut[0]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[1]~output , MuxOut[1]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[2]~output , MuxOut[2]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[3]~output , MuxOut[3]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[4]~output , MuxOut[4]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[5]~output , MuxOut[5]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[6]~output , MuxOut[6]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[7]~output , MuxOut[7]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[0]~output , InstructionOut[0]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[1]~output , InstructionOut[1]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[2]~output , InstructionOut[2]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[3]~output , InstructionOut[3]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[4]~output , InstructionOut[4]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[5]~output , InstructionOut[5]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[6]~output , InstructionOut[6]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[7]~output , InstructionOut[7]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[8]~output , InstructionOut[8]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[9]~output , InstructionOut[9]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[10]~output , InstructionOut[10]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[11]~output , InstructionOut[11]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[12]~output , InstructionOut[12]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[13]~output , InstructionOut[13]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[14]~output , InstructionOut[14]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[15]~output , InstructionOut[15]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[16]~output , InstructionOut[16]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[17]~output , InstructionOut[17]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[18]~output , InstructionOut[18]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[19]~output , InstructionOut[19]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[20]~output , InstructionOut[20]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[21]~output , InstructionOut[21]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[22]~output , InstructionOut[22]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[23]~output , InstructionOut[23]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[24]~output , InstructionOut[24]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[25]~output , InstructionOut[25]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[26]~output , InstructionOut[26]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[27]~output , InstructionOut[27]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[28]~output , InstructionOut[28]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[29]~output , InstructionOut[29]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[30]~output , InstructionOut[30]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[31]~output , InstructionOut[31]~output, ProcessorMIPS, 1
instance = comp, \BranchOut~output , BranchOut~output, ProcessorMIPS, 1
instance = comp, \ZeroOut~output , ZeroOut~output, ProcessorMIPS, 1
instance = comp, \MemWriteOut~output , MemWriteOut~output, ProcessorMIPS, 1
instance = comp, \RegWriteOut~output , RegWriteOut~output, ProcessorMIPS, 1
instance = comp, \ValueSelect[2]~input , ValueSelect[2]~input, ProcessorMIPS, 1
instance = comp, \ValueSelect[0]~input , ValueSelect[0]~input, ProcessorMIPS, 1
instance = comp, \ValueSelect[1]~input , ValueSelect[1]~input, ProcessorMIPS, 1
instance = comp, \OutputMux|comb~3 , OutputMux|comb~3, ProcessorMIPS, 1
instance = comp, \GClock~input , GClock~input, ProcessorMIPS, 1
instance = comp, \GClock~inputclkctrl , GClock~inputclkctrl, ProcessorMIPS, 1
instance = comp, \~GND , ~GND, ProcessorMIPS, 1
instance = comp, \PCNorm|gen_Add:4:Add_inst|S , PCNorm|\gen_Add:4:Add_inst|S, ProcessorMIPS, 1
instance = comp, \PCNorm|gen_Add:4:Add_inst|Cout~0 , PCNorm|\gen_Add:4:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \PCNorm|gen_Add:5:Add_inst|Cout~0 , PCNorm|\gen_Add:5:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:7:dFF_inst|int_q~1 , PCReg|\gen_dFF:7:dFF_inst|int_q~1, ProcessorMIPS, 1
instance = comp, \InstructMem|altsyncram_component|auto_generated|ram_block1a0 , InstructMem|altsyncram_component|auto_generated|ram_block1a0, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|comb~3 , RegFile|readData2|comb~3, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|comb~5 , RegFile|readData2|comb~5, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|comb~0 , RegFile|readData1|comb~0, ProcessorMIPS, 1
instance = comp, \GResetBar~input , GResetBar~input, ProcessorMIPS, 1
instance = comp, \GResetBar~inputclkctrl , GResetBar~inputclkctrl, ProcessorMIPS, 1
instance = comp, \muxWriteReg|O[1]~0 , muxWriteReg|O[1]~0, ProcessorMIPS, 1
instance = comp, \muxWriteReg|O[2]~1 , muxWriteReg|O[2]~1, ProcessorMIPS, 1
instance = comp, \ProcessorCntrl|Jump~0 , ProcessorCntrl|Jump~0, ProcessorMIPS, 1
instance = comp, \ProcessorCntrl|dec0~0 , ProcessorCntrl|dec0~0, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg~0 , RegFile|gen_Reg~0, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg~7 , RegFile|gen_Reg~7, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q , RegFile|\gen_Reg:5:register_inst|\gen_dFF:3:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|comb~4 , RegFile|readData2|comb~4, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[3]~18 , RegFile|readData2|o_out[3]~18, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~feeder , RegFile|\gen_Reg:6:register_inst|\gen_dFF:3:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg~8 , RegFile|gen_Reg~8, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q , RegFile|\gen_Reg:6:register_inst|\gen_dFF:3:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg~9 , RegFile|gen_Reg~9, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q , RegFile|\gen_Reg:7:register_inst|\gen_dFF:3:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|comb~6 , RegFile|readData2|comb~6, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[3]~19 , RegFile|readData2|o_out[3]~19, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg~5 , RegFile|gen_Reg~5, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q , RegFile|\gen_Reg:3:register_inst|\gen_dFF:3:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|comb~2 , RegFile|readData2|comb~2, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[3]~17 , RegFile|readData2|o_out[3]~17, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[3] , RegFile|readData2|o_out[3], ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg~6 , RegFile|gen_Reg~6, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q , RegFile|\gen_Reg:4:register_inst|\gen_dFF:4:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q , RegFile|\gen_Reg:5:register_inst|\gen_dFF:4:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[4]~14 , RegFile|readData2|o_out[4]~14, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg~3 , RegFile|gen_Reg~3, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q , RegFile|\gen_Reg:0:register_inst|\gen_dFF:4:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|comb~0 , RegFile|readData2|comb~0, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[4]~12 , RegFile|readData2|o_out[4]~12, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~feeder , RegFile|\gen_Reg:7:register_inst|\gen_dFF:4:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q , RegFile|\gen_Reg:7:register_inst|\gen_dFF:4:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q , RegFile|\gen_Reg:6:register_inst|\gen_dFF:4:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[4]~15 , RegFile|readData2|o_out[4]~15, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[4] , RegFile|readData2|o_out[4], ProcessorMIPS, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a0 , RAM|altsyncram_component|auto_generated|ram_block1a0, ProcessorMIPS, 1
instance = comp, \muxMem|O[7]~6 , muxMem|O[7]~6, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q , RegFile|\gen_Reg:4:register_inst|\gen_dFF:7:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q , RegFile|\gen_Reg:5:register_inst|\gen_dFF:7:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[7]~2 , RegFile|readData2|o_out[7]~2, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|comb~7 , RegFile|readData2|comb~7, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q , RegFile|\gen_Reg:7:register_inst|\gen_dFF:7:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[7]~3 , RegFile|readData2|o_out[7]~3, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg~1 , RegFile|gen_Reg~1, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q , RegFile|\gen_Reg:1:register_inst|\gen_dFF:7:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|comb~1 , RegFile|readData2|comb~1, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[7]~0 , RegFile|readData2|o_out[7]~0, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[7] , RegFile|readData2|o_out[7], ProcessorMIPS, 1
instance = comp, \muxMem|O[2]~1 , muxMem|O[2]~1, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q , RegFile|\gen_Reg:4:register_inst|\gen_dFF:2:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q , RegFile|\gen_Reg:5:register_inst|\gen_dFF:2:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[2]~22 , RegFile|readData2|o_out[2]~22, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~feeder , RegFile|\gen_Reg:7:register_inst|\gen_dFF:2:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q , RegFile|\gen_Reg:7:register_inst|\gen_dFF:2:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q , RegFile|\gen_Reg:6:register_inst|\gen_dFF:2:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[2]~23 , RegFile|readData2|o_out[2]~23, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q , RegFile|\gen_Reg:3:register_inst|\gen_dFF:2:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[2]~21 , RegFile|readData2|o_out[2]~21, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[2] , RegFile|readData2|o_out[2], ProcessorMIPS, 1
instance = comp, \muxMem|O[6]~5 , muxMem|O[6]~5, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q , RegFile|\gen_Reg:3:register_inst|\gen_dFF:6:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[6]~5 , RegFile|readData2|o_out[6]~5, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q , RegFile|\gen_Reg:6:register_inst|\gen_dFF:6:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[6]~7 , RegFile|readData2|o_out[6]~7, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q , RegFile|\gen_Reg:1:register_inst|\gen_dFF:6:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q , RegFile|\gen_Reg:0:register_inst|\gen_dFF:6:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[6]~4 , RegFile|readData2|o_out[6]~4, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[6] , RegFile|readData2|o_out[6], ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~1 , ALUCom|muxFinal|muxA|\gen_And:6:and1to1_inst|o_out~1, ProcessorMIPS, 1
instance = comp, \ALUCon|Mux1~1 , ALUCon|Mux1~1, ProcessorMIPS, 1
instance = comp, \ALUCon|Mux4~2 , ALUCon|Mux4~2, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|comb~1 , RegFile|readData1|comb~1, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[6]~4 , RegFile|readData1|o_out[6]~4, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|comb~4 , RegFile|readData1|comb~4, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q , RegFile|\gen_Reg:5:register_inst|\gen_dFF:6:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|comb~5 , RegFile|readData1|comb~5, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[6]~6 , RegFile|readData1|o_out[6]~6, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~feeder , RegFile|\gen_Reg:7:register_inst|\gen_dFF:6:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q , RegFile|\gen_Reg:7:register_inst|\gen_dFF:6:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|comb~7 , RegFile|readData1|comb~7, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|comb~6 , RegFile|readData1|comb~6, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[6]~7 , RegFile|readData1|o_out[6]~7, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[6] , RegFile|readData1|o_out[6], ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~2 , ALUCom|muxFinal|muxA|\gen_And:6:and1to1_inst|o_out~2, ProcessorMIPS, 1
instance = comp, \muxALUB|O[5]~2 , muxALUB|O[5]~2, ProcessorMIPS, 1
instance = comp, \muxALUB|O[4]~3 , muxALUB|O[4]~3, ProcessorMIPS, 1
instance = comp, \muxALUB|O[3]~4 , muxALUB|O[3]~4, ProcessorMIPS, 1
instance = comp, \muxALUB|O[2]~5 , muxALUB|O[2]~5, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg~4 , RegFile|gen_Reg~4, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q , RegFile|\gen_Reg:2:register_inst|\gen_dFF:2:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|comb~2 , RegFile|readData1|comb~2, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[2]~21 , RegFile|readData1|o_out[2]~21, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q , RegFile|\gen_Reg:0:register_inst|\gen_dFF:2:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[2]~20 , RegFile|readData1|o_out[2]~20, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[2]~23 , RegFile|readData1|o_out[2]~23, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[2] , RegFile|readData1|o_out[2], ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q , RegFile|\gen_Reg:4:register_inst|\gen_dFF:1:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[1]~26 , RegFile|readData1|o_out[1]~26, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q , RegFile|\gen_Reg:1:register_inst|\gen_dFF:1:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[1]~24 , RegFile|readData1|o_out[1]~24, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q , RegFile|\gen_Reg:7:register_inst|\gen_dFF:1:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q , RegFile|\gen_Reg:6:register_inst|\gen_dFF:1:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[1]~27 , RegFile|readData1|o_out[1]~27, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[1] , RegFile|readData1|o_out[1], ProcessorMIPS, 1
instance = comp, \muxALUB|O[1]~6 , muxALUB|O[1]~6, ProcessorMIPS, 1
instance = comp, \muxALUB|O[0]~7 , muxALUB|O[0]~7, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q , RegFile|\gen_Reg:0:register_inst|\gen_dFF:0:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q , RegFile|\gen_Reg:1:register_inst|\gen_dFF:0:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[0]~28 , RegFile|readData1|o_out[0]~28, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q , RegFile|\gen_Reg:7:register_inst|\gen_dFF:0:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[0]~31 , RegFile|readData1|o_out[0]~31, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q , RegFile|\gen_Reg:4:register_inst|\gen_dFF:0:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[0]~30 , RegFile|readData1|o_out[0]~30, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[0] , RegFile|readData1|o_out[0], ProcessorMIPS, 1
instance = comp, \ALUCom|AU|Unit|gen_Add:0:Add_inst|Cout~0 , ALUCom|AU|Unit|\gen_Add:0:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0 , ALUCom|AU|Unit|\gen_Add:1:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0 , ALUCom|AU|Unit|\gen_Add:2:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0 , ALUCom|AU|Unit|\gen_Add:3:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0 , ALUCom|AU|Unit|\gen_Add:4:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q , RegFile|\gen_Reg:1:register_inst|\gen_dFF:5:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[5]~8 , RegFile|readData1|o_out[5]~8, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q , RegFile|\gen_Reg:5:register_inst|\gen_dFF:5:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q , RegFile|\gen_Reg:4:register_inst|\gen_dFF:5:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[5]~10 , RegFile|readData1|o_out[5]~10, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q , RegFile|\gen_Reg:7:register_inst|\gen_dFF:5:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[5]~11 , RegFile|readData1|o_out[5]~11, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[5] , RegFile|readData1|o_out[5], ProcessorMIPS, 1
instance = comp, \ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0 , ALUCom|AU|Unit|\gen_Add:5:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~0 , ALUCom|muxFinal|muxA|\gen_And:6:and1to1_inst|o_out~0, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3 , ALUCom|muxFinal|muxA|\gen_And:6:and1to1_inst|o_out~3, ProcessorMIPS, 1
instance = comp, \muxMem|O[5]~4 , muxMem|O[5]~4, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q , RegFile|\gen_Reg:6:register_inst|\gen_dFF:5:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[5]~11 , RegFile|readData2|o_out[5]~11, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q , RegFile|\gen_Reg:3:register_inst|\gen_dFF:5:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[5]~9 , RegFile|readData2|o_out[5]~9, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[5]~10 , RegFile|readData2|o_out[5]~10, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[5] , RegFile|readData2|o_out[5], ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~1 , ALUCom|muxFinal|muxA|\gen_And:5:and1to1_inst|o_out~1, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~2 , ALUCom|muxFinal|muxA|\gen_And:5:and1to1_inst|o_out~2, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~0 , ALUCom|muxFinal|muxA|\gen_And:5:and1to1_inst|o_out~0, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3 , ALUCom|muxFinal|muxA|\gen_And:5:and1to1_inst|o_out~3, ProcessorMIPS, 1
instance = comp, \muxMem|O[4]~3 , muxMem|O[4]~3, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q , RegFile|\gen_Reg:1:register_inst|\gen_dFF:4:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[4]~12 , RegFile|readData1|o_out[4]~12, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[4]~14 , RegFile|readData1|o_out[4]~14, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[4]~15 , RegFile|readData1|o_out[4]~15, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[4] , RegFile|readData1|o_out[4], ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~1 , ALUCom|muxFinal|muxA|\gen_And:4:and1to1_inst|o_out~1, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~2 , ALUCom|muxFinal|muxA|\gen_And:4:and1to1_inst|o_out~2, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~0 , ALUCom|muxFinal|muxA|\gen_And:4:and1to1_inst|o_out~0, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3 , ALUCom|muxFinal|muxA|\gen_And:4:and1to1_inst|o_out~3, ProcessorMIPS, 1
instance = comp, \muxMem|O[1]~0 , muxMem|O[1]~0, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q , RegFile|\gen_Reg:5:register_inst|\gen_dFF:1:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[1]~26 , RegFile|readData2|o_out[1]~26, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q , RegFile|\gen_Reg:3:register_inst|\gen_dFF:1:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[1]~25 , RegFile|readData2|o_out[1]~25, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[1]~27 , RegFile|readData2|o_out[1]~27, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[1] , RegFile|readData2|o_out[1], ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~2 , ALUCom|muxFinal|muxA|\gen_And:1:and1to1_inst|o_out~2, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~3 , ALUCom|muxFinal|muxA|\gen_And:1:and1to1_inst|o_out~3, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~5 , ALUCom|muxFinal|muxA|\gen_And:1:and1to1_inst|o_out~5, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4 , ALUCom|muxFinal|muxA|\gen_And:1:and1to1_inst|o_out~4, ProcessorMIPS, 1
instance = comp, \muxMem|O[0]~7 , muxMem|O[0]~7, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q , RegFile|\gen_Reg:3:register_inst|\gen_dFF:0:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[0]~29 , RegFile|readData2|o_out[0]~29, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[0]~28 , RegFile|readData2|o_out[0]~28, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q , RegFile|\gen_Reg:5:register_inst|\gen_dFF:0:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[0]~30 , RegFile|readData2|o_out[0]~30, ProcessorMIPS, 1
instance = comp, \RegFile|readData2|o_out[0] , RegFile|readData2|o_out[0], ProcessorMIPS, 1
instance = comp, \muxMem|O[3]~2 , muxMem|O[3]~2, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~feeder , RegFile|\gen_Reg:2:register_inst|\gen_dFF:3:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q , RegFile|\gen_Reg:2:register_inst|\gen_dFF:3:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|comb~3 , RegFile|readData1|comb~3, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[3]~17 , RegFile|readData1|o_out[3]~17, ProcessorMIPS, 1
instance = comp, \RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q , RegFile|\gen_Reg:4:register_inst|\gen_dFF:3:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[3]~18 , RegFile|readData1|o_out[3]~18, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[3]~19 , RegFile|readData1|o_out[3]~19, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[3] , RegFile|readData1|o_out[3], ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~1 , ALUCom|muxFinal|muxA|\gen_And:3:and1to1_inst|o_out~1, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~2 , ALUCom|muxFinal|muxA|\gen_And:3:and1to1_inst|o_out~2, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~0 , ALUCom|muxFinal|muxA|\gen_And:3:and1to1_inst|o_out~0, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3 , ALUCom|muxFinal|muxA|\gen_And:3:and1to1_inst|o_out~3, ProcessorMIPS, 1
instance = comp, \ALUCom|o_zero~1 , ALUCom|o_zero~1, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:7:dFF_inst|int_q~0 , PCReg|\gen_dFF:7:dFF_inst|int_q~0, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:7:dFF_inst|int_q~feeder , PCReg|\gen_dFF:7:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \ProcessorCntrl|Jump , ProcessorCntrl|Jump, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:7:dFF_inst|int_q , PCReg|\gen_dFF:7:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \BranchCalc|gen_Add:6:Add_inst|S , BranchCalc|\gen_Add:6:Add_inst|S, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:6:dFF_inst|int_q~0 , PCReg|\gen_dFF:6:dFF_inst|int_q~0, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:6:dFF_inst|int_q , PCReg|\gen_dFF:6:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \PCNorm|gen_Add:3:Add_inst|Cout~0 , PCNorm|\gen_Add:3:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \BranchCalc|gen_Add:3:Add_inst|Cout~0 , BranchCalc|\gen_Add:3:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \BranchCalc|gen_Add:4:Add_inst|Cout~0 , BranchCalc|\gen_Add:4:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \BranchCalc|gen_Add:5:Add_inst|S , BranchCalc|\gen_Add:5:Add_inst|S, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:5:dFF_inst|int_q~0 , PCReg|\gen_dFF:5:dFF_inst|int_q~0, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:5:dFF_inst|int_q , PCReg|\gen_dFF:5:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \ProcessorCntrl|MemWrite~0 , ProcessorCntrl|MemWrite~0, ProcessorMIPS, 1
instance = comp, \ProcessorCntrl|MemRead , ProcessorCntrl|MemRead, ProcessorMIPS, 1
instance = comp, \ProcessorCntrl|MemWrite , ProcessorCntrl|MemWrite, ProcessorMIPS, 1
instance = comp, \ProcessorCntrl|ALUSrc , ProcessorCntrl|ALUSrc, ProcessorMIPS, 1
instance = comp, \ALUCom|LU|muxComb|O[7]~0 , ALUCom|LU|muxComb|O[7]~0, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[7]~0 , RegFile|readData1|o_out[7]~0, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[7]~2 , RegFile|readData1|o_out[7]~2, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[7]~3 , RegFile|readData1|o_out[7]~3, ProcessorMIPS, 1
instance = comp, \RegFile|readData1|o_out[7] , RegFile|readData1|o_out[7], ProcessorMIPS, 1
instance = comp, \ALUCom|LU|muxComb|O[7]~1 , ALUCom|LU|muxComb|O[7]~1, ProcessorMIPS, 1
instance = comp, \ALUCom|AU|Unit|gen_Add:6:Add_inst|Cout~0 , ALUCom|AU|Unit|\gen_Add:6:Add_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \muxALUB|O[7]~0 , muxALUB|O[7]~0, ProcessorMIPS, 1
instance = comp, \ALUCom|AU|Unit|gen_Add:7:Add_inst|S~0 , ALUCom|AU|Unit|\gen_Add:7:Add_inst|S~0, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0 , ALUCom|muxFinal|muxA|\gen_And:7:and1to1_inst|o_out~0, ProcessorMIPS, 1
instance = comp, \comb~0 , comb~0, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:4:dFF_inst|int_q~0 , PCReg|\gen_dFF:4:dFF_inst|int_q~0, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:4:dFF_inst|int_q , PCReg|\gen_dFF:4:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \ALUCon|Mux2~0 , ALUCon|Mux2~0, ProcessorMIPS, 1
instance = comp, \ALUCon|Mux5~2 , ALUCon|Mux5~2, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~1 , ALUCom|muxFinal|muxA|\gen_And:2:and1to1_inst|o_out~1, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~2 , ALUCom|muxFinal|muxA|\gen_And:2:and1to1_inst|o_out~2, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~0 , ALUCom|muxFinal|muxA|\gen_And:2:and1to1_inst|o_out~0, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3 , ALUCom|muxFinal|muxA|\gen_And:2:and1to1_inst|o_out~3, ProcessorMIPS, 1
instance = comp, \ALUCom|o_zero~0 , ALUCom|o_zero~0, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:3:dFF_inst|int_q~2 , PCReg|\gen_dFF:3:dFF_inst|int_q~2, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:3:dFF_inst|int_q~0 , PCReg|\gen_dFF:3:dFF_inst|int_q~0, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:3:dFF_inst|int_q~feeder , PCReg|\gen_dFF:3:dFF_inst|int_q~feeder, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:3:dFF_inst|int_q , PCReg|\gen_dFF:3:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \JumpMux|O[2]~0 , JumpMux|O[2]~0, ProcessorMIPS, 1
instance = comp, \JumpMux|O[2]~1 , JumpMux|O[2]~1, ProcessorMIPS, 1
instance = comp, \JumpMux|O[2]~2 , JumpMux|O[2]~2, ProcessorMIPS, 1
instance = comp, \PCReg|gen_dFF:2:dFF_inst|int_q , PCReg|\gen_dFF:2:dFF_inst|int_q, ProcessorMIPS, 1
instance = comp, \ProcessorCntrl|ALUOp[0]~0 , ProcessorCntrl|ALUOp[0]~0, ProcessorMIPS, 1
instance = comp, \ALUCon|Mux3~0 , ALUCon|Mux3~0, ProcessorMIPS, 1
instance = comp, \ALUCon|Mux3~1 , ALUCon|Mux3~1, ProcessorMIPS, 1
instance = comp, \ALUCom|int_Control , ALUCom|int_Control, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|O[0]~0 , ALUCom|muxFinal|O[0]~0, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|O[0]~1 , ALUCom|muxFinal|O[0]~1, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|O[0]~2 , ALUCom|muxFinal|O[0]~2, ProcessorMIPS, 1
instance = comp, \muxALUB|O[6]~1 , muxALUB|O[6]~1, ProcessorMIPS, 1
instance = comp, \ALUCom|SLT|LessThan0~1 , ALUCom|SLT|LessThan0~1, ProcessorMIPS, 1
instance = comp, \ALUCom|SLT|LessThan0~3 , ALUCom|SLT|LessThan0~3, ProcessorMIPS, 1
instance = comp, \ALUCom|SLT|LessThan0~5 , ALUCom|SLT|LessThan0~5, ProcessorMIPS, 1
instance = comp, \ALUCom|SLT|LessThan0~7 , ALUCom|SLT|LessThan0~7, ProcessorMIPS, 1
instance = comp, \ALUCom|SLT|LessThan0~9 , ALUCom|SLT|LessThan0~9, ProcessorMIPS, 1
instance = comp, \ALUCom|SLT|LessThan0~11 , ALUCom|SLT|LessThan0~11, ProcessorMIPS, 1
instance = comp, \ALUCom|SLT|LessThan0~13 , ALUCom|SLT|LessThan0~13, ProcessorMIPS, 1
instance = comp, \ALUCom|SLT|LessThan0~14 , ALUCom|SLT|LessThan0~14, ProcessorMIPS, 1
instance = comp, \ALUCom|muxFinal|O[0]~3 , ALUCom|muxFinal|O[0]~3, ProcessorMIPS, 1
instance = comp, \OutputMux|comb~0 , OutputMux|comb~0, ProcessorMIPS, 1
instance = comp, \OutputMux|in4|gen_And:0:and1to1_inst|o_out , OutputMux|in4|\gen_And:0:and1to1_inst|o_out, ProcessorMIPS, 1
instance = comp, \OutputMux|comb~2 , OutputMux|comb~2, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[0]~2 , OutputMux|o_out[0]~2, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[0]~3 , OutputMux|o_out[0]~3, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[0]~0 , OutputMux|o_out[0]~0, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[1]~4 , OutputMux|o_out[1]~4, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[1]~5 , OutputMux|o_out[1]~5, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[1]~6 , OutputMux|o_out[1]~6, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[2]~8 , OutputMux|o_out[2]~8, ProcessorMIPS, 1
instance = comp, \OutputMux|comb~4 , OutputMux|comb~4, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[2]~7 , OutputMux|o_out[2]~7, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[2]~9 , OutputMux|o_out[2]~9, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[2]~10 , OutputMux|o_out[2]~10, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[3]~12 , OutputMux|o_out[3]~12, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[3]~13 , OutputMux|o_out[3]~13, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[3]~14 , OutputMux|o_out[3]~14, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[4]~17 , OutputMux|o_out[4]~17, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[4]~16 , OutputMux|o_out[4]~16, ProcessorMIPS, 1
instance = comp, \OutputMux|comb~1 , OutputMux|comb~1, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[4]~15 , OutputMux|o_out[4]~15, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[4]~18 , OutputMux|o_out[4]~18, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[5]~19 , OutputMux|o_out[5]~19, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[5]~20 , OutputMux|o_out[5]~20, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[5]~21 , OutputMux|o_out[5]~21, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[5]~22 , OutputMux|o_out[5]~22, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[6]~25 , OutputMux|o_out[6]~25, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[6]~23 , OutputMux|o_out[6]~23, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[6]~24 , OutputMux|o_out[6]~24, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out[6]~26 , OutputMux|o_out[6]~26, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out~28 , OutputMux|o_out~28, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out~27 , OutputMux|o_out~27, ProcessorMIPS, 1
instance = comp, \OutputMux|o_out~29 , OutputMux|o_out~29, ProcessorMIPS, 1
instance = comp, \ALUCom|o_zero~2 , ALUCom|o_zero~2, ProcessorMIPS, 1
instance = comp, \ProcessorCntrl|RegWrite , ProcessorCntrl|RegWrite, ProcessorMIPS, 1
