vendor_name = ModelSim
source_file = 1, /home/timmy/Git/Learn-VHDL/CH6/CH6-1/Ten_line_to_four_line_BCD_encoder.bdf
source_file = 1, /home/timmy/Git/Learn-VHDL/CH6/CH6-1/output_files/Chain1.cdf
source_file = 1, /home/timmy/Git/Learn-VHDL/CH6/CH6-1/output_files/Ten_line_to_four_line_BCD_encoder.vwf
source_file = 1, /home/timmy/Git/Learn-VHDL/CH6/CH6-1/db/Ten_line_to_four_line_BCD_encoder.cbx.xml
design_name = Ten_line_to_four_line_BCD_encoder
instance = comp, \A~output , A~output, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \B~output , B~output, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \C~output , C~output, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \D~output , D~output, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \I9~input , I9~input, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \I1~input , I1~input, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \I3~input , I3~input, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \I7~input , I7~input, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \I5~input , I5~input, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \or1~0 , or1~0, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \I6~input , I6~input, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \I2~input , I2~input, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \or2~0 , or2~0, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \I4~input , I4~input, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \or3~0 , or3~0, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \I8~input , I8~input, Ten_line_to_four_line_BCD_encoder, 1
instance = comp, \I0~input , I0~input, Ten_line_to_four_line_BCD_encoder, 1
