#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5598edba9880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5598edba9a10 .scope module, "ALU_Decoder" "ALU_Decoder" 3 18;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "funct";
    .port_info 1 /INPUT 2 "ALU_Op";
    .port_info 2 /OUTPUT 4 "ALU_Control";
P_0x5598edba9ba0 .param/l "l" 0 3 24, +C4<00000000000000000000000000000100>;
P_0x5598edba9be0 .param/l "m" 0 3 23, +C4<00000000000000000000000000000010>;
P_0x5598edba9c20 .param/l "n" 0 3 22, +C4<00000000000000000000000000000101>;
v0x5598edb97b00_0 .var "ALU_Control", 3 0;
o0x7ff82c500048 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5598edba31e0_0 .net "ALU_Op", 1 0, o0x7ff82c500048;  0 drivers
o0x7ff82c500078 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5598edba2fa0_0 .net "funct", 4 0, o0x7ff82c500078;  0 drivers
E_0x5598edb88f40 .event anyedge, v0x5598edba31e0_0, v0x5598edba2fa0_0;
S_0x5598edbb3440 .scope module, "CPU_tb" "CPU_tb" 4 17;
 .timescale -9 -10;
v0x5598edbe5290_0 .var "alu_ctrl", 3 0;
v0x5598edbe5370_0 .net "alu_out", 31 0, v0x5598edbdf2e0_0;  1 drivers
v0x5598edbe5430_0 .var "alu_src", 0 0;
v0x5598edbe54d0_0 .var "mem_to_reg", 0 0;
v0x5598edbe55c0_0 .var "mem_write", 0 0;
v0x5598edbe5700_0 .var "pc_n", 31 0;
v0x5598edbe57f0_0 .var "reg_dst", 0 0;
v0x5598edbe58e0_0 .var "reg_write", 0 0;
v0x5598edbe59d0_0 .net "result", 31 0, v0x5598edbe1340_0;  1 drivers
S_0x5598edbde430 .scope begin, "apply_stimulus" "apply_stimulus" 4 48, 4 48 0, S_0x5598edbb3440;
 .timescale -9 -10;
S_0x5598edbde610 .scope module, "uut" "CPU" 4 84, 5 28 0, S_0x5598edbb3440;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_next";
    .port_info 1 /INPUT 1 "reg_dst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 1 "alu_src";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 1 "mem_to_reg";
    .port_info 6 /INPUT 4 "alu_ctrl";
    .port_info 7 /OUTPUT 32 "alu_out";
    .port_info 8 /OUTPUT 32 "result";
P_0x5598edbc2900 .param/l "m" 0 5 52, +C4<00000000000000000000000000000101>;
P_0x5598edbc2940 .param/l "n" 0 5 51, +C4<00000000000000000000000000100000>;
v0x5598edbe3ec0_0 .var "CLK", 0 0;
v0x5598edbe3f60_0 .net "alu_ctrl", 3 0, v0x5598edbe5290_0;  1 drivers
v0x5598edbe4020_0 .net "alu_out", 31 0, v0x5598edbdf2e0_0;  alias, 1 drivers
v0x5598edbe40f0_0 .net "alu_src", 0 0, v0x5598edbe5430_0;  1 drivers
v0x5598edbe41c0_0 .net "data_mem_out", 31 0, L_0x5598edbf6f00;  1 drivers
v0x5598edbe4300_0 .net "hi", 31 0, v0x5598edb8d1b0_0;  1 drivers
v0x5598edbe43a0_0 .net "instr", 31 0, v0x5598edbe0b20_0;  1 drivers
v0x5598edbe4440_0 .net "lo", 31 0, v0x5598edb86710_0;  1 drivers
v0x5598edbe4510_0 .net "mem_to_reg", 0 0, v0x5598edbe54d0_0;  1 drivers
v0x5598edbe45e0_0 .net "mem_write", 0 0, v0x5598edbe55c0_0;  1 drivers
v0x5598edbe46b0_0 .net "pc", 31 0, v0x5598edbe1de0_0;  1 drivers
v0x5598edbe4750_0 .net "pc_next", 31 0, v0x5598edbe5700_0;  1 drivers
v0x5598edbe4820_0 .net "pc_plus_4", 31 0, v0x5598edbe17e0_0;  1 drivers
v0x5598edbe48f0_0 .net "read_data_2", 31 0, v0x5598edbe2fb0_0;  1 drivers
v0x5598edbe4990_0 .net "reg_dst", 0 0, v0x5598edbe57f0_0;  1 drivers
v0x5598edbe4a60_0 .net "reg_write", 0 0, v0x5598edbe58e0_0;  1 drivers
v0x5598edbe4b30_0 .net "remain", 31 0, v0x5598edbdf200_0;  1 drivers
v0x5598edbe4c00_0 .net "result", 31 0, v0x5598edbe1340_0;  alias, 1 drivers
o0x7ff82c5009a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5598edbe4ca0_0 .net "rst", 0 0, o0x7ff82c5009a8;  0 drivers
v0x5598edbe4d40_0 .net "signimm", 31 0, L_0x5598edbe63f0;  1 drivers
v0x5598edbe4e30_0 .net "srcA", 31 0, v0x5598edbe2ee0_0;  1 drivers
v0x5598edbe4f20_0 .net "srcB", 31 0, v0x5598edbdfab0_0;  1 drivers
v0x5598edbe5010_0 .net "write_reg", 4 0, v0x5598edbe2670_0;  1 drivers
L_0x5598edbe6020 .part v0x5598edbe0b20_0, 16, 5;
L_0x5598edbe6110 .part v0x5598edbe0b20_0, 11, 5;
L_0x5598edbe61b0 .part v0x5598edbe0b20_0, 21, 5;
L_0x5598edbe62e0 .part v0x5598edbe0b20_0, 16, 5;
L_0x5598edbe6bd0 .part v0x5598edbe0b20_0, 0, 16;
S_0x5598edbdea10 .scope module, "alu" "alu" 5 104, 6 2 0, S_0x5598edbde610;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_decode";
    .port_info 1 /INPUT 32 "rda";
    .port_info 2 /INPUT 32 "rdx";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "Hi";
    .port_info 5 /OUTPUT 32 "Lo";
    .port_info 6 /OUTPUT 32 "remain";
P_0x5598edbbf850 .param/l "m" 0 6 5, +C4<00000000000000000000000000000100>;
P_0x5598edbbf890 .param/l "n" 0 6 4, +C4<00000000000000000000000000100000>;
v0x5598edb8d1b0_0 .var "Hi", 31 0;
v0x5598edb8fc30_0 .var "Hilo", 63 0;
v0x5598edb86710_0 .var "Lo", 31 0;
L_0x7ff82c4b7018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5598edb86cb0_0 .net/2u *"_ivl_0", 31 0, L_0x7ff82c4b7018;  1 drivers
v0x5598edbdef10_0 .net "alu_decode", 3 0, v0x5598edbe5290_0;  alias, 1 drivers
v0x5598edbdf040_0 .net "rda", 31 0, v0x5598edbe2ee0_0;  alias, 1 drivers
v0x5598edbdf120_0 .net "rdx", 31 0, v0x5598edbdfab0_0;  alias, 1 drivers
v0x5598edbdf200_0 .var "remain", 31 0;
v0x5598edbdf2e0_0 .var "result", 31 0;
v0x5598edbdf3c0_0 .net "zero", 0 0, L_0x5598edbf6c80;  1 drivers
E_0x5598edb74150 .event anyedge, v0x5598edbdef10_0, v0x5598edbdf120_0, v0x5598edbdf040_0;
L_0x5598edbf6c80 .cmp/eq 32, v0x5598edbdf2e0_0, L_0x7ff82c4b7018;
S_0x5598edbdf560 .scope module, "alu_src_mux" "pcMux" 5 103, 7 1 0, S_0x5598edbde610;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 32 "Y";
P_0x5598edbdf710 .param/l "n" 0 7 2, +C4<00000000000000000000000000100000>;
v0x5598edbdf800_0 .net "A", 31 0, v0x5598edbe2fb0_0;  alias, 1 drivers
v0x5598edbdf900_0 .net "B", 31 0, L_0x5598edbe63f0;  alias, 1 drivers
v0x5598edbdf9e0_0 .net "Sel", 0 0, v0x5598edbe5430_0;  alias, 1 drivers
v0x5598edbdfab0_0 .var "Y", 31 0;
E_0x5598edb73fd0 .event anyedge, v0x5598edbdf9e0_0, v0x5598edbdf800_0, v0x5598edbdf900_0;
S_0x5598edbdfc30 .scope module, "data_mem" "Data_Mem" 5 105, 8 18 0, S_0x5598edbde610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "writedata";
    .port_info 4 /OUTPUT 32 "readdata";
P_0x5598edbc2870 .param/l "m" 0 8 24, +C4<00000000000000000000000000000101>;
P_0x5598edbc28b0 .param/l "n" 0 8 23, +C4<00000000000000000000000000100000>;
L_0x5598edbf6f00 .functor BUFZ 32, L_0x5598edbf6d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5598edbdffe0 .array "RAM", 31 0, 31 0;
v0x5598edbe00c0_0 .net *"_ivl_0", 31 0, L_0x5598edbf6d70;  1 drivers
v0x5598edbe01a0_0 .net *"_ivl_3", 29 0, L_0x5598edbf6e10;  1 drivers
v0x5598edbe0290_0 .net "addr", 31 0, v0x5598edbdf2e0_0;  alias, 1 drivers
v0x5598edbe0380_0 .net "clk", 0 0, v0x5598edbe3ec0_0;  1 drivers
v0x5598edbe0470_0 .net "readdata", 31 0, L_0x5598edbf6f00;  alias, 1 drivers
v0x5598edbe0550_0 .net "write_enable", 0 0, v0x5598edbe55c0_0;  alias, 1 drivers
v0x5598edbe0610_0 .net "writedata", 31 0, v0x5598edbe2fb0_0;  alias, 1 drivers
E_0x5598edbc3d10 .event posedge, v0x5598edbe0380_0;
L_0x5598edbf6d70 .array/port v0x5598edbdffe0, L_0x5598edbf6e10;
L_0x5598edbf6e10 .part v0x5598edbdf2e0_0, 2, 30;
S_0x5598edbe0780 .scope module, "instr_mem" "instrMem" 5 98, 9 2 0, S_0x5598edbde610;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instr";
v0x5598edbe0a40 .array "allInstr", 31 0, 31 0;
v0x5598edbe0b20_0 .var "instr", 31 0;
v0x5598edbe0c00_0 .net "pc", 31 0, v0x5598edbe1de0_0;  alias, 1 drivers
E_0x5598edbe09c0 .event anyedge, v0x5598edbe0c00_0;
S_0x5598edbe0d20 .scope module, "memtoreg_mux" "pcMux" 5 106, 7 1 0, S_0x5598edbde610;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 32 "Y";
P_0x5598edbe0f50 .param/l "n" 0 7 2, +C4<00000000000000000000000000100000>;
v0x5598edbe1080_0 .net "A", 31 0, v0x5598edbdf2e0_0;  alias, 1 drivers
v0x5598edbe11b0_0 .net "B", 31 0, L_0x5598edbf6f00;  alias, 1 drivers
v0x5598edbe1270_0 .net "Sel", 0 0, v0x5598edbe54d0_0;  alias, 1 drivers
v0x5598edbe1340_0 .var "Y", 31 0;
E_0x5598edbe1020 .event anyedge, v0x5598edbe1270_0, v0x5598edbdf2e0_0, v0x5598edbe0470_0;
S_0x5598edbe14b0 .scope module, "pc_plus4" "pcAdder" 5 97, 10 1 0, S_0x5598edbde610;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pcAddr";
v0x5598edbe1700_0 .net "pc", 31 0, v0x5598edbe1de0_0;  alias, 1 drivers
v0x5598edbe17e0_0 .var "pcAddr", 31 0;
v0x5598edbe18a0_0 .net "rst", 0 0, o0x7ff82c5009a8;  alias, 0 drivers
S_0x5598edbe19f0 .scope module, "program_count" "pc_Counter" 5 96, 11 15 0, S_0x5598edbde610;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_next";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "pc";
P_0x5598edbe1bd0 .param/l "n" 0 11 20, +C4<00000000000000000000000000100000>;
v0x5598edbe1cf0_0 .net "clk", 0 0, v0x5598edbe3ec0_0;  alias, 1 drivers
v0x5598edbe1de0_0 .var "pc", 31 0;
v0x5598edbe1ed0_0 .net "pc_next", 31 0, v0x5598edbe5700_0;  alias, 1 drivers
S_0x5598edbe2010 .scope module, "reg_dst_mux" "pcMux" 5 99, 7 1 0, S_0x5598edbde610;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 5 "Y";
P_0x5598edbe21f0 .param/l "n" 0 7 2, +C4<00000000000000000000000000000101>;
v0x5598edbe23c0_0 .net "A", 4 0, L_0x5598edbe6020;  1 drivers
v0x5598edbe24c0_0 .net "B", 4 0, L_0x5598edbe6110;  1 drivers
v0x5598edbe25a0_0 .net "Sel", 0 0, v0x5598edbe57f0_0;  alias, 1 drivers
v0x5598edbe2670_0 .var "Y", 4 0;
E_0x5598edbe2360 .event anyedge, v0x5598edbe25a0_0, v0x5598edbe23c0_0, v0x5598edbe24c0_0;
S_0x5598edbe2800 .scope module, "register_file" "Reg_File" 5 101, 12 15 0, S_0x5598edbde610;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
P_0x5598edbc27e0 .param/l "m" 0 12 21, +C4<00000000000000000000000000100000>;
P_0x5598edbc2820 .param/l "n" 0 12 20, +C4<00000000000000000000000000000101>;
v0x5598edbe2c00_0 .net "A1", 4 0, L_0x5598edbe61b0;  1 drivers
v0x5598edbe2d00_0 .net "A2", 4 0, L_0x5598edbe62e0;  1 drivers
v0x5598edbe2de0_0 .net "A3", 4 0, v0x5598edbe2670_0;  alias, 1 drivers
v0x5598edbe2ee0_0 .var "RD1", 31 0;
v0x5598edbe2fb0_0 .var "RD2", 31 0;
v0x5598edbe30f0_0 .net "WD", 31 0, v0x5598edbe1340_0;  alias, 1 drivers
v0x5598edbe31b0_0 .net "WE", 0 0, v0x5598edbe58e0_0;  alias, 1 drivers
v0x5598edbe3250_0 .net "clk", 0 0, v0x5598edbe3ec0_0;  alias, 1 drivers
v0x5598edbe3340 .array "register", 31 0, 32 0;
E_0x5598edbe2b80 .event anyedge, v0x5598edbe0380_0;
S_0x5598edbe3500 .scope module, "sign_extend" "Sign_Extend" 5 102, 13 15 0, S_0x5598edbde610;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /OUTPUT 32 "B";
P_0x5598edbe3690 .param/l "m" 0 13 22, +C4<00000000000000000000000000010000>;
P_0x5598edbe36d0 .param/l "n" 0 13 21, +C4<00000000000000000000000000100000>;
L_0x5598edbe6380 .functor BUFZ 16, L_0x5598edbe6bd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5598edbe38b0_0 .net "A", 15 0, L_0x5598edbe6bd0;  1 drivers
v0x5598edbe39b0_0 .net "B", 31 0, L_0x5598edbe63f0;  alias, 1 drivers
v0x5598edbe3aa0_0 .net *"_ivl_11", 15 0, L_0x5598edbe6ab0;  1 drivers
v0x5598edbe3b70_0 .net *"_ivl_3", 15 0, L_0x5598edbe6380;  1 drivers
v0x5598edbe3c50_0 .net *"_ivl_8", 0 0, L_0x5598edbe6490;  1 drivers
v0x5598edbe3d80_0 .net *"_ivl_9", 15 0, L_0x5598edbe6580;  1 drivers
L_0x5598edbe63f0 .concat8 [ 16 16 0 0], L_0x5598edbe6380, L_0x5598edbe6ab0;
L_0x5598edbe6490 .part L_0x5598edbe6bd0, 15, 1;
LS_0x5598edbe6580_0_0 .concat [ 1 1 1 1], L_0x5598edbe6490, L_0x5598edbe6490, L_0x5598edbe6490, L_0x5598edbe6490;
LS_0x5598edbe6580_0_4 .concat [ 1 1 1 1], L_0x5598edbe6490, L_0x5598edbe6490, L_0x5598edbe6490, L_0x5598edbe6490;
LS_0x5598edbe6580_0_8 .concat [ 1 1 1 1], L_0x5598edbe6490, L_0x5598edbe6490, L_0x5598edbe6490, L_0x5598edbe6490;
LS_0x5598edbe6580_0_12 .concat [ 1 1 1 1], L_0x5598edbe6490, L_0x5598edbe6490, L_0x5598edbe6490, L_0x5598edbe6490;
L_0x5598edbe6580 .concat [ 4 4 4 4], LS_0x5598edbe6580_0_0, LS_0x5598edbe6580_0_4, LS_0x5598edbe6580_0_8, LS_0x5598edbe6580_0_12;
L_0x5598edbe6ab0 .concat [ 16 0 0 0], L_0x5598edbe6580;
S_0x5598edbb35d0 .scope module, "clock" "clock" 14 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ENABLE";
    .port_info 1 /OUTPUT 1 "CLOCK";
P_0x5598edbaa1f0 .param/l "ticks" 0 14 15, +C4<00000000000000000000000000001010>;
v0x5598edbe5c00_0 .var "CLOCK", 0 0;
o0x7ff82c5011e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5598edbe5ce0_0 .net "ENABLE", 0 0, o0x7ff82c5011e8;  0 drivers
v0x5598edbe5da0_0 .var/real "clock_off", 0 0;
v0x5598edbe5e40_0 .var/real "clock_on", 0 0;
v0x5598edbe5f00_0 .var "start_clock", 0 0;
E_0x5598edbe5b20 .event anyedge, v0x5598edbe5f00_0;
E_0x5598edbe5ba0/0 .event negedge, v0x5598edbe5ce0_0;
E_0x5598edbe5ba0/1 .event posedge, v0x5598edbe5ce0_0;
E_0x5598edbe5ba0 .event/or E_0x5598edbe5ba0/0, E_0x5598edbe5ba0/1;
    .scope S_0x5598edba9a10;
T_0 ;
    %wait E_0x5598edb88f40;
    %load/vec4 v0x5598edba31e0_0;
    %load/vec4 v0x5598edba2fa0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 31, 31, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 127, 95, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 96, 32, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 97, 32, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 98, 32, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 32, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 100, 32, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 101, 32, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 102, 32, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 103, 32, 7;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 104, 32, 7;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 105, 32, 7;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 127, 127, 7;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.10 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5598edb97b00_0, 0, 4;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5598edbe19f0;
T_1 ;
    %wait E_0x5598edbc3d10;
    %load/vec4 v0x5598edbe1ed0_0;
    %assign/vec4 v0x5598edbe1de0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5598edbe14b0;
T_2 ;
    %wait E_0x5598edbe09c0;
    %load/vec4 v0x5598edbe1700_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5598edbe17e0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5598edbe0780;
T_3 ;
    %vpi_call/w 9 9 "$readmemb", "addi_test.txt", v0x5598edbe0a40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5598edbe0780;
T_4 ;
    %wait E_0x5598edbe09c0;
    %load/vec4 v0x5598edbe0c00_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5598edbe0a40, 4;
    %store/vec4 v0x5598edbe0b20_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5598edbe2010;
T_5 ;
    %wait E_0x5598edbe2360;
    %load/vec4 v0x5598edbe25a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5598edbe23c0_0;
    %store/vec4 v0x5598edbe2670_0, 0, 5;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5598edbe24c0_0;
    %store/vec4 v0x5598edbe2670_0, 0, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5598edbe2800;
T_6 ;
    %wait E_0x5598edbe2b80;
    %load/vec4 v0x5598edbe2c00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5598edbe3340, 4;
    %pad/u 32;
    %assign/vec4 v0x5598edbe2ee0_0, 0;
    %load/vec4 v0x5598edbe2d00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5598edbe3340, 4;
    %pad/u 32;
    %assign/vec4 v0x5598edbe2fb0_0, 0;
    %load/vec4 v0x5598edbe31b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5598edbe30f0_0;
    %pad/u 33;
    %load/vec4 v0x5598edbe2de0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598edbe3340, 0, 4;
T_6.0 ;
    %pushi/vec4 0, 0, 33;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5598edbe3340, 4, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5598edbdf560;
T_7 ;
    %wait E_0x5598edb73fd0;
    %load/vec4 v0x5598edbdf9e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5598edbdf800_0;
    %store/vec4 v0x5598edbdfab0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5598edbdf900_0;
    %store/vec4 v0x5598edbdfab0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5598edbdea10;
T_8 ;
    %wait E_0x5598edb74150;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %add;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %sub;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %add;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %sub;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x5598edbdf040_0;
    %pad/u 64;
    %load/vec4 v0x5598edbdf120_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5598edb8fc30_0, 0, 64;
    %load/vec4 v0x5598edb8fc30_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5598edb8d1b0_0, 0, 32;
    %load/vec4 v0x5598edb8fc30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5598edb86710_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %div;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %mod;
    %store/vec4 v0x5598edbdf200_0, 0, 32;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %or;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %and;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_8.16, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %xor;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_8.18, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_8.20, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0x5598edbdef10_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_8.22, 4;
    %load/vec4 v0x5598edbdf040_0;
    %load/vec4 v0x5598edbdf120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.25, 8;
T_8.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.25, 8;
 ; End of false expr.
    %blend;
T_8.25;
    %store/vec4 v0x5598edbdf2e0_0, 0, 32;
T_8.22 ;
T_8.21 ;
T_8.19 ;
T_8.17 ;
T_8.15 ;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5598edbdfc30;
T_9 ;
    %wait E_0x5598edbc3d10;
    %load/vec4 v0x5598edbe0550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5598edbe0610_0;
    %load/vec4 v0x5598edbe0290_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598edbdffe0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5598edbe0d20;
T_10 ;
    %wait E_0x5598edbe1020;
    %load/vec4 v0x5598edbe1270_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5598edbe1080_0;
    %store/vec4 v0x5598edbe1340_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5598edbe11b0_0;
    %store/vec4 v0x5598edbe1340_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5598edbde610;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598edbe3ec0_0, 0;
T_11.0 ;
    %delay 40000, 0;
    %load/vec4 v0x5598edbe3ec0_0;
    %inv;
    %store/vec4 v0x5598edbe3ec0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x5598edbb3440;
T_12 ;
    %vpi_call/w 4 33 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call/w 4 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5598edbde610 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5598edbb3440;
T_13 ;
    %fork t_1, S_0x5598edbde430;
    %jmp t_0;
    .scope S_0x5598edbde430;
t_1 ;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598edbe58e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598edbe57f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598edbe5430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598edbe55c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598edbe54d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5598edbe5290_0, 0, 4;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598edbe5700_0, 0;
    %vpi_call/w 4 60 "$display", "%b", v0x5598edbe5700_0 {0 0 0};
    %delay 60000, 0;
    %vpi_call/w 4 71 "$display", "%b", v0x5598edbe5700_0 {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 4 78 "$finish" {0 0 0};
    %end;
    .scope S_0x5598edbb3440;
t_0 %join;
    %end;
    .thread T_13;
    .scope S_0x5598edbb35d0;
T_14 ;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v0x5598edbe5e40_0;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v0x5598edbe5da0_0;
    %end;
    .thread T_14, $init;
    .scope S_0x5598edbb35d0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598edbe5c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598edbe5f00_0, 0;
    %end;
    .thread T_15;
    .scope S_0x5598edbb35d0;
T_16 ;
    %wait E_0x5598edbe5ba0;
    %load/vec4 v0x5598edbe5ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598edbe5f00_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598edbe5f00_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5598edbb35d0;
T_17 ;
    %wait E_0x5598edbe5b20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598edbe5c00_0, 0, 1;
T_17.0 ;
    %load/vec4 v0x5598edbe5f00_0;
    %flag_set/vec4 8;
    %jmp/0xz T_17.1, 8;
    %load/real v0x5598edbe5da0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598edbe5c00_0, 0, 1;
    %load/real v0x5598edbe5e40_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598edbe5c00_0, 0, 1;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598edbe5c00_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "./../ALU_Decoder/ALU_Decoder.sv";
    "CPU_testbench.sv";
    "CPU.sv";
    "./../theALU/alu.sv";
    "./../pcMux/pcMux.sv";
    "./../dataMemory/Data_Mem.sv";
    "./../instructionMemory/instrMem.sv";
    "./../pcadder/pcAdder.sv";
    "./../Program_Counter/pc_Counter.sv";
    "./../Reg_File/Reg_File.sv";
    "./../Sign_Extender/Sign_Extend.sv";
    "./../Clock/clock.sv";
