git clone --depth 1 --no-tags https://github.com/digits21/CO-Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37375691
git clone --depth 1 --no-tags https://github.com/Jawanga/ece385lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32310021
git clone --depth 1 --no-tags https://github.com/jyst7275/Pipe_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32409858
git clone --depth 1 --no-tags https://github.com/mksteve/numbotron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33768294
git clone --depth 1 --no-tags https://github.com/botello/6205nes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32755617
git clone --depth 1 --no-tags https://github.com/HappyStorm/Hardware-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34940124
git clone --depth 1 --no-tags https://github.com/prateekwisc/ECE551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34477476
git clone --depth 1 --no-tags https://github.com/BackupGGCode/rrisc8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34782058
git clone --depth 1 --no-tags https://github.com/cr6ghostop/babak-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34901365
git clone --depth 1 --no-tags https://github.com/VWarlock/pentevo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34739687
git clone --depth 1 --no-tags https://github.com/huynhqb/RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34774238
git clone --depth 1 --no-tags https://github.com/louieGonz/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32046337
git clone --depth 1 --no-tags https://github.com/SergeyGerasimenko/myRepository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35185988
git clone --depth 1 --no-tags https://github.com/varshateckchandani/CCSSI_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35256649
git clone --depth 1 --no-tags https://github.com/mrvidaal/ProcessorVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38705128
git clone --depth 1 --no-tags https://github.com/Joseph-Lin-163/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35562978
git clone --depth 1 --no-tags https://github.com/electron1029/RISc-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36181034
git clone --depth 1 --no-tags https://github.com/FarK/TrabajoDAPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36449948
git clone --depth 1 --no-tags https://github.com/vemulaneelesh/Hardware_Software_Codesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31800687
git clone --depth 1 --no-tags https://github.com/trevordblack/NL16-BinaryCompression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39061445
git clone --depth 1 --no-tags https://github.com/qinfengling/de0nano_musicbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33474720
git clone --depth 1 --no-tags https://github.com/suntengkun/mytest_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33286900
git clone --depth 1 --no-tags https://github.com/vkchettimada/aayudha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32562301
git clone --depth 1 --no-tags https://github.com/zhangboyu/synthboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32464414
git clone --depth 1 --no-tags https://github.com/DanielZU/Proyecto_ps2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32353113
git clone --depth 1 --no-tags https://github.com/sinaghaffari/VeriSnake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32360300
git clone --depth 1 --no-tags https://github.com/TechplexEngineer/ece473.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33218221
git clone --depth 1 --no-tags https://github.com/nacs-lab/molecube-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33622825
git clone --depth 1 --no-tags https://github.com/Joseph-Lin-163/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34918934
git clone --depth 1 --no-tags https://github.com/oloftangrot/verilog.trials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34958605
git clone --depth 1 --no-tags https://github.com/debymf/alteraboardprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34530071
git clone --depth 1 --no-tags https://github.com/glennchid/font5-firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34675340
git clone --depth 1 --no-tags https://github.com/jinz2014/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34885034
git clone --depth 1 --no-tags https://github.com/LabSistemasDigitalesPinedaVindas/SegundoProyectoDelCurso.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37507367
git clone --depth 1 --no-tags https://github.com/lx324310/rtl_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38858661
git clone --depth 1 --no-tags https://github.com/pat-processor/pat-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36945559
git clone --depth 1 --no-tags https://github.com/C-L-G/spi-phy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38483029
git clone --depth 1 --no-tags https://github.com/Hybbon/OC1MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35910822
git clone --depth 1 --no-tags https://github.com/rotsen91/Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36182276
git clone --depth 1 --no-tags https://github.com/HardwareStudio/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35999865
git clone --depth 1 --no-tags https://github.com/trander1/Generic-Cache-Block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36098605
git clone --depth 1 --no-tags https://github.com/Ailrun/LD_8bit_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36724737
git clone --depth 1 --no-tags https://github.com/samlnx03/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36454660
git clone --depth 1 --no-tags https://github.com/rveens/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36506627
git clone --depth 1 --no-tags https://github.com/lisafaller/ettus_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38245617
git clone --depth 1 --no-tags https://github.com/csus-senior-design/cam_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34012010
git clone --depth 1 --no-tags https://github.com/ylm/odin-ii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34069192
git clone --depth 1 --no-tags https://github.com/nikonikolov/gaze_catapult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35545919
git clone --depth 1 --no-tags https://github.com/DanMaklen/STA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35179260
git clone --depth 1 --no-tags https://github.com/davidtjones/proc_3pipe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34685043
git clone --depth 1 --no-tags https://github.com/DanielZU/Proyecto3_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34714220
git clone --depth 1 --no-tags https://github.com/sivwizinbiznilva/arcade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34521722
git clone --depth 1 --no-tags https://github.com/lisosia/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35872141
git clone --depth 1 --no-tags https://github.com/AlexofNTU/yepmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35878151
git clone --depth 1 --no-tags https://github.com/psehgal/3220_proj_7_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33417596
git clone --depth 1 --no-tags https://github.com/mashman22/cs3220benpaul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32326326
git clone --depth 1 --no-tags https://github.com/ominux/fpga-mcml.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32242309
git clone --depth 1 --no-tags https://github.com/whleung/ece111-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32379553
git clone --depth 1 --no-tags https://github.com/sc420/EVS6-Verilog-Framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37277531
git clone --depth 1 --no-tags https://github.com/athranzara/reg_if_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37853916
git clone --depth 1 --no-tags https://github.com/Diksha-Moolchandani/bram_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37366898
git clone --depth 1 --no-tags https://github.com/akhahaha/connect4-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37367522
git clone --depth 1 --no-tags https://github.com/zapol/FPGA_AUD_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37607471
git clone --depth 1 --no-tags https://github.com/yinlonghui/udt_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38221693
git clone --depth 1 --no-tags https://github.com/Hybbon/OC1INST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38111190
git clone --depth 1 --no-tags https://github.com/cahharmip/ProjectComarch2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35319457
git clone --depth 1 --no-tags https://github.com/lsc36/ca-14fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35341105
git clone --depth 1 --no-tags https://github.com/elsieyoung/Dodge-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35008319
git clone --depth 1 --no-tags https://github.com/Deykel/IproyectoEcualizador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34636715
git clone --depth 1 --no-tags https://github.com/Sabriel567/Hardware-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34966271
git clone --depth 1 --no-tags https://github.com/pwlong/closed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34683656
git clone --depth 1 --no-tags https://github.com/KarlTao/or1200_with_sb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33899319
git clone --depth 1 --no-tags https://github.com/jayant-sharma/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35646218
git clone --depth 1 --no-tags https://github.com/WallenHan/c-scale-piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33710429
git clone --depth 1 --no-tags https://github.com/C-Elegans/mycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33681272
git clone --depth 1 --no-tags https://github.com/theanh0512/ce3001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33616466
git clone --depth 1 --no-tags https://github.com/esihaj/Pipe-lined-MIPS-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35718221
git clone --depth 1 --no-tags https://github.com/chunyou0830/EE2230_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36353867
git clone --depth 1 --no-tags https://github.com/hmdgharb/5-Staged-MIPS-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39447879
git clone --depth 1 --no-tags https://github.com/C-L-G/linear-transfomation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39174627
git clone --depth 1 --no-tags https://github.com/willk/CSc-137.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33050505
git clone --depth 1 --no-tags https://github.com/CmdrEdem/sixteenarc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32803025
git clone --depth 1 --no-tags https://github.com/g1-DT/381Car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32344631
git clone --depth 1 --no-tags https://github.com/sajid-r/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32165822
git clone --depth 1 --no-tags https://github.com/Jawanga/ece385lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33225761
git clone --depth 1 --no-tags https://github.com/banothu2/Arcade-Game-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34410722
git clone --depth 1 --no-tags https://github.com/adebiaan/ee180-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32055811
git clone --depth 1 --no-tags https://github.com/mahnet/single-cycle-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33835935
git clone --depth 1 --no-tags https://github.com/j0h4x0r/MipsU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38413504
git clone --depth 1 --no-tags https://github.com/mattmckillip/Cpre281.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37961051
git clone --depth 1 --no-tags https://github.com/seepfrog/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38326129
git clone --depth 1 --no-tags https://github.com/DigitalLogicSummerTerm2015/mips-cpu-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39183029
git clone --depth 1 --no-tags https://github.com/pansygrass/openrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36363288
git clone --depth 1 --no-tags https://github.com/YuMeiLau/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36306228
git clone --depth 1 --no-tags https://github.com/py4/MMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36277383
git clone --depth 1 --no-tags https://github.com/xiachaoabc/cu-hw-gps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38893211
git clone --depth 1 --no-tags https://github.com/darklord1310/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36665800
git clone --depth 1 --no-tags https://github.com/FrancoLM/mips-core-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34492242
git clone --depth 1 --no-tags https://github.com/ludisu13/Estructuras2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35282613
