module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire signed [(5'h11):(1'h0)] wire2;
  input wire [(2'h3):(1'h0)] wire1;
  input wire [(5'h15):(1'h0)] wire0;
  wire [(4'hd):(1'h0)] wire10;
  wire [(2'h3):(1'h0)] wire9;
  wire [(4'h8):(1'h0)] wire8;
  wire [(4'h9):(1'h0)] wire7;
  wire signed [(5'h12):(1'h0)] wire6;
  wire [(3'h4):(1'h0)] wire5;
  wire [(5'h12):(1'h0)] wire4;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (8'ha5);
  assign wire5 = $signed($unsigned((|(8'ha9))));
  assign wire6 = ((wire3[(1'h0):(1'h0)] - $unsigned($unsigned(wire4))) == wire2[(4'hf):(4'he)]);
  assign wire7 = {wire6, $signed(wire5)};
  assign wire8 = (&$signed(wire5[(2'h3):(1'h1)]));
  assign wire9 = (~&wire0[(3'h5):(3'h5)]);
  assign wire10 = wire9;
endmodule
