

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT'
================================================================
* Date:           Tue Jan 17 02:08:11 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|  492|    1|  493|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (sc_FIFO_DCT_ssdm_s) | (sc_FIFO_DCT_ssdm_1) | (sc_FIFO_DCT_ssdm_2)
2 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: StgValue_3 (20)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !74

ST_1: StgValue_4 (21)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !78

ST_1: StgValue_5 (22)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !82

ST_1: StgValue_6 (23)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !86

ST_1: StgValue_7 (24)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !90

ST_1: StgValue_8 (25)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mA), !map !94

ST_1: StgValue_9 (26)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mB), !map !100

ST_1: StgValue_10 (27)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mC), !map !104

ST_1: StgValue_11 (28)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sc_FIFO_DCT_exec_cnt), !map !108

ST_1: StgValue_12 (29)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffering), !map !112

ST_1: StgValue_13 (30)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffered), !map !116

ST_1: StgValue_14 (31)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !120

ST_1: StgValue_15 (32)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_DCT), !map !124

ST_1: StgValue_16 (33)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_done), !map !128

ST_1: StgValue_17 (34)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:31
:14  call void (...)* @_ssdm_op_SpecInterface(i8* %dout, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_18 (35)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:31
:15  call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str6, i32 5, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i8* %dout) nounwind

ST_1: StgValue_19 (36)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:31
:16  call void (...)* @_ssdm_op_SpecInterface(i8* %din, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_20 (37)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:31
:17  call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str6, i32 4, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i8* %din) nounwind

ST_1: StgValue_21 (38)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:18  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @p_str, [12 x i8]* @p_str) nounwind

ST_1: sc_FIFO_DCT_ssdm_s (39)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:33
:19  %sc_FIFO_DCT_ssdm_s = load i1* @sc_FIFO_DCT_ssdm_thread_M_buffering, align 1

ST_1: StgValue_23 (40)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:33
:20  br i1 %sc_FIFO_DCT_ssdm_s, label %1, label %2

ST_1: StgValue_24 (42)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:33
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [10 x i8]* @p_str7) nounwind

ST_1: StgValue_25 (43)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:34
:1  call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str7, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

ST_1: StgValue_26 (44)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:35
:2  call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str7, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: sc_FIFO_DCT_ssdm_1 (45)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:36
:3  %sc_FIFO_DCT_ssdm_1 = load i1* @sc_FIFO_DCT_ssdm_thread_M_DCT, align 1

ST_1: StgValue_28 (46)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:36
:4  br i1 %sc_FIFO_DCT_ssdm_1, label %3, label %4

ST_1: StgValue_29 (48)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:36
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [4 x i8]* @p_str24) nounwind

ST_1: StgValue_30 (49)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:37
:1  call void (...)* @_ssdm_op_SpecSensitive([4 x i8]* @p_str24, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

ST_1: StgValue_31 (50)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:38
:2  call void (...)* @_ssdm_op_SpecSensitive([4 x i8]* @p_str24, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: sc_FIFO_DCT_ssdm_2 (51)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:39
:3  %sc_FIFO_DCT_ssdm_2 = load i1* @sc_FIFO_DCT_ssdm_thread_M_data_out, align 1

ST_1: StgValue_33 (52)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:39
:4  br i1 %sc_FIFO_DCT_ssdm_2, label %5, label %6

ST_1: StgValue_34 (54)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:39
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [9 x i8]* @p_str36) nounwind

ST_1: StgValue_35 (55)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:40
:1  call void (...)* @_ssdm_op_SpecSensitive([9 x i8]* @p_str36, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

ST_1: StgValue_36 (56)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:41
:2  call void (...)* @_ssdm_op_SpecSensitive([9 x i8]* @p_str36, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: StgValue_37 (57)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:42
:3  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

ST_1: StgValue_38 (58)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:43
:4  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_39 (59)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:44
:5  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [7 x i8]* @p_str4, i32 0, i32 0, i1* %enable) nounwind

ST_1: StgValue_40 (60)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:45
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %dout, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_41 (61)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:46
:7  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 5, [13 x i8]* @p_str42, [5 x i8]* @p_str10, i32 0, i32 0, i8* %dout) nounwind

ST_1: StgValue_42 (62)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:47
:8  call void (...)* @_ssdm_op_SpecInterface(i8* %din, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_43 (63)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:48
:9  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 4, [13 x i8]* @p_str42, [4 x i8]* @p_str11, i32 0, i32 0, i8* %din) nounwind

ST_1: StgValue_44 (64)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:49
:10  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [12 x i8]* @p_str12, i32 1, i32 0, i1* %s_buffering) nounwind

ST_1: StgValue_45 (65)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:50
:11  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [11 x i8]* @p_str13, i32 1, i32 0, i1* %s_buffered) nounwind

ST_1: StgValue_46 (66)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:51
:12  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str14, i32 1, i32 0, i1* %s_working) nounwind

ST_1: StgValue_47 (67)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:52
:13  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str15, i32 1, i32 0, i1* %s_DCT) nounwind

ST_1: StgValue_48 (68)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:53
:14  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [7 x i8]* @p_str16, i32 1, i32 0, i1* %s_done) nounwind

ST_1: StgValue_49 (69)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:54
:15  call void @_ssdm_op_Write.ap_auto.i32P(i32* %sc_FIFO_DCT_exec_cnt, i32 0)

ST_1: StgValue_50 (70)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:55
:16  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_buffering, i1 false)

ST_1: StgValue_51 (71)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:56
:17  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_buffered, i1 false)

ST_1: StgValue_52 (72)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:57
:18  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_working, i1 false)

ST_1: StgValue_53 (73)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:58
:19  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_DCT, i1 false)

ST_1: StgValue_54 (74)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:59
:20  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_done, i1 false)

ST_1: StgValue_55 (75)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:58
:21  ret void

ST_1: StgValue_56 (77)  [2/2] 1.37ns  loc: ./sc_FIFO_DCT.h:39
:0  call void @"sc_FIFO_DCT::data_out"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)

ST_1: StgValue_57 (80)  [2/2] 2.39ns  loc: ./sc_FIFO_DCT.h:36
:0  call void @"sc_FIFO_DCT::DCT"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)

ST_1: StgValue_58 (83)  [2/2] 1.37ns  loc: ./sc_FIFO_DCT.h:33
:0  call void @"sc_FIFO_DCT::buffering"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)


 <State 2>: 2.39ns
ST_2: StgValue_59 (77)  [1/2] 0.00ns  loc: ./sc_FIFO_DCT.h:39
:0  call void @"sc_FIFO_DCT::data_out"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)

ST_2: StgValue_60 (78)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_61 (80)  [1/2] 2.39ns  loc: ./sc_FIFO_DCT.h:36
:0  call void @"sc_FIFO_DCT::DCT"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)

ST_2: StgValue_62 (81)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_63 (83)  [1/2] 0.00ns  loc: ./sc_FIFO_DCT.h:33
:0  call void @"sc_FIFO_DCT::buffering"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)

ST_2: StgValue_64 (84)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_65 (86)  [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	'call' operation (./sc_FIFO_DCT.h:36) to 'sc_FIFO_DCT::DCT' [80]  (2.39 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'call' operation (./sc_FIFO_DCT.h:36) to 'sc_FIFO_DCT::DCT' [80]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
