// Seed: 3809816240
module module_0;
  bit id_1;
  assign id_1 = id_1;
  localparam id_2 = 1, id_3 = id_1, id_4 = 1;
  wire id_5;
  wire id_6;
  bit  id_7;
  bit  id_8;
  always id_1 = -1;
  if (id_4) assign id_5 = -1'b0;
  else
    final
      @(posedge -1, posedge 1) begin : LABEL_0
        if ("") begin : LABEL_1
          id_8 <= id_7;
        end else begin : LABEL_2
          id_7 <= 1'b0 < "";
        end : SymbolIdentifier
      end
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    output wire id_4,
    output wor id_5,
    input wire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri0 id_9
);
  assign id_5 = 1 ^ id_8;
  xnor primCall (id_4, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
