v 20070216 1
L 300 600 300 1200 3 0 0 0 -1 -1
L 300 1200 700 1200 3 0 0 0 -1 -1
T 300 400 8 10 1 1 0 0 1
device=74132
T 900 400 8 10 1 0 0 0 1
slot=1
T 300 2400 5 8 0 0 0 0 1
numslots=4
T 300 1600 5 8 0 0 0 0 1
slotdef=1:1,2,3
T 300 1800 5 8 0 0 0 0 1
slotdef=2:4,5,6
T 300 2000 5 8 0 0 0 0 1
slotdef=3:9,10,8
T 300 2200 5 8 0 0 0 0 1
slotdef=4:12,13,11
L 300 600 700 600 3 0 0 0 -1 -1
A 700 900 300 270 180 3 0 0 0 -1 -1
V 1050 900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1100 900 1300 900 1 0 1
{
T 1100 950 5 8 1 1 0 0 1
pinnumber=3
T 1100 950 5 8 0 1 0 0 1
pinseq=3
T 950 900 9 8 0 1 0 7 1
pinlabel=Y
T 1250 800 5 8 0 1 0 7 1
pintype=out
}
P 300 700 0 700 1 0 1
{
T 300 750 5 8 1 1 0 6 1
pinnumber=2
T 300 750 5 8 0 1 0 6 1
pinseq=2
T 350 700 9 8 0 1 0 1 1
pinlabel=B
T 150 700 5 8 0 1 0 2 1
pintype=in
}
P 300 1100 0 1100 1 0 1
{
T 300 1150 5 8 1 1 0 6 1
pinnumber=1
T 300 1150 5 8 0 1 0 6 1
pinseq=1
T 350 1100 9 8 0 1 0 1 1
pinlabel=A
T 150 1100 5 8 0 1 0 2 1
pintype=in
}
T 300 1300 8 10 1 1 0 0 1
refdes=U?
T 300 200 8 8 1 1 0 0 1
footprint=SO14
T 300 3000 5 8 0 0 0 0 1
description=4 NAND gates with 2 schmitt trigger inputs
T 300 2800 5 8 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74ls132.pdf
T 300 2600 5 8 0 0 0 0 1
comment=Use 74_pwr.sym for supplies
L 450 750 750 750 3 0 0 0 -1 -1
L 750 750 750 1050 3 0 0 0 -1 -1
L 750 1050 900 1050 3 0 0 0 -1 -1
L 750 1050 550 1050 3 0 0 0 -1 -1
L 550 1050 550 750 3 0 0 0 -1 -1
