<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BitTwoInOneSelector32Bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BitTwoInOneSelector32Bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BitTwoInOneSelector32Bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_Unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control_Unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control_Unit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataRam.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataRam.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataRam.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataRam_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GeneralRegisters.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="GeneralRegisters.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="GeneralRegisters.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="InstructionRom.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="InstructionRom.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="InstructionRom.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="InstructionRom.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="InstructionRom.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="InstructionRom.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="InstructionRom.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="InstructionRom.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="InstructionRom.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="InstructionRom.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionRom.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="InstructionRom.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionRom.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="InstructionRom.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="InstructionRom.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="InstructionRom.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="InstructionRom.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="InstructionRom.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="InstructionRom.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="InstructionRom_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionRom_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="InstructionRom_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="InstructionRom_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="InstructionRom_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="InstructionRom_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InstructionRom_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InstructionRom_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="InstructionRom_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="InstructionRom_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InstructionRom_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstructionRom_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="InstructionRom_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="InstructionRom_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InstructionRom_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PcAddExtend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PcAddExtend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PcAddExtend.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignOrZeroExtend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SignOrZeroExtend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SignOrZeroExtend.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SingleCycleCPU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SingleCycleCPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SingleCycleCPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SingleCycleCPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SingleCycleCPU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SingleCycleCPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleCycleCPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SingleCycleCPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SingleCycleCPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SingleCycleCPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SingleCycleCPU_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SingleCycleCPU_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SingleCycleCPU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SingleCycleCPU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCycleCPU_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SingleCycleCPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCycleCPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TextFile_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TextFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TextFile_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TwoInOneSelector5Bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TwoInOneSelector5Bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TwoInOneSelector5Bit.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461050908" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1461050908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461069970" xil_pn:in_ck="7560429069309193107" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461069970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="DataRam.v"/>
      <outfile xil_pn:name="GeneralRegisters.v"/>
      <outfile xil_pn:name="InstructionRom.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCIncrementer.v"/>
      <outfile xil_pn:name="PCJumper.v"/>
      <outfile xil_pn:name="SignOrZeroExtend.v"/>
      <outfile xil_pn:name="SingleCycleCPU.v"/>
      <outfile xil_pn:name="TextFile.v"/>
      <outfile xil_pn:name="TwoInOneSelector.v"/>
      <outfile xil_pn:name="TwoInOneSelector5Bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1461063307" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="508734458466882108" xil_pn:start_ts="1461063307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461063307" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1754100654743859582" xil_pn:start_ts="1461063307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461050908" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6689819792997055644" xil_pn:start_ts="1461050908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461069970" xil_pn:in_ck="7560429069309193107" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461069970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="DataRam.v"/>
      <outfile xil_pn:name="GeneralRegisters.v"/>
      <outfile xil_pn:name="InstructionRom.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCIncrementer.v"/>
      <outfile xil_pn:name="PCJumper.v"/>
      <outfile xil_pn:name="SignOrZeroExtend.v"/>
      <outfile xil_pn:name="SingleCycleCPU.v"/>
      <outfile xil_pn:name="TextFile.v"/>
      <outfile xil_pn:name="TwoInOneSelector.v"/>
      <outfile xil_pn:name="TwoInOneSelector5Bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1461069974" xil_pn:in_ck="7560429069309193107" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7469079259312222951" xil_pn:start_ts="1461069970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TextFile_beh.prj"/>
      <outfile xil_pn:name="TextFile_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461069974" xil_pn:in_ck="619970364086156197" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4309634561671601604" xil_pn:start_ts="1461069974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TextFile_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1460551218" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1460551218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460985345" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6210999464400800915" xil_pn:start_ts="1460985345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460985345" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6689819792997055644" xil_pn:start_ts="1460985345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460985345" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1460985345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460985345" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6098499662344451119" xil_pn:start_ts="1460985345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460985345" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1460985345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460985345" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4174379880108112166" xil_pn:start_ts="1460985345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461049722" xil_pn:in_ck="5361619709783663626" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5198773732915560079" xil_pn:start_ts="1461049716">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="InstructionRom.ngr"/>
      <outfile xil_pn:name="SingleCycleCPU.lso"/>
      <outfile xil_pn:name="SingleCycleCPU.ngc"/>
      <outfile xil_pn:name="SingleCycleCPU.ngr"/>
      <outfile xil_pn:name="SingleCycleCPU.prj"/>
      <outfile xil_pn:name="SingleCycleCPU.syr"/>
      <outfile xil_pn:name="SingleCycleCPU.xst"/>
      <outfile xil_pn:name="SingleCycleCPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1460985350" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="9086480094365739260" xil_pn:start_ts="1460985350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461047417" xil_pn:in_ck="3348124997033640630" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1758828836139577375" xil_pn:start_ts="1461047411">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SingleCycleCPU.bld"/>
      <outfile xil_pn:name="SingleCycleCPU.ngd"/>
      <outfile xil_pn:name="SingleCycleCPU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1461047421" xil_pn:in_ck="6528900968223222008" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1461047417">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SingleCycleCPU_map.map"/>
      <outfile xil_pn:name="SingleCycleCPU_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
