report_timing -group REGIN -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group REGIN
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Sat Mar 14 09:29:21 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)              0.00       0.10 r
  fifo_0__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)     0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.07 *     0.17 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1                   0.00       0.17 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)              0.00       0.10 r
  fifo_1__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)     0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.08 *     0.18 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1                   0.00       0.18 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.18 f
  data arrival time                                                            0.18

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.18
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.81


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U152/QN (NOR2X0)              0.05      0.09 *     0.19 f
  uce_0__uce/n66 (net)           1                   0.00       0.19 f
  uce_0__uce/state_r_reg_2_/D (DFFX1)      0.05      0.00 *     0.19 f
  data arrival time                                             0.19

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.80


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                0.04      0.09 *     0.19 f
  uce_1__uce/index_counter/n27 (net)            1                   0.00       0.19 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.19 f
  data arrival time                                                            0.19

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.19
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.80


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U147/QN (NOR2X0)              0.05      0.09 *     0.19 f
  uce_0__uce/n70 (net)           1                   0.00       0.19 f
  uce_0__uce/state_r_reg_0_/D (DFFX1)      0.05      0.00 *     0.19 f
  data arrival time                                             0.19

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.80


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                0.04      0.10 *     0.20 f
  uce_1__uce/index_counter/n20 (net)            1                   0.00       0.20 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.04      0.00 *     0.20 f
  data arrival time                                                            0.20

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.20
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.80


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U25/QN (NOR2X0)                0.04      0.10 *     0.20 f
  uce_0__uce/index_counter/n17 (net)            1                   0.00       0.20 f
  uce_0__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.20 f
  data arrival time                                                            0.20

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.20
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.79


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U12/QN (NOR2X0)                0.03      0.10 *     0.20 f
  uce_0__uce/index_counter/n27 (net)            1                   0.00       0.20 f
  uce_0__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.20 f
  data arrival time                                                            0.20

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.20
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.79


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U89/QN (NOR3X0)               0.07      0.11 *     0.21 f
  uce_1__uce/n127 (net)          1                   0.00       0.21 f
  uce_1__uce/state_r_reg_0_/D (DFFX1)      0.07      0.00 *     0.21 f
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.02       0.98
  data required time                                            0.98
  ------------------------------------------------------------------------------------------
  data required time                                            0.98
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U13/ZN (INVX0)                0.04      0.07 *     0.17 f
  uce_0__uce/n138 (net)          1                   0.00       0.17 f
  uce_0__uce/U149/Q (OA21X1)               0.03      0.06 *     0.23 f
  uce_0__uce/n68 (net)           1                   0.00       0.23 f
  uce_0__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.23 f
  data arrival time                                             0.23

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.23
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.05      0.08 *     0.18 f
  uce_1__uce/n130 (net)          2                   0.00       0.18 f
  uce_1__uce/U94/Q (OA21X1)                0.03      0.06 *     0.24 f
  uce_1__uce/n128 (net)          1                   0.00       0.24 f
  uce_1__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.24 f
  data arrival time                                             0.24

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)              0.00       0.10 f
  clint/cmd_buffer/reset_i (net)                                    0.00       0.10 f
  clint/cmd_buffer/U3/ZN (INVX0)                          0.18      0.09 *     0.19 r
  clint/cmd_buffer/n14 (net)                    4                   0.00       0.19 r
  clint/cmd_buffer/U11/QN (NAND2X0)                       0.05      0.06 *     0.24 f
  clint/cmd_buffer/n5 (net)                     1                   0.00       0.24 f
  clint/cmd_buffer/empty_r_reg/D (DFFX1)                  0.05      0.00 *     0.24 f
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/cmd_buffer/empty_r_reg/CLK (DFFX1)                          0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)             0.00       0.10 f
  clint/resp_buffer/reset_i (net)                                   0.00       0.10 f
  clint/resp_buffer/U6/ZN (INVX0)                         0.19      0.09 *     0.19 r
  clint/resp_buffer/n18 (net)                   4                   0.00       0.19 r
  clint/resp_buffer/U9/QN (NAND2X0)                       0.04      0.05 *     0.25 f
  clint/resp_buffer/n16 (net)                   1                   0.00       0.25 f
  clint/resp_buffer/empty_r_reg/D (DFFX1)                 0.04      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)                         0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/QN (NOR3X0)     0.05     0.15 *     0.25 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (net)     1        0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_n[0] (net)                     0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (net)            0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D (DFFX1)     0.05     0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[3] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[3] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/QN (NOR3X0)     0.05     0.15 *     0.25 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (net)     1        0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_n[3] (net)                     0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (net)            0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D (DFFX1)     0.05     0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[1] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[1] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/QN (NOR3X0)     0.05     0.15 *     0.25 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (net)     1        0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_n[1] (net)                     0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (net)            0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D (DFFX1)     0.05     0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[2] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[2] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/QN (NOR3X0)     0.05     0.15 *     0.25 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (net)     1        0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_n[2] (net)                     0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (net)            0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D (DFFX1)     0.05     0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mipi_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/mipi_reg/reset_i (bsg_dff_reset_en_width_p1_7)     0.00     0.10 r
  clint/clint_slice/mipi_reg/reset_i (net)                          0.00       0.10 r
  clint/clint_slice/mipi_reg/U4/ZN (INVX0)                0.06      0.07 *     0.17 f
  clint/clint_slice/mipi_reg/n4 (net)           1                   0.00       0.17 f
  clint/clint_slice/mipi_reg/U5/Q (OA221X1)               0.03      0.08 *     0.25 f
  clint/clint_slice/mipi_reg/n2 (net)           1                   0.00       0.25 f
  clint/clint_slice/mipi_reg/data_r_reg_0_/D (DFFX1)      0.03      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/mipi_reg/data_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/plic_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/plic_reg/reset_i (bsg_dff_reset_en_width_p1_13)     0.00     0.10 r
  clint/clint_slice/plic_reg/reset_i (net)                          0.00       0.10 r
  clint/clint_slice/plic_reg/U4/ZN (INVX0)                0.06      0.08 *     0.18 f
  clint/clint_slice/plic_reg/n5 (net)           1                   0.00       0.18 f
  clint/clint_slice/plic_reg/U5/Q (OA221X1)               0.03      0.08 *     0.25 f
  clint/clint_slice/plic_reg/n4 (net)           1                   0.00       0.25 f
  clint/clint_slice/plic_reg/data_r_reg_0_/D (DFFX1)      0.03      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/plic_reg/data_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.05      0.08 *     0.18 f
  uce_1__uce/n130 (net)          2                   0.00       0.18 f
  uce_1__uce/U100/Q (OA221X1)              0.04      0.08 *     0.26 f
  uce_1__uce/n129 (net)          1                   0.00       0.26 f
  uce_1__uce/state_r_reg_2_/D (DFFX1)      0.04      0.00 *     0.26 f
  data arrival time                                             0.26

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.26
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.06      0.09 *     0.19 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.19 f
  uce_1__uce/index_counter/U15/Q (OA21X1)                 0.03      0.07 *     0.26 f
  uce_1__uce/index_counter/n22 (net)            1                   0.00       0.26 f
  uce_1__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.26 f
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.73


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.06      0.09 *     0.19 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.19 f
  uce_1__uce/index_counter/U17/Q (OA21X1)                 0.03      0.07 *     0.26 f
  uce_1__uce/index_counter/n24 (net)            1                   0.00       0.26 f
  uce_1__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.26 f
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.73


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.06      0.09 *     0.19 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.19 f
  uce_1__uce/index_counter/U23/Q (OA21X1)                 0.03      0.07 *     0.26 f
  uce_1__uce/index_counter/n26 (net)            1                   0.00       0.26 f
  uce_1__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.26 f
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.73


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.07      0.10 *     0.20 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.20 f
  uce_0__uce/index_counter/U15/Q (OA21X1)                 0.03      0.07 *     0.27 f
  uce_0__uce/index_counter/n25 (net)            1                   0.00       0.27 f
  uce_0__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.07      0.10 *     0.20 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.20 f
  uce_0__uce/index_counter/U17/Q (OA21X1)                 0.03      0.07 *     0.27 f
  uce_0__uce/index_counter/n23 (net)            1                   0.00       0.27 f
  uce_0__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.07      0.10 *     0.20 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.20 f
  uce_0__uce/index_counter/U23/Q (OA21X1)                 0.03      0.07 *     0.27 f
  uce_0__uce/index_counter/n19 (net)            1                   0.00       0.27 f
  uce_0__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.06      0.09 *     0.19 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.19 f
  uce_1__uce/index_counter/U20/Q (OA221X1)                0.03      0.08 *     0.27 f
  uce_1__uce/index_counter/n25 (net)            1                   0.00       0.27 f
  uce_1__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.03      0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/full_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)              0.00       0.10 r
  clint/cmd_buffer/reset_i (net)                                    0.00       0.10 r
  clint/cmd_buffer/U3/ZN (INVX0)                          0.15      0.08 *     0.18 f
  clint/cmd_buffer/n14 (net)                    4                   0.00       0.18 f
  clint/cmd_buffer/U17/Q (AND3X1)                         0.03      0.09 *     0.28 f
  clint/cmd_buffer/n4 (net)                     1                   0.00       0.28 f
  clint/cmd_buffer/full_r_reg/D (DFFX1)                   0.03      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/cmd_buffer/full_r_reg/CLK (DFFX1)                           0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.07      0.10 *     0.20 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.20 f
  uce_0__uce/index_counter/U20/Q (OA221X1)                0.03      0.08 *     0.28 f
  uce_0__uce/index_counter/n21 (net)            1                   0.00       0.28 f
  uce_0__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.03      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/full_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)             0.00       0.10 r
  clint/resp_buffer/reset_i (net)                                   0.00       0.10 r
  clint/resp_buffer/U6/ZN (INVX0)                         0.17      0.09 *     0.19 f
  clint/resp_buffer/n18 (net)                   4                   0.00       0.19 f
  clint/resp_buffer/U17/Q (AND3X1)                        0.04      0.10 *     0.29 f
  clint/resp_buffer/n17 (net)                   1                   0.00       0.29 f
  clint/resp_buffer/full_r_reg/D (DFFX1)                  0.04      0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/resp_buffer/full_r_reg/CLK (DFFX1)                          0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)              0.00       0.10 r
  clint/cmd_buffer/reset_i (net)                                    0.00       0.10 r
  clint/cmd_buffer/U3/ZN (INVX0)                          0.15      0.08 *     0.18 f
  clint/cmd_buffer/n14 (net)                    4                   0.00       0.18 f
  clint/cmd_buffer/U13/Q (OA221X1)                        0.03      0.10 *     0.29 f
  clint/cmd_buffer/n11 (net)                    1                   0.00       0.29 f
  clint/cmd_buffer/head_r_reg/D (DFFX1)                   0.03      0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/cmd_buffer/head_r_reg/CLK (DFFX1)                           0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)              0.00       0.10 r
  clint/cmd_buffer/reset_i (net)                                    0.00       0.10 r
  clint/cmd_buffer/U3/ZN (INVX0)                          0.15      0.08 *     0.18 f
  clint/cmd_buffer/n14 (net)                    4                   0.00       0.18 f
  clint/cmd_buffer/U15/Q (OA221X1)                        0.04      0.10 *     0.29 f
  clint/cmd_buffer/n8 (net)                     1                   0.00       0.29 f
  clint/cmd_buffer/tail_r_reg/D (DFFX1)                   0.04      0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                           0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.15 *     0.25 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.25 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.25 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (net)            0.00       0.25 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/QN (NOR2X0)     0.03     0.04 *     0.29 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (net)     1       0.00       0.29 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.29 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[3] (net)                   0.00       0.29 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.29 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (net)            0.00       0.29 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/D (DFFX1)     0.03     0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)             0.00       0.10 r
  clint/resp_buffer/reset_i (net)                                   0.00       0.10 r
  clint/resp_buffer/U6/ZN (INVX0)                         0.17      0.09 *     0.19 f
  clint/resp_buffer/n18 (net)                   4                   0.00       0.19 f
  clint/resp_buffer/U13/Q (OA221X1)                       0.03      0.10 *     0.30 f
  clint/resp_buffer/n14 (net)                   1                   0.00       0.30 f
  clint/resp_buffer/head_r_reg/D (DFFX1)                  0.03      0.00 *     0.30 f
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                          0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)             0.00       0.10 r
  clint/resp_buffer/reset_i (net)                                   0.00       0.10 r
  clint/resp_buffer/U6/ZN (INVX0)                         0.17      0.09 *     0.19 f
  clint/resp_buffer/n18 (net)                   4                   0.00       0.19 f
  clint/resp_buffer/U15/Q (OA221X1)                       0.04      0.11 *     0.30 f
  clint/resp_buffer/n15 (net)                   1                   0.00       0.30 f
  clint/resp_buffer/tail_r_reg/D (DFFX1)                  0.04      0.00 *     0.30 f
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                          0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.15 *     0.25 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (net)            0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/ZN (INVX0)     0.03     0.02 *     0.27 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n2 (net)     1         0.00       0.27 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/QN (NAND2X0)     0.04     0.03 *     0.30 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (net)     1       0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[2] (net)                   0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (net)            0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/D (DFFX1)     0.04     0.00 *     0.30 f
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.15 *     0.25 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (net)            0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/ZN (INVX0)     0.03     0.02 *     0.27 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n1 (net)     1         0.00       0.27 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/QN (NAND2X0)     0.04     0.03 *     0.30 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (net)     1       0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[1] (net)                   0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (net)            0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/D (DFFX1)     0.04     0.00 *     0.30 f
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.15 *     0.25 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (net)            0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/ZN (INVX0)     0.03     0.02 *     0.27 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n4 (net)     1         0.00       0.27 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/QN (NAND2X0)     0.04     0.03 *     0.30 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (net)     1       0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[4] (net)                   0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (net)            0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/D (DFFX1)     0.04     0.00 *     0.30 f
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.15 *     0.25 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (net)            0.00       0.25 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/ZN (INVX0)     0.03     0.02 *     0.27 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n3 (net)     1         0.00       0.27 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/QN (NAND2X0)     0.05     0.03 *     0.30 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (net)     1       0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[0] (net)                   0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (net)            0.00       0.30 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/D (DFFX1)     0.05     0.00 *     0.30 f
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[83] (in)                                      0.00      0.00       0.10 f
  io_resp_i[83] (net)                           2                   0.00       0.10 f
  U3229/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[653] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[83] (net)                                   0.00       0.18 f
  uce_1__uce/U129/Q (AND2X1)                              0.04      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[549] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[550] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[27] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[27] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                 0.03      0.07 *     0.31 f
  core/be/be_mem/dcache/n2292 (net)             1                   0.00       0.31 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)     0.03     0.00 *     0.31 f
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[75] (in)                                      0.00      0.00       0.10 f
  io_resp_i[75] (net)                           2                   0.00       0.10 f
  U3221/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[645] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[75] (net)                                   0.00       0.18 f
  uce_1__uce/U120/Q (AND2X1)                              0.04      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[541] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[542] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[19] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[19] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                 0.03      0.07 *     0.31 f
  core/be/be_mem/dcache/n2300 (net)             1                   0.00       0.31 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)     0.03     0.00 *     0.31 f
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[84] (in)                                      0.00      0.00       0.10 f
  io_resp_i[84] (net)                           2                   0.00       0.10 f
  U3230/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[654] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[84] (net)                                   0.00       0.18 f
  uce_1__uce/U130/Q (AND2X1)                              0.05      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[550] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[551] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[28] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[28] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2291 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[76] (in)                                      0.00      0.00       0.10 f
  io_resp_i[76] (net)                           2                   0.00       0.10 f
  U3222/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[646] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[76] (net)                                   0.00       0.18 f
  uce_1__uce/U121/Q (AND2X1)                              0.04      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[542] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[543] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[20] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[20] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2299 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[82] (in)                                      0.00      0.00       0.10 f
  io_resp_i[82] (net)                           2                   0.00       0.10 f
  U3228/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[652] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[82] (net)                                   0.00       0.18 f
  uce_1__uce/U128/Q (AND2X1)                              0.05      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[548] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[549] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[26] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[26] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2293 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[79] (in)                                      0.00      0.00       0.10 f
  io_resp_i[79] (net)                           2                   0.00       0.10 f
  U3225/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[649] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[79] (net)                                   0.00       0.18 f
  uce_1__uce/U124/Q (AND2X1)                              0.05      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[545] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[546] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[23] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[23] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2296 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[73] (in)                                      0.00      0.00       0.10 f
  io_resp_i[73] (net)                           2                   0.00       0.10 f
  U3219/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[643] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[73] (net)                                   0.00       0.18 f
  uce_1__uce/U118/Q (AND2X1)                              0.05      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[539] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[540] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[17] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[17] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2302 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[85] (in)                                      0.00      0.00       0.10 f
  io_resp_i[85] (net)                           2                   0.00       0.10 f
  U3232/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[655] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[85] (net)                                   0.00       0.18 f
  uce_1__uce/U131/Q (AND2X1)                              0.05      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[551] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[552] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[29] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[29] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2290 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[80] (in)                                      0.00      0.00       0.10 f
  io_resp_i[80] (net)                           2                   0.00       0.10 f
  U3226/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[650] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[80] (net)                                   0.00       0.18 f
  uce_1__uce/U125/Q (AND2X1)                              0.05      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[546] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[547] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[24] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[24] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2295 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[71] (in)                                      0.00      0.00       0.10 f
  io_resp_i[71] (net)                           2                   0.00       0.10 f
  U3216/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[641] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[71] (net)                                   0.00       0.18 f
  uce_1__uce/U116/Q (AND2X1)                              0.05      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[537] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[538] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[15] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[15] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2304 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[78] (in)                                      0.00      0.00       0.10 f
  io_resp_i[78] (net)                           2                   0.00       0.10 f
  U3224/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[648] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[78] (net)                                   0.00       0.18 f
  uce_1__uce/U123/Q (AND2X1)                              0.05      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[544] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[545] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[22] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[22] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2297 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[70] (in)                                      0.00      0.00       0.10 f
  io_resp_i[70] (net)                           2                   0.00       0.10 f
  U3215/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[640] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[70] (net)                                   0.00       0.18 f
  uce_1__uce/U115/Q (AND2X1)                              0.05      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[536] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[537] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[14] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[14] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2305 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[69] (in)                                      0.00      0.00       0.10 f
  io_resp_i[69] (net)                           2                   0.00       0.10 f
  U3214/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[639] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[69] (net)                                   0.00       0.18 f
  uce_1__uce/U113/Q (AND2X1)                              0.05      0.08 *     0.25 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[535] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[536] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[13] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[13] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2306 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[74] (in)                                      0.00      0.00       0.10 f
  io_resp_i[74] (net)                           2                   0.00       0.10 f
  U3220/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[644] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[74] (net)                                   0.00       0.18 f
  uce_1__uce/U119/Q (AND2X1)                              0.04      0.07 *     0.26 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[540] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[541] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[18] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[18] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2301 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[77] (in)                                      0.00      0.00       0.10 f
  io_resp_i[77] (net)                           2                   0.00       0.10 f
  U3223/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[647] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[77] (net)                                   0.00       0.18 f
  uce_1__uce/U122/Q (AND2X1)                              0.05      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[543] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[544] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[21] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[21] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2298 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[66] (in)                                      0.00      0.00       0.10 f
  io_resp_i[66] (net)                           2                   0.00       0.10 f
  U3210/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[636] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[66] (net)                                   0.00       0.18 f
  uce_1__uce/U110/Q (AND2X1)                              0.05      0.08 *     0.26 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[532] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[533] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[10] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[10] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2309 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)     0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[67] (in)                                      0.00      0.00       0.10 f
  io_resp_i[67] (net)                           2                   0.00       0.10 f
  U3211/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[637] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[67] (net)                                   0.00       0.18 f
  uce_1__uce/U111/Q (AND2X1)                              0.05      0.08 *     0.26 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[533] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[534] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[11] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[11] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2308 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)     0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[81] (in)                                      0.00      0.00       0.10 f
  io_resp_i[81] (net)                           2                   0.00       0.10 f
  U3227/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[651] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[81] (net)                                   0.00       0.18 f
  uce_1__uce/U126/Q (AND2X1)                              0.05      0.08 *     0.26 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[547] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[548] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[25] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[25] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2294 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[72] (in)                                      0.00      0.00       0.10 f
  io_resp_i[72] (net)                           2                   0.00       0.10 f
  U3217/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[642] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[72] (net)                                   0.00       0.18 f
  uce_1__uce/U117/Q (AND2X1)                              0.05      0.08 *     0.26 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[538] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[539] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[16] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[16] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2303 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[68] (in)                                      0.00      0.00       0.10 f
  io_resp_i[68] (net)                           2                   0.00       0.10 f
  U3213/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[638] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[68] (net)                                   0.00       0.18 f
  uce_1__uce/U112/Q (AND2X1)                              0.05      0.08 *     0.26 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[534] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[535] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[12] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[12] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2307 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[65] (in)                                      0.00      0.00       0.10 f
  io_resp_i[65] (net)                           2                   0.00       0.10 f
  U3209/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[635] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[65] (net)                                   0.00       0.18 f
  uce_1__uce/U109/Q (AND2X1)                              0.06      0.08 *     0.26 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                        0.00       0.26 f
  data_mem_pkt_li[531] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[532] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                        0.00       0.26 f
  core/be/data_mem_pkt_i[9] (net)                                   0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)             0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[9] (net)                            0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)     0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)                     0.00       0.26 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2310 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)     0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[86] (in)                                      0.00      0.00       0.10 f
  io_resp_i[86] (net)                           2                   0.00       0.10 f
  U3233/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[656] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[86] (net)                                   0.00       0.18 f
  uce_1__uce/U132/Q (AND2X1)                              0.06      0.08 *     0.26 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[552] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[553] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[30] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[30] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2289 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[87] (in)                                      0.00      0.00       0.10 f
  io_resp_i[87] (net)                           2                   0.00       0.10 f
  U3235/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[657] (net)                        1                   0.00       0.17 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                           0.00       0.17 f
  uce_1__uce/mem_resp_i[87] (net)                                   0.00       0.17 f
  uce_1__uce/U133/Q (AND2X1)                              0.07      0.09 *     0.26 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[553] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[554] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[31] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[31] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2288 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[63] (in)                                      0.00      0.00       0.10 f
  io_resp_i[63] (net)                           2                   0.00       0.10 f
  U3207/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[633] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[63] (net)                                   0.00       0.18 f
  uce_1__uce/U107/Q (AND2X1)                              0.06      0.08 *     0.26 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                        0.00       0.26 f
  data_mem_pkt_li[529] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[530] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                        0.00       0.26 f
  core/be/data_mem_pkt_i[7] (net)                                   0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)             0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[7] (net)                            0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)     0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)                     0.00       0.26 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2312 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)     0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[64] (in)                                      0.00      0.00       0.10 f
  io_resp_i[64] (net)                           2                   0.00       0.10 f
  U3208/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[634] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[64] (net)                                   0.00       0.18 f
  uce_1__uce/U108/Q (AND2X1)                              0.06      0.08 *     0.26 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                        0.00       0.26 f
  data_mem_pkt_li[530] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[531] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                        0.00       0.26 f
  core/be/data_mem_pkt_i[8] (net)                                   0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)             0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[8] (net)                            0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)     0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)                     0.00       0.26 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2311 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)     0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[91] (in)                                      0.00      0.00       0.10 f
  io_resp_i[91] (net)                           2                   0.00       0.10 f
  U3239/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[661] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[91] (net)                                   0.00       0.18 f
  uce_1__uce/U137/Q (AND2X1)                              0.07      0.09 *     0.26 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[557] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[558] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[35] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[35] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2284 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[18] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.24 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[126] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U82/Z (NBUFFX2)              0.03      0.06 *     0.39 r
  core/fe/mem/icache/tag_mem/n57 (net)          1                   0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[126] (saed90_248x64_1P_bit)     0.03     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[16] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 r
  uce_0__uce/U730/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.24 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[124] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U114/Z (NBUFFX2)             0.03      0.06 *     0.39 r
  core/fe/mem/icache/tag_mem/n89 (net)          1                   0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[124] (saed90_248x64_1P_bit)     0.03     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[88] (in)                                      0.00      0.00       0.10 f
  io_resp_i[88] (net)                           2                   0.00       0.10 f
  U3236/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[658] (net)                        1                   0.00       0.17 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                           0.00       0.17 f
  uce_1__uce/mem_resp_i[88] (net)                                   0.00       0.17 f
  uce_1__uce/U134/Q (AND2X1)                              0.07      0.09 *     0.26 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[554] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[555] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[32] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[32] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2287 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[17] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 r
  uce_0__uce/U731/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.24 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U94/Z (NBUFFX2)              0.03      0.06 *     0.39 r
  core/fe/mem/icache/tag_mem/n69 (net)          1                   0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[125] (saed90_248x64_1P_bit)     0.03     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[90] (in)                                      0.00      0.00       0.10 f
  io_resp_i[90] (net)                           2                   0.00       0.10 f
  U3238/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[660] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[90] (net)                                   0.00       0.18 f
  uce_1__uce/U136/Q (AND2X1)                              0.07      0.09 *     0.26 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[556] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[557] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[34] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[34] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                 0.03      0.07 *     0.33 f
  core/be/be_mem/dcache/n2285 (net)             1                   0.00       0.33 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)     0.03     0.00 *     0.33 f
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[18] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.24 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[157] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[157] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U81/Z (NBUFFX2)              0.03      0.06 *     0.39 r
  core/fe/mem/icache/tag_mem/n56 (net)          1                   0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[157] (saed90_248x64_1P_bit)     0.03     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[16] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 r
  uce_0__uce/U730/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.24 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[155] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[155] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U113/Z (NBUFFX2)             0.03      0.06 *     0.39 r
  core/fe/mem/icache/tag_mem/n88 (net)          1                   0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[155] (saed90_248x64_1P_bit)     0.03     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[17] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 r
  uce_0__uce/U731/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.24 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[156] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[156] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U93/Z (NBUFFX2)              0.03      0.06 *     0.39 r
  core/fe/mem/icache/tag_mem/n68 (net)          1                   0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[156] (saed90_248x64_1P_bit)     0.03     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[19] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 r
  uce_0__uce/U733/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.24 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[127] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U134/Z (NBUFFX2)             0.03      0.06 *     0.39 r
  core/fe/mem/icache/tag_mem/n109 (net)         1                   0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[127] (saed90_248x64_1P_bit)     0.03     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[43] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 r
  uce_0__uce/U757/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.24 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[151] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[151] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U146/Z (NBUFFX2)             0.03      0.06 *     0.39 r
  core/fe/mem/icache/tag_mem/n121 (net)         1                   0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[151] (saed90_248x64_1P_bit)     0.03     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[23] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.16 r
  uce_0__uce/U737/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[131] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U130/Z (NBUFFX2)             0.03      0.06 *     0.39 r
  core/fe/mem/icache/tag_mem/n105 (net)         1                   0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[131] (saed90_248x64_1P_bit)     0.03     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[24] (net)                          2                   0.00       0.10 r
  U3312/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[24] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.16 r
  uce_0__uce/U738/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[9] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[132] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U70/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n45 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[132] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[18] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.24 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[188] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[188] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U80/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n55 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[188] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[16] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 r
  uce_0__uce/U730/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.24 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[186] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[186] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U112/Z (NBUFFX2)             0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n87 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[186] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[42] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[42] (net)                          2                   0.00       0.10 r
  U3333/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[42] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[42] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[42] (net)                                   0.00       0.16 r
  uce_0__uce/U756/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[29] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[29] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[27] (net)                                          0.00       0.24 r
  core/tag_mem_pkt_i[29] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[29] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[29] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[29] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[29] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[29] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[29] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[29] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1022/Q (AND2X2)                     0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[26] (net)     5                0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[150] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[150] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U34/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n9 (net)           1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[150] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[17] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 r
  uce_0__uce/U731/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.24 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[187] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[187] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U92/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n67 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[187] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[28] (net)                          2                   0.00       0.10 r
  U3318/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[28] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.16 r
  uce_0__uce/U742/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[13] (net)                                          0.00       0.24 r
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[136] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[136] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U86/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n61 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[136] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[19] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 r
  uce_0__uce/U733/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.24 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[158] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[158] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U133/Z (NBUFFX2)             0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n108 (net)         1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[158] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[43] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 r
  uce_0__uce/U757/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.24 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[182] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[182] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U145/Z (NBUFFX2)             0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n120 (net)         1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[182] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[26] (net)                          2                   0.00       0.10 r
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[26] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 r
  uce_0__uce/U740/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[11] (net)                                          0.00       0.24 r
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[134] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[134] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U62/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n37 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[134] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[32] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[32] (net)                          2                   0.00       0.10 r
  U3322/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[32] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[32] (net)                                   0.00       0.16 r
  uce_0__uce/U746/Q (AND2X1)                              0.08      0.08 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[19] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[17] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[19] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[19] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[19] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1012/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[16] (net)     5                0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[140] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U122/Z (NBUFFX2)             0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n97 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[140] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[27] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[27] (net)                          2                   0.00       0.10 r
  U3316/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[27] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[27] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[27] (net)                                   0.00       0.16 r
  uce_0__uce/U741/Q (AND2X1)                              0.08      0.08 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[14] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[14] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[12] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[14] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[14] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[14] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[14] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[14] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[14] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[14] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[14] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1007/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[11] (net)     5                0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[135] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U259/Z (NBUFFX2)             0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n258 (net)         1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[135] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[29] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[29] (net)                          2                   0.00       0.10 r
  U3319/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[29] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[29] (net)                                   0.00       0.16 r
  uce_0__uce/U743/Q (AND2X1)                              0.08      0.08 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[16] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[14] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[16] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[16] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[16] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1009/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[13] (net)     5                0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[137] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U58/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n33 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[137] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[23] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.16 r
  uce_0__uce/U737/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[162] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[162] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U129/Z (NBUFFX2)             0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n104 (net)         1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[162] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[24] (net)                          2                   0.00       0.10 r
  U3312/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[24] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.16 r
  uce_0__uce/U738/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[9] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[163] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[163] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U69/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n44 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[163] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[99] (in)                                      0.00      0.00       0.10 f
  io_resp_i[99] (net)                           2                   0.00       0.10 f
  U3248/Q (AO222X1)                                       0.05      0.08 *     0.18 f
  mem_resp_li[669] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[99] (net)                                   0.00       0.18 f
  uce_1__uce/U146/Q (AND2X1)                              0.08      0.09 *     0.27 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3                   0.00       0.27 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                       0.00       0.27 f
  data_mem_pkt_li[565] (net)                                        0.00       0.27 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                   0.00       0.27 f
  core/data_mem_pkt_i[566] (net)                                    0.00       0.27 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                       0.00       0.27 f
  core/be/data_mem_pkt_i[43] (net)                                  0.00       0.27 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)            0.00       0.27 f
  core/be/be_mem/data_mem_pkt_i[43] (net)                           0.00       0.27 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)     0.00      0.27 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)                    0.00       0.27 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                 0.03      0.07 *     0.34 f
  core/be/be_mem/dcache/n2276 (net)             1                   0.00       0.34 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)     0.03     0.00 *     0.34 f
  data arrival time                                                            0.34

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.34
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[18] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.24 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[219] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[219] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U79/Z (NBUFFX2)              0.04      0.07 *     0.40 r
  core/fe/mem/icache/tag_mem/n54 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[219] (saed90_248x64_1P_bit)     0.04     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[16] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 r
  uce_0__uce/U730/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.24 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[217] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[217] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U111/Z (NBUFFX2)             0.04      0.07 *     0.40 r
  core/fe/mem/icache/tag_mem/n86 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[217] (saed90_248x64_1P_bit)     0.04     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[42] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[42] (net)                          2                   0.00       0.10 r
  U3333/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[42] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[42] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[42] (net)                                   0.00       0.16 r
  uce_0__uce/U756/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[29] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[29] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[27] (net)                                          0.00       0.24 r
  core/tag_mem_pkt_i[29] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[29] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[29] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[29] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[29] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[29] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[29] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[29] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1022/Q (AND2X2)                     0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[26] (net)     5                0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[181] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[181] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U33/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n8 (net)           1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[181] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.03      0.06 *     0.16 r
  mem_resp_li[17] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 r
  uce_0__uce/U731/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.24 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.24 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.24 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.24 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.24 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.24 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.06      0.09 *     0.33 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.33 r
  core/fe/mem/icache/tag_mem/data_i[218] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 r
  core/fe/mem/icache/tag_mem/data_i[218] (net)                      0.00       0.33 r
  core/fe/mem/icache/tag_mem/U91/Z (NBUFFX2)              0.04      0.07 *     0.40 r
  core/fe/mem/icache/tag_mem/n66 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[218] (saed90_248x64_1P_bit)     0.04     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[28] (net)                          2                   0.00       0.10 r
  U3318/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[28] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.16 r
  uce_0__uce/U742/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[13] (net)                                          0.00       0.24 r
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[167] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[167] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U85/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n60 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[167] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[62] (in)                                      0.00      0.00       0.10 f
  io_resp_i[62] (net)                           2                   0.00       0.10 f
  U3206/Q (AO222X1)                                       0.07      0.09 *     0.19 f
  mem_resp_li[632] (net)                        1                   0.00       0.19 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                           0.00       0.19 f
  uce_1__uce/mem_resp_i[62] (net)                                   0.00       0.19 f
  uce_1__uce/U106/Q (AND2X1)                              0.06      0.09 *     0.27 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3                   0.00       0.27 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                        0.00       0.27 f
  data_mem_pkt_li[528] (net)                                        0.00       0.27 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                   0.00       0.27 f
  core/data_mem_pkt_i[529] (net)                                    0.00       0.27 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                        0.00       0.27 f
  core/be/data_mem_pkt_i[6] (net)                                   0.00       0.27 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)             0.00       0.27 f
  core/be/be_mem/data_mem_pkt_i[6] (net)                            0.00       0.27 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)     0.00       0.27 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)                     0.00       0.27 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                 0.03      0.07 *     0.34 f
  core/be/be_mem/dcache/n2313 (net)             1                   0.00       0.34 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.03     0.00 *     0.34 f
  data arrival time                                                            0.34

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)     0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.34
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[38] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[38] (net)                          2                   0.00       0.10 r
  U3329/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[38] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[38] (net)                                   0.00       0.16 r
  uce_0__uce/U752/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[23] (net)                                          0.00       0.24 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[25] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[25] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1018/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     5                0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U46/Z (NBUFFX2)              0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n21 (net)          1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[146] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[39] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[39] (net)                          2                   0.00       0.10 r
  U3330/Q (AO222X1)                                       0.04      0.06 *     0.16 r
  mem_resp_li[39] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[39] (net)                                   0.00       0.16 r
  uce_0__uce/U753/Q (AND2X1)                              0.08      0.08 *     0.24 r
  uce_0__uce/tag_mem_pkt_o[26] (net)            1                   0.00       0.24 r
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                        0.00       0.24 r
  tag_mem_pkt_li[24] (net)                                          0.00       0.24 r
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                     0.00       0.24 r
  core/tag_mem_pkt_i[26] (net)                                      0.00       0.24 r
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                        0.00       0.24 r
  core/fe/tag_mem_pkt_i[26] (net)                                   0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                    0.00       0.24 r
  core/fe/mem/tag_mem_pkt_i[26] (net)                               0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)          0.00       0.24 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)                        0.00       0.24 r
  core/fe/mem/icache/U1019/Q (AND2X2)                     0.06      0.09 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[23] (net)     5                0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[147] (net)                      0.00       0.34 r
  core/fe/mem/icache/tag_mem/U138/Z (NBUFFX2)             0.03      0.06 *     0.40 r
  core/fe/mem/icache/tag_mem/n113 (net)         1                   0.00       0.40 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[147] (saed90_248x64_1P_bit)     0.03     0.00 *     0.40 r
  data arrival time                                                            0.40

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.40
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[89] (in)                                      0.00      0.00       0.10 f
  io_resp_i[89] (net)                           2                   0.00       0.10 f
  U3237/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[659] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                           0.00       0.18 f
  uce_1__uce/mem_resp_i[89] (net)                                   0.00       0.18 f
  uce_1__uce/U135/Q (AND2X1)                              0.07      0.09 *     0.27 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3                   0.00       0.27 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                       0.00       0.27 f
  data_mem_pkt_li[555] (net)                                        0.00       0.27 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                   0.00       0.27 f
  core/data_mem_pkt_i[556] (net)                                    0.00       0.27 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                       0.00       0.27 f
  core/be/data_mem_pkt_i[33] (net)                                  0.00       0.27 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)            0.00       0.27 f
  core/be/be_mem/data_mem_pkt_i[33] (net)                           0.00       0.27 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)     0.00      0.27 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)                    0.00       0.27 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                 0.03      0.07 *     0.34 f
  core/be/be_mem/dcache/n2286 (net)             1                   0.00       0.34 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)     0.03     0.00 *     0.34 f
  data arrival time                                                            0.34

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.34
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65




