--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31417 paths analyzed, 613 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.545ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X20Y23.F3), 2054 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.545ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X26Y1.F1       net (fanout=30)       2.358   vga_sync_unit/v_count_reg<1>
    SLICE_X26Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<1>
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X26Y3.G1       net (fanout=6)        0.430   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X26Y3.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X24Y1.F1       net (fanout=6)        0.561   graph_unit/rom_addr_ship<2>
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X25Y0.G2       net (fanout=2)        0.606   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X25Y0.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_8
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y8.F1       net (fanout=2)        0.968   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y8.X        Tilo                  0.660   N67
                                                       rgb_next<0>_SW0_SW0
    SLICE_X25Y20.F4      net (fanout=1)        0.587   N67
    SLICE_X25Y20.X       Tilo                  0.612   N137
                                                       rgb_next<0>318_SW2_SW0
    SLICE_X20Y23.G2      net (fanout=1)        0.606   N137
    SLICE_X20Y23.Y       Tilo                  0.660   rgb_reg<0>
                                                       rgb_next<0>318_SW2
    SLICE_X20Y23.F3      net (fanout=1)        0.020   rgb_next<0>318_SW2/O
    SLICE_X20Y23.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.545ns (6.409ns logic, 6.136ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.479ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X24Y5.F4       net (fanout=5)        2.051   vga_sync_unit/v_count_reg_3_1
    SLICE_X24Y5.X        Tilo                  0.660   N91
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X26Y0.G1       net (fanout=7)        0.791   N91
    SLICE_X26Y0.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00005
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X24Y1.F4       net (fanout=6)        0.385   graph_unit/rom_addr_ship<3>
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X25Y0.G2       net (fanout=2)        0.606   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X25Y0.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_8
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y8.F1       net (fanout=2)        0.968   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y8.X        Tilo                  0.660   N67
                                                       rgb_next<0>_SW0_SW0
    SLICE_X25Y20.F4      net (fanout=1)        0.587   N67
    SLICE_X25Y20.X       Tilo                  0.612   N137
                                                       rgb_next<0>318_SW2_SW0
    SLICE_X20Y23.G2      net (fanout=1)        0.606   N137
    SLICE_X20Y23.Y       Tilo                  0.660   rgb_reg<0>
                                                       rgb_next<0>318_SW2
    SLICE_X20Y23.F3      net (fanout=1)        0.020   rgb_next<0>318_SW2/O
    SLICE_X20Y23.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.479ns (6.465ns logic, 6.014ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.391ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<0>
                                                       vga_sync_unit/v_count_reg_0
    SLICE_X26Y1.F4       net (fanout=16)       2.200   vga_sync_unit/v_count_reg<0>
    SLICE_X26Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<1>
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X26Y3.G1       net (fanout=6)        0.430   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X26Y3.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X24Y1.F1       net (fanout=6)        0.561   graph_unit/rom_addr_ship<2>
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X25Y0.G2       net (fanout=2)        0.606   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X25Y0.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_8
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y8.F1       net (fanout=2)        0.968   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y8.X        Tilo                  0.660   N67
                                                       rgb_next<0>_SW0_SW0
    SLICE_X25Y20.F4      net (fanout=1)        0.587   N67
    SLICE_X25Y20.X       Tilo                  0.612   N137
                                                       rgb_next<0>318_SW2_SW0
    SLICE_X20Y23.G2      net (fanout=1)        0.606   N137
    SLICE_X20Y23.Y       Tilo                  0.660   rgb_reg<0>
                                                       rgb_next<0>318_SW2
    SLICE_X20Y23.F3      net (fanout=1)        0.020   rgb_next<0>318_SW2/O
    SLICE_X20Y23.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.391ns (6.413ns logic, 5.978ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X21Y23.F1), 1785 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.897ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X26Y1.F1       net (fanout=30)       2.358   vga_sync_unit/v_count_reg<1>
    SLICE_X26Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<1>
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X26Y3.G1       net (fanout=6)        0.430   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X26Y3.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X24Y1.F1       net (fanout=6)        0.561   graph_unit/rom_addr_ship<2>
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X25Y0.G2       net (fanout=2)        0.606   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X25Y0.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_8
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.F1       net (fanout=2)        0.968   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.X        Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X22Y22.F4      net (fanout=4)        0.805   graph_unit/rd_ship_on
    SLICE_X22Y22.X       Tilo                  0.660   N49
                                                       rgb_next<2>_SW0
    SLICE_X21Y23.F1      net (fanout=1)        0.420   N49
    SLICE_X21Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.897ns (5.749ns logic, 6.148ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.831ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X24Y5.F4       net (fanout=5)        2.051   vga_sync_unit/v_count_reg_3_1
    SLICE_X24Y5.X        Tilo                  0.660   N91
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X26Y0.G1       net (fanout=7)        0.791   N91
    SLICE_X26Y0.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00005
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X24Y1.F4       net (fanout=6)        0.385   graph_unit/rom_addr_ship<3>
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X25Y0.G2       net (fanout=2)        0.606   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X25Y0.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_8
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.F1       net (fanout=2)        0.968   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.X        Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X22Y22.F4      net (fanout=4)        0.805   graph_unit/rd_ship_on
    SLICE_X22Y22.X       Tilo                  0.660   N49
                                                       rgb_next<2>_SW0
    SLICE_X21Y23.F1      net (fanout=1)        0.420   N49
    SLICE_X21Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.831ns (5.805ns logic, 6.026ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.743ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<0>
                                                       vga_sync_unit/v_count_reg_0
    SLICE_X26Y1.F4       net (fanout=16)       2.200   vga_sync_unit/v_count_reg<0>
    SLICE_X26Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<1>
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X26Y3.G1       net (fanout=6)        0.430   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X26Y3.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X24Y1.F1       net (fanout=6)        0.561   graph_unit/rom_addr_ship<2>
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X25Y0.G2       net (fanout=2)        0.606   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X25Y0.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_8
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.F1       net (fanout=2)        0.968   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.X        Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X22Y22.F4      net (fanout=4)        0.805   graph_unit/rd_ship_on
    SLICE_X22Y22.X       Tilo                  0.660   N49
                                                       rgb_next<2>_SW0
    SLICE_X21Y23.F1      net (fanout=1)        0.420   N49
    SLICE_X21Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.743ns (5.753ns logic, 5.990ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X21Y23.F4), 2228 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.496ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X26Y1.F1       net (fanout=30)       2.358   vga_sync_unit/v_count_reg<1>
    SLICE_X26Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<1>
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X26Y3.G1       net (fanout=6)        0.430   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X26Y3.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X24Y1.F1       net (fanout=6)        0.561   graph_unit/rom_addr_ship<2>
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X25Y0.G2       net (fanout=2)        0.606   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X25Y0.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_8
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.F1       net (fanout=2)        0.968   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.X        Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X21Y23.G3      net (fanout=4)        0.852   graph_unit/rd_ship_on
    SLICE_X21Y23.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>318
    SLICE_X21Y23.F4      net (fanout=1)        0.020   rgb_next<0>318/O
    SLICE_X21Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.496ns (5.701ns logic, 5.795ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.430ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X24Y5.F4       net (fanout=5)        2.051   vga_sync_unit/v_count_reg_3_1
    SLICE_X24Y5.X        Tilo                  0.660   N91
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X26Y0.G1       net (fanout=7)        0.791   N91
    SLICE_X26Y0.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00005
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X24Y1.F4       net (fanout=6)        0.385   graph_unit/rom_addr_ship<3>
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X25Y0.G2       net (fanout=2)        0.606   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X25Y0.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_8
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.F1       net (fanout=2)        0.968   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.X        Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X21Y23.G3      net (fanout=4)        0.852   graph_unit/rd_ship_on
    SLICE_X21Y23.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>318
    SLICE_X21Y23.F4      net (fanout=1)        0.020   rgb_next<0>318/O
    SLICE_X21Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.430ns (5.757ns logic, 5.673ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.342ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<0>
                                                       vga_sync_unit/v_count_reg_0
    SLICE_X26Y1.F4       net (fanout=16)       2.200   vga_sync_unit/v_count_reg<0>
    SLICE_X26Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<1>
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X26Y3.G1       net (fanout=6)        0.430   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X26Y3.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X24Y1.F1       net (fanout=6)        0.561   graph_unit/rom_addr_ship<2>
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X25Y0.G2       net (fanout=2)        0.606   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X25Y0.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_8
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X25Y0.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.F1       net (fanout=2)        0.968   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X24Y9.X        Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X21Y23.G3      net (fanout=4)        0.852   graph_unit/rd_ship_on
    SLICE_X21Y23.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>318
    SLICE_X21Y23.F4      net (fanout=1)        0.020   rgb_next<0>318/O
    SLICE_X21Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.342ns (5.705ns logic, 5.637ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X3Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y18.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X3Y19.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<1>
    SLICE_X3Y19.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_0 (SLICE_X3Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_0 (FF)
  Destination:          keyboard_unit/ps2_code_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_0 to keyboard_unit/ps2_code_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y18.YQ       Tcko                  0.454   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_0
    SLICE_X3Y19.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<0>
    SLICE_X3Y19.CLK      Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.571ns logic, 0.330ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_6 (SLICE_X1Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_6 (FF)
  Destination:          keyboard_unit/ps2_code_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_6 to keyboard_unit/ps2_code_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y23.YQ       Tcko                  0.454   keyboard_unit/ps2_code_next<6>
                                                       keyboard_unit/ps2_code_next_6
    SLICE_X1Y23.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<6>
    SLICE_X1Y23.CLK      Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.571ns logic, 0.330ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X19Y13.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X19Y13.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_2/SR
  Location pin: SLICE_X19Y13.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   12.545|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31417 paths, 0 nets, and 2342 connections

Design statistics:
   Minimum period:  12.545ns{1}   (Maximum frequency:  79.713MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 22 21:45:32 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



