Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 23 21:19:37 2020
| Host         : SHINRA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file L12_timing_summary_routed.rpt -pb L12_timing_summary_routed.pb -rpx L12_timing_summary_routed.rpx -warn_on_violation
| Design       : L12
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: hi/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.233        0.000                      0                   55        0.265        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.233        0.000                      0                   55        0.265        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 hi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 2.229ns (36.061%)  route 3.952ns (63.939%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  hi/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.488    hi/counter_reg[0]
    SLICE_X3Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  hi/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.068    hi/counter_reg[0]_i_10_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  hi/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.182    hi/counter_reg[0]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  hi/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.296    hi/counter_reg[0]_i_12_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  hi/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.410    hi/counter_reg[0]_i_14_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.649 r  hi/counter_reg[0]_i_13/O[2]
                         net (fo=1, routed)           0.964     8.613    hi/p_0_in[19]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.302     8.915 r  hi/counter[0]_i_7/O
                         net (fo=1, routed)           0.642     9.556    hi/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.680 r  hi/counter[0]_i_3/O
                         net (fo=2, routed)           0.739    10.419    hi/counter[0]_i_3_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    10.543 r  hi/counter[0]_i_1/O
                         net (fo=27, routed)          0.965    11.508    hi/counter[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    hi/clk
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.741    hi/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 hi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 2.229ns (36.061%)  route 3.952ns (63.939%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  hi/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.488    hi/counter_reg[0]
    SLICE_X3Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  hi/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.068    hi/counter_reg[0]_i_10_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  hi/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.182    hi/counter_reg[0]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  hi/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.296    hi/counter_reg[0]_i_12_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  hi/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.410    hi/counter_reg[0]_i_14_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.649 r  hi/counter_reg[0]_i_13/O[2]
                         net (fo=1, routed)           0.964     8.613    hi/p_0_in[19]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.302     8.915 r  hi/counter[0]_i_7/O
                         net (fo=1, routed)           0.642     9.556    hi/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.680 r  hi/counter[0]_i_3/O
                         net (fo=2, routed)           0.739    10.419    hi/counter[0]_i_3_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    10.543 r  hi/counter[0]_i_1/O
                         net (fo=27, routed)          0.965    11.508    hi/counter[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    hi/clk
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.741    hi/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 hi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 2.229ns (36.061%)  route 3.952ns (63.939%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  hi/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.488    hi/counter_reg[0]
    SLICE_X3Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  hi/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.068    hi/counter_reg[0]_i_10_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  hi/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.182    hi/counter_reg[0]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  hi/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.296    hi/counter_reg[0]_i_12_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  hi/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.410    hi/counter_reg[0]_i_14_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.649 r  hi/counter_reg[0]_i_13/O[2]
                         net (fo=1, routed)           0.964     8.613    hi/p_0_in[19]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.302     8.915 r  hi/counter[0]_i_7/O
                         net (fo=1, routed)           0.642     9.556    hi/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.680 r  hi/counter[0]_i_3/O
                         net (fo=2, routed)           0.739    10.419    hi/counter[0]_i_3_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    10.543 r  hi/counter[0]_i_1/O
                         net (fo=27, routed)          0.965    11.508    hi/counter[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    hi/clk
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[8]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.741    hi/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 hi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 2.229ns (36.061%)  route 3.952ns (63.939%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  hi/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.488    hi/counter_reg[0]
    SLICE_X3Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  hi/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.068    hi/counter_reg[0]_i_10_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  hi/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.182    hi/counter_reg[0]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  hi/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.296    hi/counter_reg[0]_i_12_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  hi/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.410    hi/counter_reg[0]_i_14_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.649 r  hi/counter_reg[0]_i_13/O[2]
                         net (fo=1, routed)           0.964     8.613    hi/p_0_in[19]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.302     8.915 r  hi/counter[0]_i_7/O
                         net (fo=1, routed)           0.642     9.556    hi/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.680 r  hi/counter[0]_i_3/O
                         net (fo=2, routed)           0.739    10.419    hi/counter[0]_i_3_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    10.543 r  hi/counter[0]_i_1/O
                         net (fo=27, routed)          0.965    11.508    hi/counter[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    hi/clk
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[9]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.741    hi/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 hi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 2.229ns (36.902%)  route 3.811ns (63.098%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  hi/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.488    hi/counter_reg[0]
    SLICE_X3Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  hi/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.068    hi/counter_reg[0]_i_10_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  hi/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.182    hi/counter_reg[0]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  hi/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.296    hi/counter_reg[0]_i_12_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  hi/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.410    hi/counter_reg[0]_i_14_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.649 r  hi/counter_reg[0]_i_13/O[2]
                         net (fo=1, routed)           0.964     8.613    hi/p_0_in[19]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.302     8.915 r  hi/counter[0]_i_7/O
                         net (fo=1, routed)           0.642     9.556    hi/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.680 r  hi/counter[0]_i_3/O
                         net (fo=2, routed)           0.739    10.419    hi/counter[0]_i_3_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    10.543 r  hi/counter[0]_i_1/O
                         net (fo=27, routed)          0.824    11.367    hi/counter[0]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    hi/clk
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[12]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y60          FDRE (Setup_fdre_C_R)       -0.524    14.741    hi/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 hi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 2.229ns (36.902%)  route 3.811ns (63.098%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  hi/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.488    hi/counter_reg[0]
    SLICE_X3Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  hi/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.068    hi/counter_reg[0]_i_10_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  hi/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.182    hi/counter_reg[0]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  hi/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.296    hi/counter_reg[0]_i_12_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  hi/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.410    hi/counter_reg[0]_i_14_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.649 r  hi/counter_reg[0]_i_13/O[2]
                         net (fo=1, routed)           0.964     8.613    hi/p_0_in[19]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.302     8.915 r  hi/counter[0]_i_7/O
                         net (fo=1, routed)           0.642     9.556    hi/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.680 r  hi/counter[0]_i_3/O
                         net (fo=2, routed)           0.739    10.419    hi/counter[0]_i_3_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    10.543 r  hi/counter[0]_i_1/O
                         net (fo=27, routed)          0.824    11.367    hi/counter[0]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    hi/clk
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[13]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y60          FDRE (Setup_fdre_C_R)       -0.524    14.741    hi/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 hi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 2.229ns (36.902%)  route 3.811ns (63.098%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  hi/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.488    hi/counter_reg[0]
    SLICE_X3Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  hi/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.068    hi/counter_reg[0]_i_10_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  hi/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.182    hi/counter_reg[0]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  hi/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.296    hi/counter_reg[0]_i_12_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  hi/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.410    hi/counter_reg[0]_i_14_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.649 r  hi/counter_reg[0]_i_13/O[2]
                         net (fo=1, routed)           0.964     8.613    hi/p_0_in[19]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.302     8.915 r  hi/counter[0]_i_7/O
                         net (fo=1, routed)           0.642     9.556    hi/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.680 r  hi/counter[0]_i_3/O
                         net (fo=2, routed)           0.739    10.419    hi/counter[0]_i_3_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    10.543 r  hi/counter[0]_i_1/O
                         net (fo=27, routed)          0.824    11.367    hi/counter[0]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    hi/clk
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[14]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y60          FDRE (Setup_fdre_C_R)       -0.524    14.741    hi/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 hi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 2.229ns (36.902%)  route 3.811ns (63.098%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  hi/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.488    hi/counter_reg[0]
    SLICE_X3Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  hi/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.068    hi/counter_reg[0]_i_10_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  hi/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.182    hi/counter_reg[0]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  hi/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.296    hi/counter_reg[0]_i_12_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  hi/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.410    hi/counter_reg[0]_i_14_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.649 r  hi/counter_reg[0]_i_13/O[2]
                         net (fo=1, routed)           0.964     8.613    hi/p_0_in[19]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.302     8.915 r  hi/counter[0]_i_7/O
                         net (fo=1, routed)           0.642     9.556    hi/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.680 r  hi/counter[0]_i_3/O
                         net (fo=2, routed)           0.739    10.419    hi/counter[0]_i_3_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    10.543 r  hi/counter[0]_i_1/O
                         net (fo=27, routed)          0.824    11.367    hi/counter[0]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    hi/clk
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[15]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y60          FDRE (Setup_fdre_C_R)       -0.524    14.741    hi/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 hi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 2.229ns (36.821%)  route 3.825ns (63.179%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  hi/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.488    hi/counter_reg[0]
    SLICE_X3Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  hi/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.068    hi/counter_reg[0]_i_10_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  hi/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.182    hi/counter_reg[0]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  hi/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.296    hi/counter_reg[0]_i_12_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  hi/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.410    hi/counter_reg[0]_i_14_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.649 r  hi/counter_reg[0]_i_13/O[2]
                         net (fo=1, routed)           0.964     8.613    hi/p_0_in[19]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.302     8.915 r  hi/counter[0]_i_7/O
                         net (fo=1, routed)           0.642     9.556    hi/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.680 r  hi/counter[0]_i_3/O
                         net (fo=2, routed)           0.739    10.419    hi/counter[0]_i_3_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    10.543 r  hi/counter[0]_i_1/O
                         net (fo=27, routed)          0.837    11.380    hi/counter[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    14.767    hi/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 hi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 2.229ns (36.821%)  route 3.825ns (63.179%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  hi/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.488    hi/counter_reg[0]
    SLICE_X3Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  hi/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.068    hi/counter_reg[0]_i_10_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  hi/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.182    hi/counter_reg[0]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  hi/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.296    hi/counter_reg[0]_i_12_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  hi/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.410    hi/counter_reg[0]_i_14_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.649 r  hi/counter_reg[0]_i_13/O[2]
                         net (fo=1, routed)           0.964     8.613    hi/p_0_in[19]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.302     8.915 r  hi/counter[0]_i_7/O
                         net (fo=1, routed)           0.642     9.556    hi/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.680 r  hi/counter[0]_i_3/O
                         net (fo=2, routed)           0.739    10.419    hi/counter[0]_i_3_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    10.543 r  hi/counter[0]_i_1/O
                         net (fo=27, routed)          0.837    11.380    hi/counter[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[1]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    14.767    hi/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  3.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hi/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    hi/clk
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  hi/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.812    hi/counter_reg[10]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  hi/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    hi/counter_reg[8]_i_1_n_5
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    hi/clk
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.134     1.656    hi/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hi/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  hi/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.812    hi/counter_reg[2]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  hi/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.922    hi/counter_reg[0]_i_2_n_5
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.134     1.656    hi/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hi/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    hi/clk
    SLICE_X2Y58          FDRE                                         r  hi/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  hi/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.812    hi/counter_reg[6]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  hi/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    hi/counter_reg[4]_i_1_n_5
    SLICE_X2Y58          FDRE                                         r  hi/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    hi/clk
    SLICE_X2Y58          FDRE                                         r  hi/counter_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.134     1.656    hi/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hi/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    hi/clk
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  hi/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.811    hi/counter_reg[14]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  hi/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    hi/counter_reg[12]_i_1_n_5
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    hi/clk
    SLICE_X2Y60          FDRE                                         r  hi/counter_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.134     1.655    hi/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hi/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    hi/clk
    SLICE_X2Y61          FDRE                                         r  hi/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  hi/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.811    hi/counter_reg[18]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  hi/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    hi/counter_reg[16]_i_1_n_5
    SLICE_X2Y61          FDRE                                         r  hi/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    hi/clk
    SLICE_X2Y61          FDRE                                         r  hi/counter_reg[18]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.134     1.655    hi/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hi/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.601     1.520    hi/clk
    SLICE_X2Y62          FDRE                                         r  hi/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  hi/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.810    hi/counter_reg[22]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  hi/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    hi/counter_reg[20]_i_1_n_5
    SLICE_X2Y62          FDRE                                         r  hi/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.873     2.038    hi/clk
    SLICE_X2Y62          FDRE                                         r  hi/counter_reg[22]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.134     1.654    hi/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hi/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    hi/clk
    SLICE_X2Y63          FDRE                                         r  hi/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  hi/counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.809    hi/counter_reg[26]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  hi/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    hi/counter_reg[24]_i_1_n_5
    SLICE_X2Y63          FDRE                                         r  hi/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    hi/clk
    SLICE_X2Y63          FDRE                                         r  hi/counter_reg[26]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.134     1.653    hi/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 hi/outsignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/outsignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.560%)  route 0.197ns (51.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    hi/clk
    SLICE_X1Y63          FDRE                                         r  hi/outsignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  hi/outsignal_reg/Q
                         net (fo=12, routed)          0.197     1.857    hi/pulse_OBUF
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.045     1.902 r  hi/outsignal_i_1/O
                         net (fo=1, routed)           0.000     1.902    hi/outsignal_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  hi/outsignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    hi/clk
    SLICE_X1Y63          FDRE                                         r  hi/outsignal_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.091     1.610    hi/outsignal_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hi/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    hi/clk
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  hi/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.812    hi/counter_reg[10]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.958 r  hi/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    hi/counter_reg[8]_i_1_n_4
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    hi/clk
    SLICE_X2Y59          FDRE                                         r  hi/counter_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.134     1.656    hi/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hi/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  hi/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.812    hi/counter_reg[2]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.958 r  hi/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.958    hi/counter_reg[0]_i_2_n_4
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    hi/clk
    SLICE_X2Y57          FDRE                                         r  hi/counter_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.134     1.656    hi/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57     hi/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     hi/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     hi/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y60     hi/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y60     hi/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y60     hi/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y60     hi/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y61     hi/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y61     hi/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     hi/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     hi/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     hi/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     hi/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     hi/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     hi/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     hi/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     hi/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     hi/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     hi/counter_reg[15]/C



