--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml ULA.twx ULA.ncd -o ULA.twr ULA.pcf -ucf ULA.ucf

Design file:              ULA.ncd
Physical constraint file: ULA.pcf
Device,package,speed:     xc3s700an,fgg484,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock_50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cout        |   12.624(R)|clock_50_BUFGP    |   0.000|
z<0>        |   10.337(R)|clock_50_BUFGP    |   0.000|
z<1>        |   11.393(R)|clock_50_BUFGP    |   0.000|
z<2>        |   12.491(R)|clock_50_BUFGP    |   0.000|
z<3>        |   12.479(R)|clock_50_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50       |    4.755|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
s<0>           |cout           |   10.917|
s<0>           |z<0>           |    8.182|
s<0>           |z<1>           |   10.250|
s<0>           |z<2>           |   10.784|
s<0>           |z<3>           |   10.772|
s<1>           |cout           |   11.642|
s<1>           |z<0>           |    9.360|
s<1>           |z<1>           |   10.904|
s<1>           |z<2>           |   11.509|
s<1>           |z<3>           |   11.497|
---------------+---------------+---------+


Analysis completed Thu Jun  2 15:00:51 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



