--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Kristian\Programmer\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Seven_Seg_Driver.twx
Seven_Seg_Driver.ncd -o Seven_Seg_Driver.twr Seven_Seg_Driver.pcf -ucf test.ucf

Design file:              Seven_Seg_Driver.ncd
Physical constraint file: Seven_Seg_Driver.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn0           |seg<7>         |    4.807|
sw<0>          |led0           |    5.440|
sw<0>          |seg<0>         |    8.014|
sw<0>          |seg<1>         |    6.729|
sw<0>          |seg<2>         |    7.480|
sw<0>          |seg<3>         |    7.537|
sw<0>          |seg<4>         |    6.756|
sw<0>          |seg<5>         |    7.047|
sw<0>          |seg<6>         |    7.669|
sw<1>          |led1           |    4.827|
sw<1>          |seg<0>         |    7.339|
sw<1>          |seg<1>         |    6.901|
sw<1>          |seg<2>         |    7.445|
sw<1>          |seg<3>         |    7.540|
sw<1>          |seg<4>         |    6.988|
sw<1>          |seg<5>         |    6.171|
sw<1>          |seg<6>         |    6.824|
sw<2>          |led2           |    4.827|
sw<2>          |seg<0>         |    6.905|
sw<2>          |seg<1>         |    7.835|
sw<2>          |seg<2>         |    8.422|
sw<2>          |seg<3>         |    8.486|
sw<2>          |seg<4>         |    7.887|
sw<2>          |seg<5>         |    6.983|
sw<2>          |seg<6>         |    7.663|
sw<3>          |led3           |    5.405|
sw<3>          |seg<0>         |    7.063|
sw<3>          |seg<1>         |    8.276|
sw<3>          |seg<2>         |    8.972|
sw<3>          |seg<3>         |    9.094|
sw<3>          |seg<4>         |    8.368|
sw<3>          |seg<5>         |    8.097|
sw<3>          |seg<6>         |    8.712|
sw<4>          |en0            |    6.667|
sw<5>          |en1            |    5.828|
sw<6>          |en2            |    7.340|
sw<7>          |en3            |    7.093|
---------------+---------------+---------+


Analysis completed Sun Feb 14 20:35:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 185 MB



