Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/top_isim_beh.exe -prj /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/top_beh.prj work.top 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/half_adder.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/full_adder.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/../../03-segment/hex_to_segment_hp.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/top.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99240 KB
Fuse CPU Usage: 1080 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity hex_to_7seg [hex_to_7seg_default]
Compiling architecture behavioral of entity top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/top_isim_beh.exe
Fuse Memory Usage: 402860 KB
Fuse CPU Usage: 1120 ms
GCC CPU Usage: 390 ms
