"D:/Efinity/2023.2/bin/efx_map" --project "sha_uart_v1" --write-efx-verilog "D:/e/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.map.v" --write-premap-module "D:/e/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.elab.vdb" --binary-db "D:/e/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.vdb" --device "T120F324" --family "Trion" --veri_option "verilog_mode=sv_09,vhdl_mode=vhdl_2008" --work-dir "D:/e/vicharak/effinity_projects/sha_uart_v1/work_syn" --output-dir "D:/e/vicharak/effinity_projects/sha_uart_v1/outflow" --project-xml "D:/e/vicharak/effinity_projects/sha_uart_v1/sha_uart_v1.xml" --I "D:/e/vicharak/effinity_projects/sha_uart_v1"