
*** Running vivado
    with args -log pid_vco_wrapper_red_pitaya_pidv3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_wrapper_red_pitaya_pidv3_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_wrapper_red_pitaya_pidv3_0_0.tcl -notrace
Command: synth_design -top pid_vco_wrapper_red_pitaya_pidv3_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3540 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1112.270 ; gain = 181.086 ; free physical = 1205 ; free virtual = 8155
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pid_vco_wrapper_red_pitaya_pidv3_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ip/pid_vco_wrapper_red_pitaya_pidv3_0_0/synth/pid_vco_wrapper_red_pitaya_pidv3_0_0.vhd:75]
	Parameter PSR bound to: 13 - type: integer 
	Parameter ISR bound to: 19 - type: integer 
	Parameter DSR bound to: 0 - type: integer 
	Parameter id bound to: 1 - type: integer 
	Parameter P_SIZE bound to: 14 - type: integer 
	Parameter I_SIZE bound to: 18 - type: integer 
	Parameter D_SIZE bound to: 14 - type: integer 
	Parameter DATA_IN_SIZE bound to: 14 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'red_pitaya_pidv3' declared at '/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:5' bound to instance 'U0' of component 'red_pitaya_pidv3' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ip/pid_vco_wrapper_red_pitaya_pidv3_0_0/synth/pid_vco_wrapper_red_pitaya_pidv3_0_0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pidv3' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:36]
	Parameter P_SIZE bound to: 14 - type: integer 
	Parameter PSR bound to: 13 - type: integer 
	Parameter I_SIZE bound to: 18 - type: integer 
	Parameter ISR bound to: 19 - type: integer 
	Parameter D_SIZE bound to: 14 - type: integer 
	Parameter DSR bound to: 0 - type: integer 
	Parameter DATA_IN_SIZE bound to: 14 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 14 - type: integer 
	Parameter id bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pidv3_logic' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3_logic.vhd:37]
	Parameter P_SIZE bound to: 14 - type: integer 
	Parameter PSR bound to: 13 - type: integer 
	Parameter I_SIZE bound to: 18 - type: integer 
	Parameter ISR bound to: 19 - type: integer 
	Parameter D_SIZE bound to: 14 - type: integer 
	Parameter DSR bound to: 0 - type: integer 
	Parameter DATA_IN_SIZE bound to: 14 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pidv3_logic' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3_logic.vhd:37]
WARNING: [Synth 8-3848] Net setpoint_s in module/entity red_pitaya_pidv3 does not have driver. [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pidv3' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_wrapper_red_pitaya_pidv3_0_0' (3#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ip/pid_vco_wrapper_red_pitaya_pidv3_0_0/synth/pid_vco_wrapper_red_pitaya_pidv3_0_0.vhd:75]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[13]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[12]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[11]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[10]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[9]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[8]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[7]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[6]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[5]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[4]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[3]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[2]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[1]
WARNING: [Synth 8-3331] design red_pitaya_pidv3_logic has unconnected port kd_i[0]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[13]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[12]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[11]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[10]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[9]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[8]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[7]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[6]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[5]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[4]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[3]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[2]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[1]
WARNING: [Synth 8-3331] design red_pitaya_pidv3 has unconnected port setpoint_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1153.738 ; gain = 222.555 ; free physical = 1162 ; free virtual = 8113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[13] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[12] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[11] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[10] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[9] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[8] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[7] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[6] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[5] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[4] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[3] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[2] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[1] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin red_pitaya_pidv3Logic:setpoint_i[0] to constant 0 [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1153.738 ; gain = 222.555 ; free physical = 1162 ; free virtual = 8113
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1481.906 ; gain = 1.000 ; free physical = 1008 ; free virtual = 7959
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1481.906 ; gain = 550.723 ; free physical = 1007 ; free virtual = 7958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1481.906 ; gain = 550.723 ; free physical = 1007 ; free virtual = 7958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1481.906 ; gain = 550.723 ; free physical = 1007 ; free virtual = 7958
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3_logic.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1481.906 ; gain = 550.723 ; free physical = 1000 ; free virtual = 7951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module red_pitaya_pidv3_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'U0/red_pitaya_pidv3Logic/error_s_reg[14:0]' into 'U0/red_pitaya_pidv3Logic/error_s_reg[14:0]' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3_logic.vhd:86]
INFO: [Synth 8-4471] merging register 'U0/red_pitaya_pidv3Logic/I_temp_s_reg[32:0]' into 'U0/red_pitaya_pidv3Logic/I_temp_s_reg[32:0]' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/4c67/hdl/red_pitaya_pidv3_logic.vhd:125]
DSP Report: Generating DSP U0/red_pitaya_pidv3Logic/I_sum_s, operation Mode is: C'+A2*B.
DSP Report: register U0/red_pitaya_pidv3Logic/error_s_reg is absorbed into DSP U0/red_pitaya_pidv3Logic/I_sum_s.
DSP Report: register U0/red_pitaya_pidv3Logic/I_temp_s_reg is absorbed into DSP U0/red_pitaya_pidv3Logic/I_sum_s.
DSP Report: operator U0/red_pitaya_pidv3Logic/I_sum_s is absorbed into DSP U0/red_pitaya_pidv3Logic/I_sum_s.
DSP Report: operator U0/red_pitaya_pidv3Logic/I_sum_s0 is absorbed into DSP U0/red_pitaya_pidv3Logic/I_sum_s.
DSP Report: Generating DSP U0/red_pitaya_pidv3Logic/P_temp_s, operation Mode is: A2*B.
DSP Report: register U0/red_pitaya_pidv3Logic/error_s_reg is absorbed into DSP U0/red_pitaya_pidv3Logic/P_temp_s.
DSP Report: operator U0/red_pitaya_pidv3Logic/P_temp_s is absorbed into DSP U0/red_pitaya_pidv3Logic/P_temp_s.
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[13]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[12]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[11]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[10]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[9]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[8]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[7]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[6]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[5]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[4]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[3]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[2]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[1]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port setpoint_i[0]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[13]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[12]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[11]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[10]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[9]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[8]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[7]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[6]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[5]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[4]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[3]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[2]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[1]
WARNING: [Synth 8-3331] design pid_vco_wrapper_red_pitaya_pidv3_0_0 has unconnected port kd_i[0]
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[18]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[17]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[16]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[15]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[14]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[13]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[12]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[11]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[10]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[9]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[8]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[7]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[6]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[5]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[4]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[3]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[2]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[1]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/I_temp_s_reg[0]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/pid_out_s_reg[15]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/red_pitaya_pidv3Logic/pid_out_s_reg[14]) is unused and will be removed from module pid_vco_wrapper_red_pitaya_pidv3_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1481.906 ; gain = 550.723 ; free physical = 983 ; free virtual = 7934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|red_pitaya_pidv3_logic | C'+A2*B     | 15     | 18     | 33     | -      | 34     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|red_pitaya_pidv3_logic | A2*B        | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1490.906 ; gain = 559.723 ; free physical = 898 ; free virtual = 7851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1490.906 ; gain = 559.723 ; free physical = 897 ; free virtual = 7851
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1509.938 ; gain = 578.754 ; free physical = 880 ; free virtual = 7834
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.938 ; gain = 578.754 ; free physical = 883 ; free virtual = 7833
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.938 ; gain = 578.754 ; free physical = 883 ; free virtual = 7833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.938 ; gain = 578.754 ; free physical = 883 ; free virtual = 7833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.938 ; gain = 578.754 ; free physical = 883 ; free virtual = 7833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.938 ; gain = 578.754 ; free physical = 883 ; free virtual = 7833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.938 ; gain = 578.754 ; free physical = 883 ; free virtual = 7833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     9|
|2     |DSP48E1   |     1|
|3     |DSP48E1_2 |     1|
|4     |LUT1      |    16|
|5     |LUT2      |    36|
|6     |LUT3      |    28|
|7     |LUT5      |    33|
|8     |LUT6      |     1|
|9     |FDRE      |    45|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------+-----------------------+------+
|      |Instance                  |Module                 |Cells |
+------+--------------------------+-----------------------+------+
|1     |top                       |                       |   170|
|2     |  U0                      |red_pitaya_pidv3       |   170|
|3     |    red_pitaya_pidv3Logic |red_pitaya_pidv3_logic |   170|
+------+--------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.938 ; gain = 578.754 ; free physical = 883 ; free virtual = 7833
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1509.938 ; gain = 137.496 ; free physical = 883 ; free virtual = 7833
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.945 ; gain = 578.762 ; free physical = 883 ; free virtual = 7833
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1509.945 ; gain = 478.258 ; free physical = 887 ; free virtual = 7835
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1/pid_vco_wrapper_red_pitaya_pidv3_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1/pid_vco_wrapper_red_pitaya_pidv3_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1533.949 ; gain = 0.000 ; free physical = 886 ; free virtual = 7834
INFO: [Common 17-206] Exiting Vivado at Fri Jul  7 19:48:56 2017...
