<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:31.344+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_BREADY' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.692+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWUSER' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.678+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWREGION' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.662+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWQOS' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.635+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWPROT' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.624+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWCACHE' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.599+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWLOCK' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.579+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWBURST' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.563+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWSIZE' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.545+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWLEN' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.523+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWID' to 0." projectName="axi4_conv2D" solutionName="solution1" date="2023-09-28T15:25:30.496+0100" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
