// Seed: 1262227106
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3
);
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3
    , id_9,
    input supply1 id_4,
    output logic id_5,
    output tri1 id_6,
    input wire id_7
);
  assign id_9.id_9 = id_1;
  id_10 :
  assert property (@(posedge 1'b0) -1) $unsigned(6);
  ;
  initial begin : LABEL_0
    $clog2(8);
    ;
    id_10 = id_4 | id_1;
    id_5  = 1;
  end
  module_0 modCall_1 (
      id_1,
      id_7,
      id_4,
      id_6
  );
endmodule
