

================================================================
== Vivado HLS Report for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'
================================================================
* Date:           Tue Apr 23 23:42:49 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.392|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25604|  25604|  25604|  25604|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Product1    |  15200|  15200|       152|          -|          -|   100|    no    |
        | + Product2   |    150|    150|         3|          -|          -|    50|    no    |
        |- ResetAccum  |    100|    100|         2|          -|          -|    50|    no    |
        |- Accum1      |  10200|  10200|       102|          -|          -|   100|    no    |
        | + Accum2     |    100|    100|         2|          -|          -|    50|    no    |
        |- Result      |    100|    100|         2|          -|          -|    50|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	6  / (tmp)
3 --> 
	4  / (!tmp_25)
	2  / (tmp_25)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!tmp_s & iacc == 0) | (!tmp_s & iacc == 1) | (!tmp_s & iacc == 2) | (!tmp_s & iacc == 3) | (!tmp_s & iacc == 4) | (!tmp_s & iacc == 5) | (!tmp_s & iacc == 6) | (!tmp_s & iacc == 7) | (!tmp_s & iacc == 8) | (!tmp_s & iacc == 9) | (!tmp_s & iacc == 10) | (!tmp_s & iacc == 11) | (!tmp_s & iacc == 12) | (!tmp_s & iacc == 13) | (!tmp_s & iacc == 14) | (!tmp_s & iacc == 15) | (!tmp_s & iacc == 16) | (!tmp_s & iacc == 17) | (!tmp_s & iacc == 18) | (!tmp_s & iacc == 19) | (!tmp_s & iacc == 20) | (!tmp_s & iacc == 21) | (!tmp_s & iacc == 22) | (!tmp_s & iacc == 23) | (!tmp_s & iacc == 24) | (!tmp_s & iacc == 25) | (!tmp_s & iacc == 26) | (!tmp_s & iacc == 27) | (!tmp_s & iacc == 28) | (!tmp_s & iacc == 29) | (!tmp_s & iacc == 30) | (!tmp_s & iacc == 31) | (!tmp_s & iacc == 32) | (!tmp_s & iacc == 33) | (!tmp_s & iacc == 34) | (!tmp_s & iacc == 35) | (!tmp_s & iacc == 36) | (!tmp_s & iacc == 37) | (!tmp_s & iacc == 38) | (!tmp_s & iacc == 39) | (!tmp_s & iacc == 40) | (!tmp_s & iacc == 41) | (!tmp_s & iacc == 42) | (!tmp_s & iacc == 43) | (!tmp_s & iacc == 44) | (!tmp_s & iacc == 45) | (!tmp_s & iacc == 46) | (!tmp_s & iacc == 47) | (!tmp_s & iacc == 48) | (!tmp_s & iacc == 49) | (!tmp_s & iacc == 50) | (!tmp_s & iacc == 51) | (!tmp_s & iacc == 52) | (!tmp_s & iacc == 53) | (!tmp_s & iacc == 54) | (!tmp_s & iacc == 55) | (!tmp_s & iacc == 56) | (!tmp_s & iacc == 57) | (!tmp_s & iacc == 58) | (!tmp_s & iacc == 59) | (!tmp_s & iacc == 60) | (!tmp_s & iacc == 61) | (!tmp_s & iacc == 62) | (!tmp_s & iacc == 63)
	8  / (tmp_s)
7 --> 
	6  / true
8 --> 
	9  / (!tmp_29)
	11  / (tmp_29)
9 --> 
	10  / (!tmp_33)
	8  / (tmp_33)
10 --> 
	9  / true
11 --> 
	12  / (!tmp_32 & ires == 0) | (!tmp_32 & ires == 1) | (!tmp_32 & ires == 2) | (!tmp_32 & ires == 3) | (!tmp_32 & ires == 4) | (!tmp_32 & ires == 5) | (!tmp_32 & ires == 6) | (!tmp_32 & ires == 7) | (!tmp_32 & ires == 8) | (!tmp_32 & ires == 9) | (!tmp_32 & ires == 10) | (!tmp_32 & ires == 11) | (!tmp_32 & ires == 12) | (!tmp_32 & ires == 13) | (!tmp_32 & ires == 14) | (!tmp_32 & ires == 15) | (!tmp_32 & ires == 16) | (!tmp_32 & ires == 17) | (!tmp_32 & ires == 18) | (!tmp_32 & ires == 19) | (!tmp_32 & ires == 20) | (!tmp_32 & ires == 21) | (!tmp_32 & ires == 22) | (!tmp_32 & ires == 23) | (!tmp_32 & ires == 24) | (!tmp_32 & ires == 25) | (!tmp_32 & ires == 26) | (!tmp_32 & ires == 27) | (!tmp_32 & ires == 28) | (!tmp_32 & ires == 29) | (!tmp_32 & ires == 30) | (!tmp_32 & ires == 31) | (!tmp_32 & ires == 32) | (!tmp_32 & ires == 33) | (!tmp_32 & ires == 34) | (!tmp_32 & ires == 35) | (!tmp_32 & ires == 36) | (!tmp_32 & ires == 37) | (!tmp_32 & ires == 38) | (!tmp_32 & ires == 39) | (!tmp_32 & ires == 40) | (!tmp_32 & ires == 41) | (!tmp_32 & ires == 42) | (!tmp_32 & ires == 43) | (!tmp_32 & ires == 44) | (!tmp_32 & ires == 45) | (!tmp_32 & ires == 46) | (!tmp_32 & ires == 47) | (!tmp_32 & ires == 48) | (!tmp_32 & ires == 49) | (!tmp_32 & ires == 50) | (!tmp_32 & ires == 51) | (!tmp_32 & ires == 52) | (!tmp_32 & ires == 53) | (!tmp_32 & ires == 54) | (!tmp_32 & ires == 55) | (!tmp_32 & ires == 56) | (!tmp_32 & ires == 57) | (!tmp_32 & ires == 58) | (!tmp_32 & ires == 59) | (!tmp_32 & ires == 60) | (!tmp_32 & ires == 61) | (!tmp_32 & ires == 62) | (!tmp_32 & ires == 63)
12 --> 
	11  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_25 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read99)"   --->   Operation 13 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_26 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read98)"   --->   Operation 14 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_27 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read97)"   --->   Operation 15 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_28 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read96)"   --->   Operation 16 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_29 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read95)"   --->   Operation 17 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_30 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read94)"   --->   Operation 18 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_31 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read93)"   --->   Operation 19 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_32 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read92)"   --->   Operation 20 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_33 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read91)"   --->   Operation 21 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_34 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read90)"   --->   Operation 22 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_35 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read89)"   --->   Operation 23 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_36 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read88)"   --->   Operation 24 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_37 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read87)"   --->   Operation 25 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_38 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read86)"   --->   Operation 26 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_39 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read85)"   --->   Operation 27 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_40 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read84)"   --->   Operation 28 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_41 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read83)"   --->   Operation 29 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_42 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read82)"   --->   Operation 30 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_43 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read81)"   --->   Operation 31 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_44 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read80)"   --->   Operation 32 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_45 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read79)"   --->   Operation 33 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_46 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read78)"   --->   Operation 34 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_47 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read77)"   --->   Operation 35 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_48 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read76)"   --->   Operation 36 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_49 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read75)"   --->   Operation 37 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_50 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read74)"   --->   Operation 38 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_51 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read73)"   --->   Operation 39 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_52 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read72)"   --->   Operation 40 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_53 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read71)"   --->   Operation 41 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_54 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read70)"   --->   Operation 42 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_55 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read69)"   --->   Operation 43 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_56 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read68)"   --->   Operation 44 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_57 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read67)"   --->   Operation 45 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_58 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read66)"   --->   Operation 46 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_59 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read65)"   --->   Operation 47 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_60 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read64)"   --->   Operation 48 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_61 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read63)"   --->   Operation 49 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_62 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read62)"   --->   Operation 50 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_63 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read61)"   --->   Operation 51 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_64 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read60)"   --->   Operation 52 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_65 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read59)"   --->   Operation 53 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_66 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read58)"   --->   Operation 54 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_67 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read57)"   --->   Operation 55 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_68 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read56)"   --->   Operation 56 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_69 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read55)"   --->   Operation 57 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_70 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read54)"   --->   Operation 58 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_71 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read53)"   --->   Operation 59 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_72 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read52)"   --->   Operation 60 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_73 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read51)"   --->   Operation 61 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_74 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read50)"   --->   Operation 62 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_75 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read49)"   --->   Operation 63 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_76 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read48)"   --->   Operation 64 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_77 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read47)"   --->   Operation 65 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_78 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read46)"   --->   Operation 66 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_79 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read45)"   --->   Operation 67 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_80 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read44)"   --->   Operation 68 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_81 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read43)"   --->   Operation 69 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_82 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read42)"   --->   Operation 70 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_83 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read41)"   --->   Operation 71 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read_84 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read40)"   --->   Operation 72 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read_85 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read39)"   --->   Operation 73 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_86 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read38)"   --->   Operation 74 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_87 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read37)"   --->   Operation 75 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_88 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read36)"   --->   Operation 76 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read_89 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read35)"   --->   Operation 77 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_90 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read34)"   --->   Operation 78 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read_91 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read33)"   --->   Operation 79 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_read_92 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read32)"   --->   Operation 80 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_read_93 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read31)"   --->   Operation 81 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_94 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read30)"   --->   Operation 82 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_read_95 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read29)"   --->   Operation 83 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_read_96 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read28)"   --->   Operation 84 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_97 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read27)"   --->   Operation 85 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_read_98 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read26)"   --->   Operation 86 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_99 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read25)"   --->   Operation 87 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_100 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read24)"   --->   Operation 88 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_101 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read23)"   --->   Operation 89 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_102 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read22)"   --->   Operation 90 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_read_103 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read21)"   --->   Operation 91 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_read_104 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read20)"   --->   Operation 92 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_read_105 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read19)"   --->   Operation 93 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_106 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read18)"   --->   Operation 94 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_107 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read17)"   --->   Operation 95 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_108 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read16)"   --->   Operation 96 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_109 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read15)"   --->   Operation 97 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_read_110 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read14)"   --->   Operation 98 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_read_111 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read13)"   --->   Operation 99 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_read_112 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read12)"   --->   Operation 100 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_read_113 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read11)"   --->   Operation 101 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_read10110 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read10)"   --->   Operation 102 'read' 'p_read10110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_read9109 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read9)"   --->   Operation 103 'read' 'p_read9109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_read8108 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read8)"   --->   Operation 104 'read' 'p_read8108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_read7107 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read7)"   --->   Operation 105 'read' 'p_read7107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_read6106 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read6)"   --->   Operation 106 'read' 'p_read6106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_read5105 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read5)"   --->   Operation 107 'read' 'p_read5105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_read4104 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read4)"   --->   Operation 108 'read' 'p_read4104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_read3103 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read3)"   --->   Operation 109 'read' 'p_read3103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_read2102 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)"   --->   Operation 110 'read' 'p_read2102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_read1101 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)"   --->   Operation 111 'read' 'p_read1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_read_114 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)"   --->   Operation 112 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mult_V = alloca [5000 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 113 'alloca' 'mult_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5000> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5000, [4 x i8]* @p_str14, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 114 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.35ns)   --->   "br label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 115 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%ii = phi i7 [ 0, %arrayctor.loop1.preheader ], [ %ii_5, %4 ]"   --->   Operation 116 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %arrayctor.loop1.preheader ], [ %next_mul, %4 ]"   --->   Operation 117 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.79ns)   --->   "%next_mul = add i13 %phi_mul, 50"   --->   Operation 118 'add' 'next_mul' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.23ns)   --->   "%tmp = icmp eq i7 %ii, -28" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 119 'icmp' 'tmp' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 120 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.66ns)   --->   "%ii_5 = add i7 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 121 'add' 'ii_5' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader38.preheader, label %1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 123 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 124 'specregionbegin' 'tmp_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (3.07ns)   --->   "%cache_V = call i16 @_ssdm_op_Mux.ap_auto.100i16.i7(i16 %p_read_114, i16 %p_read1101, i16 %p_read2102, i16 %p_read3103, i16 %p_read4104, i16 %p_read5105, i16 %p_read6106, i16 %p_read7107, i16 %p_read8108, i16 %p_read9109, i16 %p_read10110, i16 %p_read_113, i16 %p_read_112, i16 %p_read_111, i16 %p_read_110, i16 %p_read_109, i16 %p_read_108, i16 %p_read_107, i16 %p_read_106, i16 %p_read_105, i16 %p_read_104, i16 %p_read_103, i16 %p_read_102, i16 %p_read_101, i16 %p_read_100, i16 %p_read_99, i16 %p_read_98, i16 %p_read_97, i16 %p_read_96, i16 %p_read_95, i16 %p_read_94, i16 %p_read_93, i16 %p_read_92, i16 %p_read_91, i16 %p_read_90, i16 %p_read_89, i16 %p_read_88, i16 %p_read_87, i16 %p_read_86, i16 %p_read_85, i16 %p_read_84, i16 %p_read_83, i16 %p_read_82, i16 %p_read_81, i16 %p_read_80, i16 %p_read_79, i16 %p_read_78, i16 %p_read_77, i16 %p_read_76, i16 %p_read_75, i16 %p_read_74, i16 %p_read_73, i16 %p_read_72, i16 %p_read_71, i16 %p_read_70, i16 %p_read_69, i16 %p_read_68, i16 %p_read_67, i16 %p_read_66, i16 %p_read_65, i16 %p_read_64, i16 %p_read_63, i16 %p_read_62, i16 %p_read_61, i16 %p_read_60, i16 %p_read_59, i16 %p_read_58, i16 %p_read_57, i16 %p_read_56, i16 %p_read_55, i16 %p_read_54, i16 %p_read_53, i16 %p_read_52, i16 %p_read_51, i16 %p_read_50, i16 %p_read_49, i16 %p_read_48, i16 %p_read_47, i16 %p_read_46, i16 %p_read_45, i16 %p_read_44, i16 %p_read_43, i16 %p_read_42, i16 %p_read_41, i16 %p_read_40, i16 %p_read_39, i16 %p_read_38, i16 %p_read_37, i16 %p_read_36, i16 %p_read_35, i16 %p_read_34, i16 %p_read_33, i16 %p_read_32, i16 %p_read_31, i16 %p_read_30, i16 %p_read_29, i16 %p_read_28, i16 %p_read_27, i16 %p_read_26, i16 %p_read_25, i7 %ii)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 125 'mux' 'cache_V' <Predicate = (!tmp)> <Delay = 3.07> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %cache_V to i26" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 126 'sext' 'OP1_V_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.35ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 127 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%acc_49_V_1 = alloca i16"   --->   Operation 128 'alloca' 'acc_49_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%acc_49_V_3 = alloca i16"   --->   Operation 129 'alloca' 'acc_49_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%acc_49_V_4 = alloca i16"   --->   Operation 130 'alloca' 'acc_49_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%acc_49_V_5 = alloca i16"   --->   Operation 131 'alloca' 'acc_49_V_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%acc_49_V_6 = alloca i16"   --->   Operation 132 'alloca' 'acc_49_V_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%acc_49_V_7 = alloca i16"   --->   Operation 133 'alloca' 'acc_49_V_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%acc_49_V_8 = alloca i16"   --->   Operation 134 'alloca' 'acc_49_V_8' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%acc_49_V_9 = alloca i16"   --->   Operation 135 'alloca' 'acc_49_V_9' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%acc_49_V_10 = alloca i16"   --->   Operation 136 'alloca' 'acc_49_V_10' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%acc_49_V_11 = alloca i16"   --->   Operation 137 'alloca' 'acc_49_V_11' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%acc_49_V_12 = alloca i16"   --->   Operation 138 'alloca' 'acc_49_V_12' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%acc_49_V_13 = alloca i16"   --->   Operation 139 'alloca' 'acc_49_V_13' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%acc_49_V_14 = alloca i16"   --->   Operation 140 'alloca' 'acc_49_V_14' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%acc_49_V_15 = alloca i16"   --->   Operation 141 'alloca' 'acc_49_V_15' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%acc_49_V_16 = alloca i16"   --->   Operation 142 'alloca' 'acc_49_V_16' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%acc_49_V_17 = alloca i16"   --->   Operation 143 'alloca' 'acc_49_V_17' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%acc_49_V_18 = alloca i16"   --->   Operation 144 'alloca' 'acc_49_V_18' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%acc_49_V_19 = alloca i16"   --->   Operation 145 'alloca' 'acc_49_V_19' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%acc_49_V_20 = alloca i16"   --->   Operation 146 'alloca' 'acc_49_V_20' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%acc_49_V_21 = alloca i16"   --->   Operation 147 'alloca' 'acc_49_V_21' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%acc_49_V_22 = alloca i16"   --->   Operation 148 'alloca' 'acc_49_V_22' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%acc_49_V_23 = alloca i16"   --->   Operation 149 'alloca' 'acc_49_V_23' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%acc_49_V_24 = alloca i16"   --->   Operation 150 'alloca' 'acc_49_V_24' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%acc_49_V_25 = alloca i16"   --->   Operation 151 'alloca' 'acc_49_V_25' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%acc_49_V_26 = alloca i16"   --->   Operation 152 'alloca' 'acc_49_V_26' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%acc_49_V_27 = alloca i16"   --->   Operation 153 'alloca' 'acc_49_V_27' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%acc_49_V_28 = alloca i16"   --->   Operation 154 'alloca' 'acc_49_V_28' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%acc_49_V_29 = alloca i16"   --->   Operation 155 'alloca' 'acc_49_V_29' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%acc_49_V_30 = alloca i16"   --->   Operation 156 'alloca' 'acc_49_V_30' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%acc_49_V_31 = alloca i16"   --->   Operation 157 'alloca' 'acc_49_V_31' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%acc_49_V_32 = alloca i16"   --->   Operation 158 'alloca' 'acc_49_V_32' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%acc_49_V_33 = alloca i16"   --->   Operation 159 'alloca' 'acc_49_V_33' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%acc_49_V_34 = alloca i16"   --->   Operation 160 'alloca' 'acc_49_V_34' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%acc_49_V_35 = alloca i16"   --->   Operation 161 'alloca' 'acc_49_V_35' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%acc_49_V_36 = alloca i16"   --->   Operation 162 'alloca' 'acc_49_V_36' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%acc_49_V_37 = alloca i16"   --->   Operation 163 'alloca' 'acc_49_V_37' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%acc_49_V_38 = alloca i16"   --->   Operation 164 'alloca' 'acc_49_V_38' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%acc_49_V_39 = alloca i16"   --->   Operation 165 'alloca' 'acc_49_V_39' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%acc_49_V_40 = alloca i16"   --->   Operation 166 'alloca' 'acc_49_V_40' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%acc_49_V_41 = alloca i16"   --->   Operation 167 'alloca' 'acc_49_V_41' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%acc_49_V_42 = alloca i16"   --->   Operation 168 'alloca' 'acc_49_V_42' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%acc_49_V_43 = alloca i16"   --->   Operation 169 'alloca' 'acc_49_V_43' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%acc_49_V_44 = alloca i16"   --->   Operation 170 'alloca' 'acc_49_V_44' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%acc_49_V_45 = alloca i16"   --->   Operation 171 'alloca' 'acc_49_V_45' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%acc_49_V_46 = alloca i16"   --->   Operation 172 'alloca' 'acc_49_V_46' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%acc_49_V_47 = alloca i16"   --->   Operation 173 'alloca' 'acc_49_V_47' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%acc_49_V_48 = alloca i16"   --->   Operation 174 'alloca' 'acc_49_V_48' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%acc_49_V_49 = alloca i16"   --->   Operation 175 'alloca' 'acc_49_V_49' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%acc_49_V_50 = alloca i16"   --->   Operation 176 'alloca' 'acc_49_V_50' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%acc_49_V = alloca i16"   --->   Operation 177 'alloca' 'acc_49_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (1.35ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 178 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.56>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%jj = phi i6 [ 0, %1 ], [ %jj_5, %3 ]"   --->   Operation 179 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%jj_cast = zext i6 %jj to i13" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 180 'zext' 'jj_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.22ns)   --->   "%tmp_25 = icmp eq i6 %jj, -14" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 181 'icmp' 'tmp_25' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 182 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.60ns)   --->   "%jj_5 = add i6 %jj, 1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 183 'add' 'jj_5' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %4, label %3" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.79ns)   --->   "%index = add i13 %phi_mul, %jj_cast" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 185 'add' 'index' <Predicate = (!tmp_25)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_26 = zext i13 %index to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'zext' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%w4_V_addr = getelementptr [5000 x i11]* @w4_V, i64 0, i64 %tmp_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'getelementptr' 'w4_V_addr' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (2.77ns)   --->   "%w4_V_load = load i11* %w4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'load' 'w4_V_load' <Predicate = (!tmp_25)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 5000> <ROM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_23)" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 189 'specregionend' 'empty_39' <Predicate = (tmp_25)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 190 'br' <Predicate = (tmp_25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.39>
ST_4 : Operation 191 [1/2] (2.77ns)   --->   "%w4_V_load = load i11* %w4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'load' 'w4_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 5000> <ROM>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i11 %w4_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (4.62ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'mul' 'p_Val2_s' <Predicate = true> <Delay = 4.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 195 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%mult_V_addr = getelementptr [5000 x i16]* %mult_V, i64 0, i64 %tmp_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'getelementptr' 'mult_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (2.77ns)   --->   "store i16 %tmp_28, i16* %mult_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5000> <RAM>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.48>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%iacc = phi i6 [ 0, %.preheader38.preheader ], [ %iacc_3, %.preheader38.backedge ]"   --->   Operation 199 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%acc_49_V_1_load = load i16* %acc_49_V_1"   --->   Operation 200 'load' 'acc_49_V_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%acc_49_V_3_load = load i16* %acc_49_V_3"   --->   Operation 201 'load' 'acc_49_V_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%acc_49_V_4_load = load i16* %acc_49_V_4"   --->   Operation 202 'load' 'acc_49_V_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%acc_49_V_5_load = load i16* %acc_49_V_5"   --->   Operation 203 'load' 'acc_49_V_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%acc_49_V_6_load = load i16* %acc_49_V_6"   --->   Operation 204 'load' 'acc_49_V_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%acc_49_V_7_load = load i16* %acc_49_V_7"   --->   Operation 205 'load' 'acc_49_V_7_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%acc_49_V_8_load = load i16* %acc_49_V_8"   --->   Operation 206 'load' 'acc_49_V_8_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%acc_49_V_9_load = load i16* %acc_49_V_9"   --->   Operation 207 'load' 'acc_49_V_9_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%acc_49_V_10_load = load i16* %acc_49_V_10"   --->   Operation 208 'load' 'acc_49_V_10_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%acc_49_V_11_load = load i16* %acc_49_V_11"   --->   Operation 209 'load' 'acc_49_V_11_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%acc_49_V_12_load = load i16* %acc_49_V_12"   --->   Operation 210 'load' 'acc_49_V_12_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%acc_49_V_13_load = load i16* %acc_49_V_13"   --->   Operation 211 'load' 'acc_49_V_13_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%acc_49_V_14_load = load i16* %acc_49_V_14"   --->   Operation 212 'load' 'acc_49_V_14_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%acc_49_V_15_load = load i16* %acc_49_V_15"   --->   Operation 213 'load' 'acc_49_V_15_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%acc_49_V_16_load = load i16* %acc_49_V_16"   --->   Operation 214 'load' 'acc_49_V_16_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%acc_49_V_17_load = load i16* %acc_49_V_17"   --->   Operation 215 'load' 'acc_49_V_17_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%acc_49_V_18_load = load i16* %acc_49_V_18"   --->   Operation 216 'load' 'acc_49_V_18_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%acc_49_V_19_load = load i16* %acc_49_V_19"   --->   Operation 217 'load' 'acc_49_V_19_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%acc_49_V_20_load = load i16* %acc_49_V_20"   --->   Operation 218 'load' 'acc_49_V_20_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%acc_49_V_21_load = load i16* %acc_49_V_21"   --->   Operation 219 'load' 'acc_49_V_21_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%acc_49_V_22_load = load i16* %acc_49_V_22"   --->   Operation 220 'load' 'acc_49_V_22_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%acc_49_V_23_load = load i16* %acc_49_V_23"   --->   Operation 221 'load' 'acc_49_V_23_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%acc_49_V_24_load = load i16* %acc_49_V_24"   --->   Operation 222 'load' 'acc_49_V_24_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%acc_49_V_25_load = load i16* %acc_49_V_25"   --->   Operation 223 'load' 'acc_49_V_25_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%acc_49_V_26_load = load i16* %acc_49_V_26"   --->   Operation 224 'load' 'acc_49_V_26_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%acc_49_V_27_load = load i16* %acc_49_V_27"   --->   Operation 225 'load' 'acc_49_V_27_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%acc_49_V_28_load = load i16* %acc_49_V_28"   --->   Operation 226 'load' 'acc_49_V_28_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%acc_49_V_29_load = load i16* %acc_49_V_29"   --->   Operation 227 'load' 'acc_49_V_29_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%acc_49_V_30_load = load i16* %acc_49_V_30"   --->   Operation 228 'load' 'acc_49_V_30_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%acc_49_V_31_load = load i16* %acc_49_V_31"   --->   Operation 229 'load' 'acc_49_V_31_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%acc_49_V_32_load = load i16* %acc_49_V_32"   --->   Operation 230 'load' 'acc_49_V_32_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%acc_49_V_33_load = load i16* %acc_49_V_33"   --->   Operation 231 'load' 'acc_49_V_33_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%acc_49_V_34_load = load i16* %acc_49_V_34"   --->   Operation 232 'load' 'acc_49_V_34_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%acc_49_V_35_load = load i16* %acc_49_V_35"   --->   Operation 233 'load' 'acc_49_V_35_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%acc_49_V_36_load = load i16* %acc_49_V_36"   --->   Operation 234 'load' 'acc_49_V_36_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%acc_49_V_37_load = load i16* %acc_49_V_37"   --->   Operation 235 'load' 'acc_49_V_37_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%acc_49_V_38_load = load i16* %acc_49_V_38"   --->   Operation 236 'load' 'acc_49_V_38_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%acc_49_V_39_load = load i16* %acc_49_V_39"   --->   Operation 237 'load' 'acc_49_V_39_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%acc_49_V_40_load = load i16* %acc_49_V_40"   --->   Operation 238 'load' 'acc_49_V_40_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%acc_49_V_41_load = load i16* %acc_49_V_41"   --->   Operation 239 'load' 'acc_49_V_41_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%acc_49_V_42_load = load i16* %acc_49_V_42"   --->   Operation 240 'load' 'acc_49_V_42_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%acc_49_V_43_load = load i16* %acc_49_V_43"   --->   Operation 241 'load' 'acc_49_V_43_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%acc_49_V_44_load = load i16* %acc_49_V_44"   --->   Operation 242 'load' 'acc_49_V_44_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%acc_49_V_45_load = load i16* %acc_49_V_45"   --->   Operation 243 'load' 'acc_49_V_45_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%acc_49_V_46_load = load i16* %acc_49_V_46"   --->   Operation 244 'load' 'acc_49_V_46_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%acc_49_V_47_load = load i16* %acc_49_V_47"   --->   Operation 245 'load' 'acc_49_V_47_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%acc_49_V_48_load = load i16* %acc_49_V_48"   --->   Operation 246 'load' 'acc_49_V_48_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%acc_49_V_49_load = load i16* %acc_49_V_49"   --->   Operation 247 'load' 'acc_49_V_49_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%acc_49_V_50_load = load i16* %acc_49_V_50"   --->   Operation 248 'load' 'acc_49_V_50_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%acc_49_V_load = load i16* %acc_49_V"   --->   Operation 249 'load' 'acc_49_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (1.22ns)   --->   "%tmp_s = icmp eq i6 %iacc, -14" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 250 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 251 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (1.60ns)   --->   "%iacc_3 = add i6 %iacc, 1" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 252 'add' 'iacc_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader37.preheader, label %5" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 254 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (2.48ns)   --->   "%acc_0_V = call i16 @_ssdm_op_Mux.ap_auto.50i16.i6(i16 27, i16 67, i16 7, i16 50, i16 102, i16 5, i16 63, i16 -26, i16 171, i16 -138, i16 40, i16 131, i16 103, i16 73, i16 145, i16 172, i16 4, i16 -44, i16 -4, i16 -57, i16 68, i16 -16, i16 70, i16 3, i16 167, i16 17, i16 -44, i16 26, i16 37, i16 -66, i16 41, i16 -23, i16 94, i16 13, i16 -27, i16 86, i16 -51, i16 24, i16 -23, i16 85, i16 77, i16 63, i16 51, i16 77, i16 36, i16 -47, i16 95, i16 -45, i16 107, i16 122, i6 %iacc)" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 255 'mux' 'acc_0_V' <Predicate = (!tmp_s)> <Delay = 2.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (1.23ns)   --->   "switch i6 %iacc, label %branch99 [
    i6 0, label %..preheader38.backedge_crit_edge
    i6 1, label %branch51
    i6 2, label %branch52
    i6 3, label %branch53
    i6 4, label %branch54
    i6 5, label %branch55
    i6 6, label %branch56
    i6 7, label %branch57
    i6 8, label %branch58
    i6 9, label %branch59
    i6 10, label %branch60
    i6 11, label %branch61
    i6 12, label %branch62
    i6 13, label %branch63
    i6 14, label %branch64
    i6 15, label %branch65
    i6 16, label %branch66
    i6 17, label %branch67
    i6 18, label %branch68
    i6 19, label %branch69
    i6 20, label %branch70
    i6 21, label %branch71
    i6 22, label %branch72
    i6 23, label %branch73
    i6 24, label %branch74
    i6 25, label %branch75
    i6 26, label %branch76
    i6 27, label %branch77
    i6 28, label %branch78
    i6 29, label %branch79
    i6 30, label %branch80
    i6 31, label %branch81
    i6 -32, label %branch82
    i6 -31, label %branch83
    i6 -30, label %branch84
    i6 -29, label %branch85
    i6 -28, label %branch86
    i6 -27, label %branch87
    i6 -26, label %branch88
    i6 -25, label %branch89
    i6 -24, label %branch90
    i6 -23, label %branch91
    i6 -22, label %branch92
    i6 -21, label %branch93
    i6 -20, label %branch94
    i6 -19, label %branch95
    i6 -18, label %branch96
    i6 -17, label %branch97
    i6 -16, label %branch98
  ]" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 256 'switch' <Predicate = (!tmp_s)> <Delay = 1.23>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_50" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 257 'store' <Predicate = (!tmp_s & iacc == 48)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 258 'br' <Predicate = (!tmp_s & iacc == 48)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_49" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 259 'store' <Predicate = (!tmp_s & iacc == 47)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 260 'br' <Predicate = (!tmp_s & iacc == 47)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_48" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 261 'store' <Predicate = (!tmp_s & iacc == 46)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 262 'br' <Predicate = (!tmp_s & iacc == 46)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_47" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 263 'store' <Predicate = (!tmp_s & iacc == 45)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 264 'br' <Predicate = (!tmp_s & iacc == 45)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_46" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 265 'store' <Predicate = (!tmp_s & iacc == 44)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 266 'br' <Predicate = (!tmp_s & iacc == 44)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_45" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 267 'store' <Predicate = (!tmp_s & iacc == 43)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 268 'br' <Predicate = (!tmp_s & iacc == 43)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_44" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 269 'store' <Predicate = (!tmp_s & iacc == 42)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 270 'br' <Predicate = (!tmp_s & iacc == 42)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_43" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 271 'store' <Predicate = (!tmp_s & iacc == 41)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 272 'br' <Predicate = (!tmp_s & iacc == 41)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_42" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 273 'store' <Predicate = (!tmp_s & iacc == 40)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 274 'br' <Predicate = (!tmp_s & iacc == 40)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_41" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 275 'store' <Predicate = (!tmp_s & iacc == 39)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 276 'br' <Predicate = (!tmp_s & iacc == 39)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_40" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 277 'store' <Predicate = (!tmp_s & iacc == 38)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 278 'br' <Predicate = (!tmp_s & iacc == 38)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_39" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 279 'store' <Predicate = (!tmp_s & iacc == 37)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 280 'br' <Predicate = (!tmp_s & iacc == 37)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_38" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 281 'store' <Predicate = (!tmp_s & iacc == 36)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 282 'br' <Predicate = (!tmp_s & iacc == 36)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_37" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 283 'store' <Predicate = (!tmp_s & iacc == 35)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 284 'br' <Predicate = (!tmp_s & iacc == 35)> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_36" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 285 'store' <Predicate = (!tmp_s & iacc == 34)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 286 'br' <Predicate = (!tmp_s & iacc == 34)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_35" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 287 'store' <Predicate = (!tmp_s & iacc == 33)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 288 'br' <Predicate = (!tmp_s & iacc == 33)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_34" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 289 'store' <Predicate = (!tmp_s & iacc == 32)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 290 'br' <Predicate = (!tmp_s & iacc == 32)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_33" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 291 'store' <Predicate = (!tmp_s & iacc == 31)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 292 'br' <Predicate = (!tmp_s & iacc == 31)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_32" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 293 'store' <Predicate = (!tmp_s & iacc == 30)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 294 'br' <Predicate = (!tmp_s & iacc == 30)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_31" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 295 'store' <Predicate = (!tmp_s & iacc == 29)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 296 'br' <Predicate = (!tmp_s & iacc == 29)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_30" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 297 'store' <Predicate = (!tmp_s & iacc == 28)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 298 'br' <Predicate = (!tmp_s & iacc == 28)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_29" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 299 'store' <Predicate = (!tmp_s & iacc == 27)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 300 'br' <Predicate = (!tmp_s & iacc == 27)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_28" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 301 'store' <Predicate = (!tmp_s & iacc == 26)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 302 'br' <Predicate = (!tmp_s & iacc == 26)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_27" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 303 'store' <Predicate = (!tmp_s & iacc == 25)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 304 'br' <Predicate = (!tmp_s & iacc == 25)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_26" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 305 'store' <Predicate = (!tmp_s & iacc == 24)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 306 'br' <Predicate = (!tmp_s & iacc == 24)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_25" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 307 'store' <Predicate = (!tmp_s & iacc == 23)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 308 'br' <Predicate = (!tmp_s & iacc == 23)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_24" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 309 'store' <Predicate = (!tmp_s & iacc == 22)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 310 'br' <Predicate = (!tmp_s & iacc == 22)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_23" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 311 'store' <Predicate = (!tmp_s & iacc == 21)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 312 'br' <Predicate = (!tmp_s & iacc == 21)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_22" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 313 'store' <Predicate = (!tmp_s & iacc == 20)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 314 'br' <Predicate = (!tmp_s & iacc == 20)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_21" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 315 'store' <Predicate = (!tmp_s & iacc == 19)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 316 'br' <Predicate = (!tmp_s & iacc == 19)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_20" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 317 'store' <Predicate = (!tmp_s & iacc == 18)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 318 'br' <Predicate = (!tmp_s & iacc == 18)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_19" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 319 'store' <Predicate = (!tmp_s & iacc == 17)> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 320 'br' <Predicate = (!tmp_s & iacc == 17)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_18" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 321 'store' <Predicate = (!tmp_s & iacc == 16)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 322 'br' <Predicate = (!tmp_s & iacc == 16)> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_17" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 323 'store' <Predicate = (!tmp_s & iacc == 15)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 324 'br' <Predicate = (!tmp_s & iacc == 15)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_16" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 325 'store' <Predicate = (!tmp_s & iacc == 14)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 326 'br' <Predicate = (!tmp_s & iacc == 14)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_15" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 327 'store' <Predicate = (!tmp_s & iacc == 13)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 328 'br' <Predicate = (!tmp_s & iacc == 13)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_14" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 329 'store' <Predicate = (!tmp_s & iacc == 12)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 330 'br' <Predicate = (!tmp_s & iacc == 12)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_13" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 331 'store' <Predicate = (!tmp_s & iacc == 11)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 332 'br' <Predicate = (!tmp_s & iacc == 11)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_12" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 333 'store' <Predicate = (!tmp_s & iacc == 10)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 334 'br' <Predicate = (!tmp_s & iacc == 10)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_11" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 335 'store' <Predicate = (!tmp_s & iacc == 9)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 336 'br' <Predicate = (!tmp_s & iacc == 9)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_10" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 337 'store' <Predicate = (!tmp_s & iacc == 8)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 338 'br' <Predicate = (!tmp_s & iacc == 8)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_9" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 339 'store' <Predicate = (!tmp_s & iacc == 7)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 340 'br' <Predicate = (!tmp_s & iacc == 7)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_8" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 341 'store' <Predicate = (!tmp_s & iacc == 6)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 342 'br' <Predicate = (!tmp_s & iacc == 6)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_7" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 343 'store' <Predicate = (!tmp_s & iacc == 5)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 344 'br' <Predicate = (!tmp_s & iacc == 5)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_6" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 345 'store' <Predicate = (!tmp_s & iacc == 4)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 346 'br' <Predicate = (!tmp_s & iacc == 4)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_5" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 347 'store' <Predicate = (!tmp_s & iacc == 3)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 348 'br' <Predicate = (!tmp_s & iacc == 3)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_4" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 349 'store' <Predicate = (!tmp_s & iacc == 2)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 350 'br' <Predicate = (!tmp_s & iacc == 2)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_3" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 351 'store' <Predicate = (!tmp_s & iacc == 1)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 352 'br' <Predicate = (!tmp_s & iacc == 1)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V_1" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 353 'store' <Predicate = (!tmp_s & iacc == 0)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 354 'br' <Predicate = (!tmp_s & iacc == 0)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_49_V" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 355 'store' <Predicate = (!tmp_s & iacc == 49) | (!tmp_s & iacc == 50) | (!tmp_s & iacc == 51) | (!tmp_s & iacc == 52) | (!tmp_s & iacc == 53) | (!tmp_s & iacc == 54) | (!tmp_s & iacc == 55) | (!tmp_s & iacc == 56) | (!tmp_s & iacc == 57) | (!tmp_s & iacc == 58) | (!tmp_s & iacc == 59) | (!tmp_s & iacc == 60) | (!tmp_s & iacc == 61) | (!tmp_s & iacc == 62) | (!tmp_s & iacc == 63)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 356 'br' <Predicate = (!tmp_s & iacc == 49) | (!tmp_s & iacc == 50) | (!tmp_s & iacc == 51) | (!tmp_s & iacc == 52) | (!tmp_s & iacc == 53) | (!tmp_s & iacc == 54) | (!tmp_s & iacc == 55) | (!tmp_s & iacc == 56) | (!tmp_s & iacc == 57) | (!tmp_s & iacc == 58) | (!tmp_s & iacc == 59) | (!tmp_s & iacc == 60) | (!tmp_s & iacc == 61) | (!tmp_s & iacc == 62) | (!tmp_s & iacc == 63)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%acc_49_V_51 = alloca i16"   --->   Operation 357 'alloca' 'acc_49_V_51' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%acc_49_V_52 = alloca i16"   --->   Operation 358 'alloca' 'acc_49_V_52' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%acc_49_V_53 = alloca i16"   --->   Operation 359 'alloca' 'acc_49_V_53' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%acc_49_V_54 = alloca i16"   --->   Operation 360 'alloca' 'acc_49_V_54' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%acc_49_V_55 = alloca i16"   --->   Operation 361 'alloca' 'acc_49_V_55' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%acc_49_V_56 = alloca i16"   --->   Operation 362 'alloca' 'acc_49_V_56' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%acc_49_V_57 = alloca i16"   --->   Operation 363 'alloca' 'acc_49_V_57' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%acc_49_V_58 = alloca i16"   --->   Operation 364 'alloca' 'acc_49_V_58' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%acc_49_V_59 = alloca i16"   --->   Operation 365 'alloca' 'acc_49_V_59' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%acc_49_V_60 = alloca i16"   --->   Operation 366 'alloca' 'acc_49_V_60' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%acc_49_V_61 = alloca i16"   --->   Operation 367 'alloca' 'acc_49_V_61' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%acc_49_V_62 = alloca i16"   --->   Operation 368 'alloca' 'acc_49_V_62' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%acc_49_V_63 = alloca i16"   --->   Operation 369 'alloca' 'acc_49_V_63' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%acc_49_V_64 = alloca i16"   --->   Operation 370 'alloca' 'acc_49_V_64' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%acc_49_V_65 = alloca i16"   --->   Operation 371 'alloca' 'acc_49_V_65' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%acc_49_V_66 = alloca i16"   --->   Operation 372 'alloca' 'acc_49_V_66' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%acc_49_V_67 = alloca i16"   --->   Operation 373 'alloca' 'acc_49_V_67' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%acc_49_V_68 = alloca i16"   --->   Operation 374 'alloca' 'acc_49_V_68' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%acc_49_V_69 = alloca i16"   --->   Operation 375 'alloca' 'acc_49_V_69' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%acc_49_V_70 = alloca i16"   --->   Operation 376 'alloca' 'acc_49_V_70' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%acc_49_V_71 = alloca i16"   --->   Operation 377 'alloca' 'acc_49_V_71' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%acc_49_V_72 = alloca i16"   --->   Operation 378 'alloca' 'acc_49_V_72' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%acc_49_V_73 = alloca i16"   --->   Operation 379 'alloca' 'acc_49_V_73' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%acc_49_V_74 = alloca i16"   --->   Operation 380 'alloca' 'acc_49_V_74' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%acc_49_V_75 = alloca i16"   --->   Operation 381 'alloca' 'acc_49_V_75' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%acc_49_V_76 = alloca i16"   --->   Operation 382 'alloca' 'acc_49_V_76' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%acc_49_V_77 = alloca i16"   --->   Operation 383 'alloca' 'acc_49_V_77' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%acc_49_V_78 = alloca i16"   --->   Operation 384 'alloca' 'acc_49_V_78' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%acc_49_V_79 = alloca i16"   --->   Operation 385 'alloca' 'acc_49_V_79' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%acc_49_V_80 = alloca i16"   --->   Operation 386 'alloca' 'acc_49_V_80' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%acc_49_V_81 = alloca i16"   --->   Operation 387 'alloca' 'acc_49_V_81' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%acc_49_V_82 = alloca i16"   --->   Operation 388 'alloca' 'acc_49_V_82' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%acc_49_V_83 = alloca i16"   --->   Operation 389 'alloca' 'acc_49_V_83' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%acc_49_V_84 = alloca i16"   --->   Operation 390 'alloca' 'acc_49_V_84' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%acc_49_V_85 = alloca i16"   --->   Operation 391 'alloca' 'acc_49_V_85' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%acc_49_V_86 = alloca i16"   --->   Operation 392 'alloca' 'acc_49_V_86' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%acc_49_V_87 = alloca i16"   --->   Operation 393 'alloca' 'acc_49_V_87' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%acc_49_V_88 = alloca i16"   --->   Operation 394 'alloca' 'acc_49_V_88' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%acc_49_V_89 = alloca i16"   --->   Operation 395 'alloca' 'acc_49_V_89' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%acc_49_V_90 = alloca i16"   --->   Operation 396 'alloca' 'acc_49_V_90' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%acc_49_V_91 = alloca i16"   --->   Operation 397 'alloca' 'acc_49_V_91' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%acc_49_V_92 = alloca i16"   --->   Operation 398 'alloca' 'acc_49_V_92' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%acc_49_V_93 = alloca i16"   --->   Operation 399 'alloca' 'acc_49_V_93' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%acc_49_V_94 = alloca i16"   --->   Operation 400 'alloca' 'acc_49_V_94' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%acc_49_V_95 = alloca i16"   --->   Operation 401 'alloca' 'acc_49_V_95' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%acc_49_V_96 = alloca i16"   --->   Operation 402 'alloca' 'acc_49_V_96' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%acc_49_V_97 = alloca i16"   --->   Operation 403 'alloca' 'acc_49_V_97' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%acc_49_V_98 = alloca i16"   --->   Operation 404 'alloca' 'acc_49_V_98' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%acc_49_V_99 = alloca i16"   --->   Operation 405 'alloca' 'acc_49_V_99' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%acc_49_V_2 = alloca i16"   --->   Operation 406 'alloca' 'acc_49_V_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_load, i16* %acc_49_V_2"   --->   Operation 407 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 408 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_50_load, i16* %acc_49_V_99"   --->   Operation 408 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 409 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_49_load, i16* %acc_49_V_98"   --->   Operation 409 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 410 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_48_load, i16* %acc_49_V_97"   --->   Operation 410 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 411 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_47_load, i16* %acc_49_V_96"   --->   Operation 411 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 412 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_46_load, i16* %acc_49_V_95"   --->   Operation 412 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 413 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_45_load, i16* %acc_49_V_94"   --->   Operation 413 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 414 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_44_load, i16* %acc_49_V_93"   --->   Operation 414 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 415 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_43_load, i16* %acc_49_V_92"   --->   Operation 415 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 416 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_42_load, i16* %acc_49_V_91"   --->   Operation 416 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 417 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_41_load, i16* %acc_49_V_90"   --->   Operation 417 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 418 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_40_load, i16* %acc_49_V_89"   --->   Operation 418 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 419 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_39_load, i16* %acc_49_V_88"   --->   Operation 419 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 420 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_38_load, i16* %acc_49_V_87"   --->   Operation 420 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 421 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_37_load, i16* %acc_49_V_86"   --->   Operation 421 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 422 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_36_load, i16* %acc_49_V_85"   --->   Operation 422 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 423 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_35_load, i16* %acc_49_V_84"   --->   Operation 423 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 424 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_34_load, i16* %acc_49_V_83"   --->   Operation 424 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 425 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_33_load, i16* %acc_49_V_82"   --->   Operation 425 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 426 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_32_load, i16* %acc_49_V_81"   --->   Operation 426 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 427 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_31_load, i16* %acc_49_V_80"   --->   Operation 427 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 428 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_30_load, i16* %acc_49_V_79"   --->   Operation 428 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 429 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_29_load, i16* %acc_49_V_78"   --->   Operation 429 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 430 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_28_load, i16* %acc_49_V_77"   --->   Operation 430 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 431 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_27_load, i16* %acc_49_V_76"   --->   Operation 431 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 432 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_26_load, i16* %acc_49_V_75"   --->   Operation 432 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 433 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_25_load, i16* %acc_49_V_74"   --->   Operation 433 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 434 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_24_load, i16* %acc_49_V_73"   --->   Operation 434 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 435 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_23_load, i16* %acc_49_V_72"   --->   Operation 435 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 436 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_22_load, i16* %acc_49_V_71"   --->   Operation 436 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 437 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_21_load, i16* %acc_49_V_70"   --->   Operation 437 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 438 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_20_load, i16* %acc_49_V_69"   --->   Operation 438 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 439 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_19_load, i16* %acc_49_V_68"   --->   Operation 439 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 440 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_18_load, i16* %acc_49_V_67"   --->   Operation 440 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 441 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_17_load, i16* %acc_49_V_66"   --->   Operation 441 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 442 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_16_load, i16* %acc_49_V_65"   --->   Operation 442 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 443 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_15_load, i16* %acc_49_V_64"   --->   Operation 443 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 444 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_14_load, i16* %acc_49_V_63"   --->   Operation 444 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 445 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_13_load, i16* %acc_49_V_62"   --->   Operation 445 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 446 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_12_load, i16* %acc_49_V_61"   --->   Operation 446 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 447 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_11_load, i16* %acc_49_V_60"   --->   Operation 447 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 448 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_10_load, i16* %acc_49_V_59"   --->   Operation 448 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 449 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_9_load, i16* %acc_49_V_58"   --->   Operation 449 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 450 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_8_load, i16* %acc_49_V_57"   --->   Operation 450 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 451 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_7_load, i16* %acc_49_V_56"   --->   Operation 451 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 452 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_6_load, i16* %acc_49_V_55"   --->   Operation 452 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 453 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_5_load, i16* %acc_49_V_54"   --->   Operation 453 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 454 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_4_load, i16* %acc_49_V_53"   --->   Operation 454 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 455 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_3_load, i16* %acc_49_V_52"   --->   Operation 455 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 456 [1/1] (1.35ns)   --->   "store i16 %acc_49_V_1_load, i16* %acc_49_V_51"   --->   Operation 456 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 457 [1/1] (1.35ns)   --->   "br label %.preheader37"   --->   Operation 457 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "br label %.preheader38"   --->   Operation 458 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.79>
ST_8 : Operation 459 [1/1] (0.00ns)   --->   "%ii2 = phi i7 [ %ii_6, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 459 'phi' 'ii2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i13 [ %next_mul2, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 460 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (1.79ns)   --->   "%next_mul2 = add i13 %phi_mul1, 50"   --->   Operation 461 'add' 'next_mul2' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 462 [1/1] (1.23ns)   --->   "%tmp_29 = icmp eq i7 %ii2, -28" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 462 'icmp' 'tmp_29' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 463 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 463 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 464 [1/1] (1.66ns)   --->   "%ii_6 = add i7 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 464 'add' 'ii_6' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 465 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %.preheader.preheader, label %6" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 465 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 466 'specloopname' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_8 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str18)" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 467 'specregionbegin' 'tmp_30' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_8 : Operation 468 [1/1] (1.35ns)   --->   "br label %branch0" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 468 'br' <Predicate = (!tmp_29)> <Delay = 1.35>
ST_8 : Operation 469 [1/1] (0.00ns)   --->   "%res_49_V_write_assign = alloca i16"   --->   Operation 469 'alloca' 'res_49_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 470 [1/1] (0.00ns)   --->   "%res_16_V_write_assign = alloca i16"   --->   Operation 470 'alloca' 'res_16_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 471 [1/1] (0.00ns)   --->   "%res_48_V_write_assign = alloca i16"   --->   Operation 471 'alloca' 'res_48_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 472 [1/1] (0.00ns)   --->   "%res_47_V_write_assign = alloca i16"   --->   Operation 472 'alloca' 'res_47_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 473 [1/1] (0.00ns)   --->   "%res_17_V_write_assign = alloca i16"   --->   Operation 473 'alloca' 'res_17_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 474 [1/1] (0.00ns)   --->   "%res_46_V_write_assign = alloca i16"   --->   Operation 474 'alloca' 'res_46_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 475 [1/1] (0.00ns)   --->   "%res_45_V_write_assign = alloca i16"   --->   Operation 475 'alloca' 'res_45_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 476 [1/1] (0.00ns)   --->   "%res_18_V_write_assign = alloca i16"   --->   Operation 476 'alloca' 'res_18_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 477 [1/1] (0.00ns)   --->   "%res_44_V_write_assign = alloca i16"   --->   Operation 477 'alloca' 'res_44_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "%res_43_V_write_assign = alloca i16"   --->   Operation 478 'alloca' 'res_43_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%res_19_V_write_assign = alloca i16"   --->   Operation 479 'alloca' 'res_19_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%res_42_V_write_assign = alloca i16"   --->   Operation 480 'alloca' 'res_42_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%res_41_V_write_assign = alloca i16"   --->   Operation 481 'alloca' 'res_41_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 482 [1/1] (0.00ns)   --->   "%res_20_V_write_assign = alloca i16"   --->   Operation 482 'alloca' 'res_20_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%res_40_V_write_assign = alloca i16"   --->   Operation 483 'alloca' 'res_40_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (0.00ns)   --->   "%res_39_V_write_assign = alloca i16"   --->   Operation 484 'alloca' 'res_39_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%res_21_V_write_assign = alloca i16"   --->   Operation 485 'alloca' 'res_21_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "%res_38_V_write_assign = alloca i16"   --->   Operation 486 'alloca' 'res_38_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 487 [1/1] (0.00ns)   --->   "%res_37_V_write_assign = alloca i16"   --->   Operation 487 'alloca' 'res_37_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 488 [1/1] (0.00ns)   --->   "%res_22_V_write_assign = alloca i16"   --->   Operation 488 'alloca' 'res_22_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 489 [1/1] (0.00ns)   --->   "%res_36_V_write_assign = alloca i16"   --->   Operation 489 'alloca' 'res_36_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "%res_35_V_write_assign = alloca i16"   --->   Operation 490 'alloca' 'res_35_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 491 [1/1] (0.00ns)   --->   "%res_23_V_write_assign = alloca i16"   --->   Operation 491 'alloca' 'res_23_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "%res_34_V_write_assign = alloca i16"   --->   Operation 492 'alloca' 'res_34_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 493 [1/1] (0.00ns)   --->   "%res_33_V_write_assign = alloca i16"   --->   Operation 493 'alloca' 'res_33_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "%res_24_V_write_assign = alloca i16"   --->   Operation 494 'alloca' 'res_24_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%res_32_V_write_assign = alloca i16"   --->   Operation 495 'alloca' 'res_32_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "%res_31_V_write_assign = alloca i16"   --->   Operation 496 'alloca' 'res_31_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 497 [1/1] (0.00ns)   --->   "%res_25_V_write_assign = alloca i16"   --->   Operation 497 'alloca' 'res_25_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 498 [1/1] (0.00ns)   --->   "%res_30_V_write_assign = alloca i16"   --->   Operation 498 'alloca' 'res_30_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 499 [1/1] (0.00ns)   --->   "%res_29_V_write_assign = alloca i16"   --->   Operation 499 'alloca' 'res_29_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 500 [1/1] (0.00ns)   --->   "%res_26_V_write_assign = alloca i16"   --->   Operation 500 'alloca' 'res_26_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 501 [1/1] (0.00ns)   --->   "%res_28_V_write_assign = alloca i16"   --->   Operation 501 'alloca' 'res_28_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 502 [1/1] (0.00ns)   --->   "%res_27_V_write_assign = alloca i16"   --->   Operation 502 'alloca' 'res_27_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 503 [1/1] (0.00ns)   --->   "%res_15_V_write_assign = alloca i16"   --->   Operation 503 'alloca' 'res_15_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 504 [1/1] (0.00ns)   --->   "%res_14_V_write_assign = alloca i16"   --->   Operation 504 'alloca' 'res_14_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 505 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = alloca i16"   --->   Operation 505 'alloca' 'res_0_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 506 [1/1] (0.00ns)   --->   "%res_13_V_write_assign = alloca i16"   --->   Operation 506 'alloca' 'res_13_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%res_12_V_write_assign = alloca i16"   --->   Operation 507 'alloca' 'res_12_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 508 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = alloca i16"   --->   Operation 508 'alloca' 'res_1_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 509 [1/1] (0.00ns)   --->   "%res_11_V_write_assign = alloca i16"   --->   Operation 509 'alloca' 'res_11_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 510 [1/1] (0.00ns)   --->   "%res_10_V_write_assign = alloca i16"   --->   Operation 510 'alloca' 'res_10_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = alloca i16"   --->   Operation 511 'alloca' 'res_2_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 512 [1/1] (0.00ns)   --->   "%res_9_V_write_assign = alloca i16"   --->   Operation 512 'alloca' 'res_9_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "%res_8_V_write_assign = alloca i16"   --->   Operation 513 'alloca' 'res_8_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = alloca i16"   --->   Operation 514 'alloca' 'res_3_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 515 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = alloca i16"   --->   Operation 515 'alloca' 'res_7_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 516 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = alloca i16"   --->   Operation 516 'alloca' 'res_6_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 517 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = alloca i16"   --->   Operation 517 'alloca' 'res_4_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 518 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = alloca i16"   --->   Operation 518 'alloca' 'res_5_V_write_assign' <Predicate = (tmp_29)> <Delay = 0.00>
ST_8 : Operation 519 [1/1] (1.35ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 519 'br' <Predicate = (tmp_29)> <Delay = 1.35>

State 9 <SV = 4> <Delay = 4.56>
ST_9 : Operation 520 [1/1] (0.00ns)   --->   "%jj3 = phi i6 [ 0, %6 ], [ %jj_6, %branch0.backedge ]"   --->   Operation 520 'phi' 'jj3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 521 [1/1] (0.00ns)   --->   "%jj3_cast = zext i6 %jj3 to i13" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 521 'zext' 'jj3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 522 [1/1] (1.22ns)   --->   "%tmp_33 = icmp eq i6 %jj3, -14" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 522 'icmp' 'tmp_33' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 523 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 523 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 524 [1/1] (1.60ns)   --->   "%jj_6 = add i6 %jj3, 1" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 524 'add' 'jj_6' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 525 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %8, label %7" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 525 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 526 [1/1] (1.79ns)   --->   "%index_3 = add i13 %phi_mul1, %jj3_cast" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 526 'add' 'index_3' <Predicate = (!tmp_33)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_34 = zext i13 %index_3 to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 527 'zext' 'tmp_34' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_9 : Operation 528 [1/1] (0.00ns)   --->   "%mult_V_addr_3 = getelementptr [5000 x i16]* %mult_V, i64 0, i64 %tmp_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 528 'getelementptr' 'mult_V_addr_3' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_9 : Operation 529 [2/2] (2.77ns)   --->   "%p_Val2_42 = load i16* %mult_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 529 'load' 'p_Val2_42' <Predicate = (!tmp_33)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5000> <RAM>
ST_9 : Operation 530 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str18, i32 %tmp_30)" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 530 'specregionend' 'empty_43' <Predicate = (tmp_33)> <Delay = 0.00>
ST_9 : Operation 531 [1/1] (0.00ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 531 'br' <Predicate = (tmp_33)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.96>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%acc_49_V_51_load_1 = load i16* %acc_49_V_51"   --->   Operation 532 'load' 'acc_49_V_51_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (0.00ns)   --->   "%acc_49_V_52_load_1 = load i16* %acc_49_V_52"   --->   Operation 533 'load' 'acc_49_V_52_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%acc_49_V_53_load_1 = load i16* %acc_49_V_53"   --->   Operation 534 'load' 'acc_49_V_53_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (0.00ns)   --->   "%acc_49_V_54_load_1 = load i16* %acc_49_V_54"   --->   Operation 535 'load' 'acc_49_V_54_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 536 [1/1] (0.00ns)   --->   "%acc_49_V_55_load_1 = load i16* %acc_49_V_55"   --->   Operation 536 'load' 'acc_49_V_55_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 537 [1/1] (0.00ns)   --->   "%acc_49_V_56_load_1 = load i16* %acc_49_V_56"   --->   Operation 537 'load' 'acc_49_V_56_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 538 [1/1] (0.00ns)   --->   "%acc_49_V_57_load_1 = load i16* %acc_49_V_57"   --->   Operation 538 'load' 'acc_49_V_57_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 539 [1/1] (0.00ns)   --->   "%acc_49_V_58_load_1 = load i16* %acc_49_V_58"   --->   Operation 539 'load' 'acc_49_V_58_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 540 [1/1] (0.00ns)   --->   "%acc_49_V_59_load_1 = load i16* %acc_49_V_59"   --->   Operation 540 'load' 'acc_49_V_59_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 541 [1/1] (0.00ns)   --->   "%acc_49_V_60_load_1 = load i16* %acc_49_V_60"   --->   Operation 541 'load' 'acc_49_V_60_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 542 [1/1] (0.00ns)   --->   "%acc_49_V_61_load_1 = load i16* %acc_49_V_61"   --->   Operation 542 'load' 'acc_49_V_61_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 543 [1/1] (0.00ns)   --->   "%acc_49_V_62_load_1 = load i16* %acc_49_V_62"   --->   Operation 543 'load' 'acc_49_V_62_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 544 [1/1] (0.00ns)   --->   "%acc_49_V_63_load_1 = load i16* %acc_49_V_63"   --->   Operation 544 'load' 'acc_49_V_63_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 545 [1/1] (0.00ns)   --->   "%acc_49_V_64_load_1 = load i16* %acc_49_V_64"   --->   Operation 545 'load' 'acc_49_V_64_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 546 [1/1] (0.00ns)   --->   "%acc_49_V_65_load_1 = load i16* %acc_49_V_65"   --->   Operation 546 'load' 'acc_49_V_65_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%acc_49_V_66_load_1 = load i16* %acc_49_V_66"   --->   Operation 547 'load' 'acc_49_V_66_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%acc_49_V_67_load_1 = load i16* %acc_49_V_67"   --->   Operation 548 'load' 'acc_49_V_67_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%acc_49_V_68_load_1 = load i16* %acc_49_V_68"   --->   Operation 549 'load' 'acc_49_V_68_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 550 [1/1] (0.00ns)   --->   "%acc_49_V_69_load_1 = load i16* %acc_49_V_69"   --->   Operation 550 'load' 'acc_49_V_69_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%acc_49_V_70_load_1 = load i16* %acc_49_V_70"   --->   Operation 551 'load' 'acc_49_V_70_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (0.00ns)   --->   "%acc_49_V_71_load_1 = load i16* %acc_49_V_71"   --->   Operation 552 'load' 'acc_49_V_71_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 553 [1/1] (0.00ns)   --->   "%acc_49_V_72_load_1 = load i16* %acc_49_V_72"   --->   Operation 553 'load' 'acc_49_V_72_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 554 [1/1] (0.00ns)   --->   "%acc_49_V_73_load_1 = load i16* %acc_49_V_73"   --->   Operation 554 'load' 'acc_49_V_73_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 555 [1/1] (0.00ns)   --->   "%acc_49_V_74_load_1 = load i16* %acc_49_V_74"   --->   Operation 555 'load' 'acc_49_V_74_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 556 [1/1] (0.00ns)   --->   "%acc_49_V_75_load_1 = load i16* %acc_49_V_75"   --->   Operation 556 'load' 'acc_49_V_75_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 557 [1/1] (0.00ns)   --->   "%acc_49_V_76_load_1 = load i16* %acc_49_V_76"   --->   Operation 557 'load' 'acc_49_V_76_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 558 [1/1] (0.00ns)   --->   "%acc_49_V_77_load_1 = load i16* %acc_49_V_77"   --->   Operation 558 'load' 'acc_49_V_77_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 559 [1/1] (0.00ns)   --->   "%acc_49_V_78_load_1 = load i16* %acc_49_V_78"   --->   Operation 559 'load' 'acc_49_V_78_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 560 [1/1] (0.00ns)   --->   "%acc_49_V_79_load_1 = load i16* %acc_49_V_79"   --->   Operation 560 'load' 'acc_49_V_79_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 561 [1/1] (0.00ns)   --->   "%acc_49_V_80_load_1 = load i16* %acc_49_V_80"   --->   Operation 561 'load' 'acc_49_V_80_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 562 [1/1] (0.00ns)   --->   "%acc_49_V_81_load_1 = load i16* %acc_49_V_81"   --->   Operation 562 'load' 'acc_49_V_81_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 563 [1/1] (0.00ns)   --->   "%acc_49_V_82_load_1 = load i16* %acc_49_V_82"   --->   Operation 563 'load' 'acc_49_V_82_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 564 [1/1] (0.00ns)   --->   "%acc_49_V_83_load_1 = load i16* %acc_49_V_83"   --->   Operation 564 'load' 'acc_49_V_83_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 565 [1/1] (0.00ns)   --->   "%acc_49_V_84_load_1 = load i16* %acc_49_V_84"   --->   Operation 565 'load' 'acc_49_V_84_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 566 [1/1] (0.00ns)   --->   "%acc_49_V_85_load_1 = load i16* %acc_49_V_85"   --->   Operation 566 'load' 'acc_49_V_85_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%acc_49_V_86_load_1 = load i16* %acc_49_V_86"   --->   Operation 567 'load' 'acc_49_V_86_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (0.00ns)   --->   "%acc_49_V_87_load_1 = load i16* %acc_49_V_87"   --->   Operation 568 'load' 'acc_49_V_87_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 569 [1/1] (0.00ns)   --->   "%acc_49_V_88_load_1 = load i16* %acc_49_V_88"   --->   Operation 569 'load' 'acc_49_V_88_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 570 [1/1] (0.00ns)   --->   "%acc_49_V_89_load_1 = load i16* %acc_49_V_89"   --->   Operation 570 'load' 'acc_49_V_89_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 571 [1/1] (0.00ns)   --->   "%acc_49_V_90_load_1 = load i16* %acc_49_V_90"   --->   Operation 571 'load' 'acc_49_V_90_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 572 [1/1] (0.00ns)   --->   "%acc_49_V_91_load_1 = load i16* %acc_49_V_91"   --->   Operation 572 'load' 'acc_49_V_91_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 573 [1/1] (0.00ns)   --->   "%acc_49_V_92_load_1 = load i16* %acc_49_V_92"   --->   Operation 573 'load' 'acc_49_V_92_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 574 [1/1] (0.00ns)   --->   "%acc_49_V_93_load_1 = load i16* %acc_49_V_93"   --->   Operation 574 'load' 'acc_49_V_93_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%acc_49_V_94_load_1 = load i16* %acc_49_V_94"   --->   Operation 575 'load' 'acc_49_V_94_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 576 [1/1] (0.00ns)   --->   "%acc_49_V_95_load_1 = load i16* %acc_49_V_95"   --->   Operation 576 'load' 'acc_49_V_95_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 577 [1/1] (0.00ns)   --->   "%acc_49_V_96_load_1 = load i16* %acc_49_V_96"   --->   Operation 577 'load' 'acc_49_V_96_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 578 [1/1] (0.00ns)   --->   "%acc_49_V_97_load_1 = load i16* %acc_49_V_97"   --->   Operation 578 'load' 'acc_49_V_97_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 579 [1/1] (0.00ns)   --->   "%acc_49_V_98_load_1 = load i16* %acc_49_V_98"   --->   Operation 579 'load' 'acc_49_V_98_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "%acc_49_V_99_load_1 = load i16* %acc_49_V_99"   --->   Operation 580 'load' 'acc_49_V_99_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 581 [1/1] (0.00ns)   --->   "%acc_49_V_2_load_1 = load i16* %acc_49_V_2"   --->   Operation 581 'load' 'acc_49_V_2_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 582 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 582 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 583 [1/1] (2.48ns)   --->   "%p_Val2_41 = call i16 @_ssdm_op_Mux.ap_auto.50i16.i6(i16 %acc_49_V_51_load_1, i16 %acc_49_V_52_load_1, i16 %acc_49_V_53_load_1, i16 %acc_49_V_54_load_1, i16 %acc_49_V_55_load_1, i16 %acc_49_V_56_load_1, i16 %acc_49_V_57_load_1, i16 %acc_49_V_58_load_1, i16 %acc_49_V_59_load_1, i16 %acc_49_V_60_load_1, i16 %acc_49_V_61_load_1, i16 %acc_49_V_62_load_1, i16 %acc_49_V_63_load_1, i16 %acc_49_V_64_load_1, i16 %acc_49_V_65_load_1, i16 %acc_49_V_66_load_1, i16 %acc_49_V_67_load_1, i16 %acc_49_V_68_load_1, i16 %acc_49_V_69_load_1, i16 %acc_49_V_70_load_1, i16 %acc_49_V_71_load_1, i16 %acc_49_V_72_load_1, i16 %acc_49_V_73_load_1, i16 %acc_49_V_74_load_1, i16 %acc_49_V_75_load_1, i16 %acc_49_V_76_load_1, i16 %acc_49_V_77_load_1, i16 %acc_49_V_78_load_1, i16 %acc_49_V_79_load_1, i16 %acc_49_V_80_load_1, i16 %acc_49_V_81_load_1, i16 %acc_49_V_82_load_1, i16 %acc_49_V_83_load_1, i16 %acc_49_V_84_load_1, i16 %acc_49_V_85_load_1, i16 %acc_49_V_86_load_1, i16 %acc_49_V_87_load_1, i16 %acc_49_V_88_load_1, i16 %acc_49_V_89_load_1, i16 %acc_49_V_90_load_1, i16 %acc_49_V_91_load_1, i16 %acc_49_V_92_load_1, i16 %acc_49_V_93_load_1, i16 %acc_49_V_94_load_1, i16 %acc_49_V_95_load_1, i16 %acc_49_V_96_load_1, i16 %acc_49_V_97_load_1, i16 %acc_49_V_98_load_1, i16 %acc_49_V_99_load_1, i16 %acc_49_V_2_load_1, i6 %jj3)" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 583 'mux' 'p_Val2_41' <Predicate = true> <Delay = 2.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 584 [1/2] (2.77ns)   --->   "%p_Val2_42 = load i16* %mult_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'load' 'p_Val2_42' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5000> <RAM>
ST_10 : Operation 585 [1/1] (1.84ns)   --->   "%acc_0_V_3 = add i16 %p_Val2_42, %p_Val2_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 585 'add' 'acc_0_V_3' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 586 [1/1] (1.23ns)   --->   "switch i6 %jj3, label %branch49 [
    i6 0, label %.branch0.backedge_crit_edge
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
  ]" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 586 'switch' <Predicate = true> <Delay = 1.23>
ST_10 : Operation 587 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'store' <Predicate = (jj3 == 48)> <Delay = 1.35>
ST_10 : Operation 588 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'br' <Predicate = (jj3 == 48)> <Delay = 0.00>
ST_10 : Operation 589 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'store' <Predicate = (jj3 == 47)> <Delay = 1.35>
ST_10 : Operation 590 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'br' <Predicate = (jj3 == 47)> <Delay = 0.00>
ST_10 : Operation 591 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'store' <Predicate = (jj3 == 46)> <Delay = 1.35>
ST_10 : Operation 592 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'br' <Predicate = (jj3 == 46)> <Delay = 0.00>
ST_10 : Operation 593 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'store' <Predicate = (jj3 == 45)> <Delay = 1.35>
ST_10 : Operation 594 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'br' <Predicate = (jj3 == 45)> <Delay = 0.00>
ST_10 : Operation 595 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'store' <Predicate = (jj3 == 44)> <Delay = 1.35>
ST_10 : Operation 596 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'br' <Predicate = (jj3 == 44)> <Delay = 0.00>
ST_10 : Operation 597 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'store' <Predicate = (jj3 == 43)> <Delay = 1.35>
ST_10 : Operation 598 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'br' <Predicate = (jj3 == 43)> <Delay = 0.00>
ST_10 : Operation 599 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_93" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'store' <Predicate = (jj3 == 42)> <Delay = 1.35>
ST_10 : Operation 600 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'br' <Predicate = (jj3 == 42)> <Delay = 0.00>
ST_10 : Operation 601 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'store' <Predicate = (jj3 == 41)> <Delay = 1.35>
ST_10 : Operation 602 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'br' <Predicate = (jj3 == 41)> <Delay = 0.00>
ST_10 : Operation 603 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'store' <Predicate = (jj3 == 40)> <Delay = 1.35>
ST_10 : Operation 604 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'br' <Predicate = (jj3 == 40)> <Delay = 0.00>
ST_10 : Operation 605 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'store' <Predicate = (jj3 == 39)> <Delay = 1.35>
ST_10 : Operation 606 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'br' <Predicate = (jj3 == 39)> <Delay = 0.00>
ST_10 : Operation 607 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'store' <Predicate = (jj3 == 38)> <Delay = 1.35>
ST_10 : Operation 608 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'br' <Predicate = (jj3 == 38)> <Delay = 0.00>
ST_10 : Operation 609 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'store' <Predicate = (jj3 == 37)> <Delay = 1.35>
ST_10 : Operation 610 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'br' <Predicate = (jj3 == 37)> <Delay = 0.00>
ST_10 : Operation 611 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'store' <Predicate = (jj3 == 36)> <Delay = 1.35>
ST_10 : Operation 612 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'br' <Predicate = (jj3 == 36)> <Delay = 0.00>
ST_10 : Operation 613 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'store' <Predicate = (jj3 == 35)> <Delay = 1.35>
ST_10 : Operation 614 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'br' <Predicate = (jj3 == 35)> <Delay = 0.00>
ST_10 : Operation 615 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'store' <Predicate = (jj3 == 34)> <Delay = 1.35>
ST_10 : Operation 616 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'br' <Predicate = (jj3 == 34)> <Delay = 0.00>
ST_10 : Operation 617 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'store' <Predicate = (jj3 == 33)> <Delay = 1.35>
ST_10 : Operation 618 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'br' <Predicate = (jj3 == 33)> <Delay = 0.00>
ST_10 : Operation 619 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'store' <Predicate = (jj3 == 32)> <Delay = 1.35>
ST_10 : Operation 620 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'br' <Predicate = (jj3 == 32)> <Delay = 0.00>
ST_10 : Operation 621 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'store' <Predicate = (jj3 == 31)> <Delay = 1.35>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'br' <Predicate = (jj3 == 31)> <Delay = 0.00>
ST_10 : Operation 623 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'store' <Predicate = (jj3 == 30)> <Delay = 1.35>
ST_10 : Operation 624 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'br' <Predicate = (jj3 == 30)> <Delay = 0.00>
ST_10 : Operation 625 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'store' <Predicate = (jj3 == 29)> <Delay = 1.35>
ST_10 : Operation 626 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'br' <Predicate = (jj3 == 29)> <Delay = 0.00>
ST_10 : Operation 627 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'store' <Predicate = (jj3 == 28)> <Delay = 1.35>
ST_10 : Operation 628 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'br' <Predicate = (jj3 == 28)> <Delay = 0.00>
ST_10 : Operation 629 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'store' <Predicate = (jj3 == 27)> <Delay = 1.35>
ST_10 : Operation 630 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'br' <Predicate = (jj3 == 27)> <Delay = 0.00>
ST_10 : Operation 631 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'store' <Predicate = (jj3 == 26)> <Delay = 1.35>
ST_10 : Operation 632 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'br' <Predicate = (jj3 == 26)> <Delay = 0.00>
ST_10 : Operation 633 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'store' <Predicate = (jj3 == 25)> <Delay = 1.35>
ST_10 : Operation 634 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'br' <Predicate = (jj3 == 25)> <Delay = 0.00>
ST_10 : Operation 635 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'store' <Predicate = (jj3 == 24)> <Delay = 1.35>
ST_10 : Operation 636 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'br' <Predicate = (jj3 == 24)> <Delay = 0.00>
ST_10 : Operation 637 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'store' <Predicate = (jj3 == 23)> <Delay = 1.35>
ST_10 : Operation 638 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'br' <Predicate = (jj3 == 23)> <Delay = 0.00>
ST_10 : Operation 639 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'store' <Predicate = (jj3 == 22)> <Delay = 1.35>
ST_10 : Operation 640 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'br' <Predicate = (jj3 == 22)> <Delay = 0.00>
ST_10 : Operation 641 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'store' <Predicate = (jj3 == 21)> <Delay = 1.35>
ST_10 : Operation 642 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'br' <Predicate = (jj3 == 21)> <Delay = 0.00>
ST_10 : Operation 643 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'store' <Predicate = (jj3 == 20)> <Delay = 1.35>
ST_10 : Operation 644 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'br' <Predicate = (jj3 == 20)> <Delay = 0.00>
ST_10 : Operation 645 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'store' <Predicate = (jj3 == 19)> <Delay = 1.35>
ST_10 : Operation 646 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'br' <Predicate = (jj3 == 19)> <Delay = 0.00>
ST_10 : Operation 647 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'store' <Predicate = (jj3 == 18)> <Delay = 1.35>
ST_10 : Operation 648 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'br' <Predicate = (jj3 == 18)> <Delay = 0.00>
ST_10 : Operation 649 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'store' <Predicate = (jj3 == 17)> <Delay = 1.35>
ST_10 : Operation 650 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'br' <Predicate = (jj3 == 17)> <Delay = 0.00>
ST_10 : Operation 651 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'store' <Predicate = (jj3 == 16)> <Delay = 1.35>
ST_10 : Operation 652 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'br' <Predicate = (jj3 == 16)> <Delay = 0.00>
ST_10 : Operation 653 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'store' <Predicate = (jj3 == 15)> <Delay = 1.35>
ST_10 : Operation 654 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'br' <Predicate = (jj3 == 15)> <Delay = 0.00>
ST_10 : Operation 655 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'store' <Predicate = (jj3 == 14)> <Delay = 1.35>
ST_10 : Operation 656 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'br' <Predicate = (jj3 == 14)> <Delay = 0.00>
ST_10 : Operation 657 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'store' <Predicate = (jj3 == 13)> <Delay = 1.35>
ST_10 : Operation 658 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'br' <Predicate = (jj3 == 13)> <Delay = 0.00>
ST_10 : Operation 659 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'store' <Predicate = (jj3 == 12)> <Delay = 1.35>
ST_10 : Operation 660 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'br' <Predicate = (jj3 == 12)> <Delay = 0.00>
ST_10 : Operation 661 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'store' <Predicate = (jj3 == 11)> <Delay = 1.35>
ST_10 : Operation 662 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'br' <Predicate = (jj3 == 11)> <Delay = 0.00>
ST_10 : Operation 663 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'store' <Predicate = (jj3 == 10)> <Delay = 1.35>
ST_10 : Operation 664 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'br' <Predicate = (jj3 == 10)> <Delay = 0.00>
ST_10 : Operation 665 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'store' <Predicate = (jj3 == 9)> <Delay = 1.35>
ST_10 : Operation 666 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'br' <Predicate = (jj3 == 9)> <Delay = 0.00>
ST_10 : Operation 667 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'store' <Predicate = (jj3 == 8)> <Delay = 1.35>
ST_10 : Operation 668 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'br' <Predicate = (jj3 == 8)> <Delay = 0.00>
ST_10 : Operation 669 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'store' <Predicate = (jj3 == 7)> <Delay = 1.35>
ST_10 : Operation 670 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'br' <Predicate = (jj3 == 7)> <Delay = 0.00>
ST_10 : Operation 671 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'store' <Predicate = (jj3 == 6)> <Delay = 1.35>
ST_10 : Operation 672 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'br' <Predicate = (jj3 == 6)> <Delay = 0.00>
ST_10 : Operation 673 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'store' <Predicate = (jj3 == 5)> <Delay = 1.35>
ST_10 : Operation 674 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'br' <Predicate = (jj3 == 5)> <Delay = 0.00>
ST_10 : Operation 675 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'store' <Predicate = (jj3 == 4)> <Delay = 1.35>
ST_10 : Operation 676 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'br' <Predicate = (jj3 == 4)> <Delay = 0.00>
ST_10 : Operation 677 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'store' <Predicate = (jj3 == 3)> <Delay = 1.35>
ST_10 : Operation 678 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'br' <Predicate = (jj3 == 3)> <Delay = 0.00>
ST_10 : Operation 679 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'store' <Predicate = (jj3 == 2)> <Delay = 1.35>
ST_10 : Operation 680 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'br' <Predicate = (jj3 == 2)> <Delay = 0.00>
ST_10 : Operation 681 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'store' <Predicate = (jj3 == 1)> <Delay = 1.35>
ST_10 : Operation 682 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'br' <Predicate = (jj3 == 1)> <Delay = 0.00>
ST_10 : Operation 683 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'store' <Predicate = (jj3 == 0)> <Delay = 1.35>
ST_10 : Operation 684 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'br' <Predicate = (jj3 == 0)> <Delay = 0.00>
ST_10 : Operation 685 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_3, i16* %acc_49_V_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'store' <Predicate = (jj3 == 49) | (jj3 == 50) | (jj3 == 51) | (jj3 == 52) | (jj3 == 53) | (jj3 == 54) | (jj3 == 55) | (jj3 == 56) | (jj3 == 57) | (jj3 == 58) | (jj3 == 59) | (jj3 == 60) | (jj3 == 61) | (jj3 == 62) | (jj3 == 63)> <Delay = 1.35>
ST_10 : Operation 686 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'br' <Predicate = (jj3 == 49) | (jj3 == 50) | (jj3 == 51) | (jj3 == 52) | (jj3 == 53) | (jj3 == 54) | (jj3 == 55) | (jj3 == 56) | (jj3 == 57) | (jj3 == 58) | (jj3 == 59) | (jj3 == 60) | (jj3 == 61) | (jj3 == 62) | (jj3 == 63)> <Delay = 0.00>
ST_10 : Operation 687 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 687 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.48>
ST_11 : Operation 688 [1/1] (0.00ns)   --->   "%ires = phi i6 [ 0, %.preheader.preheader ], [ %ires_3, %.preheader.backedge ]"   --->   Operation 688 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 689 [1/1] (1.22ns)   --->   "%tmp_32 = icmp eq i6 %ires, -14" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 689 'icmp' 'tmp_32' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 690 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 690 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 691 [1/1] (1.60ns)   --->   "%ires_3 = add i6 %ires, 1" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 691 'add' 'ires_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 692 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %10, label %9" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 692 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 693 [1/1] (0.00ns)   --->   "%acc_49_V_51_load = load i16* %acc_49_V_51"   --->   Operation 693 'load' 'acc_49_V_51_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 694 [1/1] (0.00ns)   --->   "%acc_49_V_52_load = load i16* %acc_49_V_52"   --->   Operation 694 'load' 'acc_49_V_52_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 695 [1/1] (0.00ns)   --->   "%acc_49_V_53_load = load i16* %acc_49_V_53"   --->   Operation 695 'load' 'acc_49_V_53_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 696 [1/1] (0.00ns)   --->   "%acc_49_V_54_load = load i16* %acc_49_V_54"   --->   Operation 696 'load' 'acc_49_V_54_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 697 [1/1] (0.00ns)   --->   "%acc_49_V_55_load = load i16* %acc_49_V_55"   --->   Operation 697 'load' 'acc_49_V_55_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 698 [1/1] (0.00ns)   --->   "%acc_49_V_56_load = load i16* %acc_49_V_56"   --->   Operation 698 'load' 'acc_49_V_56_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 699 [1/1] (0.00ns)   --->   "%acc_49_V_57_load = load i16* %acc_49_V_57"   --->   Operation 699 'load' 'acc_49_V_57_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 700 [1/1] (0.00ns)   --->   "%acc_49_V_58_load = load i16* %acc_49_V_58"   --->   Operation 700 'load' 'acc_49_V_58_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 701 [1/1] (0.00ns)   --->   "%acc_49_V_59_load = load i16* %acc_49_V_59"   --->   Operation 701 'load' 'acc_49_V_59_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 702 [1/1] (0.00ns)   --->   "%acc_49_V_60_load = load i16* %acc_49_V_60"   --->   Operation 702 'load' 'acc_49_V_60_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 703 [1/1] (0.00ns)   --->   "%acc_49_V_61_load = load i16* %acc_49_V_61"   --->   Operation 703 'load' 'acc_49_V_61_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 704 [1/1] (0.00ns)   --->   "%acc_49_V_62_load = load i16* %acc_49_V_62"   --->   Operation 704 'load' 'acc_49_V_62_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 705 [1/1] (0.00ns)   --->   "%acc_49_V_63_load = load i16* %acc_49_V_63"   --->   Operation 705 'load' 'acc_49_V_63_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 706 [1/1] (0.00ns)   --->   "%acc_49_V_64_load = load i16* %acc_49_V_64"   --->   Operation 706 'load' 'acc_49_V_64_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 707 [1/1] (0.00ns)   --->   "%acc_49_V_65_load = load i16* %acc_49_V_65"   --->   Operation 707 'load' 'acc_49_V_65_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 708 [1/1] (0.00ns)   --->   "%acc_49_V_66_load = load i16* %acc_49_V_66"   --->   Operation 708 'load' 'acc_49_V_66_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 709 [1/1] (0.00ns)   --->   "%acc_49_V_67_load = load i16* %acc_49_V_67"   --->   Operation 709 'load' 'acc_49_V_67_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 710 [1/1] (0.00ns)   --->   "%acc_49_V_68_load = load i16* %acc_49_V_68"   --->   Operation 710 'load' 'acc_49_V_68_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 711 [1/1] (0.00ns)   --->   "%acc_49_V_69_load = load i16* %acc_49_V_69"   --->   Operation 711 'load' 'acc_49_V_69_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 712 [1/1] (0.00ns)   --->   "%acc_49_V_70_load = load i16* %acc_49_V_70"   --->   Operation 712 'load' 'acc_49_V_70_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 713 [1/1] (0.00ns)   --->   "%acc_49_V_71_load = load i16* %acc_49_V_71"   --->   Operation 713 'load' 'acc_49_V_71_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 714 [1/1] (0.00ns)   --->   "%acc_49_V_72_load = load i16* %acc_49_V_72"   --->   Operation 714 'load' 'acc_49_V_72_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 715 [1/1] (0.00ns)   --->   "%acc_49_V_73_load = load i16* %acc_49_V_73"   --->   Operation 715 'load' 'acc_49_V_73_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 716 [1/1] (0.00ns)   --->   "%acc_49_V_74_load = load i16* %acc_49_V_74"   --->   Operation 716 'load' 'acc_49_V_74_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 717 [1/1] (0.00ns)   --->   "%acc_49_V_75_load = load i16* %acc_49_V_75"   --->   Operation 717 'load' 'acc_49_V_75_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 718 [1/1] (0.00ns)   --->   "%acc_49_V_76_load = load i16* %acc_49_V_76"   --->   Operation 718 'load' 'acc_49_V_76_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 719 [1/1] (0.00ns)   --->   "%acc_49_V_77_load = load i16* %acc_49_V_77"   --->   Operation 719 'load' 'acc_49_V_77_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 720 [1/1] (0.00ns)   --->   "%acc_49_V_78_load = load i16* %acc_49_V_78"   --->   Operation 720 'load' 'acc_49_V_78_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 721 [1/1] (0.00ns)   --->   "%acc_49_V_79_load = load i16* %acc_49_V_79"   --->   Operation 721 'load' 'acc_49_V_79_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 722 [1/1] (0.00ns)   --->   "%acc_49_V_80_load = load i16* %acc_49_V_80"   --->   Operation 722 'load' 'acc_49_V_80_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 723 [1/1] (0.00ns)   --->   "%acc_49_V_81_load = load i16* %acc_49_V_81"   --->   Operation 723 'load' 'acc_49_V_81_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 724 [1/1] (0.00ns)   --->   "%acc_49_V_82_load = load i16* %acc_49_V_82"   --->   Operation 724 'load' 'acc_49_V_82_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 725 [1/1] (0.00ns)   --->   "%acc_49_V_83_load = load i16* %acc_49_V_83"   --->   Operation 725 'load' 'acc_49_V_83_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 726 [1/1] (0.00ns)   --->   "%acc_49_V_84_load = load i16* %acc_49_V_84"   --->   Operation 726 'load' 'acc_49_V_84_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 727 [1/1] (0.00ns)   --->   "%acc_49_V_85_load = load i16* %acc_49_V_85"   --->   Operation 727 'load' 'acc_49_V_85_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 728 [1/1] (0.00ns)   --->   "%acc_49_V_86_load = load i16* %acc_49_V_86"   --->   Operation 728 'load' 'acc_49_V_86_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 729 [1/1] (0.00ns)   --->   "%acc_49_V_87_load = load i16* %acc_49_V_87"   --->   Operation 729 'load' 'acc_49_V_87_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 730 [1/1] (0.00ns)   --->   "%acc_49_V_88_load = load i16* %acc_49_V_88"   --->   Operation 730 'load' 'acc_49_V_88_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 731 [1/1] (0.00ns)   --->   "%acc_49_V_89_load = load i16* %acc_49_V_89"   --->   Operation 731 'load' 'acc_49_V_89_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 732 [1/1] (0.00ns)   --->   "%acc_49_V_90_load = load i16* %acc_49_V_90"   --->   Operation 732 'load' 'acc_49_V_90_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 733 [1/1] (0.00ns)   --->   "%acc_49_V_91_load = load i16* %acc_49_V_91"   --->   Operation 733 'load' 'acc_49_V_91_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 734 [1/1] (0.00ns)   --->   "%acc_49_V_92_load = load i16* %acc_49_V_92"   --->   Operation 734 'load' 'acc_49_V_92_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 735 [1/1] (0.00ns)   --->   "%acc_49_V_93_load = load i16* %acc_49_V_93"   --->   Operation 735 'load' 'acc_49_V_93_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 736 [1/1] (0.00ns)   --->   "%acc_49_V_94_load = load i16* %acc_49_V_94"   --->   Operation 736 'load' 'acc_49_V_94_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 737 [1/1] (0.00ns)   --->   "%acc_49_V_95_load = load i16* %acc_49_V_95"   --->   Operation 737 'load' 'acc_49_V_95_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 738 [1/1] (0.00ns)   --->   "%acc_49_V_96_load = load i16* %acc_49_V_96"   --->   Operation 738 'load' 'acc_49_V_96_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 739 [1/1] (0.00ns)   --->   "%acc_49_V_97_load = load i16* %acc_49_V_97"   --->   Operation 739 'load' 'acc_49_V_97_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 740 [1/1] (0.00ns)   --->   "%acc_49_V_98_load = load i16* %acc_49_V_98"   --->   Operation 740 'load' 'acc_49_V_98_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 741 [1/1] (0.00ns)   --->   "%acc_49_V_99_load = load i16* %acc_49_V_99"   --->   Operation 741 'load' 'acc_49_V_99_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 742 [1/1] (0.00ns)   --->   "%acc_49_V_2_load = load i16* %acc_49_V_2"   --->   Operation 742 'load' 'acc_49_V_2_load' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 743 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 743 'specloopname' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_11 : Operation 744 [1/1] (2.48ns)   --->   "%tmp_47 = call i16 @_ssdm_op_Mux.ap_auto.50i16.i6(i16 %acc_49_V_51_load, i16 %acc_49_V_52_load, i16 %acc_49_V_53_load, i16 %acc_49_V_54_load, i16 %acc_49_V_55_load, i16 %acc_49_V_56_load, i16 %acc_49_V_57_load, i16 %acc_49_V_58_load, i16 %acc_49_V_59_load, i16 %acc_49_V_60_load, i16 %acc_49_V_61_load, i16 %acc_49_V_62_load, i16 %acc_49_V_63_load, i16 %acc_49_V_64_load, i16 %acc_49_V_65_load, i16 %acc_49_V_66_load, i16 %acc_49_V_67_load, i16 %acc_49_V_68_load, i16 %acc_49_V_69_load, i16 %acc_49_V_70_load, i16 %acc_49_V_71_load, i16 %acc_49_V_72_load, i16 %acc_49_V_73_load, i16 %acc_49_V_74_load, i16 %acc_49_V_75_load, i16 %acc_49_V_76_load, i16 %acc_49_V_77_load, i16 %acc_49_V_78_load, i16 %acc_49_V_79_load, i16 %acc_49_V_80_load, i16 %acc_49_V_81_load, i16 %acc_49_V_82_load, i16 %acc_49_V_83_load, i16 %acc_49_V_84_load, i16 %acc_49_V_85_load, i16 %acc_49_V_86_load, i16 %acc_49_V_87_load, i16 %acc_49_V_88_load, i16 %acc_49_V_89_load, i16 %acc_49_V_90_load, i16 %acc_49_V_91_load, i16 %acc_49_V_92_load, i16 %acc_49_V_93_load, i16 %acc_49_V_94_load, i16 %acc_49_V_95_load, i16 %acc_49_V_96_load, i16 %acc_49_V_97_load, i16 %acc_49_V_98_load, i16 %acc_49_V_99_load, i16 %acc_49_V_2_load, i6 %ires)" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 744 'mux' 'tmp_47' <Predicate = (!tmp_32)> <Delay = 2.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 745 [1/1] (1.23ns)   --->   "switch i6 %ires, label %branch49398 [
    i6 0, label %..preheader.backedge_crit_edge
    i6 1, label %branch1350
    i6 2, label %branch2351
    i6 3, label %branch3352
    i6 4, label %branch4353
    i6 5, label %branch5354
    i6 6, label %branch6355
    i6 7, label %branch7356
    i6 8, label %branch8357
    i6 9, label %branch9358
    i6 10, label %branch10359
    i6 11, label %branch11360
    i6 12, label %branch12361
    i6 13, label %branch13362
    i6 14, label %branch14363
    i6 15, label %branch15364
    i6 16, label %branch16365
    i6 17, label %branch17366
    i6 18, label %branch18367
    i6 19, label %branch19368
    i6 20, label %branch20369
    i6 21, label %branch21370
    i6 22, label %branch22371
    i6 23, label %branch23372
    i6 24, label %branch24373
    i6 25, label %branch25374
    i6 26, label %branch26375
    i6 27, label %branch27376
    i6 28, label %branch28377
    i6 29, label %branch29378
    i6 30, label %branch30379
    i6 31, label %branch31380
    i6 -32, label %branch32381
    i6 -31, label %branch33382
    i6 -30, label %branch34383
    i6 -29, label %branch35384
    i6 -28, label %branch36385
    i6 -27, label %branch37386
    i6 -26, label %branch38387
    i6 -25, label %branch39388
    i6 -24, label %branch40389
    i6 -23, label %branch41390
    i6 -22, label %branch42391
    i6 -21, label %branch43392
    i6 -20, label %branch44393
    i6 -19, label %branch45394
    i6 -18, label %branch46395
    i6 -17, label %branch47396
    i6 -16, label %branch48397
  ]" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 745 'switch' <Predicate = (!tmp_32)> <Delay = 1.23>
ST_11 : Operation 746 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_48_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 746 'store' <Predicate = (!tmp_32 & ires == 48)> <Delay = 0.00>
ST_11 : Operation 747 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 747 'br' <Predicate = (!tmp_32 & ires == 48)> <Delay = 0.00>
ST_11 : Operation 748 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_47_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 748 'store' <Predicate = (!tmp_32 & ires == 47)> <Delay = 0.00>
ST_11 : Operation 749 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 749 'br' <Predicate = (!tmp_32 & ires == 47)> <Delay = 0.00>
ST_11 : Operation 750 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_46_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 750 'store' <Predicate = (!tmp_32 & ires == 46)> <Delay = 0.00>
ST_11 : Operation 751 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 751 'br' <Predicate = (!tmp_32 & ires == 46)> <Delay = 0.00>
ST_11 : Operation 752 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_45_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 752 'store' <Predicate = (!tmp_32 & ires == 45)> <Delay = 0.00>
ST_11 : Operation 753 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 753 'br' <Predicate = (!tmp_32 & ires == 45)> <Delay = 0.00>
ST_11 : Operation 754 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_44_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 754 'store' <Predicate = (!tmp_32 & ires == 44)> <Delay = 0.00>
ST_11 : Operation 755 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 755 'br' <Predicate = (!tmp_32 & ires == 44)> <Delay = 0.00>
ST_11 : Operation 756 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_43_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 756 'store' <Predicate = (!tmp_32 & ires == 43)> <Delay = 0.00>
ST_11 : Operation 757 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 757 'br' <Predicate = (!tmp_32 & ires == 43)> <Delay = 0.00>
ST_11 : Operation 758 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_42_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 758 'store' <Predicate = (!tmp_32 & ires == 42)> <Delay = 0.00>
ST_11 : Operation 759 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 759 'br' <Predicate = (!tmp_32 & ires == 42)> <Delay = 0.00>
ST_11 : Operation 760 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_41_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 760 'store' <Predicate = (!tmp_32 & ires == 41)> <Delay = 0.00>
ST_11 : Operation 761 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 761 'br' <Predicate = (!tmp_32 & ires == 41)> <Delay = 0.00>
ST_11 : Operation 762 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_40_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 762 'store' <Predicate = (!tmp_32 & ires == 40)> <Delay = 0.00>
ST_11 : Operation 763 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 763 'br' <Predicate = (!tmp_32 & ires == 40)> <Delay = 0.00>
ST_11 : Operation 764 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_39_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 764 'store' <Predicate = (!tmp_32 & ires == 39)> <Delay = 0.00>
ST_11 : Operation 765 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 765 'br' <Predicate = (!tmp_32 & ires == 39)> <Delay = 0.00>
ST_11 : Operation 766 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_38_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 766 'store' <Predicate = (!tmp_32 & ires == 38)> <Delay = 0.00>
ST_11 : Operation 767 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 767 'br' <Predicate = (!tmp_32 & ires == 38)> <Delay = 0.00>
ST_11 : Operation 768 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_37_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 768 'store' <Predicate = (!tmp_32 & ires == 37)> <Delay = 0.00>
ST_11 : Operation 769 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 769 'br' <Predicate = (!tmp_32 & ires == 37)> <Delay = 0.00>
ST_11 : Operation 770 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_36_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 770 'store' <Predicate = (!tmp_32 & ires == 36)> <Delay = 0.00>
ST_11 : Operation 771 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 771 'br' <Predicate = (!tmp_32 & ires == 36)> <Delay = 0.00>
ST_11 : Operation 772 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_35_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 772 'store' <Predicate = (!tmp_32 & ires == 35)> <Delay = 0.00>
ST_11 : Operation 773 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 773 'br' <Predicate = (!tmp_32 & ires == 35)> <Delay = 0.00>
ST_11 : Operation 774 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_34_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 774 'store' <Predicate = (!tmp_32 & ires == 34)> <Delay = 0.00>
ST_11 : Operation 775 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 775 'br' <Predicate = (!tmp_32 & ires == 34)> <Delay = 0.00>
ST_11 : Operation 776 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_33_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 776 'store' <Predicate = (!tmp_32 & ires == 33)> <Delay = 0.00>
ST_11 : Operation 777 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 777 'br' <Predicate = (!tmp_32 & ires == 33)> <Delay = 0.00>
ST_11 : Operation 778 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_32_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 778 'store' <Predicate = (!tmp_32 & ires == 32)> <Delay = 0.00>
ST_11 : Operation 779 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 779 'br' <Predicate = (!tmp_32 & ires == 32)> <Delay = 0.00>
ST_11 : Operation 780 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_31_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 780 'store' <Predicate = (!tmp_32 & ires == 31)> <Delay = 0.00>
ST_11 : Operation 781 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 781 'br' <Predicate = (!tmp_32 & ires == 31)> <Delay = 0.00>
ST_11 : Operation 782 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_30_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 782 'store' <Predicate = (!tmp_32 & ires == 30)> <Delay = 0.00>
ST_11 : Operation 783 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 783 'br' <Predicate = (!tmp_32 & ires == 30)> <Delay = 0.00>
ST_11 : Operation 784 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_29_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 784 'store' <Predicate = (!tmp_32 & ires == 29)> <Delay = 0.00>
ST_11 : Operation 785 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 785 'br' <Predicate = (!tmp_32 & ires == 29)> <Delay = 0.00>
ST_11 : Operation 786 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_28_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 786 'store' <Predicate = (!tmp_32 & ires == 28)> <Delay = 0.00>
ST_11 : Operation 787 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 787 'br' <Predicate = (!tmp_32 & ires == 28)> <Delay = 0.00>
ST_11 : Operation 788 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_27_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 788 'store' <Predicate = (!tmp_32 & ires == 27)> <Delay = 0.00>
ST_11 : Operation 789 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 789 'br' <Predicate = (!tmp_32 & ires == 27)> <Delay = 0.00>
ST_11 : Operation 790 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_26_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 790 'store' <Predicate = (!tmp_32 & ires == 26)> <Delay = 0.00>
ST_11 : Operation 791 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 791 'br' <Predicate = (!tmp_32 & ires == 26)> <Delay = 0.00>
ST_11 : Operation 792 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_25_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 792 'store' <Predicate = (!tmp_32 & ires == 25)> <Delay = 0.00>
ST_11 : Operation 793 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 793 'br' <Predicate = (!tmp_32 & ires == 25)> <Delay = 0.00>
ST_11 : Operation 794 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_24_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 794 'store' <Predicate = (!tmp_32 & ires == 24)> <Delay = 0.00>
ST_11 : Operation 795 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 795 'br' <Predicate = (!tmp_32 & ires == 24)> <Delay = 0.00>
ST_11 : Operation 796 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_23_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 796 'store' <Predicate = (!tmp_32 & ires == 23)> <Delay = 0.00>
ST_11 : Operation 797 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 797 'br' <Predicate = (!tmp_32 & ires == 23)> <Delay = 0.00>
ST_11 : Operation 798 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_22_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 798 'store' <Predicate = (!tmp_32 & ires == 22)> <Delay = 0.00>
ST_11 : Operation 799 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 799 'br' <Predicate = (!tmp_32 & ires == 22)> <Delay = 0.00>
ST_11 : Operation 800 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_21_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 800 'store' <Predicate = (!tmp_32 & ires == 21)> <Delay = 0.00>
ST_11 : Operation 801 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 801 'br' <Predicate = (!tmp_32 & ires == 21)> <Delay = 0.00>
ST_11 : Operation 802 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_20_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 802 'store' <Predicate = (!tmp_32 & ires == 20)> <Delay = 0.00>
ST_11 : Operation 803 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 803 'br' <Predicate = (!tmp_32 & ires == 20)> <Delay = 0.00>
ST_11 : Operation 804 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_19_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 804 'store' <Predicate = (!tmp_32 & ires == 19)> <Delay = 0.00>
ST_11 : Operation 805 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 805 'br' <Predicate = (!tmp_32 & ires == 19)> <Delay = 0.00>
ST_11 : Operation 806 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_18_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 806 'store' <Predicate = (!tmp_32 & ires == 18)> <Delay = 0.00>
ST_11 : Operation 807 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 807 'br' <Predicate = (!tmp_32 & ires == 18)> <Delay = 0.00>
ST_11 : Operation 808 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_17_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 808 'store' <Predicate = (!tmp_32 & ires == 17)> <Delay = 0.00>
ST_11 : Operation 809 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 809 'br' <Predicate = (!tmp_32 & ires == 17)> <Delay = 0.00>
ST_11 : Operation 810 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_16_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 810 'store' <Predicate = (!tmp_32 & ires == 16)> <Delay = 0.00>
ST_11 : Operation 811 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 811 'br' <Predicate = (!tmp_32 & ires == 16)> <Delay = 0.00>
ST_11 : Operation 812 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_15_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 812 'store' <Predicate = (!tmp_32 & ires == 15)> <Delay = 0.00>
ST_11 : Operation 813 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 813 'br' <Predicate = (!tmp_32 & ires == 15)> <Delay = 0.00>
ST_11 : Operation 814 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_14_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 814 'store' <Predicate = (!tmp_32 & ires == 14)> <Delay = 0.00>
ST_11 : Operation 815 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 815 'br' <Predicate = (!tmp_32 & ires == 14)> <Delay = 0.00>
ST_11 : Operation 816 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_13_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 816 'store' <Predicate = (!tmp_32 & ires == 13)> <Delay = 0.00>
ST_11 : Operation 817 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 817 'br' <Predicate = (!tmp_32 & ires == 13)> <Delay = 0.00>
ST_11 : Operation 818 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_12_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 818 'store' <Predicate = (!tmp_32 & ires == 12)> <Delay = 0.00>
ST_11 : Operation 819 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 819 'br' <Predicate = (!tmp_32 & ires == 12)> <Delay = 0.00>
ST_11 : Operation 820 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_11_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 820 'store' <Predicate = (!tmp_32 & ires == 11)> <Delay = 0.00>
ST_11 : Operation 821 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 821 'br' <Predicate = (!tmp_32 & ires == 11)> <Delay = 0.00>
ST_11 : Operation 822 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_10_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 822 'store' <Predicate = (!tmp_32 & ires == 10)> <Delay = 0.00>
ST_11 : Operation 823 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 823 'br' <Predicate = (!tmp_32 & ires == 10)> <Delay = 0.00>
ST_11 : Operation 824 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_9_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 824 'store' <Predicate = (!tmp_32 & ires == 9)> <Delay = 0.00>
ST_11 : Operation 825 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 825 'br' <Predicate = (!tmp_32 & ires == 9)> <Delay = 0.00>
ST_11 : Operation 826 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_8_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 826 'store' <Predicate = (!tmp_32 & ires == 8)> <Delay = 0.00>
ST_11 : Operation 827 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 827 'br' <Predicate = (!tmp_32 & ires == 8)> <Delay = 0.00>
ST_11 : Operation 828 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_7_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 828 'store' <Predicate = (!tmp_32 & ires == 7)> <Delay = 0.00>
ST_11 : Operation 829 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 829 'br' <Predicate = (!tmp_32 & ires == 7)> <Delay = 0.00>
ST_11 : Operation 830 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_6_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 830 'store' <Predicate = (!tmp_32 & ires == 6)> <Delay = 0.00>
ST_11 : Operation 831 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 831 'br' <Predicate = (!tmp_32 & ires == 6)> <Delay = 0.00>
ST_11 : Operation 832 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_5_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 832 'store' <Predicate = (!tmp_32 & ires == 5)> <Delay = 0.00>
ST_11 : Operation 833 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 833 'br' <Predicate = (!tmp_32 & ires == 5)> <Delay = 0.00>
ST_11 : Operation 834 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_4_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 834 'store' <Predicate = (!tmp_32 & ires == 4)> <Delay = 0.00>
ST_11 : Operation 835 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 835 'br' <Predicate = (!tmp_32 & ires == 4)> <Delay = 0.00>
ST_11 : Operation 836 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_3_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 836 'store' <Predicate = (!tmp_32 & ires == 3)> <Delay = 0.00>
ST_11 : Operation 837 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 837 'br' <Predicate = (!tmp_32 & ires == 3)> <Delay = 0.00>
ST_11 : Operation 838 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_2_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 838 'store' <Predicate = (!tmp_32 & ires == 2)> <Delay = 0.00>
ST_11 : Operation 839 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 839 'br' <Predicate = (!tmp_32 & ires == 2)> <Delay = 0.00>
ST_11 : Operation 840 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_1_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 840 'store' <Predicate = (!tmp_32 & ires == 1)> <Delay = 0.00>
ST_11 : Operation 841 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 841 'br' <Predicate = (!tmp_32 & ires == 1)> <Delay = 0.00>
ST_11 : Operation 842 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_0_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 842 'store' <Predicate = (!tmp_32 & ires == 0)> <Delay = 0.00>
ST_11 : Operation 843 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 843 'br' <Predicate = (!tmp_32 & ires == 0)> <Delay = 0.00>
ST_11 : Operation 844 [1/1] (0.00ns)   --->   "store i16 %tmp_47, i16* %res_49_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 844 'store' <Predicate = (!tmp_32 & ires == 49) | (!tmp_32 & ires == 50) | (!tmp_32 & ires == 51) | (!tmp_32 & ires == 52) | (!tmp_32 & ires == 53) | (!tmp_32 & ires == 54) | (!tmp_32 & ires == 55) | (!tmp_32 & ires == 56) | (!tmp_32 & ires == 57) | (!tmp_32 & ires == 58) | (!tmp_32 & ires == 59) | (!tmp_32 & ires == 60) | (!tmp_32 & ires == 61) | (!tmp_32 & ires == 62) | (!tmp_32 & ires == 63)> <Delay = 0.00>
ST_11 : Operation 845 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 845 'br' <Predicate = (!tmp_32 & ires == 49) | (!tmp_32 & ires == 50) | (!tmp_32 & ires == 51) | (!tmp_32 & ires == 52) | (!tmp_32 & ires == 53) | (!tmp_32 & ires == 54) | (!tmp_32 & ires == 55) | (!tmp_32 & ires == 56) | (!tmp_32 & ires == 57) | (!tmp_32 & ires == 58) | (!tmp_32 & ires == 59) | (!tmp_32 & ires == 60) | (!tmp_32 & ires == 61) | (!tmp_32 & ires == 62) | (!tmp_32 & ires == 63)> <Delay = 0.00>
ST_11 : Operation 846 [1/1] (0.00ns)   --->   "%res_49_V_write_assign_load = load i16* %res_49_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 846 'load' 'res_49_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 847 [1/1] (0.00ns)   --->   "%res_16_V_write_assign_load = load i16* %res_16_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 847 'load' 'res_16_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 848 [1/1] (0.00ns)   --->   "%res_48_V_write_assign_load = load i16* %res_48_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 848 'load' 'res_48_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 849 [1/1] (0.00ns)   --->   "%res_47_V_write_assign_load = load i16* %res_47_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 849 'load' 'res_47_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 850 [1/1] (0.00ns)   --->   "%res_17_V_write_assign_load = load i16* %res_17_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 850 'load' 'res_17_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 851 [1/1] (0.00ns)   --->   "%res_46_V_write_assign_load = load i16* %res_46_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 851 'load' 'res_46_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 852 [1/1] (0.00ns)   --->   "%res_45_V_write_assign_load = load i16* %res_45_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 852 'load' 'res_45_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 853 [1/1] (0.00ns)   --->   "%res_18_V_write_assign_load = load i16* %res_18_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 853 'load' 'res_18_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 854 [1/1] (0.00ns)   --->   "%res_44_V_write_assign_load = load i16* %res_44_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 854 'load' 'res_44_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 855 [1/1] (0.00ns)   --->   "%res_43_V_write_assign_load = load i16* %res_43_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 855 'load' 'res_43_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 856 [1/1] (0.00ns)   --->   "%res_19_V_write_assign_load = load i16* %res_19_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 856 'load' 'res_19_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 857 [1/1] (0.00ns)   --->   "%res_42_V_write_assign_load = load i16* %res_42_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 857 'load' 'res_42_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 858 [1/1] (0.00ns)   --->   "%res_41_V_write_assign_load = load i16* %res_41_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 858 'load' 'res_41_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 859 [1/1] (0.00ns)   --->   "%res_20_V_write_assign_load = load i16* %res_20_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 859 'load' 'res_20_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 860 [1/1] (0.00ns)   --->   "%res_40_V_write_assign_load = load i16* %res_40_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 860 'load' 'res_40_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 861 [1/1] (0.00ns)   --->   "%res_39_V_write_assign_load = load i16* %res_39_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 861 'load' 'res_39_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 862 [1/1] (0.00ns)   --->   "%res_21_V_write_assign_load = load i16* %res_21_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 862 'load' 'res_21_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 863 [1/1] (0.00ns)   --->   "%res_38_V_write_assign_load = load i16* %res_38_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 863 'load' 'res_38_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 864 [1/1] (0.00ns)   --->   "%res_37_V_write_assign_load = load i16* %res_37_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 864 'load' 'res_37_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 865 [1/1] (0.00ns)   --->   "%res_22_V_write_assign_load = load i16* %res_22_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 865 'load' 'res_22_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 866 [1/1] (0.00ns)   --->   "%res_36_V_write_assign_load = load i16* %res_36_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 866 'load' 'res_36_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 867 [1/1] (0.00ns)   --->   "%res_35_V_write_assign_load = load i16* %res_35_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 867 'load' 'res_35_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 868 [1/1] (0.00ns)   --->   "%res_23_V_write_assign_load = load i16* %res_23_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 868 'load' 'res_23_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 869 [1/1] (0.00ns)   --->   "%res_34_V_write_assign_load = load i16* %res_34_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 869 'load' 'res_34_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 870 [1/1] (0.00ns)   --->   "%res_33_V_write_assign_load = load i16* %res_33_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 870 'load' 'res_33_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 871 [1/1] (0.00ns)   --->   "%res_24_V_write_assign_load = load i16* %res_24_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 871 'load' 'res_24_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 872 [1/1] (0.00ns)   --->   "%res_32_V_write_assign_load = load i16* %res_32_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 872 'load' 'res_32_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 873 [1/1] (0.00ns)   --->   "%res_31_V_write_assign_load = load i16* %res_31_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 873 'load' 'res_31_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 874 [1/1] (0.00ns)   --->   "%res_25_V_write_assign_load = load i16* %res_25_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 874 'load' 'res_25_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 875 [1/1] (0.00ns)   --->   "%res_30_V_write_assign_load = load i16* %res_30_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 875 'load' 'res_30_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 876 [1/1] (0.00ns)   --->   "%res_29_V_write_assign_load = load i16* %res_29_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 876 'load' 'res_29_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 877 [1/1] (0.00ns)   --->   "%res_26_V_write_assign_load = load i16* %res_26_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 877 'load' 'res_26_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 878 [1/1] (0.00ns)   --->   "%res_28_V_write_assign_load = load i16* %res_28_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 878 'load' 'res_28_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 879 [1/1] (0.00ns)   --->   "%res_27_V_write_assign_load = load i16* %res_27_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 879 'load' 'res_27_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 880 [1/1] (0.00ns)   --->   "%res_15_V_write_assign_load = load i16* %res_15_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 880 'load' 'res_15_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 881 [1/1] (0.00ns)   --->   "%res_14_V_write_assign_load = load i16* %res_14_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 881 'load' 'res_14_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 882 [1/1] (0.00ns)   --->   "%res_0_V_write_assign_load = load i16* %res_0_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 882 'load' 'res_0_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 883 [1/1] (0.00ns)   --->   "%res_13_V_write_assign_load = load i16* %res_13_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 883 'load' 'res_13_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 884 [1/1] (0.00ns)   --->   "%res_12_V_write_assign_load = load i16* %res_12_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 884 'load' 'res_12_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 885 [1/1] (0.00ns)   --->   "%res_1_V_write_assign_load = load i16* %res_1_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 885 'load' 'res_1_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 886 [1/1] (0.00ns)   --->   "%res_11_V_write_assign_load = load i16* %res_11_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 886 'load' 'res_11_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 887 [1/1] (0.00ns)   --->   "%res_10_V_write_assign_load = load i16* %res_10_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 887 'load' 'res_10_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 888 [1/1] (0.00ns)   --->   "%res_2_V_write_assign_load = load i16* %res_2_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 888 'load' 'res_2_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 889 [1/1] (0.00ns)   --->   "%res_9_V_write_assign_load = load i16* %res_9_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 889 'load' 'res_9_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 890 [1/1] (0.00ns)   --->   "%res_8_V_write_assign_load = load i16* %res_8_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 890 'load' 'res_8_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 891 [1/1] (0.00ns)   --->   "%res_3_V_write_assign_load = load i16* %res_3_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 891 'load' 'res_3_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 892 [1/1] (0.00ns)   --->   "%res_7_V_write_assign_load = load i16* %res_7_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 892 'load' 'res_7_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 893 [1/1] (0.00ns)   --->   "%res_6_V_write_assign_load = load i16* %res_6_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 893 'load' 'res_6_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 894 [1/1] (0.00ns)   --->   "%res_4_V_write_assign_load = load i16* %res_4_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 894 'load' 'res_4_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 895 [1/1] (0.00ns)   --->   "%res_5_V_write_assign_load = load i16* %res_5_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 895 'load' 'res_5_V_write_assign_load' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 896 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign_load, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 896 'insertvalue' 'mrv' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 897 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign_load, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 897 'insertvalue' 'mrv_1' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 898 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign_load, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 898 'insertvalue' 'mrv_2' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 899 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign_load, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 899 'insertvalue' 'mrv_3' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 900 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign_load, 4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 900 'insertvalue' 'mrv_4' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 901 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %res_5_V_write_assign_load, 5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 901 'insertvalue' 'mrv_5' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 902 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %res_6_V_write_assign_load, 6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 902 'insertvalue' 'mrv_6' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 903 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %res_7_V_write_assign_load, 7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 903 'insertvalue' 'mrv_7' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 904 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %res_8_V_write_assign_load, 8" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 904 'insertvalue' 'mrv_8' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 905 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %res_9_V_write_assign_load, 9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 905 'insertvalue' 'mrv_9' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 906 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %res_10_V_write_assign_load, 10" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 906 'insertvalue' 'mrv_10' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 907 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %res_11_V_write_assign_load, 11" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 907 'insertvalue' 'mrv_11' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 908 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %res_12_V_write_assign_load, 12" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 908 'insertvalue' 'mrv_12' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 909 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %res_13_V_write_assign_load, 13" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 909 'insertvalue' 'mrv_13' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 910 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %res_14_V_write_assign_load, 14" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 910 'insertvalue' 'mrv_14' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 911 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %res_15_V_write_assign_load, 15" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 911 'insertvalue' 'mrv_15' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 912 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15, i16 %res_16_V_write_assign_load, 16" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 912 'insertvalue' 'mrv_16' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 913 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_16, i16 %res_17_V_write_assign_load, 17" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 913 'insertvalue' 'mrv_17' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 914 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_17, i16 %res_18_V_write_assign_load, 18" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 914 'insertvalue' 'mrv_18' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 915 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_18, i16 %res_19_V_write_assign_load, 19" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 915 'insertvalue' 'mrv_19' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 916 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_19, i16 %res_20_V_write_assign_load, 20" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 916 'insertvalue' 'mrv_20' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 917 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_20, i16 %res_21_V_write_assign_load, 21" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 917 'insertvalue' 'mrv_21' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 918 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_21, i16 %res_22_V_write_assign_load, 22" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 918 'insertvalue' 'mrv_22' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 919 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_22, i16 %res_23_V_write_assign_load, 23" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 919 'insertvalue' 'mrv_23' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 920 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_23, i16 %res_24_V_write_assign_load, 24" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 920 'insertvalue' 'mrv_24' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 921 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_24, i16 %res_25_V_write_assign_load, 25" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 921 'insertvalue' 'mrv_25' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 922 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_25, i16 %res_26_V_write_assign_load, 26" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 922 'insertvalue' 'mrv_26' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 923 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_26, i16 %res_27_V_write_assign_load, 27" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 923 'insertvalue' 'mrv_27' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 924 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_27, i16 %res_28_V_write_assign_load, 28" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 924 'insertvalue' 'mrv_28' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 925 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_28, i16 %res_29_V_write_assign_load, 29" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 925 'insertvalue' 'mrv_29' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 926 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_29, i16 %res_30_V_write_assign_load, 30" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 926 'insertvalue' 'mrv_30' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 927 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_30, i16 %res_31_V_write_assign_load, 31" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 927 'insertvalue' 'mrv_31' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 928 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_31, i16 %res_32_V_write_assign_load, 32" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 928 'insertvalue' 'mrv_32' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 929 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_32, i16 %res_33_V_write_assign_load, 33" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 929 'insertvalue' 'mrv_33' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 930 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_33, i16 %res_34_V_write_assign_load, 34" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 930 'insertvalue' 'mrv_34' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 931 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_34, i16 %res_35_V_write_assign_load, 35" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 931 'insertvalue' 'mrv_35' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 932 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_35, i16 %res_36_V_write_assign_load, 36" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 932 'insertvalue' 'mrv_36' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 933 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_36, i16 %res_37_V_write_assign_load, 37" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 933 'insertvalue' 'mrv_37' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 934 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_37, i16 %res_38_V_write_assign_load, 38" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 934 'insertvalue' 'mrv_38' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 935 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_38, i16 %res_39_V_write_assign_load, 39" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 935 'insertvalue' 'mrv_39' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 936 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_39, i16 %res_40_V_write_assign_load, 40" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 936 'insertvalue' 'mrv_40' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 937 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_40, i16 %res_41_V_write_assign_load, 41" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 937 'insertvalue' 'mrv_41' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 938 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_41, i16 %res_42_V_write_assign_load, 42" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 938 'insertvalue' 'mrv_42' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 939 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_42, i16 %res_43_V_write_assign_load, 43" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 939 'insertvalue' 'mrv_43' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 940 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_43, i16 %res_44_V_write_assign_load, 44" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 940 'insertvalue' 'mrv_44' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 941 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_44, i16 %res_45_V_write_assign_load, 45" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 941 'insertvalue' 'mrv_45' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 942 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_45, i16 %res_46_V_write_assign_load, 46" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 942 'insertvalue' 'mrv_46' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 943 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_46, i16 %res_47_V_write_assign_load, 47" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 943 'insertvalue' 'mrv_47' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 944 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_47, i16 %res_48_V_write_assign_load, 48" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 944 'insertvalue' 'mrv_48' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 945 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_48, i16 %res_49_V_write_assign_load, 49" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 945 'insertvalue' 'mrv_49' <Predicate = (tmp_32)> <Delay = 0.00>
ST_11 : Operation 946 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_49" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 946 'ret' <Predicate = (tmp_32)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 947 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 947 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [206]  (1.35 ns)

 <State 2>: 3.07ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [206]  (0 ns)
	'mux' operation ('cache.V', firmware/nnet_utils/nnet_dense_latency.h:37) [216]  (3.07 ns)

 <State 3>: 4.57ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:40) [220]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:41) [228]  (1.79 ns)
	'getelementptr' operation ('w4_V_addr', firmware/nnet_utils/nnet_dense_latency.h:42) [230]  (0 ns)
	'load' operation ('w4_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w4_V' [231]  (2.77 ns)

 <State 4>: 7.39ns
The critical path consists of the following:
	'load' operation ('w4_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w4_V' [231]  (2.77 ns)
	'mul' operation ('__Val2__', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [233]  (4.62 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('mult_V_addr', firmware/nnet_utils/nnet_dense_latency.h:42) [235]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:42) of variable 'tmp_28', firmware/nnet_utils/nnet_dense_latency.h:42 on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [236]  (2.77 ns)

 <State 6>: 2.49ns
The critical path consists of the following:
	'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_latency.h:48) [294]  (0 ns)
	'mux' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:48) [351]  (2.49 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:49) of variable 'acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:48 on local variable 'acc[49].V' [444]  (0 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.79ns
The critical path consists of the following:
	'phi' operation ('phi_mul1') with incoming values : ('next_mul2') [609]  (0 ns)
	'add' operation ('next_mul2') [610]  (1.79 ns)

 <State 9>: 4.57ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:56) [620]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:57) [678]  (1.79 ns)
	'getelementptr' operation ('mult_V_addr_3', firmware/nnet_utils/nnet_dense_latency.h:58) [681]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [682]  (2.77 ns)

 <State 10>: 5.96ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [682]  (2.77 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:58) [683]  (1.84 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:58) of variable 'acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:58 on local variable 'acc[49].V' [701]  (1.35 ns)

 <State 11>: 2.49ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', firmware/nnet_utils/nnet_dense_latency.h:64) [893]  (0 ns)
	'mux' operation ('tmp_47', firmware/nnet_utils/nnet_dense_latency.h:64) [950]  (2.49 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
