# Step one
### Solution
```Verilog
module top_module(output one);
    assign one = 1'b1;
endmodule
```
[code](1.v)

### Timing diagrams for selected test cases
![result](https://github.com/Offliners/HDLBits-writeup/blob/main/Getting%20Started/1/result.PNG)
