{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528242795434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528242795434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 16:53:15 2018 " "Processing started: Tue Jun 05 16:53:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528242795434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528242795434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off linewars -c linewars " "Command: quartus_map --read_settings_files=on --write_settings_files=off linewars -c linewars" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528242795434 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528242795792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linewars_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file linewars_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linewars_package " "Found design unit 1: linewars_package" {  } { { "linewars_package.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528242796283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528242796283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga " "Found design unit 1: vga-vga" {  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528242796288 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528242796288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528242796288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linewars.vhd 2 1 " "Found 2 design units, including 1 entities, in source file linewars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linewars-linewars " "Found design unit 1: linewars-linewars" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528242796291 ""} { "Info" "ISGN_ENTITY_NAME" "1 linewars " "Found entity 1: linewars" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528242796291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528242796291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_debouncer-switch_debouncer " "Found design unit 1: switch_debouncer-switch_debouncer" {  } { { "switch_debouncer.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/switch_debouncer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528242796294 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_debouncer " "Found entity 1: switch_debouncer" {  } { { "switch_debouncer.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/switch_debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528242796294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528242796294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "linewars " "Elaborating entity \"linewars\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528242796324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga vga:vga A:vga " "Elaborating entity \"vga\" using architecture \"A:vga\" for hierarchy \"vga:vga\"" {  } { { "linewars.vhd" "vga" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528242796327 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst vga.vhd(34) " "VHDL Process Statement warning at vga.vhd(34): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528242796331 "|linewars|vga:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_clk vga.vhd(56) " "VHDL Process Statement warning at vga.vhd(56): signal \"game_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528242796332 "|linewars|vga:vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "game_clk vga.vhd(49) " "VHDL Process Statement warning at vga.vhd(49): inferring latch(es) for signal or variable \"game_clk\", which holds its previous value in one or more paths through the process" {  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1528242796332 "|linewars|vga:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst vga.vhd(64) " "VHDL Process Statement warning at vga.vhd(64): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528242796332 "|linewars|vga:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display_buffer vga.vhd(158) " "VHDL Process Statement warning at vga.vhd(158): signal \"display_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528242796333 "|linewars|vga:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_clk vga.vhd(49) " "Inferred latch for \"game_clk\" at vga.vhd(49)" {  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528242796337 "|linewars|vga:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "switch_debouncer switch_debouncer:p1l_debouncer A:switch_debouncer " "Elaborating entity \"switch_debouncer\" using architecture \"A:switch_debouncer\" for hierarchy \"switch_debouncer:p1l_debouncer\"" {  } { { "linewars.vhd" "p1l_debouncer" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528242796403 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga:vga\|display_buffer " "RAM logic \"vga:vga\|display_buffer\" is uninferred due to asynchronous read logic" {  } { { "vga.vhd" "display_buffer" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1528242796707 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1528242796707 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "linewars.ram0_vga_831c2ba1.hdl.mif " "Width of data items in \"linewars.ram0_vga_831c2ba1.hdl.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Users/ellio/Documents/ee_125/linewars/db/linewars.ram0_vga_831c2ba1.hdl.mif" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/db/linewars.ram0_vga_831c2ba1.hdl.mif" 25 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1528242796775 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4 64 0 1 1 " "4 out of 64 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "60 63 " "Addresses ranging from 60 to 63 are not initialized" {  } { { "C:/Users/ellio/Documents/ee_125/linewars/db/linewars.ram0_vga_831c2ba1.hdl.mif" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/db/linewars.ram0_vga_831c2ba1.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1528242796776 ""}  } { { "C:/Users/ellio/Documents/ee_125/linewars/db/linewars.ram0_vga_831c2ba1.hdl.mif" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/db/linewars.ram0_vga_831c2ba1.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1528242796776 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 64 C:/Users/ellio/Documents/ee_125/linewars/db/linewars.ram0_vga_831c2ba1.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (64) in the Memory Initialization File \"C:/Users/ellio/Documents/ee_125/linewars/db/linewars.ram0_vga_831c2ba1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1528242796776 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528242804738 "|linewars|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528242804738 "|linewars|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528242804738 "|linewars|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528242804738 "|linewars|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528242804738 "|linewars|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528242804738 "|linewars|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528242804738 "|linewars|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528242804738 "|linewars|B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528242804738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528242805533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528242807964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242807964 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p1rswitch " "No output dependent on input pin \"p1rswitch\"" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242808695 "|linewars|p1rswitch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p2lswitch " "No output dependent on input pin \"p2lswitch\"" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242808695 "|linewars|p2lswitch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p2rswitch " "No output dependent on input pin \"p2rswitch\"" {  } { { "linewars.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/linewars.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242808695 "|linewars|p2rswitch"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1528242808695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6733 " "Implemented 6733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528242808732 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528242808732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6713 " "Implemented 6713 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528242808732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528242808732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528242808783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 16:53:28 2018 " "Processing ended: Tue Jun 05 16:53:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528242808783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528242808783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528242808783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528242808783 ""}
