<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p698" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_698{left:475px;bottom:68px;letter-spacing:0.1px;}
#t2_698{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_698{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_698{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_698{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.02px;}
#t6_698{left:359px;bottom:805px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_698{left:69px;bottom:695px;letter-spacing:0.13px;}
#t8_698{left:69px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_698{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#ta_698{left:69px;bottom:640px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tb_698{left:69px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_698{left:69px;bottom:591px;}
#td_698{left:95px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_698{left:69px;bottom:568px;}
#tf_698{left:95px;bottom:571px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_698{left:69px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_698{left:69px;bottom:532px;letter-spacing:-0.19px;}
#ti_698{left:69px;bottom:509px;letter-spacing:-0.16px;word-spacing:-1.24px;}
#tj_698{left:69px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_698{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_698{left:69px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_698{left:69px;bottom:435px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#tn_698{left:69px;bottom:419px;letter-spacing:-0.14px;word-spacing:-1px;}
#to_698{left:69px;bottom:402px;letter-spacing:-0.15px;word-spacing:-1.4px;}
#tp_698{left:69px;bottom:385px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_698{left:69px;bottom:362px;letter-spacing:-0.14px;word-spacing:-1px;}
#tr_698{left:69px;bottom:345px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ts_698{left:69px;bottom:328px;letter-spacing:-0.14px;word-spacing:-1px;}
#tt_698{left:69px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tu_698{left:69px;bottom:289px;letter-spacing:-0.17px;word-spacing:-1.14px;}
#tv_698{left:69px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tw_698{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tx_698{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#ty_698{left:362px;bottom:1065px;letter-spacing:-0.13px;}
#tz_698{left:362px;bottom:1050px;letter-spacing:-0.18px;}
#t10_698{left:408px;bottom:1065px;letter-spacing:-0.12px;}
#t11_698{left:408px;bottom:1050px;letter-spacing:-0.18px;}
#t12_698{left:481px;bottom:1065px;letter-spacing:-0.12px;}
#t13_698{left:481px;bottom:1050px;letter-spacing:-0.12px;}
#t14_698{left:481px;bottom:1034px;letter-spacing:-0.12px;}
#t15_698{left:546px;bottom:1065px;letter-spacing:-0.12px;}
#t16_698{left:74px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_698{left:74px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_698{left:362px;bottom:1011px;letter-spacing:-0.19px;}
#t19_698{left:408px;bottom:1011px;letter-spacing:-0.13px;}
#t1a_698{left:481px;bottom:1011px;letter-spacing:-0.15px;}
#t1b_698{left:546px;bottom:1011px;letter-spacing:-0.11px;}
#t1c_698{left:546px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_698{left:546px;bottom:978px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_698{left:74px;bottom:955px;letter-spacing:-0.12px;}
#t1f_698{left:74px;bottom:933px;letter-spacing:-0.15px;}
#t1g_698{left:362px;bottom:955px;letter-spacing:-0.19px;}
#t1h_698{left:408px;bottom:955px;letter-spacing:-0.13px;}
#t1i_698{left:481px;bottom:955px;letter-spacing:-0.17px;}
#t1j_698{left:546px;bottom:955px;letter-spacing:-0.11px;}
#t1k_698{left:546px;bottom:938px;letter-spacing:-0.13px;word-spacing:-0.35px;}
#t1l_698{left:546px;bottom:921px;letter-spacing:-0.12px;}
#t1m_698{left:74px;bottom:898px;letter-spacing:-0.12px;}
#t1n_698{left:74px;bottom:877px;letter-spacing:-0.15px;}
#t1o_698{left:362px;bottom:898px;letter-spacing:-0.19px;}
#t1p_698{left:408px;bottom:898px;letter-spacing:-0.13px;}
#t1q_698{left:481px;bottom:898px;letter-spacing:-0.17px;}
#t1r_698{left:546px;bottom:898px;letter-spacing:-0.11px;}
#t1s_698{left:546px;bottom:881px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#t1t_698{left:546px;bottom:865px;letter-spacing:-0.11px;}
#t1u_698{left:83px;bottom:784px;letter-spacing:-0.15px;}
#t1v_698{left:188px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1w_698{left:364px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1x_698{left:542px;bottom:784px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1y_698{left:725px;bottom:784px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1z_698{left:88px;bottom:759px;letter-spacing:-0.16px;}
#t20_698{left:171px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_698{left:355px;bottom:759px;letter-spacing:-0.12px;}
#t22_698{left:534px;bottom:759px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t23_698{left:746px;bottom:759px;letter-spacing:-0.17px;}
#t24_698{left:84px;bottom:735px;letter-spacing:-0.18px;}
#t25_698{left:177px;bottom:735px;letter-spacing:-0.13px;}
#t26_698{left:360px;bottom:735px;letter-spacing:-0.11px;}
#t27_698{left:534px;bottom:735px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_698{left:727px;bottom:735px;letter-spacing:-0.12px;}

.s1_698{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_698{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_698{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_698{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_698{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_698{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_698{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_698{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts698" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg698Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg698" style="-webkit-user-select: none;"><object width="935" height="1210" data="698/698.svg" type="image/svg+xml" id="pdf698" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_698" class="t s1_698">BLENDVPS—Variable Blend Packed Single Precision Floating-Point Values </span>
<span id="t2_698" class="t s2_698">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_698" class="t s1_698">3-102 </span><span id="t4_698" class="t s1_698">Vol. 2A </span>
<span id="t5_698" class="t s3_698">BLENDVPS—Variable Blend Packed Single Precision Floating-Point Values </span>
<span id="t6_698" class="t s4_698">Instruction Operand Encoding </span>
<span id="t7_698" class="t s4_698">Description </span>
<span id="t8_698" class="t s5_698">Conditionally copy each dword data element of single precision floating-point value from the second source </span>
<span id="t9_698" class="t s5_698">operand and the first source operand depending on mask bits defined in the mask register operand. The mask bits </span>
<span id="ta_698" class="t s5_698">are the most significant bit in each dword element of the mask register. </span>
<span id="tb_698" class="t s5_698">Each quadword element of the destination operand is copied from: </span>
<span id="tc_698" class="t s6_698">• </span><span id="td_698" class="t s5_698">the corresponding dword element in the second source operand, if a mask bit is “1”; or </span>
<span id="te_698" class="t s6_698">• </span><span id="tf_698" class="t s5_698">the corresponding dword element in the first source operand, if a mask bit is “0”. </span>
<span id="tg_698" class="t s5_698">The register assignment of the implicit mask operand for BLENDVPS is defined to be the architectural register </span>
<span id="th_698" class="t s5_698">XMM0. </span>
<span id="ti_698" class="t s5_698">128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (MAXVL-1:128) </span>
<span id="tj_698" class="t s5_698">of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined </span>
<span id="tk_698" class="t s5_698">to be the architectural register XMM0. An attempt to execute BLENDVPS with a VEX prefix will cause #UD. </span>
<span id="tl_698" class="t s5_698">VEX.128 encoded version: The first source operand and the destination operand are XMM registers. The second </span>
<span id="tm_698" class="t s5_698">source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and </span>
<span id="tn_698" class="t s5_698">encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is </span>
<span id="to_698" class="t s5_698">ignored. The upper bits (MAXVL-1:128) of the corresponding YMM register (destination register) are zeroed. VEX.W </span>
<span id="tp_698" class="t s5_698">must be 0, otherwise, the instruction will #UD. </span>
<span id="tq_698" class="t s5_698">VEX.256 encoded version: The first source operand and destination operand are YMM registers. The second source </span>
<span id="tr_698" class="t s5_698">operand can be a YMM register or a 256-bit memory location. The mask operand is the third source register, and </span>
<span id="ts_698" class="t s5_698">encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is </span>
<span id="tt_698" class="t s5_698">ignored. VEX.W must be 0, otherwise, the instruction will #UD. </span>
<span id="tu_698" class="t s5_698">VBLENDVPS permits the mask to be any XMM or YMM register. In contrast, BLENDVPS treats XMM0 implicitly as the </span>
<span id="tv_698" class="t s5_698">mask and do not support non-destructive destination operation. </span>
<span id="tw_698" class="t s7_698">Opcode/ </span>
<span id="tx_698" class="t s7_698">Instruction </span>
<span id="ty_698" class="t s7_698">Op/ </span>
<span id="tz_698" class="t s7_698">En </span>
<span id="t10_698" class="t s7_698">64/32-bit </span>
<span id="t11_698" class="t s7_698">Mode </span>
<span id="t12_698" class="t s7_698">CPUID </span>
<span id="t13_698" class="t s7_698">Feature </span>
<span id="t14_698" class="t s7_698">Flag </span>
<span id="t15_698" class="t s7_698">Description </span>
<span id="t16_698" class="t s8_698">66 0F 38 14 /r </span>
<span id="t17_698" class="t s8_698">BLENDVPS xmm1, xmm2/m128, &lt;XMM0&gt; </span>
<span id="t18_698" class="t s8_698">RM0 </span><span id="t19_698" class="t s8_698">V/V </span><span id="t1a_698" class="t s8_698">SSE4_1 </span><span id="t1b_698" class="t s8_698">Select packed single precision floating-point values </span>
<span id="t1c_698" class="t s8_698">from xmm1 and xmm2/m128 from mask specified </span>
<span id="t1d_698" class="t s8_698">in XMM0 and store the values into xmm1. </span>
<span id="t1e_698" class="t s8_698">VEX.128.66.0F3A.W0 4A /r /is4 </span>
<span id="t1f_698" class="t s8_698">VBLENDVPS xmm1, xmm2, xmm3/m128, xmm4 </span>
<span id="t1g_698" class="t s8_698">RVMR </span><span id="t1h_698" class="t s8_698">V/V </span><span id="t1i_698" class="t s8_698">AVX </span><span id="t1j_698" class="t s8_698">Conditionally copy single precision floating-point </span>
<span id="t1k_698" class="t s8_698">values from xmm2 or xmm3/m128 to xmm1, based </span>
<span id="t1l_698" class="t s8_698">on mask bits in the specified mask operand, xmm4. </span>
<span id="t1m_698" class="t s8_698">VEX.256.66.0F3A.W0 4A /r /is4 </span>
<span id="t1n_698" class="t s8_698">VBLENDVPS ymm1, ymm2, ymm3/m256, ymm4 </span>
<span id="t1o_698" class="t s8_698">RVMR </span><span id="t1p_698" class="t s8_698">V/V </span><span id="t1q_698" class="t s8_698">AVX </span><span id="t1r_698" class="t s8_698">Conditionally copy single precision floating-point </span>
<span id="t1s_698" class="t s8_698">values from ymm2 or ymm3/m256 to ymm1, based </span>
<span id="t1t_698" class="t s8_698">on mask bits in the specified mask register, ymm4. </span>
<span id="t1u_698" class="t s7_698">Op/En </span><span id="t1v_698" class="t s7_698">Operand 1 </span><span id="t1w_698" class="t s7_698">Operand 2 </span><span id="t1x_698" class="t s7_698">Operand 3 </span><span id="t1y_698" class="t s7_698">Operand 4 </span>
<span id="t1z_698" class="t s8_698">RM0 </span><span id="t20_698" class="t s8_698">ModRM:reg (r, w) </span><span id="t21_698" class="t s8_698">ModRM:r/m (r) </span><span id="t22_698" class="t s8_698">implicit XMM0 </span><span id="t23_698" class="t s8_698">N/A </span>
<span id="t24_698" class="t s8_698">RVMR </span><span id="t25_698" class="t s8_698">ModRM:reg (w) </span><span id="t26_698" class="t s8_698">VEX.vvvv (r) </span><span id="t27_698" class="t s8_698">ModRM:r/m (r) </span><span id="t28_698" class="t s8_698">imm8[7:4] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
