Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed May  4 11:28:39 2022
| Host         : LAPTOP-USD4B6P8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.817        0.000                      0                   78        0.222        0.000                      0                   78        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.817        0.000                      0                   78        0.222        0.000                      0                   78        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.828ns (22.407%)  route 2.867ns (77.593%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.175    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/Q
                         net (fo=2, routed)           0.674     6.305    driver_seg_4/clk_en0/s_cnt_local_reg[4]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.124     6.429 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.847    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.124     6.971 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.933     7.904    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.028 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.842     8.870    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.879    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.687    driver_seg_4/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.828ns (22.407%)  route 2.867ns (77.593%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.175    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/Q
                         net (fo=2, routed)           0.674     6.305    driver_seg_4/clk_en0/s_cnt_local_reg[4]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.124     6.429 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.847    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.124     6.971 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.933     7.904    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.028 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.842     8.870    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.879    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.687    driver_seg_4/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.828ns (22.407%)  route 2.867ns (77.593%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.175    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/Q
                         net (fo=2, routed)           0.674     6.305    driver_seg_4/clk_en0/s_cnt_local_reg[4]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.124     6.429 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.847    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.124     6.971 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.933     7.904    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.028 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.842     8.870    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.879    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.687    driver_seg_4/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.828ns (22.407%)  route 2.867ns (77.593%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.175    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/Q
                         net (fo=2, routed)           0.674     6.305    driver_seg_4/clk_en0/s_cnt_local_reg[4]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.124     6.429 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.847    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.124     6.971 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.933     7.904    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.028 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.842     8.870    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.879    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.687    driver_seg_4/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.828ns (23.178%)  route 2.744ns (76.822%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.622     5.174    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.692     6.322    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.124     6.446 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.864    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.124     6.988 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.933     7.921    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.701     8.746    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.880    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429    14.688    driver_seg_4/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.828ns (23.178%)  route 2.744ns (76.822%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.622     5.174    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.692     6.322    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.124     6.446 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.864    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.124     6.988 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.933     7.921    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.701     8.746    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.880    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429    14.688    driver_seg_4/clk_en0/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.828ns (23.178%)  route 2.744ns (76.822%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.622     5.174    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.692     6.322    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.124     6.446 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.864    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.124     6.988 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.933     7.921    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.701     8.746    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.880    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429    14.688    driver_seg_4/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.828ns (23.178%)  route 2.744ns (76.822%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.622     5.174    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.692     6.322    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.124     6.446 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.864    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.124     6.988 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.933     7.921    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.701     8.746    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.880    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429    14.688    driver_seg_4/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.828ns (23.143%)  route 2.750ns (76.857%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.622     5.174    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.692     6.322    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.124     6.446 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.864    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.124     6.988 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.933     7.921    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.707     8.752    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.515    14.887    driver_seg_4/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    14.695    driver_seg_4/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.828ns (23.143%)  route 2.750ns (76.857%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.622     5.174    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.692     6.322    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.124     6.446 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.864    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.124     6.988 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.933     7.921    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.707     8.752    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.515    14.887    driver_seg_4/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[29]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    14.695    driver_seg_4/clk_en0/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.196%)  route 0.153ns (44.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.500    driver_seg_4/bin_cnt0/CLK
    SLICE_X1Y27          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=18, routed)          0.153     1.795    driver_seg_4/bin_cnt0/s_cnt[1]
    SLICE_X0Y27          LUT3 (Prop_lut3_I1_O)        0.048     1.843 r  driver_seg_4/bin_cnt0/dig_o[5]_i_1/O
                         net (fo=1, routed)           0.000     1.843    driver_seg_4/bin_cnt0_n_2
    SLICE_X0Y27          FDSE                                         r  driver_seg_4/dig_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     2.013    driver_seg_4/CLK
    SLICE_X0Y27          FDSE                                         r  driver_seg_4/dig_o_reg[5]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X0Y27          FDSE (Hold_fdse_C_D)         0.107     1.620    driver_seg_4/dig_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_o_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.166%)  route 0.154ns (44.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.500    driver_seg_4/bin_cnt0/CLK
    SLICE_X1Y27          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=18, routed)          0.154     1.796    driver_seg_4/bin_cnt0/s_cnt[1]
    SLICE_X0Y27          LUT3 (Prop_lut3_I1_O)        0.049     1.845 r  driver_seg_4/bin_cnt0/dig_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    driver_seg_4/p_0_in[4]
    SLICE_X0Y27          FDSE                                         r  driver_seg_4/dig_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     2.013    driver_seg_4/CLK
    SLICE_X0Y27          FDSE                                         r  driver_seg_4/dig_o_reg[4]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X0Y27          FDSE (Hold_fdse_C_D)         0.107     1.620    driver_seg_4/dig_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.800%)  route 0.153ns (45.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.500    driver_seg_4/bin_cnt0/CLK
    SLICE_X1Y27          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=18, routed)          0.153     1.795    driver_seg_4/bin_cnt0/s_cnt[1]
    SLICE_X0Y27          LUT3 (Prop_lut3_I1_O)        0.045     1.840 r  driver_seg_4/bin_cnt0/dig_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    driver_seg_4/bin_cnt0_n_7
    SLICE_X0Y27          FDRE                                         r  driver_seg_4/dig_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     2.013    driver_seg_4/CLK
    SLICE_X0Y27          FDRE                                         r  driver_seg_4/dig_o_reg[0]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.091     1.604    driver_seg_4/dig_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_o_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.639%)  route 0.154ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.500    driver_seg_4/bin_cnt0/CLK
    SLICE_X1Y27          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=18, routed)          0.154     1.796    driver_seg_4/bin_cnt0/s_cnt[1]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  driver_seg_4/bin_cnt0/dig_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    driver_seg_4/p_0_in[1]
    SLICE_X0Y27          FDSE                                         r  driver_seg_4/dig_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     2.013    driver_seg_4/CLK
    SLICE_X0Y27          FDSE                                         r  driver_seg_4/dig_o_reg[1]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X0Y27          FDSE (Hold_fdse_C_D)         0.092     1.605    driver_seg_4/dig_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.044%)  route 0.171ns (47.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.500    driver_seg_4/bin_cnt0/CLK
    SLICE_X1Y27          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 f  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=19, routed)          0.171     1.813    driver_seg_4/bin_cnt0/s_cnt[0]
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  driver_seg_4/bin_cnt0/s_hex[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    driver_seg_4/bin_cnt0_n_9
    SLICE_X0Y26          FDRE                                         r  driver_seg_4/s_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     2.011    driver_seg_4/CLK
    SLICE_X0Y26          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.092     1.603    driver_seg_4/s_hex_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.565%)  route 0.168ns (47.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.500    driver_seg_4/bin_cnt0/CLK
    SLICE_X1Y27          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=19, routed)          0.168     1.809    driver_seg_4/bin_cnt0/s_cnt[0]
    SLICE_X1Y27          LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  driver_seg_4/bin_cnt0/s_cnt_local[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    driver_seg_4/bin_cnt0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     2.013    driver_seg_4/bin_cnt0/CLK
    SLICE_X1Y27          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092     1.592    driver_seg_4/bin_cnt0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    driver_seg_4/clk_en0/CLK
    SLICE_X3Y31          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=2, routed)           0.119     1.764    driver_seg_4/clk_en0/s_cnt_local_reg[23]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X3Y31          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     2.017    driver_seg_4/clk_en0/CLK
    SLICE_X3Y31          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    driver_seg_4/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.498    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.119     1.759    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.867    driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2_n_4
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     2.011    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.105     1.603    driver_seg_4/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.500    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           0.119     1.761    driver_seg_4/clk_en0/s_cnt_local_reg[7]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1_n_4
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     2.013    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.105     1.605    driver_seg_4/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.502    driver_seg_4/clk_en0/CLK
    SLICE_X3Y30          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.120     1.764    driver_seg_4/clk_en0/s_cnt_local_reg[19]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X3Y30          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.016    driver_seg_4/clk_en0/CLK
    SLICE_X3Y30          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105     1.607    driver_seg_4/clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     driver_seg_4/dig_o_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     driver_seg_4/dig_o_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     driver_seg_4/dig_o_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     driver_seg_4/dig_o_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     driver_seg_4/dig_o_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     driver_seg_4/dig_o_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     driver_seg_4/dig_o_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     driver_seg_4/dig_o_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     driver_seg_4/s_hex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     driver_seg_4/dig_o_reg[4]/C



