

================================================================
== Synthesis Summary Report of 'mm2'
================================================================
+ General Information: 
    * Date:           Sat Mar  9 22:18:25 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_mm2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |                     Modules                     | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |            |     |
    |                     & Loops                     | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT    | URAM|
    +-------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |+ mm2                                            |     -|   0.00|    16146|  3.229e+05|         -|    16147|     -|        no|  2 (~0%)|  150 (11%)|   8275 (1%)|   9161 (2%)|    -|
    | + mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2  |     -|   0.00|     8203|  1.641e+05|         -|     8203|     -|        no|        -|    96 (7%)|  4289 (~0%)|   4140 (1%)|    -|
    |  o VITIS_LOOP_53_1_VITIS_LOOP_55_2              |    II|  14.60|     8201|  1.640e+05|        42|       32|   256|       yes|        -|          -|           -|           -|    -|
    | + mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5  |     -|   0.00|     7938|  1.588e+05|         -|     7938|     -|        no|        -|    51 (4%)|  2542 (~0%)|  2893 (~0%)|    -|
    |  o VITIS_LOOP_65_4_VITIS_LOOP_67_5              |    II|  14.60|     7936|  1.587e+05|        32|       31|   256|       yes|        -|          -|           -|           -|    -|
    +-------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B |
| s_axi_control | C_1      | 0x28   | 32    | W      | Data signal of C |
| s_axi_control | C_2      | 0x2c   | 32    | W      | Data signal of C |
| s_axi_control | D_1      | 0x34   | 32    | W      | Data signal of D |
| s_axi_control | D_2      | 0x38   | 32    | W      | Data signal of D |
+---------------+----------+--------+-------+--------+------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
| beta      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+
| Argument | Direction |
+----------+-----------+
| A        | inout     |
| B        | inout     |
| C        | inout     |
| D        | inout     |
| alpha    | in        |
| beta     | in        |
+----------+-----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem    | interface |          |                               |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| B        | m_axi_gmem    | interface |          |                               |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32 |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32 |
| C        | m_axi_gmem    | interface |          |                               |
| C        | s_axi_control | register  | offset   | name=C_1 offset=0x28 range=32 |
| C        | s_axi_control | register  | offset   | name=C_2 offset=0x2c range=32 |
| D        | m_axi_gmem    | interface |          |                               |
| D        | s_axi_control | register  | offset   | name=D_1 offset=0x34 range=32 |
| D        | s_axi_control | register  | offset   | name=D_2 offset=0x38 range=32 |
| alpha    | alpha         | port      |          |                               |
| beta     | beta          | port      |          |                               |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+----------------------------------+------+--------+---------+
| Name                                            | DSP | Pragma | Variable                         | Op   | Impl   | Latency |
+-------------------------------------------------+-----+--------+----------------------------------+------+--------+---------+
| + mm2                                           | 150 |        |                                  |      |        |         |
|   fmul_32ns_32ns_32_2_max_dsp_1_U63             | 3   |        | tmp_1                            | fmul | maxdsp | 1       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U63             | 3   |        | tmp_2                            | fmul | maxdsp | 1       |
|  + mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 | 96  |        |                                  |      |        |         |
|    empty_91_fu_616_p2                           | -   |        | empty_91                         | add  | fabric | 0       |
|    indvar_flatten_next_fu_638_p2                | -   |        | indvar_flatten_next              | add  | fabric | 0       |
|    indvars_iv_next30_dup393_fu_653_p2           | -   |        | indvars_iv_next30_dup393         | add  | fabric | 0       |
|    p_mid1116_fu_675_p2                          | -   |        | p_mid1116                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U1                       | 3   |        | mul21_u0_32fixp_0_cast_mid2_v_v  | mul  | auto   | 0       |
|    empty_96_fu_717_p2                           | -   |        | empty_96                         | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U2                       | 3   |        | mul21_u0_32fixp_1_cast_mid2_v_v  | mul  | auto   | 0       |
|    empty_97_fu_733_p2                           | -   |        | empty_97                         | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U3                       | 3   |        | mul21_u0_32fixp_2_cast_mid2_v_v  | mul  | auto   | 0       |
|    empty_98_fu_748_p2                           | -   |        | empty_98                         | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U4                       | 3   |        | mul21_u0_32fixp_3_cast_mid2_v_v  | mul  | auto   | 0       |
|    empty_99_fu_763_p2                           | -   |        | empty_99                         | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U5                       | 3   |        | mul21_u0_32fixp_4_cast_mid2_v_v  | mul  | auto   | 0       |
|    empty_100_fu_778_p2                          | -   |        | empty_100                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U6                       | 3   |        | mul21_u0_32fixp_5_cast_mid2_v_v  | mul  | auto   | 0       |
|    empty_101_fu_793_p2                          | -   |        | empty_101                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U7                       | 3   |        | mul21_u0_32fixp_6_cast_mid2_v_v  | mul  | auto   | 0       |
|    empty_102_fu_808_p2                          | -   |        | empty_102                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U8                       | 3   |        | mul21_u0_32fixp_7_cast_mid2_v_v  | mul  | auto   | 0       |
|    empty_103_fu_823_p2                          | -   |        | empty_103                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U9                       | 3   |        | mul21_u0_32fixp_8_cast_mid2_v_v  | mul  | auto   | 0       |
|    empty_104_fu_856_p2                          | -   |        | empty_104                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U10                      | 3   |        | mul21_u0_32fixp_9_cast_mid2_v_v  | mul  | auto   | 0       |
|    empty_105_fu_889_p2                          | -   |        | empty_105                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U11                      | 3   |        | mul21_u0_32fixp_10_cast_mid2_v_v | mul  | auto   | 0       |
|    empty_106_fu_922_p2                          | -   |        | empty_106                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U12                      | 3   |        | mul21_u0_32fixp_11_cast_mid2_v_v | mul  | auto   | 0       |
|    empty_107_fu_955_p2                          | -   |        | empty_107                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U13                      | 3   |        | mul21_u0_32fixp_12_cast_mid2_v_v | mul  | auto   | 0       |
|    empty_108_fu_988_p2                          | -   |        | empty_108                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U14                      | 3   |        | mul21_u0_32fixp_13_cast_mid2_v_v | mul  | auto   | 0       |
|    empty_109_fu_1021_p2                         | -   |        | empty_109                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U15                      | 3   |        | mul21_u0_32fixp_14_cast_mid2_v_v | mul  | auto   | 0       |
|    empty_110_fu_1036_p2                         | -   |        | empty_110                        | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U16                      | 3   |        | mul21_u0_32fixp_15_cast_mid2_v_v | mul  | auto   | 0       |
|    empty_112_fu_1109_p2                         | -   |        | empty_112                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U17                      | 3   |        | empty_113                        | mul  | auto   | 0       |
|    empty_114_fu_1165_p2                         | -   |        | empty_114                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U18                      | 3   |        | empty_115                        | mul  | auto   | 0       |
|    empty_116_fu_1221_p2                         | -   |        | empty_116                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U19                      | 3   |        | empty_117                        | mul  | auto   | 0       |
|    empty_118_fu_1271_p2                         | -   |        | empty_118                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U20                      | 3   |        | empty_119                        | mul  | auto   | 0       |
|    empty_120_fu_1327_p2                         | -   |        | empty_120                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U21                      | 3   |        | empty_121                        | mul  | auto   | 0       |
|    empty_122_fu_1383_p2                         | -   |        | empty_122                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U22                      | 3   |        | empty_123                        | mul  | auto   | 0       |
|    empty_124_fu_1433_p2                         | -   |        | empty_124                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U23                      | 3   |        | empty_125                        | mul  | auto   | 0       |
|    empty_126_fu_1483_p2                         | -   |        | empty_126                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U24                      | 3   |        | empty_127                        | mul  | auto   | 0       |
|    empty_128_fu_1539_p2                         | -   |        | empty_128                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U25                      | 3   |        | empty_129                        | mul  | auto   | 0       |
|    empty_130_fu_1599_p2                         | -   |        | empty_130                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U26                      | 3   |        | empty_131                        | mul  | auto   | 0       |
|    empty_132_fu_1659_p2                         | -   |        | empty_132                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U27                      | 3   |        | empty_133                        | mul  | auto   | 0       |
|    empty_134_fu_1719_p2                         | -   |        | empty_134                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U28                      | 3   |        | empty_135                        | mul  | auto   | 0       |
|    empty_136_fu_1773_p2                         | -   |        | empty_136                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U29                      | 3   |        | empty_137                        | mul  | auto   | 0       |
|    empty_138_fu_1842_p2                         | -   |        | empty_138                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U30                      | 3   |        | empty_139                        | mul  | auto   | 0       |
|    empty_140_fu_1896_p2                         | -   |        | empty_140                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U31                      | 3   |        | empty_141                        | mul  | auto   | 0       |
|    empty_142_fu_1928_p2                         | -   |        | empty_142                        | add  | fabric | 0       |
|    mul_32ns_32s_48_1_1_U32                      | 3   |        | empty_143                        | mul  | auto   | 0       |
|    tmp4_fu_1802_p2                              | -   |        | tmp4                             | add  | fabric | 0       |
|    tmp7_fu_2025_p2                              | -   |        | tmp7                             | add  | fabric | 0       |
|    tmp10_fu_2080_p2                             | -   |        | tmp10                            | add  | fabric | 0       |
|    tmp11_fu_2129_p2                             | -   |        | tmp11                            | add  | fabric | 0       |
|    tmp14_fu_2234_p2                             | -   |        | tmp14                            | add  | fabric | 0       |
|    indvars_iv_next26_fu_1984_p2                 | -   |        | indvars_iv_next26                | add  | fabric | 0       |
|  + mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 | 51  |        |                                  |      |        |         |
|    indvar_flatten_next331_fu_586_p2             | -   |        | indvar_flatten_next331           | add  | fabric | 0       |
|    indvars_iv_next16_dup414_fu_609_p2           | -   |        | indvars_iv_next16_dup414         | add  | fabric | 0       |
|    empty_57_fu_677_p2                           | -   |        | empty_57                         | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U40                      | 3   |        | empty_58                         | mul  | auto   | 0       |
|    empty_59_fu_739_p2                           | -   |        | empty_59                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U41                      | 3   |        | empty_60                         | mul  | auto   | 0       |
|    add65_u0_32fixp_0_fu_1217_p2                 | -   |        | add65_u0_32fixp_0                | add  | fabric | 0       |
|    empty_61_fu_797_p2                           | -   |        | empty_61                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U42                      | 3   |        | empty_62                         | mul  | auto   | 0       |
|    add65_u0_32fixp_1_fu_1300_p2                 | -   |        | add65_u0_32fixp_1                | add  | fabric | 0       |
|    empty_63_fu_855_p2                           | -   |        | empty_63                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U43                      | 3   |        | empty_64                         | mul  | auto   | 0       |
|    add65_u0_32fixp_2_fu_1383_p2                 | -   |        | add65_u0_32fixp_2                | add  | fabric | 0       |
|    empty_65_fu_907_p2                           | -   |        | empty_65                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U44                      | 3   |        | empty_66                         | mul  | auto   | 0       |
|    add65_u0_32fixp_3_fu_1466_p2                 | -   |        | add65_u0_32fixp_3                | add  | fabric | 0       |
|    empty_67_fu_965_p2                           | -   |        | empty_67                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U45                      | 3   |        | empty_68                         | mul  | auto   | 0       |
|    add65_u0_32fixp_4_fu_1543_p2                 | -   |        | add65_u0_32fixp_4                | add  | fabric | 0       |
|    empty_69_fu_1023_p2                          | -   |        | empty_69                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U46                      | 3   |        | empty_70                         | mul  | auto   | 0       |
|    add65_u0_32fixp_5_fu_1684_p2                 | -   |        | add65_u0_32fixp_5                | add  | fabric | 0       |
|    empty_71_fu_1075_p2                          | -   |        | empty_71                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U47                      | 3   |        | empty_72                         | mul  | auto   | 0       |
|    add65_u0_32fixp_6_fu_1729_p2                 | -   |        | add65_u0_32fixp_6                | add  | fabric | 0       |
|    empty_73_fu_1107_p2                          | -   |        | empty_73                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U48                      | 3   |        | empty_74                         | mul  | auto   | 0       |
|    add65_u0_32fixp_7_fu_1774_p2                 | -   |        | add65_u0_32fixp_7                | add  | fabric | 0       |
|    empty_75_fu_1163_p2                          | -   |        | empty_75                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U49                      | 3   |        | empty_76                         | mul  | auto   | 0       |
|    add65_u0_32fixp_8_fu_1819_p2                 | -   |        | add65_u0_32fixp_8                | add  | fabric | 0       |
|    empty_77_fu_1246_p2                          | -   |        | empty_77                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U50                      | 3   |        | empty_78                         | mul  | auto   | 0       |
|    add65_u0_32fixp_9_fu_1864_p2                 | -   |        | add65_u0_32fixp_9                | add  | fabric | 0       |
|    empty_79_fu_1329_p2                          | -   |        | empty_79                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U51                      | 3   |        | empty_80                         | mul  | auto   | 0       |
|    add65_u0_32fixp_10_fu_1909_p2                | -   |        | add65_u0_32fixp_10               | add  | fabric | 0       |
|    empty_81_fu_1412_p2                          | -   |        | empty_81                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U52                      | 3   |        | empty_82                         | mul  | auto   | 0       |
|    add65_u0_32fixp_11_fu_1954_p2                | -   |        | add65_u0_32fixp_11               | add  | fabric | 0       |
|    empty_83_fu_1489_p2                          | -   |        | empty_83                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U53                      | 3   |        | empty_84                         | mul  | auto   | 0       |
|    add65_u0_32fixp_12_fu_1999_p2                | -   |        | add65_u0_32fixp_12               | add  | fabric | 0       |
|    empty_85_fu_1566_p2                          | -   |        | empty_85                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U54                      | 3   |        | empty_86                         | mul  | auto   | 0       |
|    add65_u0_32fixp_13_fu_2044_p2                | -   |        | add65_u0_32fixp_13               | add  | fabric | 0       |
|    empty_87_fu_1598_p2                          | -   |        | empty_87                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U55                      | 3   |        | empty_88                         | mul  | auto   | 0       |
|    add65_u0_32fixp_14_fu_2089_p2                | -   |        | add65_u0_32fixp_14               | add  | fabric | 0       |
|    empty_89_fu_1630_p2                          | -   |        | empty_89                         | add  | fabric | 0       |
|    mul_32s_32ns_48_1_1_U56                      | 3   |        | empty_90                         | mul  | auto   | 0       |
|    add65_u0_32fixp_15_fu_2134_p2                | -   |        | add65_u0_32fixp_15               | add  | fabric | 0       |
|    indvars_iv_next12_fu_2159_p2                 | -   |        | indvars_iv_next12                | add  | fabric | 0       |
+-------------------------------------------------+-----+--------+----------------------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------+------+------+--------+----------+---------+------+---------+
| Name    | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------+------+------+--------+----------+---------+------+---------+
| + mm2   | 2    | 0    |        |          |         |      |         |
|   tmp_U | 2    | -    |        | tmp      | rom_np  | auto | 1       |
+---------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------+-----------------------+
| Type      | Options                      | Location              |
+-----------+------------------------------+-----------------------+
| interface | m_axi port = A depth = 16*16 | mm2_taffo.c:25 in mm2 |
| interface | m_axi port = B depth = 16*16 | mm2_taffo.c:26 in mm2 |
| interface | m_axi port = C depth = 16*16 | mm2_taffo.c:27 in mm2 |
| interface | m_axi port = D depth = 16*16 | mm2_taffo.c:28 in mm2 |
+-----------+------------------------------+-----------------------+


